{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655503054563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655503054563 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 17 22:57:34 2022 " "Processing started: Fri Jun 17 22:57:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655503054563 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503054563 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off P1Teste -c P1Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503054563 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655503055411 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655503055411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1testefsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file p1testefsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P1TesteFSM-Behavioral " "Found design unit 1: P1TesteFSM-Behavioral" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062868 ""} { "Info" "ISGN_ENTITY_NAME" "1 P1TesteFSM " "Found entity 1: P1TesteFSM" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "D:/LSD/LSD/projFinal/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062870 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "../projFinal/Bin7SegDecoder.vhd" "" { Text "D:/LSD/LSD/projFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "D:/LSD/LSD/projFinal/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062872 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "../projFinal/ClkDividerN.vhd" "" { Text "D:/LSD/LSD/projFinal/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/debouceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/debouceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "D:/LSD/LSD/projFinal/DebouceUnit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062874 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../projFinal/DebouceUnit.vhd" "" { Text "D:/LSD/LSD/projFinal/DebouceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/displaydecoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/displaydecoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoderP-Behavioral " "Found design unit 1: DisplayDecoderP-Behavioral" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "D:/LSD/LSD/projFinal/DisplayDecoderP.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062876 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoderP " "Found entity 1: DisplayDecoderP" {  } { { "../projFinal/DisplayDecoderP.vhd" "" { Text "D:/LSD/LSD/projFinal/DisplayDecoderP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/lsd/projfinal/maqlavartimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/lsd/projfinal/maqlavartimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarTimer-Behavioral " "Found design unit 1: MaqLavarTimer-Behavioral" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "D:/LSD/LSD/projFinal/MaqLavarTimer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062878 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarTimer " "Found entity 1: MaqLavarTimer" {  } { { "../projFinal/MaqLavarTimer.vhd" "" { Text "D:/LSD/LSD/projFinal/MaqLavarTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "p1teste.bdf 1 1 " "Found 1 design units, including 1 entities, in source file p1teste.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 P1Teste " "Found entity 1: P1Teste" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655503062878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "P1Teste " "Elaborating entity \"P1Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655503062915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst3 " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst3\"" {  } { { "P1Teste.bdf" "inst3" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 544 1488 1696 624 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503062922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MaqLavarTimer MaqLavarTimer:inst5 " "Elaborating entity \"MaqLavarTimer\" for hierarchy \"MaqLavarTimer:inst5\"" {  } { { "P1Teste.bdf" "inst5" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 592 976 1192 736 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503062929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst8 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst8\"" {  } { { "P1Teste.bdf" "inst8" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 664 288 432 744 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503062936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P1TesteFSM P1TesteFSM:inst7 " "Elaborating entity \"P1TesteFSM\" for hierarchy \"P1TesteFSM:inst7\"" {  } { { "P1Teste.bdf" "inst7" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 288 504 704 496 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503062940 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(91) " "VHDL Process Statement warning at P1TesteFSM.vhd(91): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(106) " "VHDL Process Statement warning at P1TesteFSM.vhd(106): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 106 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(122) " "VHDL Process Statement warning at P1TesteFSM.vhd(122): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(122) " "VHDL Process Statement warning at P1TesteFSM.vhd(122): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 122 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(124) " "VHDL Process Statement warning at P1TesteFSM.vhd(124): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"s_ultimoestado\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(126) " "VHDL Process Statement warning at P1TesteFSM.vhd(126): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(143) " "VHDL Process Statement warning at P1TesteFSM.vhd(143): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(161) " "VHDL Process Statement warning at P1TesteFSM.vhd(161): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_1 P1TesteFSM.vhd(161) " "VHDL Process Statement warning at P1TesteFSM.vhd(161): signal \"s_ultimoestado_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_ultimoestado_2 P1TesteFSM.vhd(161) " "VHDL Process Statement warning at P1TesteFSM.vhd(161): signal \"s_ultimoestado_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 161 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "startStop P1TesteFSM.vhd(163) " "VHDL Process Statement warning at P1TesteFSM.vhd(163): signal \"startStop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 163 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "water_valve P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"water_valve\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "rinse P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"rinse\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655503062942 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_1 P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado_1\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_ultimoestado_2 P1TesteFSM.vhd(61) " "VHDL Process Statement warning at P1TesteFSM.vhd(61): inferring latch(es) for signal or variable \"s_ultimoestado_2\", which holds its previous value in one or more paths through the process" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_2 P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado_2\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado_1 P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado_1\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_ultimoestado P1TesteFSM.vhd(61) " "Inferred latch for \"s_ultimoestado\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rinse P1TesteFSM.vhd(61) " "Inferred latch for \"rinse\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "water_valve P1TesteFSM.vhd(61) " "Inferred latch for \"water_valve\" at P1TesteFSM.vhd(61)" {  } { { "P1TesteFSM.vhd" "" { Text "D:/LSD/LSD/P1Teste/P1TesteFSM.vhd" 61 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503062943 "|P1TesteFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DisplayDecoderP DisplayDecoderP:inst6 " "Elaborating entity \"DisplayDecoderP\" for hierarchy \"DisplayDecoderP:inst6\"" {  } { { "P1Teste.bdf" "inst6" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 128 848 1024 208 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503062945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 568 1760 1936 584 "HEX0\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 728 1768 1944 744 "HEX1\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 1520 1696 344 "HEX4\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 488 1512 1688 504 "HEX5\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] VCC " "Pin \"HEX6\[5\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] VCC " "Pin \"HEX6\[4\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] VCC " "Pin \"HEX6\[3\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] VCC " "Pin \"HEX6\[2\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] VCC " "Pin \"HEX6\[1\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] VCC " "Pin \"HEX6\[0\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 328 784 960 344 "HEX6\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] VCC " "Pin \"HEX7\[3\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] VCC " "Pin \"HEX7\[2\]\" is stuck at VCC" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 152 1032 1208 168 "HEX7\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 408 784 960 424 "LEDG\[8\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 344 784 960 360 "LEDR\[0\]" "" } { 360 784 960 376 "LEDR\[1\]" "" } { 376 784 960 392 "LEDR\[2\]" "" } { 392 784 960 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 344 784 960 360 "LEDR\[0\]" "" } { 360 784 960 376 "LEDR\[1\]" "" } { 376 784 960 392 "LEDR\[2\]" "" } { 392 784 960 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 344 784 960 360 "LEDR\[0\]" "" } { 360 784 960 376 "LEDR\[1\]" "" } { 376 784 960 392 "LEDR\[2\]" "" } { 392 784 960 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 344 784 960 360 "LEDR\[0\]" "" } { 360 784 960 376 "LEDR\[1\]" "" } { 376 784 960 392 "LEDR\[2\]" "" } { 392 784 960 408 "LEDR\[3\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655503063342 "|P1Teste|LEDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655503063342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655503063348 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655503063449 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655503063449 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 688 48 216 704 "CLOCK_50" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655503063475 "|P1Teste|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 256 48 216 272 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655503063475 "|P1Teste|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 104 32 200 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655503063475 "|P1Teste|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "P1Teste.bdf" "" { Schematic "D:/LSD/LSD/P1Teste/P1Teste.bdf" { { 104 32 200 120 "KEY" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1655503063475 "|P1Teste|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1655503063475 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655503063475 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655503063475 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655503063475 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 74 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 74 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655503063491 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 17 22:57:43 2022 " "Processing ended: Fri Jun 17 22:57:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655503063491 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655503063491 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655503063491 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655503063491 ""}
