TimeQuest Timing Analyzer report for ALUPR
Mon Oct 24 11:57:59 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'Ob:inst1|inst67'
 13. Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'
 14. Slow 1200mV 85C Model Setup: 'Ob:inst1|inst68'
 15. Slow 1200mV 85C Model Setup: 'clk_25mhz'
 16. Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 17. Slow 1200mV 85C Model Setup: 'Ob:inst1|inst60'
 18. Slow 1200mV 85C Model Setup: 'Ob:inst1|inst64'
 19. Slow 1200mV 85C Model Setup: 'Ob:inst1|inst65'
 20. Slow 1200mV 85C Model Hold: 'Ob:inst1|inst65'
 21. Slow 1200mV 85C Model Hold: 'Ob:inst1|inst60'
 22. Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'
 23. Slow 1200mV 85C Model Hold: 'Ob:inst1|inst64'
 24. Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 26. Slow 1200mV 85C Model Hold: 'Ob:inst1|inst68'
 27. Slow 1200mV 85C Model Hold: 'clk_25mhz'
 28. Slow 1200mV 85C Model Hold: 'Ob:inst1|inst67'
 29. Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'
 31. Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst64'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst67'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst65'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst68'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst60'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Slow 1200mV 85C Model Metastability Report
 49. Slow 1200mV 0C Model Fmax Summary
 50. Slow 1200mV 0C Model Setup Summary
 51. Slow 1200mV 0C Model Hold Summary
 52. Slow 1200mV 0C Model Recovery Summary
 53. Slow 1200mV 0C Model Removal Summary
 54. Slow 1200mV 0C Model Minimum Pulse Width Summary
 55. Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Setup: 'Ob:inst1|inst67'
 57. Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
 58. Slow 1200mV 0C Model Setup: 'Ob:inst1|inst68'
 59. Slow 1200mV 0C Model Setup: 'clk_25mhz'
 60. Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 61. Slow 1200mV 0C Model Setup: 'Ob:inst1|inst64'
 62. Slow 1200mV 0C Model Setup: 'Ob:inst1|inst60'
 63. Slow 1200mV 0C Model Setup: 'Ob:inst1|inst65'
 64. Slow 1200mV 0C Model Hold: 'Ob:inst1|inst65'
 65. Slow 1200mV 0C Model Hold: 'Ob:inst1|inst60'
 66. Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
 67. Slow 1200mV 0C Model Hold: 'Ob:inst1|inst64'
 68. Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 70. Slow 1200mV 0C Model Hold: 'Ob:inst1|inst68'
 71. Slow 1200mV 0C Model Hold: 'clk_25mhz'
 72. Slow 1200mV 0C Model Hold: 'Ob:inst1|inst67'
 73. Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
 75. Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst64'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst67'
 80. Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
 81. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst65'
 82. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst68'
 83. Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst60'
 84. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
 85. Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 86. Setup Times
 87. Hold Times
 88. Clock to Output Times
 89. Minimum Clock to Output Times
 90. Propagation Delay
 91. Minimum Propagation Delay
 92. Slow 1200mV 0C Model Metastability Report
 93. Fast 1200mV 0C Model Setup Summary
 94. Fast 1200mV 0C Model Hold Summary
 95. Fast 1200mV 0C Model Recovery Summary
 96. Fast 1200mV 0C Model Removal Summary
 97. Fast 1200mV 0C Model Minimum Pulse Width Summary
 98. Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Setup: 'Ob:inst1|inst67'
100. Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'
101. Fast 1200mV 0C Model Setup: 'Ob:inst1|inst68'
102. Fast 1200mV 0C Model Setup: 'clk_25mhz'
103. Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
104. Fast 1200mV 0C Model Setup: 'Ob:inst1|inst60'
105. Fast 1200mV 0C Model Setup: 'Ob:inst1|inst64'
106. Fast 1200mV 0C Model Setup: 'Ob:inst1|inst65'
107. Fast 1200mV 0C Model Hold: 'Ob:inst1|inst65'
108. Fast 1200mV 0C Model Hold: 'Ob:inst1|inst60'
109. Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'
110. Fast 1200mV 0C Model Hold: 'Ob:inst1|inst64'
111. Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
112. Fast 1200mV 0C Model Hold: 'Ob:inst1|inst68'
113. Fast 1200mV 0C Model Hold: 'clk_25mhz'
114. Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
115. Fast 1200mV 0C Model Hold: 'Ob:inst1|inst67'
116. Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'
118. Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
119. Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'
120. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'
121. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst64'
122. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst67'
123. Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'
124. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst65'
125. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst68'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst60'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'
129. Setup Times
130. Hold Times
131. Clock to Output Times
132. Minimum Clock to Output Times
133. Propagation Delay
134. Minimum Propagation Delay
135. Fast 1200mV 0C Model Metastability Report
136. Multicorner Timing Analysis Summary
137. Setup Times
138. Hold Times
139. Clock to Output Times
140. Minimum Clock to Output Times
141. Progagation Delay
142. Minimum Progagation Delay
143. Board Trace Model Assignments
144. Input Transition Times
145. Slow Corner Signal Integrity Metrics
146. Fast Corner Signal Integrity Metrics
147. Setup Transfers
148. Hold Transfers
149. Recovery Transfers
150. Removal Transfers
151. Report TCCS
152. Report RSKM
153. Unconstrained Paths
154. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                   ;
+--------------------+----------------------------------------------------------------+
; Quartus II Version ; Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition ;
; Revision Name      ; ALUPR                                                          ;
; Device Family      ; Cyclone III                                                    ;
; Device Name        ; EP3C5E144C7                                                    ;
; Timing Models      ; Final                                                          ;
; Delay Model        ; Combined                                                       ;
; Rise/Fall Delays   ; Enabled                                                        ;
+--------------------+----------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period   ; Frequency  ; Rise  ; Fall    ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master    ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+
; clk_25mhz                                         ; Base      ; 40.000   ; 25.0 MHz   ; 0.000 ; 20.000  ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { clk_25mhz }                                         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 1000.000 ; 1.0 MHz    ; 0.000 ; 500.000 ; 50.00      ; 25        ; 1           ;       ;        ;           ;            ; false    ; clk_25mhz ; inst4|altpll_component|auto_generated|pll1|inclk[0] ; { inst4|altpll_component|auto_generated|pll1|clk[0] } ;
; Ob:inst1|inst60                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|inst60 }                                   ;
; Ob:inst1|inst64                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|inst64 }                                   ;
; Ob:inst1|inst65                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|inst65 }                                   ;
; Ob:inst1|inst67                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|inst67 }                                   ;
; Ob:inst1|inst68                                   ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { Ob:inst1|inst68 }                                   ;
; USBBridge:inst|USBRDn                             ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|USBRDn }                             ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; Base      ; 1.000    ; 1000.0 MHz ; 0.000 ; 0.500   ;            ;           ;             ;       ;        ;           ;            ;          ;           ;                                                     ; { USBBridge:inst|Z_ALTERA_SYNTHESIZED }               ;
+---------------------------------------------------+-----------+----------+------------+-------+---------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-----------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 131.65 MHz ; 131.65 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 163.72 MHz ; 163.72 MHz      ; USBBridge:inst|USBRDn                             ;                                                ;
; 170.71 MHz ; 170.71 MHz      ; Ob:inst1|inst67                                   ;                                                ;
; 251.89 MHz ; 251.89 MHz      ; Ob:inst1|inst68                                   ;                                                ;
; 449.84 MHz ; 437.64 MHz      ; Ob:inst1|inst60                                   ; limit due to minimum period restriction (tmin) ;
; 453.72 MHz ; 437.64 MHz      ; Ob:inst1|inst64                                   ; limit due to minimum period restriction (tmin) ;
; 519.21 MHz ; 437.64 MHz      ; Ob:inst1|inst65                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -6.615 ; -14.845       ;
; Ob:inst1|inst67                                   ; -6.280 ; -252.267      ;
; USBBridge:inst|USBRDn                             ; -5.108 ; -360.613      ;
; Ob:inst1|inst68                                   ; -5.011 ; -41.249       ;
; clk_25mhz                                         ; -4.050 ; -20.931       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.665 ; -57.949       ;
; Ob:inst1|inst60                                   ; -3.661 ; -27.551       ;
; Ob:inst1|inst64                                   ; -3.653 ; -167.736      ;
; Ob:inst1|inst65                                   ; -2.894 ; -56.509       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|inst65                                   ; -1.117 ; -20.188       ;
; Ob:inst1|inst60                                   ; -0.868 ; -6.693        ;
; USBBridge:inst|USBRDn                             ; -0.864 ; -17.564       ;
; Ob:inst1|inst64                                   ; -0.744 ; -28.027       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.602 ; -1.131        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.593 ; -0.593        ;
; Ob:inst1|inst68                                   ; -0.271 ; -1.031        ;
; clk_25mhz                                         ; -0.229 ; -0.269        ;
; Ob:inst1|inst67                                   ; -0.088 ; -0.191        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -3.769 ; -19.337       ;
; USBBridge:inst|USBRDn                             ; -1.797 ; -3.119        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.365 ; -0.895        ;
; USBBridge:inst|USBRDn                             ; 1.132  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; Ob:inst1|inst64                                   ; -1.285  ; -60.395       ;
; Ob:inst1|inst67                                   ; -1.285  ; -60.395       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; Ob:inst1|inst65                                   ; -1.285  ; -30.840       ;
; Ob:inst1|inst68                                   ; -1.285  ; -11.565       ;
; Ob:inst1|inst60                                   ; -1.285  ; -10.280       ;
; clk_25mhz                                         ; 19.735  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.671 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node         ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -6.615 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.386     ; 6.167      ;
; -6.131 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 7.465      ;
; -5.775 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 5.576      ;
; -5.734 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 5.534      ;
; -5.666 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 5.466      ;
; -5.592 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.395      ;
; -5.577 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 5.377      ;
; -5.519 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.322      ;
; -5.490 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.293      ;
; -5.464 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 5.264      ;
; -5.445 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.248      ;
; -5.411 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.136     ; 5.213      ;
; -5.399 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.397     ; 4.940      ;
; -5.340 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.143      ;
; -5.332 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.135      ;
; -5.325 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.128      ;
; -5.308 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.671      ; 6.917      ;
; -5.307 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.136     ; 5.109      ;
; -5.214 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.135     ; 5.017      ;
; -5.180 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 5.126      ;
; -5.132 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 5.082      ;
; -5.126 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.926      ;
; -5.105 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.136     ; 4.907      ;
; -5.069 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 5.019      ;
; -5.010 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.960      ;
; -4.999 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.799      ;
; -4.993 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.793      ;
; -4.879 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.829      ;
; -4.879 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.679      ;
; -4.859 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.659      ;
; -4.857 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.807      ;
; -4.820 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.598      ;
; -4.782 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.732      ;
; -4.779 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.557      ;
; -4.774 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.724      ;
; -4.760 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.710      ;
; -4.705 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.505      ;
; -4.703 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.653      ;
; -4.654 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.604      ;
; -4.602 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 4.402      ;
; -4.592 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.542      ;
; -4.534 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.480      ;
; -4.527 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.305      ;
; -4.526 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.476      ;
; -4.513 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.459      ;
; -4.500 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.278      ;
; -4.473 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.251      ;
; -4.462 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.408      ;
; -4.431 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.381      ;
; -4.398 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.176      ;
; -4.394 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.172      ;
; -4.376 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.322      ;
; -4.367 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.145      ;
; -4.365 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.311      ;
; -4.342 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.288      ;
; -4.311 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.257      ;
; -4.296 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 4.074      ;
; -4.288 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 4.238      ;
; -4.259 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 4.060      ;
; -4.245 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 4.046      ;
; -4.206 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 4.007      ;
; -4.205 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.983      ;
; -4.147 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.925      ;
; -4.140 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.086      ;
; -4.100 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 4.046      ;
; -4.034 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.812      ;
; -4.029 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 3.975      ;
; -4.002 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 3.948      ;
; -3.984 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.762      ;
; -3.971 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 3.772      ;
; -3.947 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.725      ;
; -3.923 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.701      ;
; -3.857 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.137     ; 3.658      ;
; -3.850 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 3.796      ;
; -3.814 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 3.760      ;
; -3.778 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 3.578      ;
; -3.775 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.992     ; 3.721      ;
; -3.747 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.694      ;
; -3.723 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.160     ; 3.501      ;
; -3.713 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.660      ;
; -3.600 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.547      ;
; -3.553 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.138     ; 3.353      ;
; -3.502 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.449      ;
; -3.459 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.969      ;
; -3.440 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.387      ;
; -3.299 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.809      ;
; -3.273 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.783      ;
; -3.231 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.178      ;
; -3.180 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.690      ;
; -3.080 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.590      ;
; -3.061 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 3.008      ;
; -3.023 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.533      ;
; -2.999 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.509      ;
; -2.990 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 2.937      ;
; -2.915 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 2.862      ;
; -2.872 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.382      ;
; -2.839 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.349      ;
; -2.775 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 2.722      ;
; -2.768 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.991     ; 2.715      ;
; -2.755 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.428     ; 3.265      ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|inst67'                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                              ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -6.280 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.739      ;
; -6.182 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.641      ;
; -6.182 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.641      ;
; -6.077 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.538     ; 6.537      ;
; -6.023 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.482      ;
; -5.958 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.538     ; 6.418      ;
; -5.941 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.538     ; 6.401      ;
; -5.828 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 8.069      ;
; -5.784 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.538     ; 6.244      ;
; -5.775 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.234      ;
; -5.732 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.973      ;
; -5.730 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.189      ;
; -5.721 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.180      ;
; -5.702 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.161      ;
; -5.700 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.159      ;
; -5.698 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.939      ;
; -5.680 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.139      ;
; -5.679 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.138      ;
; -5.649 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.108      ;
; -5.646 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.105      ;
; -5.600 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.244      ; 7.842      ;
; -5.587 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.046      ;
; -5.579 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.038      ;
; -5.573 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.032      ;
; -5.551 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 6.010      ;
; -5.539 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.780      ;
; -5.486 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.945      ;
; -5.483 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.942      ;
; -5.474 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.244      ; 7.716      ;
; -5.474 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 6.182      ;
; -5.470 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.177      ;
; -5.457 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.244      ; 7.699      ;
; -5.449 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.908      ;
; -5.417 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.876      ;
; -5.399 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.106      ;
; -5.379 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 6.089      ;
; -5.378 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 6.086      ;
; -5.374 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.081      ;
; -5.342 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 6.050      ;
; -5.342 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.049      ;
; -5.331 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.038      ;
; -5.320 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.244      ; 7.562      ;
; -5.317 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.776      ;
; -5.301 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.008      ;
; -5.301 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 6.008      ;
; -5.291 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.532      ;
; -5.283 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.993      ;
; -5.259 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.500      ;
; -5.257 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.967      ;
; -5.256 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.497      ;
; -5.246 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.289     ; 5.955      ;
; -5.246 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.953      ;
; -5.242 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.950      ;
; -5.237 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.478      ;
; -5.233 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.940      ;
; -5.233 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.940      ;
; -5.218 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.459      ;
; -5.216 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.457      ;
; -5.199 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.909      ;
; -5.196 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.437      ;
; -5.196 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.904      ;
; -5.193 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.434      ;
; -5.183 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.891      ;
; -5.169 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.410      ;
; -5.159 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.869      ;
; -5.159 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.869      ;
; -5.159 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.869      ;
; -5.155 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.865      ;
; -5.151 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.287     ; 5.862      ;
; -5.145 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.542     ; 5.601      ;
; -5.142 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.849      ;
; -5.137 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.844      ;
; -5.132 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.373      ;
; -5.128 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.369      ;
; -5.128 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.836      ;
; -5.118 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.289     ; 5.827      ;
; -5.114 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.822      ;
; -5.110 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.820      ;
; -5.103 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.344      ;
; -5.103 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.813      ;
; -5.101 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.289     ; 5.810      ;
; -5.095 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.554      ;
; -5.089 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.330      ;
; -5.086 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.796      ;
; -5.077 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.785      ;
; -5.076 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.289     ; 5.785      ;
; -5.075 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.542     ; 5.531      ;
; -5.074 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.781      ;
; -5.070 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.780      ;
; -5.064 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.550     ; 5.512      ;
; -5.063 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.773      ;
; -5.060 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.243      ; 7.301      ;
; -5.060 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.290     ; 5.768      ;
; -5.057 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.767      ;
; -5.057 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.288     ; 5.767      ;
; -5.054 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.287     ; 5.765      ;
; -5.049 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.508      ;
; -5.047 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.542     ; 5.503      ;
; -5.038 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.539     ; 5.497      ;
; -5.031 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.291     ; 5.738      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                           ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -5.108 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 3.394      ;
; -5.101 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 3.387      ;
; -5.043 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.882      ;
; -4.971 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 3.257      ;
; -4.890 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 3.176      ;
; -4.878 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.713     ; 3.163      ;
; -4.827 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.946      ;
; -4.799 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.160     ; 3.637      ;
; -4.775 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 3.061      ;
; -4.755 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.874      ;
; -4.748 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.867      ;
; -4.743 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.582      ;
; -4.634 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.473      ;
; -4.568 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 3.315      ;
; -4.561 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 3.308      ;
; -4.539 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.658      ;
; -4.471 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 3.573      ;
; -4.470 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.880     ; 3.588      ;
; -4.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 3.560      ;
; -4.458 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.577      ;
; -4.448 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 3.195      ;
; -4.446 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 2.732      ;
; -4.441 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.280      ;
; -4.367 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 3.114      ;
; -4.355 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.252     ; 3.101      ;
; -4.343 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.879     ; 3.462      ;
; -4.306 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.712     ; 2.592      ;
; -4.297 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.136      ;
; -4.291 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 3.130      ;
; -4.252 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 2.999      ;
; -4.243 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.159      ;
; -4.243 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 5.159      ;
; -4.228 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.897     ; 3.329      ;
; -4.158 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 3.260      ;
; -4.049 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 3.151      ;
; -3.988 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.903      ;
; -3.988 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.083     ; 4.903      ;
; -3.986 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.918      ;
; -3.986 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.918      ;
; -3.986 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.918      ;
; -3.943 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.859      ;
; -3.943 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.859      ;
; -3.926 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.159     ; 2.765      ;
; -3.925 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.841      ;
; -3.925 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.841      ;
; -3.906 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 2.653      ;
; -3.834 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.763      ;
; -3.834 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.763      ;
; -3.834 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.763      ;
; -3.834 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.763      ;
; -3.772 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.688      ;
; -3.772 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.688      ;
; -3.766 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.251     ; 2.513      ;
; -3.764 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.669      ;
; -3.764 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.669      ;
; -3.761 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.692      ;
; -3.761 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.692      ;
; -3.761 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.067     ; 4.692      ;
; -3.712 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 2.814      ;
; -3.708 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.896     ; 2.810      ;
; -3.705 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.610      ;
; -3.705 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.610      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.603      ;
; -3.698 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.093     ; 4.603      ;
; -3.686 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.618      ;
; -3.686 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.618      ;
; -3.686 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.618      ;
; -3.683 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.597      ;
; -3.683 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.597      ;
; -3.683 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.597      ;
; -3.683 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.597      ;
; -3.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.057     ; 4.551      ;
; -3.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.057     ; 4.551      ;
; -3.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.057     ; 4.551      ;
; -3.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.057     ; 4.551      ;
; -3.610 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.057     ; 4.551      ;
; -3.602 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 4.541      ;
; -3.602 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 4.541      ;
; -3.594 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.510      ;
; -3.594 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.082     ; 4.510      ;
; -3.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 4.508      ;
; -3.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 4.508      ;
; -3.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 4.508      ;
; -3.580 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.070     ; 4.508      ;
; -3.577 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.509      ;
; -3.577 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.509      ;
; -3.577 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.066     ; 4.509      ;
; -3.534 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.463      ;
; -3.534 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.463      ;
; -3.534 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.463      ;
; -3.534 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.069     ; 4.463      ;
; -3.518 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.432      ;
; -3.518 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.432      ;
; -3.518 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.432      ;
; -3.518 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.432      ;
; -3.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.425      ;
; -3.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.425      ;
; -3.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.425      ;
; -3.511 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.084     ; 4.425      ;
; -3.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.059     ; 4.429      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -5.011 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.972      ;
; -4.859 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 5.027      ;
; -4.812 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.980      ;
; -4.688 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.649      ;
; -4.642 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.810      ;
; -4.540 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.708      ;
; -4.504 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.672      ;
; -4.415 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.583      ;
; -4.403 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.364      ;
; -4.380 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.548      ;
; -4.342 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.303      ;
; -4.255 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.423      ;
; -4.239 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.200      ;
; -4.216 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.177      ;
; -4.188 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 6.424      ;
; -4.187 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.148      ;
; -4.155 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 6.116      ;
; -4.019 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.596      ;
; -3.995 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.963      ; 5.956      ;
; -3.978 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 4.146      ;
; -3.977 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.554      ;
; -3.959 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.536      ;
; -3.930 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.507      ;
; -3.865 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 6.101      ;
; -3.815 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.392      ;
; -3.768 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.345      ;
; -3.760 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.337      ;
; -3.758 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.335      ;
; -3.742 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.319      ;
; -3.732 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.309      ;
; -3.723 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.300      ;
; -3.713 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.290      ;
; -3.676 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.253      ;
; -3.675 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.252      ;
; -3.666 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.243      ;
; -3.606 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.183      ;
; -3.598 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.175      ;
; -3.589 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.166      ;
; -3.580 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.816      ;
; -3.533 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.110      ;
; -3.519 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.755      ;
; -3.506 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.083      ;
; -3.501 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.078      ;
; -3.498 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.075      ;
; -3.486 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.063      ;
; -3.476 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.053      ;
; -3.460 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.629      ;
; -3.460 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.629      ;
; -3.454 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 4.031      ;
; -3.407 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.984      ;
; -3.395 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.972      ;
; -3.393 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.629      ;
; -3.385 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.962      ;
; -3.373 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.950      ;
; -3.364 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.600      ;
; -3.362 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.598      ;
; -3.332 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.568      ;
; -3.328 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.497      ;
; -3.328 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.497      ;
; -3.326 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.903      ;
; -3.279 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.856      ;
; -3.276 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.853      ;
; -3.244 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.821      ;
; -3.235 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.812      ;
; -3.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.365      ;
; -3.196 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.365      ;
; -3.172 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.238      ; 5.408      ;
; -3.164 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.741      ;
; -3.119 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.696      ;
; -3.091 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.668      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.074 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.243      ;
; -3.072 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.421     ; 3.649      ;
; -3.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.239      ;
; -3.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.239      ;
; -3.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.239      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.050 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.830     ; 3.218      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
; -3.036 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.829     ; 3.205      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_25mhz'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -4.050 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 3.842      ;
; -3.809 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.197     ; 3.600      ;
; -3.738 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 3.530      ;
; -3.704 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.597      ; 5.289      ;
; -3.703 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 3.495      ;
; -3.702 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.195     ; 3.495      ;
; -3.382 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.597      ; 4.967      ;
; -3.187 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.599      ; 4.774      ;
; -3.149 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.596      ; 4.733      ;
; -3.138 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 2.930      ;
; -3.136 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.597      ; 4.721      ;
; -3.011 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.590      ; 4.589      ;
; -2.989 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.202     ; 2.775      ;
; -2.978 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.202     ; 2.764      ;
; -2.975 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.222     ; 2.741      ;
; -2.924 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.203     ; 2.709      ;
; -2.911 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.202     ; 2.697      ;
; -2.834 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 2.626      ;
; -2.827 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.872      ; 4.687      ;
; -2.784 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 2.576      ;
; -2.728 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.222     ; 2.494      ;
; -2.682 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 2.474      ;
; -2.559 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.872      ; 4.419      ;
; -2.338 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.874      ; 4.200      ;
; -2.334 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 2.126      ;
; -2.318 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.871      ; 4.177      ;
; -2.313 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.872      ; 4.173      ;
; -2.157 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.196     ; 1.949      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.865      ; 3.987      ;
; -0.760 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.582      ; 2.330      ;
; 18.282 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.547      ; 7.183      ;
; 18.625 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.547      ; 6.840      ;
; 18.799 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.549      ; 6.668      ;
; 18.837 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.546      ; 6.627      ;
; 18.962 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.547      ; 6.503      ;
; 18.975 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 5.540      ; 6.483      ;
; 38.415 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.547      ; 7.050      ;
; 38.579 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.547      ; 6.886      ;
; 38.800 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.549      ; 6.667      ;
; 38.820 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.546      ; 6.644      ;
; 38.825 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.547      ; 6.640      ;
; 39.127 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 5.540      ; 6.331      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -3.665 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.732      ;
; -3.505 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.572      ;
; -3.479 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.546      ;
; -3.386 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.453      ;
; -3.347 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.414      ;
; -3.319 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 3.385      ;
; -3.286 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.353      ;
; -3.229 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.296      ;
; -3.205 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.272      ;
; -3.191 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.825     ; 2.864      ;
; -3.124 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 3.190      ;
; -3.082 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 3.148      ;
; -3.078 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.145      ;
; -3.045 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.112      ;
; -2.981 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 3.047      ;
; -2.937 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 3.004      ;
; -2.894 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 2.960      ;
; -2.887 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 2.953      ;
; -2.765 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 2.832      ;
; -2.675 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.419     ; 2.754      ;
; -2.638 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 2.705      ;
; -2.635 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 2.702      ;
; -2.572 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 2.638      ;
; -2.546 ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.968      ; 4.012      ;
; -2.476 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 2.542      ;
; -2.294 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 2.360      ;
; -2.293 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.419     ; 2.372      ;
; -2.196 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.420     ; 2.274      ;
; -2.175 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.256      ;
; -2.137 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 2.204      ;
; -2.133 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.214      ;
; -2.113 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.194      ;
; -2.086 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.418     ; 2.166      ;
; -2.083 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.164      ;
; -2.037 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.118      ;
; -2.018 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.418     ; 2.098      ;
; -2.009 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.420     ; 2.087      ;
; -2.002 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.417     ; 2.083      ;
; -1.963 ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.838     ; 1.623      ;
; -1.963 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.418     ; 2.043      ;
; -1.930 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.997      ;
; -1.913 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.980      ;
; -1.818 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.420     ; 1.896      ;
; -1.789 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.418     ; 1.869      ;
; -1.757 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.824      ;
; -1.700 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.243      ; 3.441      ;
; -1.511 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 1.577      ;
; -1.445 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.416     ; 1.527      ;
; -1.443 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.432     ; 1.509      ;
; -1.432 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.128     ; 1.802      ;
; -1.371 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.128     ; 1.741      ;
; -1.199 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.416     ; 1.281      ;
; -1.138 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.126     ; 1.510      ;
; -1.120 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.126     ; 1.492      ;
; -1.087 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.140     ; 1.445      ;
; -0.941 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.125     ; 1.314      ;
; -0.929 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.126     ; 1.301      ;
; -0.740 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.426     ; 0.812      ;
; -0.492 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.140     ; 0.850      ;
; 0.428  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 5.918      ; 5.908      ;
; 0.430  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 5.918      ; 5.906      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -3.661 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 4.105      ;
; -3.642 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 4.086      ;
; -3.529 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.973      ;
; -3.510 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.954      ;
; -3.397 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.841      ;
; -3.378 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.822      ;
; -3.302 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.539      ;
; -3.283 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.520      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.661      ;
; -3.170 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.407      ;
; -3.151 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.388      ;
; -3.123 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.567      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.106 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.550      ;
; -3.038 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.275      ;
; -3.019 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.256      ;
; -2.966 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.203      ;
; -2.966 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.239      ; 5.203      ;
; -2.588 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.554     ; 3.032      ;
; -2.471 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.582     ; 2.887      ;
; -2.425 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.937      ;
; -2.417 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.850      ;
; -2.406 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.918      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.388 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.553     ; 2.833      ;
; -2.293 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.805      ;
; -2.274 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.786      ;
; -2.161 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.673      ;
; -2.144 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.577      ;
; -2.143 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.655      ;
; -2.143 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.655      ;
; -2.143 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.514      ; 4.655      ;
; -2.128 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.561      ;
; -2.096 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.529      ;
; -1.964 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.397      ;
; -1.964 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.397      ;
; -1.930 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.565     ; 2.363      ;
; -1.223 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 2.150      ;
; -1.091 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 2.018      ;
; -1.082 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 2.009      ;
; -1.079 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 2.006      ;
; -1.072 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.999      ;
; -1.064 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.991      ;
; -1.060 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.987      ;
; -1.045 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.972      ;
; -0.959 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.886      ;
; -0.950 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.877      ;
; -0.950 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.877      ;
; -0.947 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.874      ;
; -0.946 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.873      ;
; -0.940 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.867      ;
; -0.931 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.858      ;
; -0.931 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.858      ;
; -0.928 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.855      ;
; -0.827 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.754      ;
; -0.818 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.745      ;
; -0.818 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.745      ;
; -0.818 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.745      ;
; -0.815 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.742      ;
; -0.814 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.741      ;
; -0.808 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.735      ;
; -0.799 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.726      ;
; -0.799 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.726      ;
; -0.796 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.723      ;
; -0.795 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.722      ;
; -0.442 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.369      ;
; -0.356 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.283      ;
; -0.326 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.433      ;
; -0.307 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.414      ;
; -0.229 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.336      ;
; -0.224 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.151      ;
; -0.221 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.148      ;
; -0.215 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.142      ;
; -0.215 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.142      ;
; -0.210 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.317      ;
; -0.196 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.123      ;
; -0.194 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.301      ;
; -0.193 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.071     ; 1.120      ;
; -0.175 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.282      ;
; -0.157 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.264      ;
; -0.078 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 6.189      ; 7.185      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|inst64'                                                                                                                                                                            ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                         ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.653 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 4.262      ;
; -3.592 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.178      ;
; -3.592 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.178      ;
; -3.592 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.178      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.559 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.147      ;
; -3.552 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.140      ;
; -3.552 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.140      ;
; -3.552 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.140      ;
; -3.552 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.140      ;
; -3.552 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.410     ; 4.140      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.521 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.412     ; 4.107      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -3.470 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.409     ; 4.059      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.985 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.404      ; 5.387      ;
; -2.924 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.303      ;
; -2.924 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.303      ;
; -2.924 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.303      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.272      ;
; -2.884 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.265      ;
; -2.884 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.265      ;
; -2.884 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.265      ;
; -2.884 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.265      ;
; -2.884 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.383      ; 5.265      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.381      ; 5.232      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.802 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.384      ; 5.184      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
; -2.369 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.389     ; 2.978      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Ob:inst1|inst65'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -2.894 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 3.146      ;
; -2.759 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 3.011      ;
; -2.541 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.750     ; 2.789      ;
; -2.516 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.572      ;
; -2.462 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.518      ;
; -2.456 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 2.708      ;
; -2.434 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.647      ;
; -2.394 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 2.656      ;
; -2.368 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.035      ; 4.401      ;
; -2.367 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.035      ; 4.400      ;
; -2.361 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.035      ; 4.394      ;
; -2.351 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.035      ; 4.384      ;
; -2.351 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.383      ;
; -2.284 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.316      ;
; -2.284 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.316      ;
; -2.284 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.316      ;
; -2.284 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.316      ;
; -2.284 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.034      ; 4.316      ;
; -2.280 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.494      ;
; -2.272 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.486      ;
; -2.271 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.485      ;
; -2.250 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.306      ;
; -2.248 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.304      ;
; -2.223 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.279      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.218 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.058      ; 4.274      ;
; -2.148 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.362      ;
; -2.134 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.787     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.132 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.345      ;
; -2.131 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.345      ;
; -2.131 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.345      ;
; -2.131 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.345      ;
; -2.131 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.784     ; 2.345      ;
; -2.118 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.331      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.329      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.327      ;
; -2.051 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.787     ; 2.262      ;
; -2.047 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.284      ;
; -2.047 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.260      ;
; -2.041 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.254      ;
; -2.029 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.787     ; 2.240      ;
; -2.002 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.239      ;
; -1.998 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 2.250      ;
; -1.979 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.216      ;
; -1.967 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.786     ; 2.179      ;
; -1.967 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 2.219      ;
; -1.955 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 2.207      ;
; -1.950 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.187      ;
; -1.876 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.785     ; 2.089      ;
; -1.863 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.787     ; 2.074      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.761     ; 2.047      ;
; -1.794 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.770     ; 2.022      ;
; -1.749 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.763     ; 1.984      ;
; -1.748 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.763     ; 1.983      ;
; -1.730 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.786     ; 1.942      ;
; -1.723 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.786     ; 1.935      ;
; -1.718 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.786     ; 1.930      ;
; -1.661 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.746     ; 1.913      ;
; -1.639 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.333      ; 3.970      ;
; -1.585 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.333      ; 3.916      ;
; -1.583 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.760     ; 1.821      ;
; -1.545 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.310      ; 3.853      ;
; -1.544 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.310      ; 3.852      ;
; -1.538 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.310      ; 3.846      ;
; -1.495 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.309      ; 3.802      ;
; -1.494 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 1.756      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|inst65'                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -1.117 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.519      ;
; -1.116 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.520      ;
; -1.053 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.583      ;
; -1.033 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.579      ;
; -1.029 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.583      ;
; -1.022 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.590      ;
; -1.019 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.593      ;
; -1.016 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.596      ;
; -0.958 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.654      ;
; -0.943 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.693      ;
; -0.930 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.706      ;
; -0.926 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.710      ;
; -0.887 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.749      ;
; -0.876 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.760      ;
; -0.874 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.762      ;
; -0.872 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.764      ;
; -0.863 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.773      ;
; -0.862 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.774      ;
; -0.848 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.788      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.774      ;
; -0.834 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.802      ;
; -0.810 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.826      ;
; -0.809 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.827      ;
; -0.808 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.804      ;
; -0.793 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.843      ;
; -0.789 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.847      ;
; -0.785 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.851      ;
; -0.779 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.833      ;
; -0.778 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.858      ;
; -0.771 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.865      ;
; -0.765 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.871      ;
; -0.741 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.895      ;
; -0.714 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.922      ;
; -0.704 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.908      ;
; -0.687 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.925      ;
; -0.669 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.943      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.946      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.970      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 5.970      ;
; -0.651 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.961      ;
; -0.647 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.965      ;
; -0.646 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.966      ;
; -0.644 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.968      ;
; -0.639 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.973      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.980      ;
; -0.629 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.346      ; 5.983      ;
; -0.627 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 6.009      ;
; -0.578 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 6.370      ; 6.058      ;
; 0.913  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.191      ;
; 0.915  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.193      ;
; 0.972  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.250      ;
; 0.991  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.269      ;
; 1.064  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.342      ;
; 1.065  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.343      ;
; 1.065  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.343      ;
; 1.066  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.071      ; 1.343      ;
; 1.067  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.345      ;
; 1.070  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.348      ;
; 1.070  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.071      ; 1.347      ;
; 1.070  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.071      ; 1.347      ;
; 1.073  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.351      ;
; 1.099  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.377      ;
; 1.105  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.071      ; 1.382      ;
; 1.146  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.424      ;
; 1.156  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.096      ; 1.458      ;
; 1.168  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.048      ; 1.422      ;
; 1.181  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.096      ; 1.483      ;
; 1.184  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.462      ;
; 1.250  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.003      ;
; 1.306  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.584      ;
; 1.313  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.066      ;
; 1.333  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.062      ;
; 1.337  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.066      ;
; 1.358  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.636      ;
; 1.408  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.137      ;
; 1.423  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.176      ;
; 1.461  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.072      ; 1.739      ;
; 1.479  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.232      ;
; 1.490  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.243      ;
; 1.492  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.245      ;
; 1.494  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.247      ;
; 1.503  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.256      ;
; 1.504  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.257      ;
; 1.518  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.271      ;
; 1.528  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.257      ;
; 1.532  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.285      ;
; 1.557  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.310      ;
; 1.587  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.316      ;
; 1.662  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.391      ;
; 1.722  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.451      ;
; 1.722  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.463     ; 1.465      ;
; 1.727  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.456      ;
; 1.729  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.463     ; 1.472      ;
; 1.734  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.463      ;
; 1.737  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.523      ; 3.466      ;
; 1.739  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.492      ;
; 1.744  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.464     ; 1.486      ;
; 1.785  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.547      ; 3.538      ;
; 1.785  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.463     ; 1.528      ;
; 1.785  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.463     ; 1.528      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.868 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 5.958      ;
; -0.853 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 5.973      ;
; -0.852 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 5.974      ;
; -0.838 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 5.988      ;
; -0.825 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.001      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.824 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.002      ;
; -0.791 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.035      ;
; -0.791 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.035      ;
; -0.791 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.035      ;
; -0.791 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.035      ;
; -0.791 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 6.560      ; 6.035      ;
; 0.631  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.908      ;
; 0.632  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.909      ;
; 0.634  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.911      ;
; 0.637  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.914      ;
; 0.638  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.915      ;
; 0.672  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 0.949      ;
; 0.890  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.167      ;
; 0.912  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.189      ;
; 0.949  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.226      ;
; 0.950  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.227      ;
; 0.950  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.227      ;
; 0.951  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.228      ;
; 0.952  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.229      ;
; 0.963  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.240      ;
; 0.965  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.242      ;
; 0.966  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.243      ;
; 0.966  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.243      ;
; 0.969  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.246      ;
; 0.981  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.258      ;
; 1.075  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.352      ;
; 1.076  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.353      ;
; 1.076  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.353      ;
; 1.077  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.354      ;
; 1.089  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.366      ;
; 1.091  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.368      ;
; 1.092  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.369      ;
; 1.095  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.372      ;
; 1.107  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.384      ;
; 1.201  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.478      ;
; 1.203  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.480      ;
; 1.208  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.485      ;
; 1.215  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.492      ;
; 1.217  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.494      ;
; 1.224  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.501      ;
; 1.233  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.510      ;
; 1.341  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.071      ; 1.618      ;
; 1.528  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.471      ;
; 1.541  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.484      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 1.542  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.737      ; 3.485      ;
; 2.240  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.187      ;
; 2.273  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.220      ;
; 2.330  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.277      ;
; 2.428  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.375      ;
; 2.440  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.387      ;
; 2.468  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.415      ;
; 2.469  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.149      ;
; 2.484  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.164      ;
; 2.485  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.165      ;
; 2.487  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.167      ;
; 2.487  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.167      ;
; 2.487  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.167      ;
; 2.487  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.167      ;
; 2.487  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.474      ; 4.167      ;
; 2.671  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.259     ; 2.618      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.676  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.634      ;
; 2.829  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.275     ; 2.760      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.247     ; 2.790      ;
; 2.844  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.802      ;
; 2.859  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.817      ;
; 2.860  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.818      ;
; 3.037  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.995      ;
; 3.038  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.996      ;
; 3.039  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.997      ;
; 3.041  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 2.999      ;
; 3.078  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.248     ; 3.036      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.864 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 2.965      ;
; -0.793 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.564      ; 3.037      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.606 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.563      ; 3.223      ;
; -0.488 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.344      ;
; -0.279 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.549      ; 3.536      ;
; -0.279 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.549      ; 3.536      ;
; -0.279 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.549      ; 3.536      ;
; -0.279 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.549      ; 3.536      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.244 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.583      ;
; -0.216 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.539      ; 3.589      ;
; -0.192 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.640      ;
; -0.192 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.640      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.552      ; 3.643      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.552      ; 3.643      ;
; -0.175 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.552      ; 3.643      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.058 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.758      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; -0.002 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.829      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.038  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.561      ; 3.865      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.069  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.901      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.072  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 3.916      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.565      ; 3.916      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.085  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.566      ; 3.917      ;
; 0.127  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.551      ; 3.944      ;
; 0.145  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.576      ; 3.987      ;
; 0.145  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.576      ; 3.987      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.988      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.988      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.988      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.550      ; 3.988      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.540      ; 4.113      ;
; 0.307  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.540      ; 4.113      ;
; 0.424  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 4.268      ;
; 0.424  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 4.268      ;
; 0.424  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.578      ; 4.268      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|inst64'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.744 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.232      ;
; -0.740 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.258      ;
; -0.739 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.259      ;
; -0.735 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.241      ;
; -0.735 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.263      ;
; -0.731 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.267      ;
; -0.729 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.269      ;
; -0.729 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.269      ;
; -0.728 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.270      ;
; -0.728 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.270      ;
; -0.700 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.276      ;
; -0.685 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.291      ;
; -0.673 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.325      ;
; -0.672 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.326      ;
; -0.667 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.331      ;
; -0.667 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.331      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.335      ;
; -0.663 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.335      ;
; -0.662 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.336      ;
; -0.662 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.336      ;
; -0.642 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.334      ;
; -0.634 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.340      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.344      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.342      ;
; -0.629 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.347      ;
; -0.628 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.348      ;
; -0.627 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.349      ;
; -0.626 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.350      ;
; -0.625 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.351      ;
; -0.624 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.352      ;
; -0.622 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.354      ;
; -0.620 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.356      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.364      ;
; -0.592 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.384      ;
; -0.590 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.386      ;
; -0.589 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.387      ;
; -0.589 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.387      ;
; -0.587 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.389      ;
; -0.586 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.390      ;
; -0.586 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.390      ;
; -0.571 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.405      ;
; -0.567 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.406      ;
; -0.566 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.407      ;
; -0.566 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.407      ;
; -0.565 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.411      ;
; -0.564 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.409      ;
; -0.564 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.409      ;
; -0.563 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.410      ;
; -0.559 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.415      ;
; -0.559 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.414      ;
; -0.559 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.414      ;
; -0.558 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.418      ;
; -0.557 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.419      ;
; -0.554 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.422      ;
; -0.543 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.431      ;
; -0.541 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.708      ; 6.433      ;
; -0.536 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.439      ;
; -0.536 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.439      ;
; -0.536 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.439      ;
; -0.532 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.466      ;
; -0.532 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.466      ;
; -0.532 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.466      ;
; -0.531 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.467      ;
; -0.529 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.469      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.471      ;
; -0.524 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.451      ;
; -0.523 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.475      ;
; -0.515 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.483      ;
; -0.513 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.485      ;
; -0.512 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.461      ;
; -0.511 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.462      ;
; -0.511 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.462      ;
; -0.511 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.462      ;
; -0.511 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.464      ;
; -0.510 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.463      ;
; -0.510 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.465      ;
; -0.509 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.466      ;
; -0.508 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.465      ;
; -0.508 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.465      ;
; -0.508 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.707      ; 6.465      ;
; -0.501 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.474      ;
; -0.469 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.507      ;
; -0.467 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.531      ;
; -0.466 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.532      ;
; -0.466 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.532      ;
; -0.463 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.535      ;
; -0.463 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.535      ;
; -0.440 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.558      ;
; -0.425 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.550      ;
; -0.411 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.564      ;
; -0.390 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.732      ; 6.608      ;
; -0.389 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.710      ; 6.587      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.626      ;
; -0.336 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 6.709      ; 6.639      ;
; 0.424  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.071      ; 0.701      ;
; 0.425  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.072      ; 0.703      ;
; 0.441  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.073      ; 0.720      ;
; 0.441  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.072      ; 0.719      ;
; 0.563  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.073      ; 0.842      ;
; 0.565  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.073      ; 0.844      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.602 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.895      ; 3.811      ;
; -0.529 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.895      ; 3.884      ;
; -0.137 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.895      ; 3.776      ;
; -0.110 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.895      ; 3.803      ;
; 0.382  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.382  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.669      ;
; 0.618  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.905      ;
; 0.679  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.966      ;
; 0.838  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.360      ;
; 0.847  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst51                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 1.369      ;
; 0.963  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                             ; Ob:inst1|inst50                                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.823      ; 7.002      ;
; 0.983  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.270      ;
; 1.011  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.787      ;
; 1.013  ; USBBridge:inst|DOStrobes[3]                                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.790      ;
; 1.286  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.211      ;
; 1.328  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 1.243      ;
; 1.353  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 1.268      ;
; 1.391  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.678      ;
; 1.399  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.361     ; 1.324      ;
; 1.452  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 1.367      ;
; 1.478  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.371     ; 1.393      ;
; 1.802  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.325      ;
; 1.918  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.440      ;
; 1.966  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.253      ;
; 2.084  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.000      ;
; 2.086  ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|DFFE_inst33                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.373      ;
; 2.108  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 2.630      ;
; 2.143  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.666      ;
; 2.153  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.069      ;
; 2.196  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.112      ;
; 2.207  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.730      ;
; 2.267  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.790      ;
; 2.277  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.800      ;
; 2.292  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.208      ;
; 2.308  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.831      ;
; 2.311  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.598      ;
; 2.311  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.598      ;
; 2.353  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.640      ;
; 2.362  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.885      ;
; 2.386  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.302      ;
; 2.402  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 2.925      ;
; 2.478  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.394      ;
; 2.515  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.431      ;
; 2.518  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 3.040      ;
; 2.555  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.078      ;
; 2.564  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.087      ;
; 2.567  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.090      ;
; 2.578  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.101      ;
; 2.643  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.166      ;
; 2.651  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.567      ;
; 2.684  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.207      ;
; 2.723  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.246      ;
; 2.768  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.291      ;
; 2.800  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.716      ;
; 2.882  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.405      ;
; 2.917  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.833      ;
; 2.960  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.483      ;
; 2.973  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 4.485      ;
; 3.009  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.532      ;
; 3.026  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 2.802      ;
; 3.080  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 2.996      ;
; 3.165  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 3.688      ;
; 3.202  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 2.978      ;
; 3.227  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.143      ;
; 3.240  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.156      ;
; 3.256  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.172      ;
; 3.302  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.218      ;
; 3.336  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.091      ;
; 3.360  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.276      ;
; 3.413  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 3.189      ;
; 3.416  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.332      ;
; 3.459  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.214      ;
; 3.461  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 3.237      ;
; 3.513  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.429      ;
; 3.527  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.282      ;
; 3.549  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.465      ;
; 3.568  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.484      ;
; 3.571  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.326      ;
; 3.637  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.392      ;
; 3.643  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 3.419      ;
; 3.649  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 3.936      ;
; 3.709  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 3.485      ;
; 3.747  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.502      ;
; 3.748  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.503      ;
; 3.752  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.668      ;
; 3.789  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.544      ;
; 3.797  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.713      ;
; 3.801  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.510     ; 3.577      ;
; 3.831  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 3.750      ;
; 3.883  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.638      ;
; 3.884  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.748     ; 3.422      ;
; 3.888  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.804      ;
; 3.888  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.643      ;
; 3.918  ; USBBridge:inst|DOStrobes[1]                                                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 5.167      ;
; 3.938  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.854      ;
; 3.950  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.705      ;
; 3.953  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.869      ;
; 3.956  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 3.872      ;
; 3.961  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.531     ; 3.716      ;
; 3.982  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.367     ; 3.901      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.593 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 6.278      ; 5.451      ;
; -0.558 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 6.278      ; 5.486      ;
; 0.916  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.126      ; 0.748      ;
; 1.160  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.149     ; 0.717      ;
; 1.359  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.140      ; 1.205      ;
; 1.389  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.141      ; 1.236      ;
; 1.497  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.126      ; 1.329      ;
; 1.563  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.140      ; 1.409      ;
; 1.581  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.140      ; 1.427      ;
; 1.606  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.139     ; 1.173      ;
; 1.663  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 1.215      ;
; 1.786  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.139      ; 1.631      ;
; 1.808  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.455      ; 2.969      ;
; 1.856  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.139     ; 1.423      ;
; 1.866  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.155     ; 1.417      ;
; 1.876  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.139      ; 1.721      ;
; 1.932  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.155     ; 1.483      ;
; 2.181  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 1.733      ;
; 2.203  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.142     ; 1.767      ;
; 2.212  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 1.778      ;
; 2.253  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 1.805      ;
; 2.309  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 1.861      ;
; 2.328  ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.543     ; 1.491      ;
; 2.362  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 1.928      ;
; 2.409  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.142     ; 1.973      ;
; 2.416  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.139     ; 1.983      ;
; 2.435  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.141     ; 2.000      ;
; 2.439  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.005      ;
; 2.462  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.028      ;
; 2.482  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.048      ;
; 2.521  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.073      ;
; 2.524  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.090      ;
; 2.532  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.098      ;
; 2.582  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.141     ; 2.147      ;
; 2.607  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.140     ; 2.173      ;
; 2.651  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.155     ; 2.202      ;
; 2.684  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.141     ; 2.249      ;
; 2.744  ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.192      ; 3.642      ;
; 2.841  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.155     ; 2.392      ;
; 2.929  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.481      ;
; 3.000  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.552      ;
; 3.010  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.562      ;
; 3.084  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.141     ; 2.649      ;
; 3.138  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.690      ;
; 3.270  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.155     ; 2.821      ;
; 3.297  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.849      ;
; 3.305  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.857      ;
; 3.334  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.886      ;
; 3.376  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.928      ;
; 3.417  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.969      ;
; 3.435  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 2.987      ;
; 3.456  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.008      ;
; 3.495  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.047      ;
; 3.501  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.053      ;
; 3.550  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.530     ; 2.726      ;
; 3.615  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.167      ;
; 3.683  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.235      ;
; 3.693  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.245      ;
; 3.705  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.257      ;
; 3.742  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.294      ;
; 3.898  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.154     ; 3.450      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.271 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.267      ;
; -0.263 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.275      ;
; -0.242 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.296      ;
; -0.232 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.306      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.074 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.464      ;
; -0.071 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.467      ;
; -0.058 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.480      ;
; -0.042 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.496      ;
; 0.007  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.545      ;
; 0.055  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.593      ;
; 0.055  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.593      ;
; 0.055  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 6.272      ; 6.593      ;
; 0.592  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.870      ;
; 0.646  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.924      ;
; 0.647  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.925      ;
; 0.665  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.943      ;
; 0.669  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.947      ;
; 0.672  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.950      ;
; 0.673  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.951      ;
; 0.675  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 0.953      ;
; 0.823  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.101      ;
; 0.962  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.240      ;
; 0.963  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.241      ;
; 0.964  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.242      ;
; 0.978  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.256      ;
; 0.982  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.260      ;
; 0.986  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.264      ;
; 0.986  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.264      ;
; 0.987  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.265      ;
; 0.993  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.271      ;
; 1.004  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.282      ;
; 1.004  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.282      ;
; 1.005  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.283      ;
; 1.009  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.287      ;
; 1.088  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.366      ;
; 1.090  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.368      ;
; 1.104  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.382      ;
; 1.108  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.386      ;
; 1.112  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.390      ;
; 1.112  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.390      ;
; 1.113  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.391      ;
; 1.119  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.397      ;
; 1.130  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.408      ;
; 1.131  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.409      ;
; 1.135  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.413      ;
; 1.137  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.415      ;
; 1.155  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.433      ;
; 1.214  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.492      ;
; 1.216  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.494      ;
; 1.230  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.508      ;
; 1.239  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.517      ;
; 1.245  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.523      ;
; 1.257  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.535      ;
; 1.261  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.539      ;
; 1.340  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.618      ;
; 1.356  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.634      ;
; 1.371  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.072      ; 1.649      ;
; 1.958  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 1.629      ;
; 2.103  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 3.758      ;
; 2.134  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 3.789      ;
; 2.203  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 1.874      ;
; 2.212  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 1.883      ;
; 2.295  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 3.950      ;
; 2.308  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 3.963      ;
; 2.324  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 3.979      ;
; 2.373  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 4.028      ;
; 2.377  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 4.032      ;
; 2.377  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 4.032      ;
; 2.377  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.449      ; 4.032      ;
; 2.533  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.204      ;
; 2.535  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.206      ;
; 2.548  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.219      ;
; 2.626  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 2.689      ;
; 2.655  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 2.718      ;
; 2.685  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.356      ;
; 2.800  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.471      ;
; 2.800  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.471      ;
; 2.807  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.478      ;
; 2.825  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.496      ;
; 2.917  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.588      ;
; 2.920  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.591      ;
; 2.929  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 2.992      ;
; 3.032  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 3.095      ;
; 3.048  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.186      ; 4.440      ;
; 3.050  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 3.113      ;
; 3.059  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.730      ;
; 3.068  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 3.131      ;
; 3.077  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.748      ;
; 3.079  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.186      ; 4.471      ;
; 3.091  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 3.154      ;
; 3.133  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.143     ; 3.196      ;
; 3.136  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.807      ;
; 3.136  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.807      ;
; 3.136  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.535     ; 2.807      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_25mhz'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.229 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.860      ; 5.897      ;
; -0.040 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.851      ; 6.077      ;
; 0.154  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.858      ; 6.278      ;
; 0.237  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.858      ; 6.361      ;
; 0.249  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.858      ; 6.373      ;
; 0.363  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.857      ; 6.486      ;
; 1.183  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.757      ; 2.156      ;
; 2.116  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.037      ; 3.369      ;
; 2.316  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.028      ; 3.560      ;
; 2.453  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 1.719      ;
; 2.510  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.035      ; 3.761      ;
; 2.535  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.035      ; 3.786      ;
; 2.596  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 1.862      ;
; 2.605  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.035      ; 3.856      ;
; 2.719  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 1.034      ; 3.969      ;
; 2.836  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 2.102      ;
; 3.002  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.774      ; 3.992      ;
; 3.040  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.975     ; 2.281      ;
; 3.167  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 2.433      ;
; 3.186  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 2.452      ;
; 3.261  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.765      ; 4.242      ;
; 3.332  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.956     ; 2.592      ;
; 3.350  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.957     ; 2.609      ;
; 3.352  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.975     ; 2.593      ;
; 3.369  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.956     ; 2.629      ;
; 3.372  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.956     ; 2.632      ;
; 3.421  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.772      ; 4.409      ;
; 3.445  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.772      ; 4.433      ;
; 3.463  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 2.729      ;
; 3.525  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.772      ; 4.513      ;
; 3.661  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.771      ; 4.648      ;
; 3.925  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 3.191      ;
; 3.986  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.949     ; 3.253      ;
; 4.086  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 3.352      ;
; 4.302  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.951     ; 3.567      ;
; 4.381  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.950     ; 3.647      ;
; 19.675 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.860      ; 5.801      ;
; 20.094 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.858      ; 6.218      ;
; 20.105 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.851      ; 6.222      ;
; 20.118 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.858      ; 6.242      ;
; 20.198 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.858      ; 6.322      ;
; 20.334 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.857      ; 6.457      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Ob:inst1|inst67'                                                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.088 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.738      ;
; -0.050 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.780      ;
; -0.035 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.795      ;
; -0.030 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.800      ;
; -0.023 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.803      ;
; -0.008 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.822      ;
; -0.004 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.822      ;
; 0.021  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.847      ;
; 0.024  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.854      ;
; 0.045  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.875      ;
; 0.056  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.882      ;
; 0.060  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.890      ;
; 0.061  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 6.890      ;
; 0.068  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 6.897      ;
; 0.071  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 6.897      ;
; 0.076  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.906      ;
; 0.127  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 6.956      ;
; 0.140  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 6.969      ;
; 0.161  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 6.991      ;
; 0.171  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.001      ;
; 0.174  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.004      ;
; 0.175  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.005      ;
; 0.178  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.007      ;
; 0.182  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.008      ;
; 0.195  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.025      ;
; 0.198  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.027      ;
; 0.222  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.052      ;
; 0.224  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.054      ;
; 0.229  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.058      ;
; 0.239  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.065      ;
; 0.246  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.076      ;
; 0.254  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.084      ;
; 0.257  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.087      ;
; 0.265  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.095      ;
; 0.271  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.100      ;
; 0.276  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.105      ;
; 0.278  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.108      ;
; 0.294  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.123      ;
; 0.294  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.120      ;
; 0.305  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.134      ;
; 0.306  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.135      ;
; 0.308  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.137      ;
; 0.311  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.140      ;
; 0.314  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.143      ;
; 0.315  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.144      ;
; 0.315  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.144      ;
; 0.316  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.145      ;
; 0.320  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.149      ;
; 0.329  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.158      ;
; 0.333  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.159      ;
; 0.341  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.171      ;
; 0.342  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.168      ;
; 0.345  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.175      ;
; 0.350  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.179      ;
; 0.352  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.178      ;
; 0.355  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.181      ;
; 0.356  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.186      ;
; 0.356  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.186      ;
; 0.358  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.188      ;
; 0.365  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.195      ;
; 0.369  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.199      ;
; 0.369  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.199      ;
; 0.369  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.199      ;
; 0.375  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.205      ;
; 0.383  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.212      ;
; 0.386  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.212      ;
; 0.387  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.216      ;
; 0.387  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.216      ;
; 0.391  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.221      ;
; 0.392  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.218      ;
; 0.393  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.223      ;
; 0.394  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.224      ;
; 0.396  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.226      ;
; 0.402  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.231      ;
; 0.404  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.233      ;
; 0.406  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.235      ;
; 0.407  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.237      ;
; 0.408  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.234      ;
; 0.415  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.563      ; 7.244      ;
; 0.425  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.251      ;
; 0.446  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.272      ;
; 0.446  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.272      ;
; 0.446  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.272      ;
; 0.446  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.272      ;
; 0.446  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.272      ;
; 0.447  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.273      ;
; 0.450  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.276      ;
; 0.466  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.292      ;
; 0.482  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.308      ;
; 0.482  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.308      ;
; 0.482  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.560      ; 7.308      ;
; 0.485  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.315      ;
; 0.513  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.343      ;
; 0.522  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 6.564      ; 7.352      ;
; 0.994  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.271      ;
; 1.001  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.278      ;
; 1.120  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.397      ;
; 1.128  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.405      ;
; 1.309  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.586      ;
; 1.324  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.071      ; 1.601      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.769  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.397     ; 3.310      ;
; -3.559  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.834     ; 3.663      ;
; -3.559  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.834     ; 3.663      ;
; -3.372  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.676     ; 2.634      ;
; -3.130  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.396      ; 4.464      ;
; -2.924  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.959      ; 4.821      ;
; -2.924  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.959      ; 4.821      ;
; -2.737  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.117      ; 3.792      ;
; -2.278  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.671      ; 3.887      ;
; -2.047  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.234      ; 4.219      ;
; -2.047  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.234      ; 4.219      ;
; -1.861  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.392      ; 3.191      ;
; -1.338  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 2.075      ;
; -1.338  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 2.075      ;
; -1.201  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.938      ;
; -1.201  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.201     ; 1.938      ;
; 499.202 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.572      ; 6.358      ;
; 499.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 6.135      ; 6.715      ;
; 499.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 6.135      ; 6.715      ;
; 499.595 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.293      ; 5.686      ;
; 997.692 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 2.225      ;
; 997.692 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 2.225      ;
; 998.168 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.749      ;
; 998.168 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.071     ; 1.749      ;
; 999.206 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.572      ; 6.354      ;
; 999.446 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 6.135      ; 6.677      ;
; 999.446 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 6.135      ; 6.677      ;
; 999.623 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.293      ; 5.658      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.797 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.490     ; 2.225      ;
; -1.322 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.491     ; 1.749      ;
; -1.149 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.072     ; 2.075      ;
; -1.011 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.071     ; 1.938      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.365  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.552      ; 5.403      ;
; -0.265  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.430      ; 6.381      ;
; -0.265  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 6.430      ; 6.381      ;
; 0.032   ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.823      ; 6.071      ;
; 1.017   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.794      ;
; 1.017   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.794      ;
; 1.093   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.870      ;
; 1.093   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.870      ;
; 1.312   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.599      ;
; 1.312   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 1.599      ;
; 1.645   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.955      ; 2.886      ;
; 1.745   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.833      ; 3.864      ;
; 1.745   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.833      ; 3.864      ;
; 1.789   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.076      ;
; 1.789   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 2.076      ;
; 2.042   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.226      ; 3.554      ;
; 2.590   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.692      ; 3.568      ;
; 2.690   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.570      ; 4.546      ;
; 2.690   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.570      ; 4.546      ;
; 2.987   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.963      ; 4.236      ;
; 3.254   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.030     ; 2.510      ;
; 3.354   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 3.488      ;
; 3.354   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 3.488      ;
; 3.646   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.759     ; 3.173      ;
; 499.650 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.552      ; 5.418      ;
; 499.760 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 6.430      ; 6.406      ;
; 499.760 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 6.430      ; 6.406      ;
; 500.024 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.823      ; 6.063      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                 ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.132 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.201      ; 1.599      ;
; 1.516 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.794      ;
; 1.592 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.072      ; 1.870      ;
; 1.609 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.201      ; 2.076      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst64'                                                                                               ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; 0.289  ; 0.477        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; 0.290  ; 0.478        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; 0.299  ; 0.519        ; 0.220          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst67'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.242  ; 0.430        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; 0.243  ; 0.431        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; 0.343  ; 0.563        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                           ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.223  ; 0.443        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.224  ; 0.444        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.226  ; 0.446        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.227  ; 0.447        ; 0.220          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.363  ; 0.551        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.364  ; 0.552        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.366  ; 0.554        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.366  ; 0.554        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.366  ; 0.554        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.366  ; 0.554        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.367  ; 0.555        ; 0.188          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.429  ; 0.429        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.430  ; 0.430        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst65'                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.262  ; 0.482        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.263  ; 0.483        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.264  ; 0.484        ; 0.220          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.326  ; 0.514        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.327  ; 0.515        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[0]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[15]|clk                 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[16]|clk                 ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[1]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[2]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[3]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[4]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[5]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[6]|clk                  ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[7]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[10]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[11]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[12]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[13]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[14]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[17]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[18]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[19]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[20]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[21]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[22]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[23]|clk                 ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[8]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[9]|clk                  ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|inclk[0]                                    ;
; 0.492  ; 0.492        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst68'                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.253  ; 0.473        ; 0.220          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.337  ; 0.525        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.485  ; 0.485        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.490  ; 0.490        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.509  ; 0.509        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.515  ; 0.515        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Ob:inst1|inst60'                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.307  ; 0.527        ; 0.220          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.435  ; 0.435        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.461  ; 0.461        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.538  ; 0.538        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.563  ; 0.563        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_25mhz'                                                                                           ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.735 ; 19.923       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 19.735 ; 19.923       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 19.735 ; 19.923       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 19.736 ; 19.924       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 19.736 ; 19.924       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 19.736 ; 19.924       ; 0.188          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 19.855 ; 20.075       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 19.855 ; 20.075       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 19.855 ; 20.075       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 19.856 ; 20.076       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 19.856 ; 20.076       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 19.856 ; 20.076       ; 0.220          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 19.888 ; 19.888       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 19.888 ; 19.888       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 19.888 ; 19.888       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.889 ; 19.889       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.913 ; 19.913       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.913 ; 19.913       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.086 ; 20.086       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.086 ; 20.086       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.087 ; 20.087       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.109 ; 20.109       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 20.111 ; 20.111       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 20.112 ; 20.112       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 20.112 ; 20.112       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 20.112 ; 20.112       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                              ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.671 ; 499.891      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 499.671 ; 499.891      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 499.686 ; 499.906      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 499.743 ; 499.931      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.743 ; 499.931      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.743 ; 499.931      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.743 ; 499.931      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.744 ; 499.964      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.744 ; 499.964      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.744 ; 499.964      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.748 ; 499.968      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.792 ; 500.012      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.792 ; 500.012      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.796 ; 499.984      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.796 ; 499.984      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.829 ; 500.017      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.845 ; 500.065      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.845 ; 500.065      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.845 ; 500.065      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.845 ; 500.065      ; 0.220          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.846 ; 500.034      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.846 ; 500.034      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.846 ; 500.034      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.905 ; 500.093      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 499.909 ; 500.097      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 499.909 ; 500.097      ; 0.188          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 499.923 ; 499.923      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.923 ; 499.923      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.927 ; 499.927      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 499.927 ; 499.927      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 499.942 ; 499.942      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 499.946 ; 499.946      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 499.947 ; 499.947      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 499.947 ; 499.947      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 499.947 ; 499.947      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.947 ; 499.947      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.966 ; 499.966      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 499.971 ; 499.971      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 499.971 ; 499.971      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.975 ; 499.975      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 499.976 ; 499.976      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 499.976 ; 499.976      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 499.982 ; 499.982      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 499.983 ; 499.983      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 499.988 ; 499.988      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 499.999 ; 499.999      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 499.999 ; 499.999      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.999 ; 499.999      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.999 ; 499.999      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 500.000 ; 500.000      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 500.000 ; 500.000      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.000 ; 500.000      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.004 ; 500.004      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 500.011 ; 500.011      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 500.016 ; 500.016      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 500.017 ; 500.017      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 500.022 ; 500.022      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 500.023 ; 500.023      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 500.023 ; 500.023      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 500.024 ; 500.024      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 500.029 ; 500.029      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.053 ; 500.053      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 500.053 ; 500.053      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 500.053 ; 500.053      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.053 ; 500.053      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.054 ; 500.054      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 500.058 ; 500.058      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 500.062 ; 500.062      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 500.062 ; 500.062      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 500.076 ; 500.076      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.076 ; 500.076      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.515 ; 4.933 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.515 ; 4.933 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.362 ; 4.627 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 4.140 ; 4.500 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 4.359 ; 4.808 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.059 ; 2.400 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.598 ; 3.002 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.575 ; 2.899 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.553 ; 2.865 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 1.057 ; 1.048 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; 1.057 ; 1.048 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; 7.300 ; 7.788 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.931 ; 7.426 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.667 ; -1.032 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.185 ; -1.576 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.894 ; -1.234 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -1.002 ; -1.366 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.286 ; -1.711 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.667 ; -1.053 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.714 ; -1.068 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.697 ; -1.032 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.942 ; -1.291 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.699 ; -0.694 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; -0.699 ; -0.694 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; -6.533 ; -7.020 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -6.243 ; -6.727 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 13.280 ; 13.252 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 11.916 ; 11.768 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 13.280 ; 13.252 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 21.103 ; 21.173 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 21.103 ; 21.173 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 16.744 ; 16.494 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 13.834 ; 13.755 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 16.744 ; 16.494 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 13.029 ; 13.081 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 12.526 ; 12.396 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 12.570 ; 12.396 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 12.886 ; 12.795 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 10.798 ; 10.800 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 13.029 ; 13.081 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 10.172 ; 10.175 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 10.172 ; 10.175 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.560  ; 8.513  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 17.431 ; 17.153 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 15.797 ; 15.646 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.985 ; 15.817 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 13.484 ; 13.513 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.461 ; 15.442 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 12.851 ; 12.762 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.431 ; 17.153 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.113 ; 15.223 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.614 ; 16.657 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.386  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.337  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.539 ; 13.359 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.539 ; 13.359 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.485  ; 9.440  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.333  ; 9.235  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.051 ; 11.021 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.741  ; 9.702  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.245 ; 10.268 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.322 ; 10.233 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.666 ; 11.792 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 11.818 ; 11.616 ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 10.945 ; 10.797 ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 11.818 ; 11.616 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 7.686  ; 7.591  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.686  ; 7.591  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.482  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 12.486 ; 12.411 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 12.486 ; 12.411 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 12.218 ; 12.084 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.668 ; 10.658 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.480 ; 11.435 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.764  ; 9.542  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.428  ; 7.447  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.752  ; 7.731  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 9.049  ; 9.108  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 7.116  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.116  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.504  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 10.483 ; 11.841 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.672  ; 11.841 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.552  ; 5.552  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.552  ; 5.552  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.483 ; 8.716  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.670  ; 9.535  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.995  ; 4.960  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.854  ; 5.854  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.875  ; 5.875  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.645  ; 4.673  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 11.277 ; 11.133 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 11.277 ; 11.133 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 12.672 ; 12.616 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 10.047 ; 9.997  ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 10.047 ; 9.997  ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 12.916 ; 12.829 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 12.916 ; 12.829 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 13.214 ; 13.000 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 8.709  ; 8.634  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 8.709  ; 8.634  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 9.009  ; 8.958  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 11.263 ; 11.142 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 10.114 ; 10.048 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 11.977 ; 11.946 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 7.406  ; 7.302  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 8.947  ; 8.897  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.406  ; 7.302  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 7.106  ; 7.067  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 9.512  ; 9.374  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.717  ; 7.657  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 7.106  ; 7.067  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 9.259  ; 9.163  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.873  ; 8.844  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.729  ; 7.753  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 8.026  ; 8.008  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 9.375  ; 9.444  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.298  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.250  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.390  ; 8.346  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.756 ; 11.505 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.390  ; 8.346  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.604  ; 8.501  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.192 ; 10.149 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.652  ; 8.599  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.821  ; 8.850  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.471  ; 8.374  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.631 ; 10.697 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 9.609  ; 9.428  ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 9.609  ; 9.428  ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 11.337 ; 11.140 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 6.986  ; 4.996  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.986  ; 6.591  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.996  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.874  ; 4.861  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.639  ; 5.484  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.885  ; 4.884  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.705  ; 5.667  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 6.077  ; 5.982  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.649  ; 5.617  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.874  ; 4.861  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.183  ; 5.127  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.436  ; 6.503  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 5.015  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.556  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.015  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.136  ; 4.166  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.776  ; 4.808  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.696  ; 4.696  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.696  ; 4.696  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.695  ; 4.727  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.217  ; 4.249  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.136  ; 4.166  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.989  ; 4.989  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.998  ; 4.998  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.185  ; 4.212  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.095 ; 6.975 ; 7.221 ; 7.221 ;
; mode_usb_n ; usb_d[1]    ; 6.966 ; 6.848 ; 7.141 ; 7.141 ;
; mode_usb_n ; usb_d[2]    ; 6.966 ; 6.848 ; 7.141 ; 7.141 ;
; mode_usb_n ; usb_d[3]    ; 7.010 ; 6.890 ; 7.137 ; 7.137 ;
; mode_usb_n ; usb_d[4]    ; 6.508 ; 6.388 ; 6.639 ; 6.639 ;
; mode_usb_n ; usb_d[5]    ; 6.418 ; 6.300 ; 6.549 ; 6.549 ;
; mode_usb_n ; usb_d[6]    ; 7.272 ; 7.154 ; 7.443 ; 7.443 ;
; mode_usb_n ; usb_d[7]    ; 7.281 ; 7.163 ; 7.464 ; 7.464 ;
; mode_usb_n ; usb_rdn     ; 4.634 ; 4.634 ; 4.815 ; 4.695 ;
; mode_usb_n ; usb_wr      ; 4.894 ; 4.894 ; 4.987 ; 4.869 ;
; sw[0]      ; led[0]      ;       ; 4.571 ; 4.676 ;       ;
; sw[1]      ; led[1]      ;       ; 4.356 ; 4.442 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.551 ; 6.551 ; 6.663 ; 6.695 ;
; mode_usb_n ; usb_d[1]    ; 6.433 ; 6.433 ; 6.592 ; 6.622 ;
; mode_usb_n ; usb_d[2]    ; 6.433 ; 6.433 ; 6.592 ; 6.622 ;
; mode_usb_n ; usb_d[3]    ; 6.469 ; 6.469 ; 6.582 ; 6.614 ;
; mode_usb_n ; usb_d[4]    ; 5.987 ; 5.987 ; 6.104 ; 6.136 ;
; mode_usb_n ; usb_d[5]    ; 5.907 ; 5.907 ; 6.023 ; 6.053 ;
; mode_usb_n ; usb_d[6]    ; 6.726 ; 6.726 ; 6.881 ; 6.911 ;
; mode_usb_n ; usb_d[7]    ; 6.735 ; 6.735 ; 6.901 ; 6.931 ;
; mode_usb_n ; usb_rdn     ; 4.212 ; 4.244 ; 4.390 ; 4.390 ;
; mode_usb_n ; usb_wr      ; 4.467 ; 4.497 ; 4.561 ; 4.561 ;
; sw[0]      ; led[0]      ;       ; 4.508 ; 4.611 ;       ;
; sw[1]      ; led[1]      ;       ; 4.301 ; 4.387 ;       ;
+------------+-------------+-------+-------+-------+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                 ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note                                           ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
; 154.99 MHz ; 154.99 MHz      ; inst4|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 178.54 MHz ; 178.54 MHz      ; USBBridge:inst|USBRDn                             ;                                                ;
; 189.29 MHz ; 189.29 MHz      ; Ob:inst1|inst67                                   ;                                                ;
; 273.97 MHz ; 273.97 MHz      ; Ob:inst1|inst68                                   ;                                                ;
; 488.04 MHz ; 437.64 MHz      ; Ob:inst1|inst64                                   ; limit due to minimum period restriction (tmin) ;
; 503.52 MHz ; 437.64 MHz      ; Ob:inst1|inst60                                   ; limit due to minimum period restriction (tmin) ;
; 575.04 MHz ; 437.64 MHz      ; Ob:inst1|inst65                                   ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -5.623 ; -12.085       ;
; Ob:inst1|inst67                                   ; -5.551 ; -224.180      ;
; USBBridge:inst|USBRDn                             ; -4.601 ; -324.106      ;
; Ob:inst1|inst68                                   ; -4.589 ; -37.054       ;
; clk_25mhz                                         ; -3.675 ; -18.842       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.380 ; -53.398       ;
; Ob:inst1|inst64                                   ; -3.334 ; -153.146      ;
; Ob:inst1|inst60                                   ; -3.218 ; -24.365       ;
; Ob:inst1|inst65                                   ; -2.625 ; -50.967       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|inst65                                   ; -0.935 ; -15.285       ;
; Ob:inst1|inst60                                   ; -0.723 ; -5.352        ;
; USBBridge:inst|USBRDn                             ; -0.680 ; -11.828       ;
; Ob:inst1|inst64                                   ; -0.642 ; -21.872       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.521 ; -0.980        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.373 ; -0.373        ;
; Ob:inst1|inst68                                   ; -0.113 ; -0.248        ;
; clk_25mhz                                         ; -0.044 ; -0.044        ;
; Ob:inst1|inst67                                   ; 0.018  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -3.217 ; -16.133       ;
; USBBridge:inst|USBRDn                             ; -1.558 ; -2.693        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.352 ; -0.871        ;
; USBBridge:inst|USBRDn                             ; 1.065  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.285  ; -149.060      ;
; Ob:inst1|inst64                                   ; -1.285  ; -60.395       ;
; Ob:inst1|inst67                                   ; -1.285  ; -60.395       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.285  ; -41.120       ;
; Ob:inst1|inst65                                   ; -1.285  ; -30.840       ;
; Ob:inst1|inst68                                   ; -1.285  ; -11.565       ;
; Ob:inst1|inst60                                   ; -1.285  ; -10.280       ;
; clk_25mhz                                         ; 19.731  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.581 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node         ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -5.623 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.084     ; 5.478      ;
; -5.239 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.541      ; 6.719      ;
; -4.903 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 4.989      ;
; -4.832 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.917      ;
; -4.761 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 4.847      ;
; -4.746 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.831      ;
; -4.688 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.777      ;
; -4.640 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.729      ;
; -4.597 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.686      ;
; -4.590 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 4.676      ;
; -4.554 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.643      ;
; -4.531 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.094     ; 4.376      ;
; -4.526 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.615      ;
; -4.484 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.573      ;
; -4.460 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.549      ;
; -4.457 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.783      ; 6.179      ;
; -4.452 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.541      ;
; -4.428 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.517      ;
; -4.371 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.460      ;
; -4.304 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.711     ; 4.532      ;
; -4.294 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.379      ;
; -4.259 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.490      ;
; -4.253 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.850     ; 4.342      ;
; -4.228 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.459      ;
; -4.179 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.264      ;
; -4.168 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.253      ;
; -4.149 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.380      ;
; -4.128 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 4.193      ;
; -4.095 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 4.160      ;
; -4.076 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.161      ;
; -4.061 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.146      ;
; -4.034 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.265      ;
; -4.030 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.261      ;
; -4.001 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.232      ;
; -3.953 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.184      ;
; -3.939 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.170      ;
; -3.925 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 4.010      ;
; -3.894 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.125      ;
; -3.835 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.066      ;
; -3.833 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.854     ; 3.918      ;
; -3.811 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 4.038      ;
; -3.792 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 4.023      ;
; -3.777 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.842      ;
; -3.750 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.815      ;
; -3.748 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.813      ;
; -3.741 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.806      ;
; -3.735 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 3.966      ;
; -3.719 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.946      ;
; -3.673 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.900      ;
; -3.667 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.732      ;
; -3.666 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 3.897      ;
; -3.666 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.731      ;
; -3.665 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.892      ;
; -3.649 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.876      ;
; -3.645 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.710      ;
; -3.579 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.806      ;
; -3.576 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.662      ;
; -3.572 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.799      ;
; -3.525 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.708     ; 3.756      ;
; -3.523 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.588      ;
; -3.518 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.604      ;
; -3.506 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.571      ;
; -3.480 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.566      ;
; -3.464 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.691      ;
; -3.421 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.486      ;
; -3.363 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.590      ;
; -3.354 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.419      ;
; -3.320 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.385      ;
; -3.290 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.517      ;
; -3.273 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.500      ;
; -3.266 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.352      ;
; -3.255 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.320      ;
; -3.211 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.297      ;
; -3.144 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.371      ;
; -3.142 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.874     ; 3.207      ;
; -3.124 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 3.210      ;
; -3.114 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.341      ;
; -3.084 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.311      ;
; -3.063 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.290      ;
; -3.014 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.241      ;
; -3.014 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.241      ;
; -2.913 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.652      ;
; -2.912 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.853     ; 2.998      ;
; -2.871 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.098      ;
; -2.792 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 3.019      ;
; -2.769 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.508      ;
; -2.747 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.486      ;
; -2.666 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.405      ;
; -2.592 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 2.819      ;
; -2.582 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.321      ;
; -2.532 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.271      ;
; -2.503 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.242      ;
; -2.449 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 2.676      ;
; -2.393 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.132      ;
; -2.374 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 2.601      ;
; -2.324 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 3.063      ;
; -2.311 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.712     ; 2.538      ;
; -2.235 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 2.974      ;
; -2.225 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 2.964      ;
; -2.211 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.200     ; 2.950      ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|inst67'                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                              ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -5.551 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 6.046      ;
; -5.467 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.962      ;
; -5.458 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.953      ;
; -5.317 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.812      ;
; -5.316 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.503     ; 5.812      ;
; -5.244 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 7.364      ;
; -5.217 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.503     ; 5.713      ;
; -5.214 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.503     ; 5.710      ;
; -5.160 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 7.280      ;
; -5.099 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.594      ;
; -5.085 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.580      ;
; -5.074 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 7.194      ;
; -5.064 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.503     ; 5.560      ;
; -5.061 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.556      ;
; -5.056 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.551      ;
; -5.047 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.542      ;
; -5.038 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.533      ;
; -5.037 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.532      ;
; -4.994 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.489      ;
; -4.991 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.122      ; 7.112      ;
; -4.961 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.456      ;
; -4.960 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.455      ;
; -4.953 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.679      ;
; -4.942 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.437      ;
; -4.936 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.431      ;
; -4.933 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 7.053      ;
; -4.921 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.416      ;
; -4.881 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.376      ;
; -4.872 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.367      ;
; -4.869 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.595      ;
; -4.869 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.594      ;
; -4.843 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.338      ;
; -4.833 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.122      ; 6.954      ;
; -4.830 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.122      ; 6.951      ;
; -4.819 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.314      ;
; -4.785 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.510      ;
; -4.766 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.491      ;
; -4.763 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.492      ;
; -4.757 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.252      ;
; -4.757 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.122      ; 6.878      ;
; -4.738 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.464      ;
; -4.731 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.851      ;
; -4.730 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.850      ;
; -4.715 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.835      ;
; -4.713 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.439      ;
; -4.701 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.821      ;
; -4.700 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.427      ;
; -4.687 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.807      ;
; -4.682 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.407      ;
; -4.679 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.408      ;
; -4.677 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.797      ;
; -4.672 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.792      ;
; -4.670 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.396      ;
; -4.667 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.392      ;
; -4.663 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.783      ;
; -4.654 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.774      ;
; -4.653 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.773      ;
; -4.629 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.749      ;
; -4.629 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.355      ;
; -4.616 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.342      ;
; -4.607 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.336      ;
; -4.603 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.332      ;
; -4.598 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.508     ; 5.089      ;
; -4.597 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.323      ;
; -4.596 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.322      ;
; -4.593 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.508     ; 5.084      ;
; -4.586 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.312      ;
; -4.574 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.694      ;
; -4.566 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.291      ;
; -4.558 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.678      ;
; -4.557 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.286      ;
; -4.537 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.657      ;
; -4.536 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.656      ;
; -4.536 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.265      ;
; -4.529 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.024      ;
; -4.526 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.274     ; 5.251      ;
; -4.525 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.504     ; 5.020      ;
; -4.525 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.251      ;
; -4.524 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.508     ; 5.015      ;
; -4.523 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.252      ;
; -4.523 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.252      ;
; -4.519 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.248      ;
; -4.510 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.269     ; 5.240      ;
; -4.502 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.514     ; 4.987      ;
; -4.499 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.508     ; 4.990      ;
; -4.497 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.224      ;
; -4.494 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.221      ;
; -4.494 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.223      ;
; -4.488 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.608      ;
; -4.473 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.202      ;
; -4.466 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.508     ; 4.957      ;
; -4.466 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.193      ;
; -4.462 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.363      ; 6.824      ;
; -4.462 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.191      ;
; -4.460 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.189      ;
; -4.460 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.187      ;
; -4.455 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.273     ; 5.181      ;
; -4.454 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.272     ; 5.181      ;
; -4.452 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.270     ; 5.181      ;
; -4.450 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 1.121      ; 6.570      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.601 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 3.109      ;
; -4.597 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 3.105      ;
; -4.544 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 3.580      ;
; -4.510 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 3.018      ;
; -4.444 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 2.952      ;
; -4.432 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 2.940      ;
; -4.356 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.654      ;
; -4.326 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 3.362      ;
; -4.318 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 2.826      ;
; -4.274 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 3.310      ;
; -4.206 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.504      ;
; -4.201 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.499      ;
; -4.137 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 3.173      ;
; -4.105 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 3.048      ;
; -4.101 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 3.044      ;
; -4.078 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.376      ;
; -4.014 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.957      ;
; -4.012 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.310      ;
; -4.010 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 3.278      ;
; -4.000 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.298      ;
; -3.998 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 3.034      ;
; -3.984 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 2.492      ;
; -3.982 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 3.250      ;
; -3.948 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.891      ;
; -3.936 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.879      ;
; -3.886 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.701     ; 3.184      ;
; -3.874 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 2.910      ;
; -3.873 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.796      ;
; -3.873 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.796      ;
; -3.872 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.491     ; 2.380      ;
; -3.849 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 2.885      ;
; -3.822 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.765      ;
; -3.792 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 3.060      ;
; -3.740 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 3.008      ;
; -3.655 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.578      ;
; -3.655 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.578      ;
; -3.623 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.562      ;
; -3.623 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.562      ;
; -3.623 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.562      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 2.871      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.526      ;
; -3.603 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.526      ;
; -3.553 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.476      ;
; -3.553 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.476      ;
; -3.490 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.963     ; 2.526      ;
; -3.488 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.431      ;
; -3.483 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.420      ;
; -3.483 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.420      ;
; -3.483 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.420      ;
; -3.483 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.420      ;
; -3.422 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.336      ;
; -3.422 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.336      ;
; -3.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.332      ;
; -3.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.332      ;
; -3.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.344      ;
; -3.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.344      ;
; -3.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.344      ;
; -3.376 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -2.056     ; 2.319      ;
; -3.353 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.292      ;
; -3.353 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.292      ;
; -3.353 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.292      ;
; -3.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 2.608      ;
; -3.315 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.731     ; 2.583      ;
; -3.286 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.208      ;
; -3.286 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.208      ;
; -3.286 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.208      ;
; -3.286 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.208      ;
; -3.265 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.202      ;
; -3.265 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.202      ;
; -3.265 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.202      ;
; -3.265 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.202      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 4.209      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 4.209      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 4.209      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 4.209      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.052     ; 4.209      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 4.208      ;
; -3.262 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 4.208      ;
; -3.256 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.170      ;
; -3.256 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.170      ;
; -3.251 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.165      ;
; -3.251 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.165      ;
; -3.236 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.159      ;
; -3.236 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.076     ; 4.159      ;
; -3.216 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.155      ;
; -3.216 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.155      ;
; -3.216 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.060     ; 4.155      ;
; -3.213 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.150      ;
; -3.213 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.150      ;
; -3.213 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.150      ;
; -3.213 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.062     ; 4.150      ;
; -3.144 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.058      ;
; -3.144 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.085     ; 4.058      ;
; -3.135 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.057      ;
; -3.135 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.057      ;
; -3.135 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.057      ;
; -3.135 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.057      ;
; -3.131 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.053      ;
; -3.131 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.053      ;
; -3.131 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.077     ; 4.053      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -4.589 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 6.452      ;
; -4.341 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.568      ;
; -4.290 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.517      ;
; -4.289 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 6.152      ;
; -4.138 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.365      ;
; -4.120 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.347      ;
; -4.063 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.290      ;
; -4.009 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.872      ;
; -3.958 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.821      ;
; -3.921 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.148      ;
; -3.909 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 4.136      ;
; -3.807 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.912      ;
; -3.806 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.669      ;
; -3.806 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.669      ;
; -3.804 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.667      ;
; -3.771 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 3.998      ;
; -3.767 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.630      ;
; -3.617 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.864      ; 5.480      ;
; -3.605 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 4.224      ;
; -3.548 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.772     ; 3.775      ;
; -3.534 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 4.153      ;
; -3.531 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 4.150      ;
; -3.507 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.612      ;
; -3.480 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 4.099      ;
; -3.383 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 4.002      ;
; -3.347 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.966      ;
; -3.343 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.962      ;
; -3.332 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.951      ;
; -3.331 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.950      ;
; -3.328 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.947      ;
; -3.298 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.917      ;
; -3.290 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.909      ;
; -3.281 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.900      ;
; -3.247 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.866      ;
; -3.246 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.865      ;
; -3.239 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.858      ;
; -3.227 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.332      ;
; -3.214 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.833      ;
; -3.180 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.799      ;
; -3.176 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.281      ;
; -3.095 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.714      ;
; -3.095 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.714      ;
; -3.083 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.702      ;
; -3.071 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.690      ;
; -3.068 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.687      ;
; -3.067 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.296      ;
; -3.067 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.296      ;
; -3.058 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.677      ;
; -3.056 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.675      ;
; -3.024 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.129      ;
; -3.024 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.129      ;
; -3.022 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.127      ;
; -3.007 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.626      ;
; -3.004 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.623      ;
; -2.992 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.611      ;
; -2.985 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 5.090      ;
; -2.936 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.165      ;
; -2.936 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.165      ;
; -2.933 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.552      ;
; -2.925 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.544      ;
; -2.890 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.509      ;
; -2.854 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.473      ;
; -2.835 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 1.106      ; 4.940      ;
; -2.831 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.450      ;
; -2.820 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.049      ;
; -2.820 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.049      ;
; -2.813 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.432      ;
; -2.790 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.409      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.007      ;
; -2.775 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.004      ;
; -2.775 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.004      ;
; -2.775 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 3.004      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.770 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.771     ; 2.998      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.750 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.770     ; 2.979      ;
; -2.739 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.358      ;
; -2.699 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.380     ; 3.318      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -3.675 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.076     ; 3.588      ;
; -3.449 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.077     ; 3.361      ;
; -3.378 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.076     ; 3.291      ;
; -3.241 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.076     ; 3.154      ;
; -3.238 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.074     ; 3.153      ;
; -3.227 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.560      ; 4.776      ;
; -3.075 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.560      ; 4.624      ;
; -2.859 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.563      ; 4.411      ;
; -2.853 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.562      ; 4.404      ;
; -2.849 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.559      ; 4.397      ;
; -2.734 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.076     ; 2.647      ;
; -2.656 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.099     ; 2.546      ;
; -2.628 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.556      ; 4.173      ;
; -2.619 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.078     ; 2.530      ;
; -2.616 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.078     ; 2.527      ;
; -2.611 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.079     ; 2.521      ;
; -2.591 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.078     ; 2.502      ;
; -2.457 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.075     ; 2.371      ;
; -2.450 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.075     ; 2.364      ;
; -2.443 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.802      ; 4.234      ;
; -2.429 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.099     ; 2.319      ;
; -2.296 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.075     ; 2.210      ;
; -2.293 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.802      ; 4.084      ;
; -2.077 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.805      ; 3.871      ;
; -2.071 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.804      ; 3.864      ;
; -2.067 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.801      ; 3.857      ;
; -1.985 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.075     ; 1.899      ;
; -1.840 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.798      ; 3.627      ;
; -1.823 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -1.075     ; 1.737      ;
; -0.639 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.532      ; 2.160      ;
; 18.381 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.866      ; 6.404      ;
; 18.720 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.866      ; 6.065      ;
; 18.868 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.865      ; 5.916      ;
; 18.886 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.869      ; 5.902      ;
; 18.980 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.862      ; 5.801      ;
; 19.030 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 4.868      ; 5.757      ;
; 38.381 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.866      ; 6.404      ;
; 38.531 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.866      ; 6.254      ;
; 38.747 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.869      ; 6.041      ;
; 38.753 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.868      ; 6.034      ;
; 38.757 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.865      ; 6.027      ;
; 39.039 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 4.862      ; 5.742      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -3.380 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.437      ;
; -3.236 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.293      ;
; -3.214 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.271      ;
; -3.133 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.190      ;
; -3.074 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.131      ;
; -3.049 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.106      ;
; -3.035 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.092      ;
; -2.999 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.056      ;
; -2.970 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.813     ; 2.656      ;
; -2.970 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 3.027      ;
; -2.860 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.917      ;
; -2.856 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.913      ;
; -2.837 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.894      ;
; -2.791 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.848      ;
; -2.742 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.799      ;
; -2.687 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.744      ;
; -2.653 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.710      ;
; -2.640 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.443     ; 2.696      ;
; -2.539 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.596      ;
; -2.509 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.430     ; 2.578      ;
; -2.423 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.480      ;
; -2.422 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.479      ;
; -2.376 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 2.433      ;
; -2.370 ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.823      ; 3.692      ;
; -2.279 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.443     ; 2.335      ;
; -2.140 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.430     ; 2.209      ;
; -2.125 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.443     ; 2.181      ;
; -2.044 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 2.114      ;
; -1.997 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.430     ; 2.066      ;
; -1.954 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 2.024      ;
; -1.947 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 2.017      ;
; -1.939 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 1.996      ;
; -1.906 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 1.976      ;
; -1.905 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 1.975      ;
; -1.886 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.954      ;
; -1.873 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 1.943      ;
; -1.869 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.430     ; 1.938      ;
; -1.847 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.915      ;
; -1.822 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 1.892      ;
; -1.787 ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.826     ; 1.460      ;
; -1.744 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 1.801      ;
; -1.741 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 1.798      ;
; -1.678 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.429     ; 1.748      ;
; -1.657 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.725      ;
; -1.609 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.442     ; 1.666      ;
; -1.588 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 1.065      ; 3.152      ;
; -1.394 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.443     ; 1.450      ;
; -1.318 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.163     ; 1.654      ;
; -1.315 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.383      ;
; -1.312 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.443     ; 1.368      ;
; -1.267 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.163     ; 1.603      ;
; -1.092 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.431     ; 1.160      ;
; -1.078 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.162     ; 1.415      ;
; -1.060 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.162     ; 1.397      ;
; -0.982 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.175     ; 1.306      ;
; -0.872 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.164     ; 1.207      ;
; -0.842 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.162     ; 1.179      ;
; -0.669 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.439     ; 0.729      ;
; -0.441 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.176     ; 0.764      ;
; 0.226  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 5.129      ; 5.322      ;
; 0.304  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 5.129      ; 5.244      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|inst64'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                         ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.334 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.360     ; 3.973      ;
; -3.283 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.899      ;
; -3.283 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.899      ;
; -3.283 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.899      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.247 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.866      ;
; -3.243 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.862      ;
; -3.243 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.862      ;
; -3.243 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.862      ;
; -3.243 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.862      ;
; -3.243 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.380     ; 3.862      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.383     ; 3.834      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -3.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.379     ; 3.788      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.734 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.276      ; 5.009      ;
; -2.683 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.935      ;
; -2.683 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.935      ;
; -2.683 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.935      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.647 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.902      ;
; -2.643 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.898      ;
; -2.643 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.898      ;
; -2.643 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.898      ;
; -2.643 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.898      ;
; -2.643 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.256      ; 4.898      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.618 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.253      ; 4.870      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.568 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 1.257      ; 4.824      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
; -2.116 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.359     ; 2.756      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -3.218 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.694      ;
; -3.189 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.665      ;
; -3.102 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.578      ;
; -3.073 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.549      ;
; -2.986 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.462      ;
; -2.957 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.433      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.920 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.396      ;
; -2.891 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 5.003      ;
; -2.865 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.977      ;
; -2.809 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.285      ;
; -2.803 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.915      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.778 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 3.254      ;
; -2.749 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.861      ;
; -2.716 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.828      ;
; -2.716 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.828      ;
; -2.716 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.828      ;
; -2.716 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.113      ; 4.828      ;
; -2.324 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.523     ; 2.800      ;
; -2.223 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.550     ; 2.672      ;
; -2.114 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.579      ;
; -2.109 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.463      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.090 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.521     ; 2.568      ;
; -2.083 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.437      ;
; -2.021 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.375      ;
; -1.967 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.321      ;
; -1.934 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.288      ;
; -1.934 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.288      ;
; -1.934 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.288      ;
; -1.934 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 1.355      ; 4.288      ;
; -1.923 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.388      ;
; -1.909 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.374      ;
; -1.828 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.293      ;
; -1.757 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.222      ;
; -1.751 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.216      ;
; -1.727 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.534     ; 2.192      ;
; -0.986 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.921      ;
; -0.870 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.805      ;
; -0.860 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.795      ;
; -0.858 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.793      ;
; -0.847 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.782      ;
; -0.841 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.776      ;
; -0.829 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.764      ;
; -0.818 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.753      ;
; -0.754 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.689      ;
; -0.746 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.681      ;
; -0.744 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.679      ;
; -0.742 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.677      ;
; -0.741 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.676      ;
; -0.725 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.660      ;
; -0.717 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.652      ;
; -0.715 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.650      ;
; -0.713 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.648      ;
; -0.638 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.573      ;
; -0.630 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.565      ;
; -0.629 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.564      ;
; -0.628 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.563      ;
; -0.626 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.561      ;
; -0.625 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.560      ;
; -0.609 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.544      ;
; -0.601 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.536      ;
; -0.599 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.534      ;
; -0.597 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.532      ;
; -0.596 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.531      ;
; -0.298 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.233      ;
; -0.295 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.633      ;
; -0.279 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.617      ;
; -0.269 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.607      ;
; -0.250 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.588      ;
; -0.227 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.162      ;
; -0.207 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.545      ;
; -0.203 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.541      ;
; -0.153 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.491      ;
; -0.134 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.472      ;
; -0.120 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.458      ;
; -0.120 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.458      ;
; -0.120 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.458      ;
; -0.120 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 5.419      ; 6.458      ;
; -0.098 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.033      ;
; -0.094 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.064     ; 1.029      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Ob:inst1|inst65'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -2.625 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.926      ;
; -2.505 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.806      ;
; -2.219 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 4.167      ;
; -2.216 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.702     ; 2.513      ;
; -2.159 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 4.107      ;
; -2.142 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.407      ;
; -2.138 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.064      ;
; -2.136 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.062      ;
; -2.133 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.434      ;
; -2.132 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.058      ;
; -2.119 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.688     ; 2.430      ;
; -2.116 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.042      ;
; -2.085 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.011      ;
; -2.085 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.011      ;
; -2.085 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.011      ;
; -2.085 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.011      ;
; -2.085 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 4.011      ;
; -2.073 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.927      ; 3.999      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -2.028 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.949      ; 3.976      ;
; -1.999 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.264      ;
; -1.994 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.259      ;
; -1.989 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.254      ;
; -1.895 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.160      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.888 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.153      ;
; -1.870 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.135      ;
; -1.870 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.135      ;
; -1.870 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.135      ;
; -1.870 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.135      ;
; -1.861 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 2.124      ;
; -1.839 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.104      ;
; -1.835 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.100      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.831 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.118      ;
; -1.804 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.091      ;
; -1.795 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 2.058      ;
; -1.774 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 2.037      ;
; -1.769 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.070      ;
; -1.762 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.027      ;
; -1.758 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 2.023      ;
; -1.755 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 2.042      ;
; -1.744 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.045      ;
; -1.740 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 2.003      ;
; -1.710 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.997      ;
; -1.710 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 2.011      ;
; -1.683 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.970      ;
; -1.661 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.734     ; 1.926      ;
; -1.607 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 1.870      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.604 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.712     ; 1.891      ;
; -1.556 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.714     ; 1.841      ;
; -1.542 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 1.805      ;
; -1.541 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 1.804      ;
; -1.540 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.720     ; 1.819      ;
; -1.522 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.736     ; 1.785      ;
; -1.501 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.714     ; 1.786      ;
; -1.481 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.698     ; 1.782      ;
; -1.431 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.191      ; 3.621      ;
; -1.371 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.191      ; 3.561      ;
; -1.356 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.169      ; 3.524      ;
; -1.354 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.169      ; 3.522      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.169      ; 3.518      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.711     ; 1.632      ;
; -1.334 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.169      ; 3.502      ;
; -1.303 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 1.169      ; 3.471      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|inst65'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.935 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 4.895      ;
; -0.861 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 4.969      ;
; -0.850 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 4.956      ;
; -0.823 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 4.983      ;
; -0.817 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 4.989      ;
; -0.806 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.024      ;
; -0.793 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.013      ;
; -0.790 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.016      ;
; -0.749 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.081      ;
; -0.718 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.112      ;
; -0.706 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.124      ;
; -0.689 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.117      ;
; -0.647 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.183      ;
; -0.633 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.197      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.198      ;
; -0.631 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.199      ;
; -0.629 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.201      ;
; -0.628 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.202      ;
; -0.627 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.203      ;
; -0.625 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.205      ;
; -0.619 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.187      ;
; -0.617 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.213      ;
; -0.617 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.213      ;
; -0.616 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.214      ;
; -0.615 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.215      ;
; -0.612 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.218      ;
; -0.610 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.196      ;
; -0.608 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.222      ;
; -0.590 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.240      ;
; -0.586 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.244      ;
; -0.571 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.259      ;
; -0.541 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.265      ;
; -0.541 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.289      ;
; -0.525 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.305      ;
; -0.525 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.305      ;
; -0.517 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.290      ;
; -0.516 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.291      ;
; -0.515 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.291      ;
; -0.514 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.293      ;
; -0.513 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.294      ;
; -0.508 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.298      ;
; -0.463 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.344      ;
; -0.427 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.555      ; 5.379      ;
; -0.414 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.393      ;
; -0.411 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.396      ;
; -0.403 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.556      ; 5.404      ;
; -0.401 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.429      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 5.579      ; 5.481      ;
; 0.829  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.085      ;
; 0.829  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.085      ;
; 0.895  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.063      ; 1.149      ;
; 0.910  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.063      ; 1.164      ;
; 0.952  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.208      ;
; 0.952  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.208      ;
; 0.953  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.209      ;
; 0.956  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.212      ;
; 0.958  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.064      ; 1.213      ;
; 0.958  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.064      ; 1.213      ;
; 0.959  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.215      ;
; 0.960  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.064      ; 1.215      ;
; 0.961  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.217      ;
; 0.984  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.240      ;
; 1.029  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.063      ; 1.283      ;
; 1.038  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.294      ;
; 1.060  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.041      ; 1.292      ;
; 1.070  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.087      ; 1.348      ;
; 1.094  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.087      ; 1.372      ;
; 1.096  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.063      ; 1.350      ;
; 1.167  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.423      ;
; 1.184  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.763      ;
; 1.197  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.065      ; 1.453      ;
; 1.239  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.818      ;
; 1.252  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 2.807      ;
; 1.255  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 2.810      ;
; 1.300  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 2.855      ;
; 1.339  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.918      ;
; 1.358  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.064      ; 1.613      ;
; 1.398  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.977      ;
; 1.413  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.992      ;
; 1.414  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.993      ;
; 1.417  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 2.996      ;
; 1.428  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.007      ;
; 1.428  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.007      ;
; 1.430  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.009      ;
; 1.435  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 2.990      ;
; 1.455  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.034      ;
; 1.474  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.053      ;
; 1.504  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 3.059      ;
; 1.581  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.439     ; 1.333      ;
; 1.582  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.365      ; 3.138      ;
; 1.586  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.439     ; 1.338      ;
; 1.610  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.440     ; 1.361      ;
; 1.618  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.364      ; 3.173      ;
; 1.625  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.204      ;
; 1.625  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.388      ; 3.204      ;
; 1.631  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.365      ; 3.187      ;
; 1.634  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.365      ; 3.190      ;
; 1.634  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 1.365      ; 3.190      ;
; 1.648  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.439     ; 1.400      ;
; 1.655  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.439     ; 1.407      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.723 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.277      ;
; -0.713 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.287      ;
; -0.711 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.289      ;
; -0.641 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.359      ;
; -0.641 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.359      ;
; -0.641 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.359      ;
; -0.641 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.359      ;
; -0.641 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.359      ;
; -0.580 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.420      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; -0.573 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 5.749      ; 5.427      ;
; 0.574  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.829      ;
; 0.574  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.829      ;
; 0.575  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.830      ;
; 0.579  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.834      ;
; 0.582  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.837      ;
; 0.612  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 0.867      ;
; 0.820  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.075      ;
; 0.822  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.077      ;
; 0.859  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.114      ;
; 0.860  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.115      ;
; 0.861  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.116      ;
; 0.864  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.119      ;
; 0.867  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.122      ;
; 0.873  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.128      ;
; 0.874  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.129      ;
; 0.875  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.130      ;
; 0.876  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.131      ;
; 0.878  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.133      ;
; 0.890  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.145      ;
; 0.969  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.224      ;
; 0.970  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.225      ;
; 0.971  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.226      ;
; 0.974  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.229      ;
; 0.984  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.239      ;
; 0.985  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.240      ;
; 0.986  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.241      ;
; 0.988  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.243      ;
; 1.000  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.255      ;
; 1.080  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.335      ;
; 1.084  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.339      ;
; 1.094  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.349      ;
; 1.096  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.351      ;
; 1.106  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.361      ;
; 1.110  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.365      ;
; 1.120  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.375      ;
; 1.206  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.064      ; 1.461      ;
; 1.427  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.176      ;
; 1.437  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.186      ;
; 1.439  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.188      ;
; 1.472  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.221      ;
; 1.472  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.221      ;
; 1.472  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.221      ;
; 1.472  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.221      ;
; 1.472  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.558      ; 3.221      ;
; 2.027  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 1.963      ;
; 2.060  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 1.996      ;
; 2.119  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 2.055      ;
; 2.206  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.723      ;
; 2.211  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 2.147      ;
; 2.216  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.733      ;
; 2.218  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.735      ;
; 2.225  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 2.161      ;
; 2.251  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 2.187      ;
; 2.288  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.805      ;
; 2.288  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.805      ;
; 2.288  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.805      ;
; 2.288  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.805      ;
; 2.288  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 1.326      ; 3.805      ;
; 2.462  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.255     ; 2.398      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.497  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.443      ;
; 2.559  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.505      ;
; 2.569  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.515      ;
; 2.571  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.517      ;
; 2.588  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.270     ; 2.509      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.243     ; 2.581      ;
; 2.772  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.718      ;
; 2.773  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.719      ;
; 2.775  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.721      ;
; 2.796  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.742      ;
; 2.815  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.245     ; 2.761      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.680 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.697      ;
; -0.607 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.770      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.470 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.126      ; 2.907      ;
; -0.312 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.069      ;
; -0.182 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.111      ; 3.180      ;
; -0.182 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.111      ; 3.180      ;
; -0.182 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.111      ; 3.180      ;
; -0.182 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.111      ; 3.180      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.142 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.233      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.126 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.254      ;
; -0.118 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.102      ; 3.235      ;
; -0.075 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.306      ;
; -0.075 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.306      ;
; -0.063 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.115      ; 3.303      ;
; -0.063 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.115      ; 3.303      ;
; -0.063 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.115      ; 3.303      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.013  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.112      ; 3.376      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.135  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.526      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.124      ; 3.530      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.129      ; 3.535      ;
; 0.155  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.536      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.172  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.130      ; 3.553      ;
; 0.178  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.114      ; 3.543      ;
; 0.213  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.128      ; 3.592      ;
; 0.220  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.138      ; 3.609      ;
; 0.220  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.138      ; 3.609      ;
; 0.233  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.113      ; 3.597      ;
; 0.233  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.113      ; 3.597      ;
; 0.233  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.113      ; 3.597      ;
; 0.233  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.113      ; 3.597      ;
; 0.412  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.768      ;
; 0.412  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.105      ; 3.768      ;
; 0.455  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.846      ;
; 0.455  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.846      ;
; 0.455  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 3.140      ; 3.846      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|inst64'                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.642 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.529      ;
; -0.642 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.529      ;
; -0.636 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.535      ;
; -0.633 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.538      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.539      ;
; -0.632 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.539      ;
; -0.630 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.541      ;
; -0.630 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.541      ;
; -0.579 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.571      ;
; -0.522 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.628      ;
; -0.513 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.637      ;
; -0.503 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.647      ;
; -0.502 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.649      ;
; -0.494 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.653      ;
; -0.472 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.679      ;
; -0.470 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.681      ;
; -0.469 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.682      ;
; -0.467 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.684      ;
; -0.466 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.685      ;
; -0.454 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.697      ;
; -0.440 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.707      ;
; -0.440 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.707      ;
; -0.440 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.707      ;
; -0.438 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.713      ;
; -0.438 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.709      ;
; -0.437 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.710      ;
; -0.436 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.735      ;
; -0.436 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.735      ;
; -0.435 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.712      ;
; -0.434 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.713      ;
; -0.433 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.738      ;
; -0.433 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.714      ;
; -0.432 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.739      ;
; -0.429 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.742      ;
; -0.428 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.743      ;
; -0.428 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.743      ;
; -0.428 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.743      ;
; -0.427 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.744      ;
; -0.427 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.744      ;
; -0.426 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.745      ;
; -0.426 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.745      ;
; -0.426 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.745      ;
; -0.422 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.729      ;
; -0.418 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.732      ;
; -0.416 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.735      ;
; -0.416 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.731      ;
; -0.414 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.736      ;
; -0.410 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.741      ;
; -0.409 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.742      ;
; -0.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.743      ;
; -0.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.739      ;
; -0.407 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.744      ;
; -0.406 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.745      ;
; -0.405 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.746      ;
; -0.404 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.743      ;
; -0.403 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.768      ;
; -0.396 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.754      ;
; -0.395 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.776      ;
; -0.393 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.757      ;
; -0.392 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.758      ;
; -0.391 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.759      ;
; -0.389 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.758      ;
; -0.388 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.762      ;
; -0.388 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.762      ;
; -0.378 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.772      ;
; -0.363 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.788      ;
; -0.353 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.900      ; 5.798      ;
; -0.348 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.823      ;
; -0.344 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.806      ;
; -0.342 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.805      ;
; -0.327 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.823      ;
; -0.323 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.827      ;
; -0.322 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.828      ;
; -0.322 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.828      ;
; -0.316 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.834      ;
; -0.303 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.868      ;
; -0.298 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.849      ;
; -0.297 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.850      ;
; -0.296 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.851      ;
; -0.296 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.851      ;
; -0.296 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.851      ;
; -0.295 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.876      ;
; -0.294 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.853      ;
; -0.293 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.854      ;
; -0.293 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.896      ; 5.854      ;
; -0.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.911      ;
; -0.260 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.911      ;
; -0.259 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.912      ;
; -0.259 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.912      ;
; -0.258 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 5.913      ;
; -0.170 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 5.980      ;
; -0.168 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.920      ; 6.003      ;
; -0.134 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 6.016      ;
; -0.125 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 5.899      ; 6.025      ;
; 0.390  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.064      ; 0.645      ;
; 0.391  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.064      ; 0.646      ;
; 0.406  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.065      ; 0.662      ;
; 0.406  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.064      ; 0.661      ;
; 0.515  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.065      ; 0.771      ;
; 0.517  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.065      ; 0.773      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.521 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.599      ; 3.562      ;
; -0.459 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.599      ; 3.624      ;
; -0.180 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.599      ; 3.403      ;
; -0.167 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 3.599      ; 3.416      ;
; 0.332  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.332  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.597      ;
; 0.562  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.827      ;
; 0.590  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.260      ;
; 0.603  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst51                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 1.273      ;
; 0.617  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 0.882      ;
; 0.832  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                             ; Ob:inst1|inst50                                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.271      ; 6.304      ;
; 0.853  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.602      ;
; 0.884  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.149      ;
; 0.907  ; USBBridge:inst|DOStrobes[3]                                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.656      ;
; 0.994  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 1.101      ;
; 1.021  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.135      ;
; 1.039  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.153      ;
; 1.115  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.164     ; 1.222      ;
; 1.129  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.243      ;
; 1.148  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.157     ; 1.262      ;
; 1.251  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.516      ;
; 1.450  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.121      ;
; 1.526  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.196      ;
; 1.702  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.372      ;
; 1.725  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.840      ;
; 1.757  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.872      ;
; 1.765  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.436      ;
; 1.773  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.038      ;
; 1.812  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.927      ;
; 1.818  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.489      ;
; 1.859  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.530      ;
; 1.868  ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|DFFE_inst33                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.133      ;
; 1.875  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.546      ;
; 1.881  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 1.996      ;
; 1.911  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.582      ;
; 1.945  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.616      ;
; 1.959  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.074      ;
; 1.984  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.655      ;
; 2.037  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.152      ;
; 2.071  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.186      ;
; 2.091  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.356      ;
; 2.091  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.356      ;
; 2.095  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.765      ;
; 2.110  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.781      ;
; 2.131  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 2.396      ;
; 2.133  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.804      ;
; 2.140  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.811      ;
; 2.170  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.841      ;
; 2.211  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.326      ;
; 2.213  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.884      ;
; 2.223  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.894      ;
; 2.258  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.929      ;
; 2.300  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 2.971      ;
; 2.321  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.436      ;
; 2.404  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.075      ;
; 2.480  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.151      ;
; 2.484  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.599      ;
; 2.525  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.196      ;
; 2.547  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 2.527      ;
; 2.548  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.279      ; 4.098      ;
; 2.641  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.756      ;
; 2.675  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.400      ; 3.346      ;
; 2.719  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.834      ;
; 2.721  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.836      ;
; 2.755  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 2.735      ;
; 2.770  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.885      ;
; 2.780  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.895      ;
; 2.832  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.947      ;
; 2.841  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.801      ;
; 2.874  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 2.989      ;
; 2.907  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 2.887      ;
; 2.917  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 2.897      ;
; 2.929  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.889      ;
; 2.967  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.082      ;
; 2.982  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.097      ;
; 2.992  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 2.952      ;
; 3.009  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.124      ;
; 3.066  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.026      ;
; 3.108  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 3.088      ;
; 3.125  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.085      ;
; 3.170  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.130      ;
; 3.177  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.292      ;
; 3.184  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 3.164      ;
; 3.220  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.180      ;
; 3.245  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.360      ;
; 3.246  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.206      ;
; 3.247  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 3.366      ;
; 3.257  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.372      ;
; 3.258  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.291     ; 3.238      ;
; 3.315  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 3.580      ;
; 3.327  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.287      ;
; 3.345  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.460      ;
; 3.355  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.315      ;
; 3.360  ; USBBridge:inst|DOStrobes[1]                                                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 4.678      ;
; 3.363  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.478      ;
; 3.372  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 3.491      ;
; 3.384  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.152     ; 3.503      ;
; 3.388  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.156     ; 3.503      ;
; 3.392  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.352      ;
; 3.393  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.311     ; 3.353      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 5.448      ; 4.826      ;
; -0.258 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 5.448      ; 4.941      ;
; 0.930  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.066      ; 0.687      ;
; 1.155  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.187     ; 0.659      ;
; 1.333  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.080      ; 1.104      ;
; 1.344  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.078      ; 1.113      ;
; 1.477  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.066      ; 1.234      ;
; 1.489  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.080      ; 1.260      ;
; 1.503  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.080      ; 1.274      ;
; 1.571  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.179     ; 1.083      ;
; 1.622  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 1.122      ;
; 1.699  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.079      ; 1.469      ;
; 1.777  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.257      ; 2.725      ;
; 1.794  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.079      ; 1.564      ;
; 1.810  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.179     ; 1.322      ;
; 1.821  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.192     ; 1.320      ;
; 1.846  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.192     ; 1.345      ;
; 2.085  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.599      ;
; 2.092  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 1.592      ;
; 2.138  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.179     ; 1.650      ;
; 2.165  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 1.665      ;
; 2.211  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 1.711      ;
; 2.222  ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.558     ; 1.355      ;
; 2.246  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.760      ;
; 2.254  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.179     ; 1.766      ;
; 2.308  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.179     ; 1.820      ;
; 2.329  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 1.842      ;
; 2.336  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.850      ;
; 2.343  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.857      ;
; 2.371  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.885      ;
; 2.395  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.909      ;
; 2.414  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.928      ;
; 2.421  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 1.921      ;
; 2.447  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.177     ; 1.961      ;
; 2.473  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 1.986      ;
; 2.485  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.192     ; 1.984      ;
; 2.514  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 2.027      ;
; 2.556  ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 1.025      ; 3.272      ;
; 2.661  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.192     ; 2.160      ;
; 2.753  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.253      ;
; 2.818  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.318      ;
; 2.834  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.334      ;
; 2.898  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 2.411      ;
; 2.943  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.443      ;
; 3.069  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.569      ;
; 3.075  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.192     ; 2.574      ;
; 3.099  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.599      ;
; 3.121  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.621      ;
; 3.172  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.672      ;
; 3.182  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.682      ;
; 3.214  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.714      ;
; 3.217  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.717      ;
; 3.259  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.759      ;
; 3.274  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.774      ;
; 3.295  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.546     ; 2.440      ;
; 3.363  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.863      ;
; 3.439  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.939      ;
; 3.451  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.951      ;
; 3.474  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.974      ;
; 3.484  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 2.984      ;
; 3.634  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.191     ; 3.134      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.113 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.629      ;
; -0.101 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.641      ;
; -0.100 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.642      ;
; -0.088 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.654      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; -0.005 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.737      ;
; 0.042  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.784      ;
; 0.107  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.849      ;
; 0.108  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.850      ;
; 0.125  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.867      ;
; 0.231  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.973      ;
; 0.231  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.973      ;
; 0.231  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 5.491      ; 5.973      ;
; 0.549  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.804      ;
; 0.591  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.846      ;
; 0.592  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.847      ;
; 0.606  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.861      ;
; 0.611  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.866      ;
; 0.611  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.866      ;
; 0.612  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.867      ;
; 0.613  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 0.868      ;
; 0.760  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.015      ;
; 0.872  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.127      ;
; 0.878  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.133      ;
; 0.879  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.134      ;
; 0.886  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.141      ;
; 0.893  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.148      ;
; 0.896  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.151      ;
; 0.898  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.153      ;
; 0.898  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.153      ;
; 0.898  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.153      ;
; 0.910  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.165      ;
; 0.912  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.167      ;
; 0.912  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.167      ;
; 0.912  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.167      ;
; 0.982  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.237      ;
; 0.989  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.244      ;
; 0.996  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.251      ;
; 1.003  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.258      ;
; 1.006  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.261      ;
; 1.008  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.263      ;
; 1.008  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.263      ;
; 1.008  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.263      ;
; 1.020  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.275      ;
; 1.022  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.277      ;
; 1.022  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.277      ;
; 1.041  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.296      ;
; 1.059  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.314      ;
; 1.092  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.347      ;
; 1.099  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.354      ;
; 1.106  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.361      ;
; 1.116  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.371      ;
; 1.118  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.373      ;
; 1.130  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.385      ;
; 1.132  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.387      ;
; 1.202  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.457      ;
; 1.216  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.471      ;
; 1.228  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.064      ; 1.483      ;
; 1.801  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 1.491      ;
; 1.944  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.435      ;
; 1.957  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.448      ;
; 2.021  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 1.711      ;
; 2.027  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 1.717      ;
; 2.087  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.578      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.145  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.300      ; 3.636      ;
; 2.337  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.027      ;
; 2.347  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.037      ;
; 2.353  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.043      ;
; 2.392  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.456      ;
; 2.404  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.468      ;
; 2.486  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.176      ;
; 2.561  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.251      ;
; 2.578  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.268      ;
; 2.579  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.269      ;
; 2.609  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.299      ;
; 2.620  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.684      ;
; 2.633  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.323      ;
; 2.658  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.348      ;
; 2.729  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.793      ;
; 2.752  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.816      ;
; 2.759  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.823      ;
; 2.763  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.827      ;
; 2.781  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.471      ;
; 2.816  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.068      ; 4.075      ;
; 2.816  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.880      ;
; 2.829  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 1.068      ; 4.088      ;
; 2.829  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.519      ;
; 2.864  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.928      ;
; 2.870  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.127     ; 2.934      ;
; 2.891  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.501     ; 2.581      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.044 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.144      ; 5.351      ;
; 0.126  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.136      ; 5.513      ;
; 0.292  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.141      ; 5.684      ;
; 0.386  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.143      ; 5.780      ;
; 0.387  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.141      ; 5.779      ;
; 0.488  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 5.140      ; 5.879      ;
; 1.025  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.691      ; 1.917      ;
; 1.873  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.953      ; 3.027      ;
; 2.161  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.945      ; 3.307      ;
; 2.222  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.852     ; 1.571      ;
; 2.250  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.952      ; 3.403      ;
; 2.298  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.950      ; 3.449      ;
; 2.353  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.950      ; 3.504      ;
; 2.371  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.852     ; 1.720      ;
; 2.516  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.949      ; 3.666      ;
; 2.592  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.852     ; 1.941      ;
; 2.652  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.721      ; 3.574      ;
; 2.709  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.875     ; 2.035      ;
; 2.884  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.852     ; 2.233      ;
; 2.903  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.852     ; 2.252      ;
; 2.991  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.875     ; 2.317      ;
; 2.994  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.856     ; 2.339      ;
; 3.005  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.857     ; 2.349      ;
; 3.029  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.720      ; 3.950      ;
; 3.039  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.713      ; 3.953      ;
; 3.052  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.856     ; 2.397      ;
; 3.060  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.856     ; 2.405      ;
; 3.077  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.718      ; 3.996      ;
; 3.132  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.718      ; 4.051      ;
; 3.164  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.853     ; 2.512      ;
; 3.295  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.717      ; 4.213      ;
; 3.605  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.853     ; 2.953      ;
; 3.664  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.853     ; 3.012      ;
; 3.664  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.851     ; 3.014      ;
; 3.882  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.854     ; 3.229      ;
; 3.909  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.853     ; 3.257      ;
; 19.733 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.144      ; 5.128      ;
; 20.110 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.143      ; 5.504      ;
; 20.158 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.141      ; 5.550      ;
; 20.181 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.136      ; 5.568      ;
; 20.213 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.141      ; 5.605      ;
; 20.376 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 5.140      ; 5.767      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Ob:inst1|inst67'                                                                                                                                                                                       ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; 0.018 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.023      ;
; 0.027 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.036      ;
; 0.030 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.035      ;
; 0.045 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.054      ;
; 0.060 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.065      ;
; 0.085 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.094      ;
; 0.101 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.110      ;
; 0.103 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.112      ;
; 0.119 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.128      ;
; 0.126 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.135      ;
; 0.135 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.140      ;
; 0.162 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.167      ;
; 0.165 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.174      ;
; 0.169 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.178      ;
; 0.188 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.197      ;
; 0.194 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.203      ;
; 0.196 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.205      ;
; 0.204 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.213      ;
; 0.208 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.213      ;
; 0.221 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.226      ;
; 0.227 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.236      ;
; 0.235 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.244      ;
; 0.239 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.249      ;
; 0.244 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.253      ;
; 0.245 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.254      ;
; 0.268 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.278      ;
; 0.273 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.282      ;
; 0.286 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.295      ;
; 0.301 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.310      ;
; 0.311 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.320      ;
; 0.317 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.326      ;
; 0.320 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.329      ;
; 0.320 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.329      ;
; 0.322 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.332      ;
; 0.322 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.331      ;
; 0.326 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.335      ;
; 0.326 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.335      ;
; 0.327 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.336      ;
; 0.328 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.337      ;
; 0.328 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.337      ;
; 0.334 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.343      ;
; 0.339 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.344      ;
; 0.341 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.346      ;
; 0.350 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.359      ;
; 0.351 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.361      ;
; 0.358 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.367      ;
; 0.359 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.368      ;
; 0.362 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.367      ;
; 0.369 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.378      ;
; 0.374 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.379      ;
; 0.375 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.380      ;
; 0.386 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.395      ;
; 0.392 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.401      ;
; 0.392 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.401      ;
; 0.392 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.401      ;
; 0.392 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.401      ;
; 0.393 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.398      ;
; 0.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.417      ;
; 0.410 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.757      ; 6.418      ;
; 0.416 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.426      ;
; 0.419 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.429      ;
; 0.434 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.443      ;
; 0.436 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.441      ;
; 0.455 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.464      ;
; 0.460 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.465      ;
; 0.465 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.474      ;
; 0.468 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.477      ;
; 0.470 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.475      ;
; 0.474 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.483      ;
; 0.475 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.484      ;
; 0.478 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.483      ;
; 0.485 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.494      ;
; 0.488 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.498      ;
; 0.490 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.759      ; 6.500      ;
; 0.493 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.498      ;
; 0.493 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.498      ;
; 0.493 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.498      ;
; 0.493 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.498      ;
; 0.493 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.498      ;
; 0.498 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.503      ;
; 0.504 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.513      ;
; 0.517 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.526      ;
; 0.525 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.534      ;
; 0.544 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.553      ;
; 0.546 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.551      ;
; 0.554 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.559      ;
; 0.565 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.574      ;
; 0.584 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.593      ;
; 0.590 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.599      ;
; 0.601 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.757      ; 6.609      ;
; 0.602 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.607      ;
; 0.612 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.617      ;
; 0.653 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.754      ; 6.658      ;
; 0.690 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 5.758      ; 6.699      ;
; 0.914 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.169      ;
; 0.917 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.172      ;
; 1.026 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.281      ;
; 1.031 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.286      ;
; 1.190 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.445      ;
; 1.198 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.064      ; 1.453      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -3.217  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.095     ; 3.061      ;
; -3.018  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.583     ; 3.374      ;
; -3.018  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.583     ; 3.374      ;
; -2.852  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.370     ; 2.421      ;
; -2.617  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.541      ; 4.097      ;
; -2.418  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.053      ; 4.410      ;
; -2.418  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.053      ; 4.410      ;
; -2.252  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.266      ; 3.457      ;
; -1.835  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.783      ; 3.557      ;
; -1.636  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.295      ; 3.870      ;
; -1.636  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 1.295      ; 3.870      ;
; -1.470  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.508      ; 2.917      ;
; -1.071  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.139     ; 1.871      ;
; -1.071  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.139     ; 1.871      ;
; -0.943  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.139     ; 1.743      ;
; -0.943  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.139     ; 1.743      ;
; 499.387 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.046      ; 5.648      ;
; 499.558 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.558      ; 5.989      ;
; 499.558 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 5.558      ; 5.989      ;
; 499.723 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 4.771      ; 5.037      ;
; 997.926 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 1.999      ;
; 997.926 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 1.999      ;
; 998.349 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
; 998.349 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.064     ; 1.576      ;
; 999.308 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.046      ; 5.727      ;
; 999.507 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.558      ; 6.040      ;
; 999.507 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 5.558      ; 6.040      ;
; 999.673 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 4.771      ; 5.087      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -1.558 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.478     ; 1.999      ;
; -1.135 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.478     ; 1.576      ;
; -0.937 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 1.871      ;
; -0.809 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.065     ; 1.743      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.352  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.006      ; 4.855      ;
; -0.258  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.827      ; 5.770      ;
; -0.258  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.827      ; 5.770      ;
; -0.003  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 5.271      ; 5.469      ;
; 0.901   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.650      ;
; 0.901   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.650      ;
; 0.955   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.704      ;
; 0.955   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.704      ;
; 1.190   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.455      ;
; 1.190   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.455      ;
; 1.364   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.014      ; 2.649      ;
; 1.458   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.835      ; 3.564      ;
; 1.458   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.835      ; 3.564      ;
; 1.652   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.917      ;
; 1.652   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.917      ;
; 1.713   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.279      ; 3.263      ;
; 2.191   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.782      ; 3.244      ;
; 2.284   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.603      ; 4.158      ;
; 2.284   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.603      ; 4.158      ;
; 2.512   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 1.047      ; 3.830      ;
; 2.778   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.789     ; 2.260      ;
; 2.871   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 3.174      ;
; 2.871   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 3.174      ;
; 3.099   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.524     ; 2.846      ;
; 499.591 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.006      ; 4.798      ;
; 499.684 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.827      ; 5.712      ;
; 499.684 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.827      ; 5.712      ;
; 499.912 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 5.271      ; 5.384      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 1.065 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.139      ; 1.455      ;
; 1.394 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.065      ; 1.650      ;
; 1.448 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.065      ; 1.704      ;
; 1.527 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.139      ; 1.917      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst64'                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; 0.244  ; 0.462        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.245  ; 0.463        ; 0.218          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.348  ; 0.534        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst67'                                                                                     ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.292  ; 0.478        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; 0.293  ; 0.479        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; 0.302  ; 0.520        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.303  ; 0.521        ; 0.218          ; High Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.272  ; 0.490        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.273  ; 0.491        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.275  ; 0.493        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.276  ; 0.494        ; 0.218          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.320  ; 0.506        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.322  ; 0.508        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.323  ; 0.509        ; 0.186          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.462  ; 0.462        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.463  ; 0.463        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst65'                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.214  ; 0.432        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.216  ; 0.434        ; 0.218          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.377  ; 0.563        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.379  ; 0.565        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|inclk[0]                                    ;
; 0.448  ; 0.448        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|outclk                                      ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[10]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[11]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[12]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[13]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[14]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[17]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[18]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[19]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[20]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[21]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[22]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[23]|clk                 ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[8]|clk                  ;
; 0.472  ; 0.472        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[9]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[0]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[15]|clk                 ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[16]|clk                 ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[1]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[2]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[3]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[4]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[5]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[6]|clk                  ;
; 0.474  ; 0.474        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[7]|clk                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst68'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.386  ; 0.572        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.441  ; 0.441        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.464  ; 0.464        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.534  ; 0.534        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.557  ; 0.557        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst60'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.274  ; 0.492        ; 0.218          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.321  ; 0.507        ; 0.186          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.468  ; 0.468        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.493  ; 0.493        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.507  ; 0.507        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.731 ; 19.917       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 19.731 ; 19.917       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 19.731 ; 19.917       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 19.731 ; 19.917       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 19.731 ; 19.917       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 19.732 ; 19.918       ; 0.186          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.862 ; 19.862       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.863 ; 20.081       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 19.863 ; 20.081       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 19.863 ; 20.081       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 19.864 ; 20.082       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 19.864 ; 20.082       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 19.864 ; 20.082       ; 0.218          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 19.878 ; 19.878       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 19.878 ; 19.878       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 19.878 ; 19.878       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 19.879 ; 19.879       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 19.879 ; 19.879       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 19.879 ; 19.879       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 19.895 ; 19.895       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.903 ; 19.903       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.903 ; 19.903       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 19.912 ; 19.912       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.088 ; 20.088       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.097 ; 20.097       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.097 ; 20.097       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.105 ; 20.105       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.120 ; 20.120       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 20.121 ; 20.121       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.136 ; 20.136       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 37.715 ; 40.000       ; 2.285          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.581 ; 499.799      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 499.581 ; 499.799      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 499.586 ; 499.804      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 499.643 ; 499.829      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.643 ; 499.829      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.643 ; 499.829      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.643 ; 499.829      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.675 ; 499.893      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.741 ; 499.959      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.784 ; 499.970      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.784 ; 499.970      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.811 ; 500.029      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.811 ; 500.029      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.834 ; 499.834      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.834 ; 499.834      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.837 ; 499.837      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 499.837 ; 499.837      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 499.844 ; 499.844      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 499.853 ; 500.039      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.853 ; 500.039      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.853 ; 500.039      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.857 ; 499.857      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 499.857 ; 499.857      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 499.857 ; 499.857      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.857 ; 499.857      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.891 ; 499.891      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 499.902 ; 499.902      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 499.907 ; 499.907      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 499.916 ; 500.102      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.923 ; 499.923      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 499.925 ; 499.925      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 499.929 ; 499.929      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 499.931 ; 499.931      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 499.948 ; 500.166      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.948 ; 500.166      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.948 ; 500.166      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.948 ; 500.166      ; 0.218          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.952 ; 499.952      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.975 ; 499.975      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 499.975 ; 499.975      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 499.986 ; 499.986      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 499.998 ; 499.998      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 499.998 ; 499.998      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 500.002 ; 500.002      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 500.006 ; 500.192      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 500.014 ; 500.014      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 500.015 ; 500.201      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 500.015 ; 500.201      ; 0.186          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 500.024 ; 500.024      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 500.024 ; 500.024      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 500.048 ; 500.048      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.062 ; 500.062      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 500.071 ; 500.071      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 500.074 ; 500.074      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 500.076 ; 500.076      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 500.087 ; 500.087      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 500.093 ; 500.093      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 500.108 ; 500.108      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 500.139 ; 500.139      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 500.139 ; 500.139      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 500.139 ; 500.139      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.139 ; 500.139      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.154 ; 500.154      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 500.161 ; 500.161      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 500.161 ; 500.161      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 500.161 ; 500.161      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.161 ; 500.161      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 997.715 ; 1000.000     ; 2.285          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.069 ; 4.340 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.069 ; 4.340 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 3.942 ; 4.071 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 3.732 ; 3.987 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 3.925 ; 4.225 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.823 ; 2.039 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.316 ; 2.597 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.308 ; 2.491 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.279 ; 2.481 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 0.960 ; 1.052 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; 0.960 ; 1.052 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; 6.483 ; 6.874 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.135 ; 6.546 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.535 ; -0.831 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -1.043 ; -1.296 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.763 ; -0.999 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.857 ; -1.109 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -1.122 ; -1.421 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.535 ; -0.850 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.584 ; -0.863 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.565 ; -0.831 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.807 ; -1.039 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.637 ; -0.730 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; -0.637 ; -0.730 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; -5.801 ; -6.193 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -5.528 ; -5.926 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 12.485 ; 12.193 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 11.212 ; 10.845 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 12.485 ; 12.193 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 19.696 ; 19.358 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 19.696 ; 19.358 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 15.673 ; 15.116 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 12.939 ; 12.642 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 15.673 ; 15.116 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 12.252 ; 12.238 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 11.798 ; 11.450 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 11.818 ; 11.527 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 12.140 ; 11.754 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 10.171 ; 9.975  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 12.252 ; 12.238 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 9.414  ; 9.611  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 9.414  ; 9.611  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 7.974  ; 8.050  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 16.398 ; 15.867 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 14.868 ; 14.492 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 14.970 ; 14.559 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 12.639 ; 12.525 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 14.425 ; 14.211 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 12.072 ; 11.884 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 16.398 ; 15.867 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 14.168 ; 14.030 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 15.622 ; 15.464 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.252  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.124  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.701 ; 12.204 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 12.701 ; 12.204 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.853  ; 8.668  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.736  ; 8.514  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.313 ; 10.107 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.083  ; 8.964  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.565  ; 9.432  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.690  ; 9.481  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.973 ; 10.961 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 11.117 ; 10.798 ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 10.308 ; 10.048 ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 11.117 ; 10.798 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 7.341  ; 7.325  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.341  ; 7.325  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.374  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 11.908 ; 11.562 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 11.908 ; 11.562 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 11.683 ; 11.290 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.228 ; 10.056 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.006 ; 10.714 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.396  ; 9.060  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.202  ; 7.148  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.497  ; 7.386  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 8.751  ; 8.754  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 6.736  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.736  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.296  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 9.891  ; 10.957 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.229  ; 10.957 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.166  ; 5.165  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.166  ; 5.165  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 9.891  ; 8.205  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.217  ; 8.955  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.605  ; 4.604  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.443  ; 5.442  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.461  ; 5.460  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.586  ; 4.552  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                      ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 10.643 ; 10.284 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 10.643 ; 10.284 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 11.923 ; 11.611 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 9.451  ; 9.240  ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 9.451  ; 9.240  ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 12.159 ; 11.855 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 12.159 ; 11.855 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 12.404 ; 11.969 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 8.229  ; 8.011  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 8.229  ; 8.011  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 8.469  ; 8.377  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 10.632 ; 10.245 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 9.551  ; 9.295  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 11.313 ; 11.181 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 6.952  ; 6.926  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 8.329  ; 8.423  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 6.952  ; 6.926  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 6.755  ; 6.587  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 8.954  ; 8.741  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 7.342  ; 7.107  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 6.755  ; 6.587  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 8.725  ; 8.548  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 8.356  ; 8.288  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 7.313  ; 7.270  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.588  ; 7.488  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.920  ; 8.927  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.169  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.046  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.865  ; 7.683  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.039 ; 10.540 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.865  ; 7.683  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.078  ; 7.850  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.530  ; 9.319  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.104  ; 7.967  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 8.292  ; 8.159  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 7.950  ; 7.734  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.045 ; 9.979  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 9.102  ; 8.741  ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 9.102  ; 8.741  ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 10.693 ; 10.390 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 6.713  ; 4.941  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.713  ; 6.438  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 4.941  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 4.826  ; 4.744  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.564  ; 5.316  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.842  ; 4.744  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.590  ; 5.491  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.960  ; 5.766  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 5.536  ; 5.469  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.826  ; 4.788  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.117  ; 5.016  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 6.378  ; 6.384  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.862  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 6.239  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 4.862  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 3.962  ; 3.935  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 4.559  ; 4.535  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 4.501  ; 4.414  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 4.501  ; 4.414  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 4.481  ; 4.462  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.031  ; 4.020  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.962  ; 3.935  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.766  ; 4.679  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.784  ; 4.685  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.177  ; 4.143  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.431 ; 6.431 ; 6.663 ; 6.661 ;
; mode_usb_n ; usb_d[1]    ; 6.304 ; 6.304 ; 6.600 ; 6.599 ;
; mode_usb_n ; usb_d[2]    ; 6.304 ; 6.304 ; 6.600 ; 6.599 ;
; mode_usb_n ; usb_d[3]    ; 6.356 ; 6.356 ; 6.582 ; 6.580 ;
; mode_usb_n ; usb_d[4]    ; 5.896 ; 5.896 ; 6.114 ; 6.112 ;
; mode_usb_n ; usb_d[5]    ; 5.805 ; 5.805 ; 6.039 ; 6.038 ;
; mode_usb_n ; usb_d[6]    ; 6.580 ; 6.580 ; 6.877 ; 6.876 ;
; mode_usb_n ; usb_d[7]    ; 6.586 ; 6.586 ; 6.895 ; 6.894 ;
; mode_usb_n ; usb_rdn     ; 4.167 ; 4.165 ; 4.427 ; 4.427 ;
; mode_usb_n ; usb_wr      ; 4.407 ; 4.406 ; 4.585 ; 4.585 ;
; sw[0]      ; led[0]      ;       ; 4.391 ; 4.577 ;       ;
; sw[1]      ; led[1]      ;       ; 4.203 ; 4.360 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 6.158 ; 6.043 ; 6.254 ; 6.254 ;
; mode_usb_n ; usb_d[1]    ; 6.027 ; 5.922 ; 6.196 ; 6.196 ;
; mode_usb_n ; usb_d[2]    ; 6.027 ; 5.922 ; 6.196 ; 6.196 ;
; mode_usb_n ; usb_d[3]    ; 6.085 ; 5.970 ; 6.176 ; 6.176 ;
; mode_usb_n ; usb_d[4]    ; 5.643 ; 5.528 ; 5.726 ; 5.726 ;
; mode_usb_n ; usb_d[5]    ; 5.548 ; 5.443 ; 5.657 ; 5.657 ;
; mode_usb_n ; usb_d[6]    ; 6.292 ; 6.187 ; 6.461 ; 6.461 ;
; mode_usb_n ; usb_d[7]    ; 6.298 ; 6.193 ; 6.479 ; 6.479 ;
; mode_usb_n ; usb_rdn     ; 3.885 ; 3.885 ; 4.254 ; 4.139 ;
; mode_usb_n ; usb_wr      ; 4.117 ; 4.117 ; 4.397 ; 4.292 ;
; sw[0]      ; led[0]      ;       ; 4.334 ; 4.517 ;       ;
; sw[1]      ; led[1]      ;       ; 4.154 ; 4.307 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -3.019 ; -5.253        ;
; Ob:inst1|inst67                                   ; -2.647 ; -102.252      ;
; USBBridge:inst|USBRDn                             ; -2.054 ; -124.492      ;
; Ob:inst1|inst68                                   ; -1.921 ; -16.082       ;
; clk_25mhz                                         ; -1.566 ; -7.961        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.498 ; -20.602       ;
; Ob:inst1|inst60                                   ; -1.416 ; -10.392       ;
; Ob:inst1|inst64                                   ; -1.350 ; -61.034       ;
; Ob:inst1|inst65                                   ; -1.048 ; -17.882       ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; Ob:inst1|inst65                                   ; -0.722 ; -13.687       ;
; Ob:inst1|inst60                                   ; -0.673 ; -5.280        ;
; USBBridge:inst|USBRDn                             ; -0.597 ; -30.209       ;
; Ob:inst1|inst64                                   ; -0.568 ; -21.651       ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.528 ; -1.053        ;
; Ob:inst1|inst68                                   ; -0.384 ; -2.454        ;
; clk_25mhz                                         ; -0.351 ; -0.913        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -0.336 ; -0.336        ;
; Ob:inst1|inst67                                   ; -0.256 ; -4.836        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -1.642 ; -6.551        ;
; USBBridge:inst|USBRDn                             ; -0.515 ; -0.790        ;
+---------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                       ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.167 ; -0.345        ;
; USBBridge:inst|USBRDn                             ; 0.562  ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                            ;
+---------------------------------------------------+---------+---------------+
; Clock                                             ; Slack   ; End Point TNS ;
+---------------------------------------------------+---------+---------------+
; USBBridge:inst|USBRDn                             ; -1.000  ; -116.000      ;
; Ob:inst1|inst64                                   ; -1.000  ; -47.000       ;
; Ob:inst1|inst67                                   ; -1.000  ; -47.000       ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -1.000  ; -32.000       ;
; Ob:inst1|inst65                                   ; -1.000  ; -24.000       ;
; Ob:inst1|inst68                                   ; -1.000  ; -9.000        ;
; Ob:inst1|inst60                                   ; -1.000  ; -8.000        ;
; clk_25mhz                                         ; 19.438  ; 0.000         ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; 499.607 ; 0.000         ;
+---------------------------------------------------+---------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                 ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node         ; Launch Clock          ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+
; -3.019 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.847     ; 3.099      ;
; -2.807 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.097      ; 3.831      ;
; -2.681 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.868      ;
; -2.627 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.814      ;
; -2.574 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.739     ; 2.762      ;
; -2.555 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.742      ;
; -2.530 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.719      ;
; -2.484 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.673      ;
; -2.478 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.667      ;
; -2.469 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.739     ; 2.657      ;
; -2.433 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.622      ;
; -2.427 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.857     ; 2.497      ;
; -2.414 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.603      ;
; -2.399 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.588      ;
; -2.393 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.582      ;
; -2.370 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.559      ;
; -2.364 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.553      ;
; -2.363 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.698     ; 2.592      ;
; -2.348 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]     ; Ob:inst1|inst50 ; USBBridge:inst|USBRDn ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 3.478      ;
; -2.335 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.570      ;
; -2.328 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.517      ;
; -2.307 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.542      ;
; -2.283 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.470      ;
; -2.276 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.511      ;
; -2.259 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.738     ; 2.448      ;
; -2.227 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.414      ;
; -2.219 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.406      ;
; -2.209 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.444      ;
; -2.209 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.444      ;
; -2.169 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.404      ;
; -2.157 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.392      ;
; -2.156 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.391      ;
; -2.155 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.342      ;
; -2.153 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.331      ;
; -2.150 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.328      ;
; -2.146 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.333      ;
; -2.120 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.355      ;
; -2.072 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]             ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.307      ;
; -2.068 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.255      ;
; -2.067 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.302      ;
; -2.040 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.272      ;
; -2.037 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.272      ;
; -2.027 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.259      ;
; -2.020 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.207      ;
; -2.016 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.194      ;
; -2.008 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.186      ;
; -2.008 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.186      ;
; -2.001 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.233      ;
; -1.997 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.229      ;
; -1.992 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.224      ;
; -1.982 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.217      ;
; -1.958 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.136      ;
; -1.948 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.180      ;
; -1.947 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.179      ;
; -1.939 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.117      ;
; -1.924 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.102      ;
; -1.903 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.692     ; 2.138      ;
; -1.882 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.060      ;
; -1.864 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.042      ;
; -1.860 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.047      ;
; -1.847 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.034      ;
; -1.841 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.073      ;
; -1.839 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 2.017      ;
; -1.824 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 2.011      ;
; -1.813 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.045      ;
; -1.784 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.016      ;
; -1.783 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 1.961      ;
; -1.772 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 2.004      ;
; -1.735 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 1.913      ;
; -1.712 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 1.899      ;
; -1.692 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 1.870      ;
; -1.685 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.917      ;
; -1.685 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 1.863      ;
; -1.677 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.739     ; 1.865      ;
; -1.668 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.900      ;
; -1.648 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.880      ;
; -1.645 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.877      ;
; -1.643 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.740     ; 1.830      ;
; -1.636 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.868      ;
; -1.614 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.749     ; 1.792      ;
; -1.558 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.790      ;
; -1.552 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.784      ;
; -1.508 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; Ob:inst1|inst50 ; Ob:inst1|inst64       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.739     ; 1.696      ;
; -1.506 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.738      ;
; -1.451 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.956      ;
; -1.366 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.871      ;
; -1.360 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.592      ;
; -1.349 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.854      ;
; -1.311 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.816      ;
; -1.283 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.515      ;
; -1.258 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.763      ;
; -1.234 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.739      ;
; -1.218 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.450      ;
; -1.217 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.722      ;
; -1.180 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.412      ;
; -1.163 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.668      ;
; -1.156 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.661      ;
; -1.143 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.648      ;
; -1.134 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]            ; Ob:inst1|inst52 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.422     ; 1.639      ;
; -1.108 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]            ; Ob:inst1|inst50 ; Ob:inst1|inst67       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.695     ; 1.340      ;
+--------+-----------------------------------------------------------------+-----------------+-----------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|inst67'                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                              ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -2.647 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.407      ;
; -2.597 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.357      ;
; -2.566 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.326      ;
; -2.517 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.226     ; 3.278      ;
; -2.467 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.227      ;
; -2.448 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.226     ; 3.209      ;
; -2.440 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.226     ; 3.201      ;
; -2.435 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 4.139      ;
; -2.385 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 4.089      ;
; -2.377 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.226     ; 3.138      ;
; -2.354 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 4.058      ;
; -2.343 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.103      ;
; -2.340 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.100      ;
; -2.332 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.092      ;
; -2.316 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.076      ;
; -2.309 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.069      ;
; -2.309 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.176      ;
; -2.305 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.718      ; 4.010      ;
; -2.303 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.063      ;
; -2.300 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.060      ;
; -2.298 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.058      ;
; -2.291 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.051      ;
; -2.284 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.044      ;
; -2.261 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.021      ;
; -2.259 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.126      ;
; -2.255 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.015      ;
; -2.255 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.959      ;
; -2.255 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.122      ;
; -2.253 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.013      ;
; -2.241 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 3.001      ;
; -2.236 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.718      ; 3.941      ;
; -2.228 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.718      ; 3.933      ;
; -2.228 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.095      ;
; -2.227 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.094      ;
; -2.205 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.072      ;
; -2.202 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 3.070      ;
; -2.200 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.960      ;
; -2.196 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.956      ;
; -2.180 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.940      ;
; -2.179 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 3.047      ;
; -2.177 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.044      ;
; -2.174 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 3.041      ;
; -2.166 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.926      ;
; -2.165 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.718      ; 3.870      ;
; -2.160 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 3.028      ;
; -2.158 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 3.027      ;
; -2.152 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 3.020      ;
; -2.131 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.835      ;
; -2.129 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 2.996      ;
; -2.129 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.998      ;
; -2.128 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.832      ;
; -2.125 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.993      ;
; -2.121 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.989      ;
; -2.120 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.824      ;
; -2.110 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.978      ;
; -2.110 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.978      ;
; -2.108 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.977      ;
; -2.106 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.975      ;
; -2.104 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.808      ;
; -2.102 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.970      ;
; -2.102 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 2.969      ;
; -2.097 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.801      ;
; -2.097 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.965      ;
; -2.091 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.795      ;
; -2.089 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.229     ; 2.847      ;
; -2.088 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.792      ;
; -2.086 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.790      ;
; -2.079 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.783      ;
; -2.079 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.948      ;
; -2.077 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.946      ;
; -2.075 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.120     ; 2.942      ;
; -2.072 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.776      ;
; -2.072 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.941      ;
; -2.068 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.229     ; 2.826      ;
; -2.065 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.229     ; 2.823      ;
; -2.061 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.930      ;
; -2.056 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.925      ;
; -2.056 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.924      ;
; -2.055 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.237     ; 2.805      ;
; -2.049 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.753      ;
; -2.048 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.916      ;
; -2.046 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.806      ;
; -2.043 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.747      ;
; -2.042 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.911      ;
; -2.041 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.745      ;
; -2.040 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.909      ;
; -2.039 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.229     ; 2.797      ;
; -2.039 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.907      ;
; -2.031 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.900      ;
; -2.030 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.899      ;
; -2.029 ; USBBridge:inst|DOStrobes[1]                                     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; 0.717      ; 3.733      ;
; -2.028 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.897      ;
; -2.028 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.117     ; 2.898      ;
; -2.027 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.896      ;
; -2.025 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.894      ;
; -2.024 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.784      ;
; -2.022 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.890      ;
; -2.020 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]     ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst67 ; 1.000        ; -0.227     ; 2.780      ;
; -2.019 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.119     ; 2.887      ;
; -2.011 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; Ob:inst1|inst64       ; Ob:inst1|inst67 ; 1.000        ; -0.118     ; 2.880      ;
+--------+-----------------------------------------------------------------+------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|USBRDn'                                                                                                                                                                            ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.679      ;
; -2.054 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.679      ;
; -2.010 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 2.041      ;
; -1.959 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.840      ;
; -1.934 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.815      ;
; -1.926 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.551      ;
; -1.908 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.533      ;
; -1.899 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.930      ;
; -1.899 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.930      ;
; -1.867 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.492      ;
; -1.816 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.634      ;
; -1.816 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.634      ;
; -1.812 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.437      ;
; -1.810 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.793      ;
; -1.807 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.688      ;
; -1.798 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.679      ;
; -1.771 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.802      ;
; -1.768 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.649      ;
; -1.753 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.784      ;
; -1.748 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.373      ;
; -1.712 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.743      ;
; -1.688 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.506      ;
; -1.680 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.663      ;
; -1.678 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.559      ;
; -1.670 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.488      ;
; -1.668 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.362     ; 1.293      ;
; -1.657 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.956     ; 1.688      ;
; -1.655 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.638      ;
; -1.629 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.447      ;
; -1.625 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.565      ;
; -1.625 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.565      ;
; -1.600 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.540      ;
; -1.600 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.540      ;
; -1.593 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.474      ;
; -1.581 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.399      ;
; -1.532 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.466      ;
; -1.532 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.466      ;
; -1.528 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.511      ;
; -1.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.472      ;
; -1.520 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.472      ;
; -1.510 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.328      ;
; -1.509 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.492      ;
; -1.509 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.106     ; 1.390      ;
; -1.495 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.447      ;
; -1.495 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.447      ;
; -1.495 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.447      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.413      ;
; -1.473 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.413      ;
; -1.454 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.394      ;
; -1.454 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.394      ;
; -1.430 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.169     ; 1.248      ;
; -1.421 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.355      ;
; -1.421 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.355      ;
; -1.421 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.355      ;
; -1.421 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.355      ;
; -1.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.361      ;
; -1.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.361      ;
; -1.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.361      ;
; -1.409 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.361      ;
; -1.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.357      ;
; -1.405 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.357      ;
; -1.399 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.382      ;
; -1.384 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.336      ;
; -1.384 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.336      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.323      ;
; -1.383 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.323      ;
; -1.368 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.320      ;
; -1.368 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.320      ;
; -1.368 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.320      ;
; -1.359 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.311      ;
; -1.359 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.311      ;
; -1.359 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.311      ;
; -1.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.283      ;
; -1.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.283      ;
; -1.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.283      ;
; -1.340 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.283      ;
; -1.337 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.277      ;
; -1.337 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.277      ;
; -1.334 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|DOStrobes[1]                                 ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -1.004     ; 1.317      ;
; -1.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.268      ;
; -1.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.268      ;
; -1.316 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.268      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.044     ; 2.241      ;
; -1.294 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.246      ;
; -1.294 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.035     ; 2.246      ;
; -1.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.227      ;
; -1.293 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.053     ; 2.227      ;
; -1.282 ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ; USBBridge:inst|USBRDn ; USBBridge:inst|USBRDn ; 1.000        ; -0.047     ; 2.222      ;
+--------+----------------------------------------------------------------+-------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -1.921 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.492      ;
; -1.906 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.431      ;
; -1.900 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.471      ;
; -1.826 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.397      ;
; -1.798 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.323      ;
; -1.794 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.319      ;
; -1.757 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.328      ;
; -1.757 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.282      ;
; -1.730 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.255      ;
; -1.726 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.251      ;
; -1.723 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.294      ;
; -1.715 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.286      ;
; -1.713 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.284      ;
; -1.662 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.187      ;
; -1.658 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.183      ;
; -1.638 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.209      ;
; -1.582 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.538      ; 3.107      ;
; -1.482 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.220      ;
; -1.475 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.213      ;
; -1.470 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.208      ;
; -1.454 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.192      ;
; -1.447 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 3.078      ;
; -1.434 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 2.005      ;
; -1.432 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.170      ;
; -1.381 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.119      ;
; -1.380 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.118      ;
; -1.360 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.098      ;
; -1.343 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.081      ;
; -1.343 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.081      ;
; -1.339 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.970      ;
; -1.335 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.966      ;
; -1.322 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.060      ;
; -1.321 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.059      ;
; -1.313 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.051      ;
; -1.311 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.049      ;
; -1.304 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.876      ;
; -1.300 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.872      ;
; -1.300 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.038      ;
; -1.298 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.929      ;
; -1.293 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.031      ;
; -1.286 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.024      ;
; -1.285 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.023      ;
; -1.277 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.015      ;
; -1.271 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.902      ;
; -1.269 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 2.007      ;
; -1.267 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.898      ;
; -1.257 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.995      ;
; -1.248 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.986      ;
; -1.236 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.808      ;
; -1.232 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.804      ;
; -1.203 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.834      ;
; -1.202 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.940      ;
; -1.199 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.830      ;
; -1.195 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.933      ;
; -1.192 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.930      ;
; -1.181 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.919      ;
; -1.175 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.913      ;
; -1.168 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.740      ;
; -1.164 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.736      ;
; -1.145 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.883      ;
; -1.137 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.875      ;
; -1.137 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.875      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.133 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.705      ;
; -1.123 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; 0.644      ; 2.754      ;
; -1.115 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.853      ;
; -1.115 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.853      ;
; -1.113 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.851      ;
; -1.110 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.848      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.632      ;
; -1.060 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.798      ;
; -1.052 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.790      ;
; -1.044 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.782      ;
; -1.005 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.577      ;
; -1.005 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.577      ;
; -1.005 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.415     ; 1.577      ;
; -1.004 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.742      ;
; -0.996 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60       ; Ob:inst1|inst68 ; 1.000        ; -0.249     ; 1.734      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
; -0.982 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn ; Ob:inst1|inst68 ; 1.000        ; -0.416     ; 1.553      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_25mhz'                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -1.566 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.958      ;
; -1.530 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.369      ; 2.876      ;
; -1.525 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.584     ; 1.918      ;
; -1.499 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.891      ;
; -1.481 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.873      ;
; -1.472 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.586     ; 1.863      ;
; -1.223 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.369      ; 2.569      ;
; -1.217 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.609      ;
; -1.147 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.365      ; 2.489      ;
; -1.147 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.370      ; 2.494      ;
; -1.129 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.368      ; 2.474      ;
; -1.099 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.370      ; 2.446      ;
; -1.071 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.475      ; 2.523      ;
; -1.047 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.593     ; 1.431      ;
; -1.023 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.588     ; 1.412      ;
; -1.015 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.588     ; 1.404      ;
; -1.011 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.588     ; 1.400      ;
; -0.992 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.589     ; 1.380      ;
; -0.937 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.329      ;
; -0.910 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.302      ;
; -0.887 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.593     ; 1.271      ;
; -0.847 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.239      ;
; -0.764 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.475      ; 2.216      ;
; -0.688 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.471      ; 2.136      ;
; -0.688 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.476      ; 2.141      ;
; -0.670 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.474      ; 2.121      ;
; -0.664 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 1.056      ;
; -0.640 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.476      ; 2.093      ;
; -0.580 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; -0.585     ; 0.972      ;
; 0.129  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 1.000        ; 0.319      ; 1.167      ;
; 18.935 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.942      ; 3.914      ;
; 19.242 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.942      ; 3.607      ;
; 19.318 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.938      ; 3.527      ;
; 19.318 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.532      ;
; 19.336 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.941      ; 3.512      ;
; 19.366 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 20.000       ; 2.943      ; 3.484      ;
; 39.279 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.942      ; 3.570      ;
; 39.480 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.942      ; 3.369      ;
; 39.524 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.941      ; 3.324      ;
; 39.556 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 3.294      ;
; 39.562 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.943      ; 3.288      ;
; 39.611 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 40.000       ; 2.938      ; 3.234      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.498 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.818      ;
; -1.413 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.733      ;
; -1.396 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.716      ;
; -1.380 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.700      ;
; -1.358 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.678      ;
; -1.358 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.678      ;
; -1.305 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.625      ;
; -1.287 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.323     ; 1.451      ;
; -1.281 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.601      ;
; -1.264 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.584      ;
; -1.255 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.575      ;
; -1.245 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.565      ;
; -1.210 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.530      ;
; -1.198 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.518      ;
; -1.191 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.511      ;
; -1.148 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.468      ;
; -1.145 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 1.471      ;
; -1.129 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.449      ;
; -1.100 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.168     ; 1.419      ;
; -1.047 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.367      ;
; -0.997 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.317      ;
; -0.993 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.313      ;
; -0.989 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.309      ;
; -0.944 ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.631      ; 2.062      ;
; -0.907 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.168     ; 1.226      ;
; -0.899 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 1.225      ;
; -0.876 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 1.202      ;
; -0.857 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.185      ;
; -0.847 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.175      ;
; -0.835 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.155      ;
; -0.818 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.168     ; 1.137      ;
; -0.817 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.145      ;
; -0.808 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.136      ;
; -0.805 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.133      ;
; -0.799 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.127      ;
; -0.781 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 1.107      ;
; -0.769 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.097      ;
; -0.763 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.083      ;
; -0.755 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.160     ; 1.082      ;
; -0.744 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.162     ; 1.069      ;
; -0.739 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 1.059      ;
; -0.677 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.159     ; 1.005      ;
; -0.658 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.162     ; 0.983      ;
; -0.616 ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.331     ; 0.772      ;
; -0.605 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.167     ; 0.925      ;
; -0.485 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.737      ; 1.709      ;
; -0.485 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.168     ; 0.804      ;
; -0.429 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 0.755      ;
; -0.428 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.168     ; 0.747      ;
; -0.396 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.026      ; 0.909      ;
; -0.380 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.026      ; 0.893      ;
; -0.290 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.161     ; 0.616      ;
; -0.258 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.028      ; 0.773      ;
; -0.246 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.028      ; 0.761      ;
; -0.223 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.020      ; 0.730      ;
; -0.154 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.026      ; 0.667      ;
; -0.148 ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.028      ; 0.663      ;
; -0.066 ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; -0.169     ; 0.384      ;
; 0.101  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 0.020      ; 0.406      ;
; 0.511  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 3.204      ; 3.100      ;
; 0.658  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 0.500        ; 3.204      ; 2.953      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                               ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -1.416 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.162      ;
; -1.412 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.158      ;
; -1.348 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.094      ;
; -1.344 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.090      ;
; -1.280 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.026      ;
; -1.276 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 2.022      ;
; -1.216 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.916      ;
; -1.212 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.912      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.158 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.904      ;
; -1.148 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.848      ;
; -1.144 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.844      ;
; -1.080 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.780      ;
; -1.076 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.822      ;
; -1.076 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.776      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.070 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.816      ;
; -1.034 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.734      ;
; -1.034 ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.713      ; 2.734      ;
; -0.842 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.241     ; 1.588      ;
; -0.757 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.563      ;
; -0.753 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.559      ;
; -0.749 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.252     ; 1.484      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.728 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.475      ;
; -0.695 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.442      ;
; -0.689 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.495      ;
; -0.685 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.491      ;
; -0.621 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.427      ;
; -0.617 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.423      ;
; -0.605 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.352      ;
; -0.575 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.381      ;
; -0.575 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; 0.819      ; 2.381      ;
; -0.553 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.300      ;
; -0.535 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.282      ;
; -0.472 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.219      ;
; -0.439 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.186      ;
; -0.421 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 1.000        ; -0.240     ; 1.168      ;
; -0.088 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 1.039      ;
; -0.024 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.975      ;
; -0.021 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.972      ;
; -0.020 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.971      ;
; -0.017 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.968      ;
; -0.016 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.967      ;
; -0.015 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.966      ;
; -0.012 ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.963      ;
; 0.044  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.907      ;
; 0.048  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.903      ;
; 0.049  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.902      ;
; 0.050  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.901      ;
; 0.052  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.899      ;
; 0.053  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.898      ;
; 0.054  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.897      ;
; 0.056  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.895      ;
; 0.056  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.895      ;
; 0.112  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.839      ;
; 0.116  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.835      ;
; 0.117  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.834      ;
; 0.118  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.833      ;
; 0.120  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.831      ;
; 0.120  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.831      ;
; 0.121  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.830      ;
; 0.121  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.830      ;
; 0.122  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.829      ;
; 0.124  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.827      ;
; 0.124  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.827      ;
; 0.239  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.954      ;
; 0.243  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.950      ;
; 0.275  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.676      ;
; 0.307  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.886      ;
; 0.311  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.882      ;
; 0.330  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.621      ;
; 0.375  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.818      ;
; 0.379  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.814      ;
; 0.400  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.551      ;
; 0.404  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.547      ;
; 0.405  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.546      ;
; 0.405  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.546      ;
; 0.414  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.537      ;
; 0.416  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 1.000        ; -0.036     ; 0.535      ;
; 0.421  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.772      ;
; 0.421  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 1.000        ; 3.286      ; 3.772      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|inst64'                                                                                                                                                                             ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                         ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 2.143      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 2.143      ;
; -1.350 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 2.143      ;
; -1.325 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.117      ;
; -1.324 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.116      ;
; -1.323 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.117      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.313 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.184     ; 2.116      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.302 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.195     ; 2.094      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.297 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.091      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.089      ;
; -1.295 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.089      ;
; -1.293 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.087      ;
; -1.293 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.087      ;
; -1.250 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.044      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.248 ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.193     ; 2.042      ;
; -1.007 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.760      ; 2.754      ;
; -1.007 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.760      ; 2.754      ;
; -1.007 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.760      ; 2.754      ;
; -0.982 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.728      ;
; -0.981 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.727      ;
; -0.980 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.728      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.970 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.770      ; 2.727      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.959 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.759      ; 2.705      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.954 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.702      ;
; -0.952 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.700      ;
; -0.952 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.700      ;
; -0.950 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.698      ;
; -0.950 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.698      ;
; -0.930 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.678      ;
; -0.926 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.674      ;
; -0.913 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.661      ;
; -0.907 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.655      ;
; -0.905 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.653      ;
; -0.905 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.653      ;
; -0.905 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.653      ;
; -0.905 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.653      ;
; -0.905 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; 0.761      ; 2.653      ;
; -0.721 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.514      ;
; -0.721 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.514      ;
; -0.721 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.514      ;
; -0.694 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.487      ;
; -0.694 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.487      ;
; -0.694 ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst64 ; 1.000        ; -0.194     ; 1.487      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Ob:inst1|inst65'                                                                                                                                                                              ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                                          ; Launch Clock          ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+
; -1.048 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.650      ;
; -0.926 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.528      ;
; -0.849 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.404      ;
; -0.824 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.416      ;
; -0.813 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.386     ; 1.414      ;
; -0.805 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.360      ;
; -0.776 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.357      ;
; -0.773 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.317      ;
; -0.761 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.363      ;
; -0.756 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.311      ;
; -0.749 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.293      ;
; -0.743 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.287      ;
; -0.720 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.275      ;
; -0.713 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.257      ;
; -0.712 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.256      ;
; -0.709 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.264      ;
; -0.709 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.253      ;
; -0.706 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.261      ;
; -0.704 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.248      ;
; -0.700 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.255      ;
; -0.696 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.251      ;
; -0.696 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.251      ;
; -0.692 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.247      ;
; -0.682 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.237      ;
; -0.669 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.213      ;
; -0.667 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.211      ;
; -0.647 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.228      ;
; -0.646 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.227      ;
; -0.645 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.226      ;
; -0.633 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.557      ; 2.177      ;
; -0.632 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.187      ;
; -0.620 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.175      ;
; -0.601 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.182      ;
; -0.596 ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.568      ; 2.151      ;
; -0.595 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.176      ;
; -0.590 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 1.169      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.581 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.162      ;
; -0.579 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.181      ;
; -0.568 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.149      ;
; -0.568 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.149      ;
; -0.568 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.149      ;
; -0.568 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.149      ;
; -0.560 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.141      ;
; -0.559 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.140      ;
; -0.550 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 1.129      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.125      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.544 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.136      ;
; -0.538 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 1.117      ;
; -0.509 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.101      ;
; -0.496 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.088      ;
; -0.493 ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.095      ;
; -0.489 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 1.091      ;
; -0.472 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.064      ;
; -0.472 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 1.051      ;
; -0.453 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 1.045      ;
; -0.439 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 1.018      ;
; -0.421 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.406     ; 1.002      ;
; -0.398 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.396     ; 0.989      ;
; -0.390 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.674      ; 2.051      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.384 ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.395     ; 0.976      ;
; -0.377 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.397     ; 0.967      ;
; -0.375 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 0.954      ;
; -0.371 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 0.950      ;
; -0.370 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.397     ; 0.960      ;
; -0.358 ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]   ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.408     ; 0.937      ;
; -0.346 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.674      ; 2.007      ;
; -0.333 ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.385     ; 0.935      ;
; -0.314 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.663      ; 1.964      ;
; -0.297 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.674      ; 1.958      ;
; -0.290 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.663      ; 1.940      ;
; -0.289 ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; -0.394     ; 0.882      ;
; -0.284 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.663      ; 1.934      ;
; -0.261 ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn ; Ob:inst1|inst65 ; 1.000        ; 0.674      ; 1.922      ;
+--------+-------------------------------------------------------------+------------------------------------------------------------------+-----------------------+-----------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|inst65'                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                        ; To Node                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.722 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.772      ;
; -0.691 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.791      ;
; -0.657 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.837      ;
; -0.629 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.853      ;
; -0.625 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.857      ;
; -0.602 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.892      ;
; -0.591 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.903      ;
; -0.590 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.904      ;
; -0.586 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.908      ;
; -0.581 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.913      ;
; -0.579 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.915      ;
; -0.578 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.916      ;
; -0.565 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.929      ;
; -0.560 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.934      ;
; -0.549 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.945      ;
; -0.539 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.955      ;
; -0.539 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.943      ;
; -0.535 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.947      ;
; -0.527 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.955      ;
; -0.518 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.964      ;
; -0.509 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.973      ;
; -0.509 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.973      ;
; -0.506 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.988      ;
; -0.506 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 2.988      ;
; -0.499 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.983      ;
; -0.494 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 2.988      ;
; -0.474 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.008      ;
; -0.470 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.012      ;
; -0.457 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.037      ;
; -0.423 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.071      ;
; -0.380 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.114      ;
; -0.379 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.103      ;
; -0.375 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.119      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.373 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.330      ; 3.121      ;
; -0.357 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.125      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.133      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.133      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.133      ;
; -0.349 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.133      ;
; -0.336 ; inst4|altpll_component|auto_generated|pll1|clk[0]                ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65 ; 0.000        ; 3.318      ; 3.146      ;
; 0.391  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.532      ;
; 0.391  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.532      ;
; 0.429  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.569      ;
; 0.437  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.577      ;
; 0.456  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.596      ;
; 0.460  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.601      ;
; 0.460  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.601      ;
; 0.460  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.601      ;
; 0.461  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.602      ;
; 0.461  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.601      ;
; 0.462  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.603      ;
; 0.462  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.602      ;
; 0.464  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.605      ;
; 0.474  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.615      ;
; 0.475  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.615      ;
; 0.504  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.645      ;
; 0.509  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.048      ; 0.661      ;
; 0.514  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.048      ; 0.666      ;
; 0.516  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.025      ; 0.645      ;
; 0.520  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.660      ;
; 0.528  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.413      ;
; 0.559  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.432      ;
; 0.579  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.720      ;
; 0.588  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.037      ; 0.729      ;
; 0.593  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.478      ;
; 0.621  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.494      ;
; 0.625  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.498      ;
; 0.634  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|inst65                                   ; Ob:inst1|inst65 ; 0.000        ; 0.036      ; 0.774      ;
; 0.648  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.533      ;
; 0.659  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.544      ;
; 0.660  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.545      ;
; 0.664  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.549      ;
; 0.669  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.554      ;
; 0.671  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.556      ;
; 0.672  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.557      ;
; 0.685  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.570      ;
; 0.701  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.586      ;
; 0.711  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.596      ;
; 0.715  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.588      ;
; 0.723  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.596      ;
; 0.732  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.605      ;
; 0.741  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.614      ;
; 0.741  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.614      ;
; 0.744  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.629      ;
; 0.744  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.781      ; 1.629      ;
; 0.751  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.624      ;
; 0.756  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; 0.769      ; 1.629      ;
; 0.809  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.246     ; 0.667      ;
; 0.815  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.246     ; 0.673      ;
; 0.828  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.246     ; 0.686      ;
; 0.831  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.247     ; 0.688      ;
; 0.843  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]      ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65 ; 0.000        ; -0.246     ; 0.701      ;
+--------+------------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|inst60'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.673 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.971      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.978      ;
; -0.666 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.978      ;
; -0.655 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.989      ;
; -0.655 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.989      ;
; -0.655 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.989      ;
; -0.655 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.989      ;
; -0.655 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 2.989      ;
; -0.486 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.158      ;
; -0.480 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.164      ;
; -0.479 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.165      ;
; -0.458 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.186      ;
; -0.458 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.186      ;
; -0.458 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.186      ;
; -0.458 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.186      ;
; -0.458 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60 ; 0.000        ; 3.480      ; 3.186      ;
; 0.278  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.418      ;
; 0.278  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.418      ;
; 0.279  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.419      ;
; 0.280  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.420      ;
; 0.281  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.421      ;
; 0.298  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.438      ;
; 0.384  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.524      ;
; 0.400  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.540      ;
; 0.426  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.566      ;
; 0.427  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.567      ;
; 0.428  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.568      ;
; 0.428  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.568      ;
; 0.429  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.569      ;
; 0.435  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.575      ;
; 0.439  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.579      ;
; 0.440  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.580      ;
; 0.441  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.581      ;
; 0.442  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.582      ;
; 0.448  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.588      ;
; 0.492  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.632      ;
; 0.493  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.633      ;
; 0.494  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.634      ;
; 0.495  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.635      ;
; 0.501  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.641      ;
; 0.506  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.646      ;
; 0.507  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.647      ;
; 0.508  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.648      ;
; 0.514  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.654      ;
; 0.549  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.689      ;
; 0.559  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.699      ;
; 0.561  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.701      ;
; 0.562  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.702      ;
; 0.567  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.707      ;
; 0.572  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.712      ;
; 0.577  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.612      ;
; 0.580  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.720      ;
; 0.584  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.619      ;
; 0.584  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.619      ;
; 0.595  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.630      ;
; 0.595  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.630      ;
; 0.595  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.630      ;
; 0.595  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.630      ;
; 0.595  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.931      ; 1.630      ;
; 0.633  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst60 ; 0.000        ; 0.036      ; 0.773      ;
; 1.003  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.021      ;
; 1.003  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.936      ;
; 1.010  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.943      ;
; 1.010  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.943      ;
; 1.018  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.036      ;
; 1.021  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.954      ;
; 1.021  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.954      ;
; 1.021  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.954      ;
; 1.021  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.954      ;
; 1.021  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; 0.829      ; 1.954      ;
; 1.055  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.073      ;
; 1.124  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.142      ;
; 1.128  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.146      ;
; 1.130  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.148      ;
; 1.193  ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.211      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.211  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.228      ;
; 1.272  ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]                                       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.097     ; 1.279      ;
; 1.277  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.294      ;
; 1.284  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.301      ;
; 1.284  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.301      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.316  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.086     ; 1.334      ;
; 1.404  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.421      ;
; 1.404  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.421      ;
; 1.404  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.421      ;
; 1.417  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.434      ;
; 1.433  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]                                      ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60 ; 0.000        ; -0.087     ; 1.450      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|USBRDn'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                        ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.597 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.429      ;
; -0.577 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_instRgAdr|DO_ALTERA_SYNTHESIZED[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.449      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.534 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.862      ; 1.492      ;
; -0.487 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[2]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.540      ;
; -0.377 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.640      ;
; -0.377 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.640      ;
; -0.377 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.640      ;
; -0.377 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.640      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.366 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.661      ;
; -0.359 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[0]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.668      ;
; -0.359 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|DOStrobes[3]                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.668      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.357 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.660      ;
; -0.331 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.844      ; 1.677      ;
; -0.330 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.855      ; 1.689      ;
; -0.330 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.855      ; 1.689      ;
; -0.330 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.855      ; 1.689      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.284 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.734      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.248 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.779      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.231 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.853      ; 1.786      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.223 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.804      ;
; -0.217 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.810      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[7]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[6]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[5]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[4]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[3]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[2]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[1]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.213 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst|DO_ALTERA_SYNTHESIZED[0]      ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.816      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.204 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.823      ;
; -0.203 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.815      ;
; -0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.867      ;
; -0.160 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.863      ; 1.867      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.869      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.869      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.869      ;
; -0.149 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.854      ; 1.869      ;
; -0.063 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.845      ; 1.946      ;
; -0.063 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1]    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.845      ; 1.946      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.977      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.977      ;
; -0.052 ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 1.865      ; 1.977      ;
+--------+---------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|inst64'                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                         ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.568 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.125      ;
; -0.564 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.139      ;
; -0.564 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.139      ;
; -0.561 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.142      ;
; -0.559 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.144      ;
; -0.556 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.147      ;
; -0.556 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.147      ;
; -0.554 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.149      ;
; -0.554 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.149      ;
; -0.462 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.232      ;
; -0.461 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.233      ;
; -0.460 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.234      ;
; -0.459 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.234      ;
; -0.459 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.235      ;
; -0.457 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.237      ;
; -0.457 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.237      ;
; -0.455 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.239      ;
; -0.445 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.247      ;
; -0.445 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.247      ;
; -0.445 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.247      ;
; -0.444 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.248      ;
; -0.444 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.248      ;
; -0.443 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.249      ;
; -0.442 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.250      ;
; -0.441 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.251      ;
; -0.440 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.252      ;
; -0.439 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.253      ;
; -0.438 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.265      ;
; -0.438 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.265      ;
; -0.437 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.266      ;
; -0.437 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.266      ;
; -0.437 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.266      ;
; -0.435 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.258      ;
; -0.435 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.259      ;
; -0.434 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.260      ;
; -0.433 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.261      ;
; -0.429 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.265      ;
; -0.427 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.267      ;
; -0.426 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.277      ;
; -0.425 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.269      ;
; -0.421 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.282      ;
; -0.420 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.283      ;
; -0.420 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.272      ;
; -0.411 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.283      ;
; -0.408 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.285      ;
; -0.404 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.289      ;
; -0.402 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.292      ;
; -0.364 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.339      ;
; -0.363 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.340      ;
; -0.361 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.342      ;
; -0.357 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.346      ;
; -0.355 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.348      ;
; -0.354 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.349      ;
; -0.353 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.350      ;
; -0.352 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.351      ;
; -0.330 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.363      ;
; -0.261 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.431      ;
; -0.256 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.438      ;
; -0.254 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.440      ;
; -0.251 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.443      ;
; -0.251 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.443      ;
; -0.249 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.445      ;
; -0.247 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.447      ;
; -0.246 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.448      ;
; -0.245 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.449      ;
; -0.244 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.450      ;
; -0.241 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.453      ;
; -0.232 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.462      ;
; -0.229 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.474      ;
; -0.228 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.466      ;
; -0.225 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.478      ;
; -0.220 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.483      ;
; -0.220 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.483      ;
; -0.219 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.484      ;
; -0.219 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.484      ;
; -0.218 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.485      ;
; -0.217 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.476      ;
; -0.217 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.475      ;
; -0.215 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.477      ;
; -0.215 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.477      ;
; -0.215 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.477      ;
; -0.213 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.479      ;
; -0.212 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.480      ;
; -0.210 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.482      ;
; -0.209 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.483      ;
; -0.206 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.488      ;
; -0.201 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.492      ;
; -0.195 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.499      ;
; -0.193 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.539      ; 3.510      ;
; -0.185 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.530      ; 3.509      ;
; -0.163 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.529      ;
; -0.162 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.531      ;
; -0.162 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.529      ; 3.531      ;
; -0.161 ; inst4|altpll_component|auto_generated|pll1|clk[0]               ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64 ; 0.000        ; 3.528      ; 3.531      ;
; 0.177  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.036      ; 0.317      ;
; 0.179  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.035      ; 0.318      ;
; 0.188  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.036      ; 0.328      ;
; 0.188  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.035      ; 0.327      ;
; 0.244  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.036      ; 0.384      ;
; 0.245  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ; Ob:inst1|inst64                                   ; Ob:inst1|inst64 ; 0.000        ; 0.036      ; 0.385      ;
+--------+-----------------------------------------------------------------+-----------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.528 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.028      ; 1.789      ;
; -0.525 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.028      ; 1.792      ;
; 0.153  ; USBBridge:inst|DFFE_inst23                                                                                    ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.153  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.165  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.028      ; 1.982      ;
; 0.187  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 2.028      ; 2.004      ;
; 0.262  ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|DFFE_inst23                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.416      ;
; 0.278  ; USBBridge:inst|DOStrobes[3]                                                                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.794      ;
; 0.297  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.312  ; USBBridge:inst|DOStrobes[2]                                                                                   ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.828      ;
; 0.433  ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                             ; Ob:inst1|inst50                                                                                               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.918      ; 3.465      ;
; 0.444  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.529  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst51                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 0.632      ;
; 0.530  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 0.633      ;
; 0.606  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.756      ;
; 0.695  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.557      ;
; 0.750  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7]              ; Ob:inst1|inst49                                                                                               ; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.322     ; 0.612      ;
; 0.766  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 0.577      ;
; 0.782  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 0.593      ;
; 0.831  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 0.642      ;
; 0.849  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.373     ; 0.660      ;
; 0.870  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.020      ;
; 0.947  ; USBBridge:inst|DFFE_inst33                                                                                    ; USBBridge:inst|DFFE_inst33                                                                                    ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.101      ;
; 1.035  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 1.138      ;
; 1.075  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.179      ;
; 1.093  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.243      ;
; 1.093  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.243      ;
; 1.103  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.253      ;
; 1.129  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 0.941      ;
; 1.129  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 1.232      ;
; 1.181  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 0.993      ;
; 1.194  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.006      ;
; 1.234  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.338      ;
; 1.237  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.341      ;
; 1.243  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.347      ;
; 1.244  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.056      ;
; 1.264  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.368      ;
; 1.293  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.397      ;
; 1.301  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.405      ;
; 1.305  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.117      ;
; 1.335  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.081     ; 1.438      ;
; 1.340  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.444      ;
; 1.350  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.162      ;
; 1.372  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.184      ;
; 1.382  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.486      ;
; 1.415  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.519      ;
; 1.420  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.524      ;
; 1.433  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 2.106      ;
; 1.445  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.549      ;
; 1.448  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.260      ;
; 1.449  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.553      ;
; 1.450  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.262      ;
; 1.474  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.578      ;
; 1.481  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.585      ;
; 1.512  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.616      ;
; 1.538  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.306      ;
; 1.551  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.363      ;
; 1.559  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.663      ;
; 1.615  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.719      ;
; 1.619  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.723      ;
; 1.632  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.444      ;
; 1.672  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.440      ;
; 1.675  ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.825      ;
; 1.678  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.490      ;
; 1.694  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.506      ;
; 1.703  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.462      ;
; 1.706  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.518      ;
; 1.712  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                                          ; Ob:inst1|inst52                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.080     ; 1.816      ;
; 1.737  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.496      ;
; 1.777  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.589      ;
; 1.779  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.538      ;
; 1.788  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.556      ;
; 1.790  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.558      ;
; 1.796  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.555      ;
; 1.806  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.618      ;
; 1.841  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.653      ;
; 1.841  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.600      ;
; 1.842  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.654      ;
; 1.858  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.670      ;
; 1.859  ; USBBridge:inst|DOStrobes[1]                                                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.430      ;
; 1.892  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.651      ;
; 1.902  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.670      ;
; 1.911  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.670      ;
; 1.911  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.679      ;
; 1.916  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.675      ;
; 1.917  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.729      ;
; 1.951  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6]                                                   ; Ob:inst1|inst50                                                                                               ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.519     ; 1.616      ;
; 1.968  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.780      ;
; 1.974  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.416     ; 1.742      ;
; 1.977  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.736      ;
; 1.995  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.754      ;
; 2.000  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.759      ;
; 2.015  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.774      ;
; 2.021  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.780      ;
; 2.023  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.835      ;
; 2.049  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.861      ;
; 2.050  ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30]                                               ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.425     ; 1.809      ;
; 2.052  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.370     ; 1.866      ;
; 2.069  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.881      ;
; 2.077  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                                          ; Ob:inst1|inst50                                                                                               ; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.372     ; 1.889      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|inst68'                                                                                                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                          ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.384 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.078      ;
; -0.375 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.087      ;
; -0.294 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.168      ;
; -0.286 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.176      ;
; -0.265 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.197      ;
; -0.252 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.210      ;
; -0.238 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.224      ;
; -0.235 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.227      ;
; -0.235 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.227      ;
; -0.235 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.227      ;
; -0.235 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.227      ;
; -0.192 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.270      ;
; -0.179 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.283      ;
; -0.165 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.297      ;
; -0.079 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.383      ;
; -0.079 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.383      ;
; -0.079 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.383      ;
; -0.079 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68 ; 0.000        ; 3.298      ; 3.383      ;
; 0.250  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.390      ;
; 0.286  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.426      ;
; 0.286  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.426      ;
; 0.295  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.435      ;
; 0.298  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.438      ;
; 0.299  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.439      ;
; 0.299  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.439      ;
; 0.300  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.440      ;
; 0.362  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.502      ;
; 0.434  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.574      ;
; 0.435  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.575      ;
; 0.435  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.575      ;
; 0.447  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.587      ;
; 0.447  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.587      ;
; 0.447  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.587      ;
; 0.447  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.587      ;
; 0.448  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.588      ;
; 0.449  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.589      ;
; 0.460  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.600      ;
; 0.460  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.600      ;
; 0.460  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.600      ;
; 0.462  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.602      ;
; 0.500  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.640      ;
; 0.501  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.641      ;
; 0.510  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.650      ;
; 0.513  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.653      ;
; 0.513  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.653      ;
; 0.513  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.653      ;
; 0.513  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.653      ;
; 0.514  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.654      ;
; 0.515  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.655      ;
; 0.523  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.663      ;
; 0.526  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.666      ;
; 0.526  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.666      ;
; 0.528  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.668      ;
; 0.566  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.706      ;
; 0.567  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.707      ;
; 0.579  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.719      ;
; 0.579  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.719      ;
; 0.581  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.721      ;
; 0.592  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.732      ;
; 0.594  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.734      ;
; 0.632  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.772      ;
; 0.645  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.785      ;
; 0.647  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst68                                   ; Ob:inst1|inst68 ; 0.000        ; 0.036      ; 0.787      ;
; 0.866  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.719      ;
; 0.875  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.728      ;
; 0.917  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 0.753      ;
; 0.985  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.838      ;
; 0.998  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.851      ;
; 1.012  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.865      ;
; 1.015  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.868      ;
; 1.015  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.868      ;
; 1.015  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.868      ;
; 1.015  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.749      ; 1.868      ;
; 1.058  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 0.894      ;
; 1.065  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 0.901      ;
; 1.206  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.042      ;
; 1.208  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.044      ;
; 1.214  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.050      ;
; 1.215  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.211      ;
; 1.224  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.220      ;
; 1.288  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.124      ;
; 1.292  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.043      ;
; 1.301  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.052      ;
; 1.328  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.164      ;
; 1.328  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.164      ;
; 1.336  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.172      ;
; 1.349  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.185      ;
; 1.375  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.371      ;
; 1.382  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.218      ;
; 1.382  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7]                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; -0.268     ; 1.218      ;
; 1.411  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.162      ;
; 1.424  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.175      ;
; 1.433  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.429      ;
; 1.438  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.189      ;
; 1.438  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.434      ;
; 1.439  ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; Ob:inst1|inst60                                   ; Ob:inst1|inst68 ; 0.000        ; -0.108     ; 1.435      ;
; 1.441  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.192      ;
; 1.441  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.192      ;
; 1.441  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.192      ;
; 1.441  ; USBBridge:inst|DOStrobes[1]                                                                      ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68 ; 0.000        ; 0.647      ; 2.192      ;
+--------+--------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_25mhz'                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                   ; To Node                                             ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+
; -0.351 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.108      ; 2.921      ;
; -0.162 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.102      ; 3.104      ;
; -0.138 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.106      ; 3.132      ;
; -0.121 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.107      ; 3.150      ;
; -0.114 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.106      ; 3.156      ;
; -0.027 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; 0.000        ; 3.105      ; 3.242      ;
; 0.489  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.409      ; 1.012      ;
; 0.889  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.559      ; 1.562      ;
; 1.078  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.553      ; 1.745      ;
; 1.102  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.557      ; 1.773      ;
; 1.119  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.558      ; 1.791      ;
; 1.126  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.557      ; 1.797      ;
; 1.131  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.460     ; 0.785      ;
; 1.202  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.460     ; 0.856      ;
; 1.213  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.556      ; 1.883      ;
; 1.315  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.457      ; 1.886      ;
; 1.335  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.460     ; 0.989      ;
; 1.462  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.115      ;
; 1.468  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.469     ; 1.113      ;
; 1.470  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.123      ;
; 1.504  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.451      ; 2.069      ;
; 1.528  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.455      ; 2.097      ;
; 1.545  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.456      ; 2.115      ;
; 1.549  ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.465     ; 1.198      ;
; 1.552  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.455      ; 2.121      ;
; 1.556  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.464     ; 1.206      ;
; 1.574  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.464     ; 1.224      ;
; 1.576  ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst65                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.469     ; 1.221      ;
; 1.576  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.464     ; 1.226      ;
; 1.639  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; 0.454      ; 2.207      ;
; 1.686  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.339      ;
; 1.899  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.552      ;
; 1.929  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.460     ; 1.583      ;
; 1.951  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst60                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.604      ;
; 2.021  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst64                                     ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.461     ; 1.674      ;
; 2.038  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; USBBridge:inst|USBRDn                             ; clk_25mhz   ; 0.000        ; -0.462     ; 1.690      ;
; 19.818 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst67                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.108      ; 3.090      ;
; 20.064 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst65                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.107      ; 3.335      ;
; 20.079 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst64                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.106      ; 3.349      ;
; 20.085 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst60                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.106      ; 3.355      ;
; 20.120 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst68                                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.102      ; 3.386      ;
; 20.146 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz   ; -20.000      ; 3.105      ; 3.415      ;
+--------+-------------------------------------------------------------+-----------------------------------------------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                                                                                                                                                                           ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                     ; Launch Clock                                      ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+
; -0.336 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.396      ; 2.724      ;
; -0.188 ; inst4|altpll_component|auto_generated|pll1|clk[0]                                                ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 3.396      ; 2.872      ;
; 0.579  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.159      ; 0.342      ;
; 0.743  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.022     ; 0.325      ;
; 0.790  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.561      ;
; 0.796  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.166      ; 0.566      ;
; 0.860  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.159      ; 0.623      ;
; 0.877  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.648      ;
; 0.881  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.167      ; 0.652      ;
; 0.914  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.847      ; 1.365      ;
; 0.941  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.013     ; 0.532      ;
; 0.977  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 0.561      ;
; 0.997  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.165      ; 0.766      ;
; 1.014  ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.165      ; 0.783      ;
; 1.063  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.021     ; 0.646      ;
; 1.065  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.013     ; 0.656      ;
; 1.104  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.021     ; 0.687      ;
; 1.220  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 0.804      ;
; 1.248  ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.178     ; 0.674      ;
; 1.255  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.015     ; 0.844      ;
; 1.263  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.855      ;
; 1.292  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 0.876      ;
; 1.298  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 0.882      ;
; 1.331  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.013     ; 0.922      ;
; 1.331  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.923      ;
; 1.340  ; USBBridge:inst|DOStrobes[1]                                                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; 0.745      ; 1.689      ;
; 1.345  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.015     ; 0.934      ;
; 1.351  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.013     ; 0.942      ;
; 1.365  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.957      ;
; 1.369  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.961      ;
; 1.384  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.976      ;
; 1.389  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.981      ;
; 1.393  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 0.985      ;
; 1.397  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 0.981      ;
; 1.426  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.014     ; 1.016      ;
; 1.431  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.012     ; 1.023      ;
; 1.452  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.021     ; 1.035      ;
; 1.463  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.014     ; 1.053      ;
; 1.546  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.021     ; 1.129      ;
; 1.643  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.227      ;
; 1.651  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.235      ;
; 1.654  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.238      ;
; 1.664  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.014     ; 1.254      ;
; 1.710  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.294      ;
; 1.752  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.021     ; 1.335      ;
; 1.799  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.383      ;
; 1.831  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0]                                      ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.171     ; 1.264      ;
; 1.832  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.416      ;
; 1.832  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.416      ;
; 1.860  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.444      ;
; 1.869  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.453      ;
; 1.891  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.475      ;
; 1.898  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.482      ;
; 1.908  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.492      ;
; 1.929  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.513      ;
; 1.976  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.560      ;
; 1.988  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.572      ;
; 2.013  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.597      ;
; 2.032  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.616      ;
; 2.036  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.620      ;
; 2.129  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34]                                             ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; -0.500       ; -0.020     ; 1.713      ;
+--------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------+---------------------------------------------------+-------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Ob:inst1|inst67'                                                                                                                                                                                        ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                                      ; Latch Clock     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+
; -0.256 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.390      ;
; -0.255 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.394      ;
; -0.249 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.400      ;
; -0.242 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.404      ;
; -0.237 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.409      ;
; -0.227 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.422      ;
; -0.223 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.426      ;
; -0.213 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.436      ;
; -0.196 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.453      ;
; -0.178 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.471      ;
; -0.153 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.493      ;
; -0.152 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.497      ;
; -0.144 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.505      ;
; -0.132 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.518      ;
; -0.132 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.517      ;
; -0.125 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.521      ;
; -0.117 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.532      ;
; -0.114 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.535      ;
; -0.110 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.539      ;
; -0.107 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.542      ;
; -0.102 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.548      ;
; -0.102 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.547      ;
; -0.100 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.550      ;
; -0.099 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.550      ;
; -0.094 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.555      ;
; -0.093 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.553      ;
; -0.091 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.555      ;
; -0.086 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.563      ;
; -0.085 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.564      ;
; -0.084 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.565      ;
; -0.084 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.565      ;
; -0.082 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.567      ;
; -0.082 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.567      ;
; -0.075 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.571      ;
; -0.063 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.586      ;
; -0.062 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.587      ;
; -0.062 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.587      ;
; -0.059 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.590      ;
; -0.058 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.591      ;
; -0.058 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.591      ;
; -0.052 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.594      ;
; -0.049 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.600      ;
; -0.049 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.600      ;
; -0.049 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.600      ;
; -0.049 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.600      ;
; -0.049 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.600      ;
; -0.046 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.600      ;
; -0.046 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.600      ;
; -0.041 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.488      ; 3.611      ;
; -0.038 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.612      ;
; -0.037 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.612      ;
; -0.029 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.620      ;
; -0.014 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.632      ;
; -0.010 ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.636      ;
; 0.004  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.650      ;
; 0.009  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.655      ;
; 0.009  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.655      ;
; 0.009  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.655      ;
; 0.009  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.655      ;
; 0.010  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.659      ;
; 0.017  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.666      ;
; 0.022  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.672      ;
; 0.024  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.673      ;
; 0.030  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.676      ;
; 0.048  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.697      ;
; 0.049  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.699      ;
; 0.051  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.701      ;
; 0.057  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.706      ;
; 0.063  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.712      ;
; 0.066  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.715      ;
; 0.073  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.722      ;
; 0.080  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.729      ;
; 0.080  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.726      ;
; 0.082  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.731      ;
; 0.083  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.732      ;
; 0.084  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.730      ;
; 0.084  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.730      ;
; 0.088  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.737      ;
; 0.091  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.740      ;
; 0.096  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.745      ;
; 0.098  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.747      ;
; 0.118  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.764      ;
; 0.125  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.774      ;
; 0.136  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.782      ;
; 0.140  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.786      ;
; 0.142  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.791      ;
; 0.142  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.791      ;
; 0.143  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.792      ;
; 0.151  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.797      ;
; 0.169  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.485      ; 3.818      ;
; 0.173  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.486      ; 3.823      ;
; 0.185  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.488      ; 3.837      ;
; 0.195  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.841      ;
; 0.242  ; inst4|altpll_component|auto_generated|pll1|clk[0]    ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67 ; 0.000        ; 3.482      ; 3.888      ;
; 0.440  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.580      ;
; 0.442  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.582      ;
; 0.500  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.640      ;
; 0.505  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.645      ;
; 0.587  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.727      ;
; 0.603  ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ; Ob:inst1|inst67                                   ; Ob:inst1|inst67 ; 0.000        ; 0.036      ; 0.743      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------------------------+-----------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -1.642  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.857     ; 1.712      ;
; -1.585  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.584     ; 1.928      ;
; -1.585  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.584     ; 1.928      ;
; -1.401  ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.988     ; 1.340      ;
; -1.299  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.097      ; 2.323      ;
; -1.242  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.370      ; 2.539      ;
; -1.242  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.370      ; 2.539      ;
; -1.058  ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.034     ; 1.951      ;
; -0.840  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.203      ; 1.970      ;
; -0.783  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.476      ; 2.186      ;
; -0.783  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.476      ; 2.186      ;
; -0.599  ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.072      ; 1.598      ;
; -0.115  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.010      ;
; -0.115  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 1.010      ;
; -0.054  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 0.949      ;
; -0.054  ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.032     ; 0.949      ;
; 499.406 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 2.790      ; 3.361      ;
; 499.463 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 3.063      ; 3.577      ;
; 499.463 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 3.063      ; 3.577      ;
; 499.647 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 500.000      ; 2.659      ; 2.989      ;
; 998.847 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.090      ;
; 998.847 ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 1.090      ;
; 999.087 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 0.850      ;
; 999.087 ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 0.850      ;
; 999.567 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 2.790      ; 3.200      ;
; 999.656 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 3.063      ; 3.384      ;
; 999.656 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 3.063      ; 3.384      ;
; 999.773 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 2.659      ; 2.863      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; -0.515 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.332     ; 1.090      ;
; -0.275 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 1.000        ; -0.332     ; 0.850      ;
; -0.059 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 1.010      ;
; 0.002  ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 1.000        ; -0.036     ; 0.949      ;
+--------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                            ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                   ; To Node                             ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.167  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.789      ; 2.736      ;
; -0.089  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 3.235      ;
; -0.089  ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 3.210      ; 3.235      ;
; 0.026   ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 2.918      ; 3.058      ;
; 0.323   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst23          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.839      ;
; 0.323   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.839      ;
; 0.374   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.890      ;
; 0.374   ; USBBridge:inst|DOStrobes[0]                                 ; USBBridge:inst|DFFE_inst33          ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.332      ; 0.890      ;
; 0.604   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.758      ;
; 0.604   ; USBBridge:inst|DFFE_inst33                                  ; USBBridge:inst|DFFE_inst33          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.758      ;
; 0.804   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|DFFE_inst23          ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.958      ;
; 0.804   ; USBBridge:inst|DFFE_inst23                                  ; USBBridge:inst|X_ALTERA_SYNTHESIZED ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.958      ;
; 0.833   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.360      ; 1.377      ;
; 0.911   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.781      ; 1.876      ;
; 0.911   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.781      ; 1.876      ;
; 1.026   ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.699      ;
; 1.259   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.258      ; 1.701      ;
; 1.337   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.679      ; 2.200      ;
; 1.337   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.679      ; 2.200      ;
; 1.452   ; USBBridge:inst|DOStrobes[1]                                 ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.023      ;
; 1.658   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst49                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.658     ; 1.184      ;
; 1.736   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst51                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.237     ; 1.683      ;
; 1.736   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst52                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.237     ; 1.683      ;
; 1.851   ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ; Ob:inst1|inst50                     ; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.529     ; 1.506      ;
; 499.942 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst49                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 2.789      ; 2.845      ;
; 500.086 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst51                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 3.210      ; 3.410      ;
; 500.086 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst52                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 3.210      ; 3.410      ;
; 500.170 ; inst4|altpll_component|auto_generated|pll1|clk[0]           ; Ob:inst1|inst50                     ; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; -500.000     ; 2.918      ; 3.202      ;
+---------+-------------------------------------------------------------+-------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'USBBridge:inst|USBRDn'                                                                                                                                  ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                   ; To Node                     ; Launch Clock                                      ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+
; 0.562 ; USBBridge:inst|DFFE_inst33  ; USBBridge:inst|DOStrobes[3] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.032      ; 0.758      ;
; 0.699 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[2] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.839      ;
; 0.750 ; USBBridge:inst|DOStrobes[0] ; USBBridge:inst|DOStrobes[3] ; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn ; 0.000        ; 0.036      ; 0.890      ;
; 0.762 ; USBBridge:inst|DFFE_inst23  ; USBBridge:inst|DOStrobes[2] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn ; 0.000        ; 0.032      ; 0.958      ;
+-------+-----------------------------+-----------------------------+---------------------------------------------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|USBRDn'                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|DOStrobes[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst11|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst39|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst3|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst40|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst46|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst47|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst48|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst49|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst4|DO_ALTERA_SYNTHESIZED[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst50|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst51|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; USBBridge:inst|USBRDn ; Rise       ; USBBridge:inst|USB_RG8E:b2v_inst6|DO_ALTERA_SYNTHESIZED[7]  ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst64'                                                                                                ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                          ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[45] ;
; 0.207  ; 0.391        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[46] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.208  ; 0.392        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[24] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[25] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[26] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[27] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[28] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[30] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[31] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[32] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[33] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[34] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[35] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[36] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[37] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[38] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[39] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[40] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[41] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[42] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[43] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[44] ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.209  ; 0.393        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.384  ; 0.600        ; 0.216          ; High Pulse Width ; Ob:inst1|inst64 ; Rise       ; Ob:inst1|RG1:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[29] ;
+--------+--------------+----------------+------------------+-----------------+------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst67'                                                                                    ;
+--------+--------------+----------------+-----------------+-----------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+-----------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[15] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[16] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[17] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[18] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[19] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[20] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[21] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[22] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[23] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[24] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[25] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[26] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[27] ;
; 0.192  ; 0.376        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[28] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[10] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[11] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[12] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[13] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[14] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[1]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[29] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[2]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[30] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[31] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[32] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[33] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[34] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[35] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[36] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[37] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[38] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[39] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[3]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[40] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[41] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[42] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[43] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[44] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[45] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[46] ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[4]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[5]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[6]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[7]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[8]  ;
; 0.193  ; 0.377        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[9]  ;
; 0.195  ; 0.379        ; 0.184          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; Ob:inst1|RG3:inst13|lpm_ff:lpm_ff_component|dffs[0]  ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[15]|clk           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[16]|clk           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[17]|clk           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[18]|clk           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[19]|clk           ;
; 0.372  ; 0.372        ; 0.000          ; Low Pulse Width ; Ob:inst1|inst67 ; Rise       ; inst1|inst13|lpm_ff_component|dffs[20]|clk           ;
+--------+--------------+----------------+-----------------+-----------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'USBBridge:inst|Z_ALTERA_SYNTHESIZED'                                                                                            ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.186  ; 0.402        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[6] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[0] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[3] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[7] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[0] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[3] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[7] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[0] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[3] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[7] ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[0]  ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[3]  ;
; 0.187  ; 0.403        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[7]  ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[1] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[2] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[4] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[1] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[2] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[4] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[1] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[2] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[4] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[1]  ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[2]  ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[4]  ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.188  ; 0.404        ; 0.216          ; High Pulse Width ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[0]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[3]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[7]|clk                ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[0]|clk                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[3]|clk                 ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[7]|clk                 ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[5] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst37|DO_ALTERA_SYNTHESIZED[6] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[5] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst38|DO_ALTERA_SYNTHESIZED[6] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst43|DO_ALTERA_SYNTHESIZED[5] ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[5]  ;
; 0.409  ; 0.593        ; 0.184          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Fall       ; USBBridge:inst|USB_RG8E:b2v_inst9|DO_ALTERA_SYNTHESIZED[6]  ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst37|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst38|DO_ALTERA_SYNTHESIZED[6]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[1]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[2]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[4]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst43|DO_ALTERA_SYNTHESIZED[5]|clk                ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[1]|clk                 ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; Rise       ; inst|b2v_inst9|DO_ALTERA_SYNTHESIZED[2]|clk                 ;
+--------+--------------+----------------+------------------+-------------------------------------+------------+-------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst65'                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.220  ; 0.404        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.221  ; 0.405        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[10] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[11] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[12] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[13] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[14] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[17] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[18] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[19] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[20] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[21] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[22] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[23] ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[8]  ;
; 0.374  ; 0.590        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[9]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[0]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[15] ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[16] ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[1]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[2]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[3]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[4]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[5]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[6]  ;
; 0.375  ; 0.591        ; 0.216          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; Ob:inst1|RG2:inst23|lpm_shiftreg:lpm_shiftreg_component|dffs[7]  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[0]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[15]|clk                 ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[16]|clk                 ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[1]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[2]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[3]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[4]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[5]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[6]|clk                  ;
; 0.400  ; 0.400        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[7]|clk                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[10]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[11]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[12]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[13]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[14]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[17]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[18]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[19]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[20]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[21]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[22]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[23]|clk                 ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[8]|clk                  ;
; 0.401  ; 0.401        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst23|lpm_shiftreg_component|dffs[9]|clk                  ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|inclk[0]                                    ;
; 0.425  ; 0.425        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst65~clkctrl|outclk                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst65 ; Rise       ; inst1|inst65|q                                                   ;
+--------+--------------+----------------+------------------+-----------------+------------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst68'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[0] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[1] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[2] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[3] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[4] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[5] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[6] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[7] ;
; 0.360  ; 0.576        ; 0.216          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; Ob:inst1|CT2:inst33|lpm_counter:lpm_counter_component|cntr_9ii:auto_generated|counter_reg_bit[8] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst68 ; Rise       ; inst1|inst68|q                                                                                   ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|inclk[0]                                                                    ;
; 0.560  ; 0.560        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst68~clkctrl|outclk                                                                      ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.582  ; 0.582        ; 0.000          ; High Pulse Width ; Ob:inst1|inst68 ; Rise       ; inst1|inst33|lpm_counter_component|auto_generated|counter_reg_bit[8]|clk                         ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Ob:inst1|inst60'                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock           ; Clock Edge ; Target                                                                                           ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.205  ; 0.389        ; 0.184          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.385  ; 0.385        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[0] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[1] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[2] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[3] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[4] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[5] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[6] ;
; 0.388  ; 0.604        ; 0.216          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; Ob:inst1|CT1:inst28|lpm_counter:lpm_counter_component|cntr_8ii:auto_generated|counter_reg_bit[7] ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Ob:inst1|inst60 ; Rise       ; inst1|inst60|q                                                                                   ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|inclk[0]                                                                    ;
; 0.587  ; 0.587        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst60~clkctrl|outclk                                                                      ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[0]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[1]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[2]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[3]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[4]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[5]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[6]|clk                         ;
; 0.610  ; 0.610        ; 0.000          ; High Pulse Width ; Ob:inst1|inst60 ; Rise       ; inst1|inst28|lpm_counter_component|auto_generated|counter_reg_bit[7]|clk                         ;
+--------+--------------+----------------+------------------+-----------------+------------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_25mhz'                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 19.438 ; 19.622       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 19.439 ; 19.623       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 19.439 ; 19.623       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 19.439 ; 19.623       ; 0.184          ; Low Pulse Width  ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 19.597 ; 19.597       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 19.618 ; 19.618       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 19.619 ; 19.619       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 19.619 ; 19.619       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 19.619 ; 19.619       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 19.623 ; 19.623       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 19.625 ; 19.625       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 19.642 ; 19.642       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk_25mhz ; Rise       ; clk_25mhz~input|i                                           ;
; 20.158 ; 20.374       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 20.158 ; 20.374       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 20.158 ; 20.374       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 20.158 ; 20.374       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 20.159 ; 20.375       ; 0.216          ; High Pulse Width ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|inclk[0]                             ;
; 20.358 ; 20.358       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~inputclkctrl|outclk                               ;
; 20.374 ; 20.374       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|inclk[0]         ;
; 20.377 ; 20.377       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; clk_25mhz~input|o                                           ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst60|clk                                            ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst62|lpm_ff_component|dffs[1]|clk                   ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst64|clk                                            ;
; 20.380 ; 20.380       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst65|clk                                            ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst67|clk                                            ;
; 20.381 ; 20.381       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst1|inst68|clk                                            ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0]           ;
; 20.401 ; 20.401       ; 0.000          ; High Pulse Width ; clk_25mhz ; Rise       ; inst4|altpll_component|auto_generated|pll1|observablevcoout ;
; 36.000 ; 40.000       ; 4.000          ; Port Rate        ; clk_25mhz ; Rise       ; clk_25mhz                                                   ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|KOP:inst62|lpm_ff:lpm_ff_component|dffs[1]         ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst60                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst64                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst65                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst67                                             ;
; 38.000 ; 40.000       ; 2.000          ; Min Period       ; clk_25mhz ; Rise       ; Ob:inst1|inst68                                             ;
+--------+--------------+----------------+------------------+-----------+------------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst4|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                               ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                        ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.607 ; 499.823      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.645 ; 499.829      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 499.645 ; 499.829      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 499.681 ; 499.865      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 499.686 ; 499.870      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.756 ; 499.972      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.756 ; 499.972      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.798 ; 499.982      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 499.799 ; 500.015      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 499.825 ; 499.825      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 499.825 ; 499.825      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 499.828 ; 499.828      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 499.828 ; 499.828      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 499.828 ; 499.828      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.828 ; 499.828      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 499.843 ; 500.027      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 499.843 ; 500.027      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 499.852 ; 499.852      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 499.852 ; 499.852      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 499.861 ; 499.861      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 499.866 ; 499.866      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 499.890 ; 499.890      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 499.892 ; 499.892      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 499.896 ; 500.112      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 499.899 ; 499.899      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 499.901 ; 499.901      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 499.909 ; 499.909      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 499.913 ; 500.129      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 499.914 ; 499.914      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 499.935 ; 500.151      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 499.935 ; 500.151      ; 0.216          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 499.959 ; 499.959      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 499.964 ; 499.964      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 499.977 ; 499.977      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 499.978 ; 499.978      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 499.987 ; 500.171      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 499.987 ; 500.171      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 499.987 ; 500.171      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 499.987 ; 500.171      ; 0.184          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 499.999 ; 499.999      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|inclk[0]                                       ;
; 500.001 ; 500.001      ; 0.000          ; Low Pulse Width  ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst4|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl|outclk                                         ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBRDn|clk                                                                                               ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|USBWR|clk                                                                                                ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[0]|clk                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[1]|clk                                    ;
; 500.021 ; 500.021      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst5|LPM_COUNTER_component|auto_generated|counter_reg_bit[2]|clk                                    ;
; 500.036 ; 500.036      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|combout                                      ;
; 500.040 ; 500.040      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]|datad                                        ;
; 500.084 ; 500.084      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|combout                                                                                            ;
; 500.088 ; 500.088      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[19]|datad                                                                                              ;
; 500.092 ; 500.092      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|combout                                                                                            ;
; 500.095 ; 500.095      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|combout                                                                                            ;
; 500.096 ; 500.096      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[25]|datab                                                                                              ;
; 500.099 ; 500.099      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Y[26]|datab                                                                                              ;
; 500.118 ; 500.118      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst49|clk                                                                                              ;
; 500.135 ; 500.135      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst50|clk                                                                                              ;
; 500.142 ; 500.142      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|inclk[0]                             ;
; 500.142 ; 500.142      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|b2v_inst116|LPM_MUX_component|auto_generated|result_node[0]~clkctrl|outclk                               ;
; 500.157 ; 500.157      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst51|clk                                                                                              ;
; 500.157 ; 500.157      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst1|inst52|clk                                                                                              ;
; 500.165 ; 500.165      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst23|clk                                                                                          ;
; 500.165 ; 500.165      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|DFFE_inst33|clk                                                                                          ;
; 500.165 ; 500.165      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|X_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 500.165 ; 500.165      ; 0.000          ; High Pulse Width ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; inst|Z_ALTERA_SYNTHESIZED|clk                                                                                 ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst49                                                                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst50                                                                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst51                                                                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Ob:inst1|inst52                                                                                               ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst23                                                                                    ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|DFFE_inst33                                                                                    ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBRDn                                                                                         ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|USBWR                                                                                          ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[0] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[1] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; USBBridge:inst|USB_CT3:b2v_inst5|lpm_counter:LPM_COUNTER_component|cntr_pqi:auto_generated|counter_reg_bit[2] ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|X_ALTERA_SYNTHESIZED                                                                           ;
; 998.000 ; 1000.000     ; 2.000          ; Min Period       ; inst4|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED                                                                           ;
+---------+--------------+----------------+------------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 2.336 ; 3.047 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 2.336 ; 3.047 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 2.217 ; 2.853 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 2.110 ; 2.738 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 2.250 ; 2.987 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 1.063 ; 1.710 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 1.352 ; 2.083 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 1.310 ; 1.988 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 1.312 ; 1.966 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 0.630 ; 0.814 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; 0.630 ; 0.814 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; 3.830 ; 4.445 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 3.650 ; 4.258 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.390 ; -0.962 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.675 ; -1.346 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.483 ; -1.082 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.536 ; -1.132 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.689 ; -1.335 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.404 ; -0.992 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.410 ; -0.985 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.390 ; -0.962 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.527 ; -1.153 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.452 ; -0.643 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; -0.452 ; -0.643 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; -3.439 ; -4.048 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.295 ; -3.895 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 6.691  ; 7.179  ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 5.971  ; 6.267  ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 6.691  ; 7.179  ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 10.590 ; 11.596 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 10.590 ; 11.596 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 8.370  ; 8.873  ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 7.152  ; 7.527  ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 8.370  ; 8.873  ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 6.938  ; 7.075  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 6.408  ; 6.692  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 6.441  ; 6.679  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 6.386  ; 6.855  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 5.421  ; 5.761  ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 6.938  ; 7.075  ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 5.574  ; 5.153  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 5.574  ; 5.153  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.714  ; 4.356  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 8.865  ; 9.279  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 8.134  ; 8.466  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 8.138  ; 8.531  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 6.891  ; 7.127  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 7.814  ; 8.153  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 6.601  ; 6.757  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 8.865  ; 9.279  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 7.812  ; 8.245  ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 8.627  ; 9.070  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.372  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 2.526  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.886  ; 7.454  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.886  ; 7.454  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.858  ; 5.042  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.829  ; 4.991  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.610  ; 5.906  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.029  ; 5.208  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.277  ; 5.484  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.406  ; 5.582  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 6.240  ; 6.554  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 6.053  ; 6.283  ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 5.693  ; 5.790  ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 6.053  ; 6.283  ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 4.049  ; 3.835  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.049  ; 3.835  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 2.866  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.998  ; 6.447  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.998  ; 6.447  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.879  ; 6.273  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.225  ; 5.525  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.540  ; 5.917  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.830  ; 5.042  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.924  ; 4.042  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 4.072  ; 4.212  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 4.964  ; 5.144  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 4.039  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 4.039  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 3.179  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 5.296  ; 6.437  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 3.852  ; 6.437  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 3.782  ; 3.782  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 3.782  ; 3.782  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 5.296  ; 4.729  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 4.959  ; 5.222  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 3.466  ; 3.466  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 3.955  ; 3.955  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.952  ; 3.952  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.443  ; 2.607  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 5.655 ; 5.947 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 5.655 ; 5.947 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 6.394 ; 6.855 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 5.047 ; 5.290 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 5.047 ; 5.290 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 6.561 ; 6.914 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 6.561 ; 6.914 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 6.693 ; 7.055 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 4.402 ; 4.620 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 4.402 ; 4.620 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 4.566 ; 4.732 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 5.591 ; 5.952 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 5.090 ; 5.386 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 6.315 ; 6.530 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 4.092 ; 3.801 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 4.915 ; 4.566 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.092 ; 3.801 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.596 ; 3.803 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.834 ; 4.937 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.815 ; 4.072 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.596 ; 3.803 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.671 ; 4.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.549 ; 4.642 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.015 ; 4.157 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.143 ; 4.307 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 5.076 ; 5.264 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.329 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.477 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.320 ; 4.510 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.992 ; 6.403 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.320 ; 4.510 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.465 ; 4.625 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.187 ; 5.466 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.482 ; 4.669 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.564 ; 4.792 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.396 ; 4.577 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.721 ; 6.015 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 4.831 ; 5.111 ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 4.831 ; 5.111 ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 5.695 ; 5.913 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 3.685 ; 2.611 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.685 ; 3.376 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.611 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.454 ; 2.580 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.820 ; 2.921 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.454 ; 2.583 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.870 ; 2.954 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.001 ; 3.131 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.839 ; 2.932 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.484 ; 2.580 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.619 ; 2.737 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.510 ; 3.694 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.913 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.736 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.913 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.256 ; 2.256 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.595 ; 2.595 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.526 ; 2.526 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.526 ; 2.526 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.559 ; 2.559 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.313 ; 2.313 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.256 ; 2.256 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.674 ; 2.674 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.669 ; 2.669 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.200 ; 2.358 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 4.647 ; 4.647 ; 4.820 ; 4.817 ;
; mode_usb_n ; usb_d[1]    ; 4.577 ; 4.577 ; 4.752 ; 4.748 ;
; mode_usb_n ; usb_d[2]    ; 4.577 ; 4.577 ; 4.752 ; 4.748 ;
; mode_usb_n ; usb_d[3]    ; 4.606 ; 4.606 ; 4.783 ; 4.780 ;
; mode_usb_n ; usb_d[4]    ; 4.322 ; 4.322 ; 4.527 ; 4.524 ;
; mode_usb_n ; usb_d[5]    ; 4.261 ; 4.261 ; 4.470 ; 4.466 ;
; mode_usb_n ; usb_d[6]    ; 4.750 ; 4.750 ; 4.906 ; 4.902 ;
; mode_usb_n ; usb_d[7]    ; 4.747 ; 4.747 ; 4.901 ; 4.897 ;
; mode_usb_n ; usb_rdn     ; 3.322 ; 3.319 ; 3.603 ; 3.603 ;
; mode_usb_n ; usb_wr      ; 3.460 ; 3.456 ; 3.721 ; 3.721 ;
; sw[0]      ; led[0]      ;       ; 2.549 ; 2.829 ;       ;
; sw[1]      ; led[1]      ;       ; 2.425 ; 2.715 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.775 ; 3.709 ; 3.880 ; 3.880 ;
; mode_usb_n ; usb_d[1]    ; 3.698 ; 3.640 ; 3.811 ; 3.811 ;
; mode_usb_n ; usb_d[2]    ; 3.698 ; 3.640 ; 3.811 ; 3.811 ;
; mode_usb_n ; usb_d[3]    ; 3.736 ; 3.670 ; 3.844 ; 3.844 ;
; mode_usb_n ; usb_d[4]    ; 3.462 ; 3.396 ; 3.598 ; 3.598 ;
; mode_usb_n ; usb_d[5]    ; 3.394 ; 3.336 ; 3.541 ; 3.541 ;
; mode_usb_n ; usb_d[6]    ; 3.863 ; 3.805 ; 3.959 ; 3.959 ;
; mode_usb_n ; usb_d[7]    ; 3.860 ; 3.802 ; 3.954 ; 3.954 ;
; mode_usb_n ; usb_rdn     ; 2.450 ; 2.450 ; 2.800 ; 2.734 ;
; mode_usb_n ; usb_wr      ; 2.579 ; 2.579 ; 2.902 ; 2.844 ;
; sw[0]      ; led[0]      ;       ; 2.514 ; 2.797 ;       ;
; sw[1]      ; led[1]      ;       ; 2.395 ; 2.689 ;       ;
+------------+-------------+-------+-------+-------+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                              ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                   ; -6.615   ; -1.117  ; -3.769   ; -0.365  ; -1.285              ;
;  Ob:inst1|inst60                                   ; -3.661   ; -0.868  ; N/A      ; N/A     ; -1.285              ;
;  Ob:inst1|inst64                                   ; -3.653   ; -0.744  ; N/A      ; N/A     ; -1.285              ;
;  Ob:inst1|inst65                                   ; -2.894   ; -1.117  ; N/A      ; N/A     ; -1.285              ;
;  Ob:inst1|inst67                                   ; -6.280   ; -0.256  ; N/A      ; N/A     ; -1.285              ;
;  Ob:inst1|inst68                                   ; -5.011   ; -0.384  ; N/A      ; N/A     ; -1.285              ;
;  USBBridge:inst|USBRDn                             ; -5.108   ; -0.864  ; -1.797   ; 0.562   ; -1.285              ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -3.665   ; -0.593  ; N/A      ; N/A     ; -1.285              ;
;  clk_25mhz                                         ; -4.050   ; -0.351  ; N/A      ; N/A     ; 19.438              ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -6.615   ; -0.602  ; -3.769   ; -0.365  ; 499.581             ;
; Design-wide TNS                                    ; -999.65  ; -80.419 ; -22.456  ; -0.895  ; -363.655            ;
;  Ob:inst1|inst60                                   ; -27.551  ; -6.693  ; N/A      ; N/A     ; -10.280             ;
;  Ob:inst1|inst64                                   ; -167.736 ; -28.027 ; N/A      ; N/A     ; -60.395             ;
;  Ob:inst1|inst65                                   ; -56.509  ; -20.188 ; N/A      ; N/A     ; -30.840             ;
;  Ob:inst1|inst67                                   ; -252.267 ; -4.836  ; N/A      ; N/A     ; -60.395             ;
;  Ob:inst1|inst68                                   ; -41.249  ; -2.454  ; N/A      ; N/A     ; -11.565             ;
;  USBBridge:inst|USBRDn                             ; -360.613 ; -30.209 ; -3.119   ; 0.000   ; -149.060            ;
;  USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; -57.949  ; -0.593  ; N/A      ; N/A     ; -41.120             ;
;  clk_25mhz                                         ; -20.931  ; -0.913  ; N/A      ; N/A     ; 0.000               ;
;  inst4|altpll_component|auto_generated|pll1|clk[0] ; -14.845  ; -1.131  ; -19.337  ; -0.895  ; 0.000               ;
+----------------------------------------------------+----------+---------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                        ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; 4.515 ; 4.933 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; 4.515 ; 4.933 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; 4.362 ; 4.627 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; 4.140 ; 4.500 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; 4.359 ; 4.808 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; 2.059 ; 2.400 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; 2.598 ; 3.002 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; 2.575 ; 2.899 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; 2.553 ; 2.865 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; 1.057 ; 1.052 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; 1.057 ; 1.052 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; 7.300 ; 7.788 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; 6.931 ; 7.426 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                           ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port            ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; USBBridge:inst|USBRDn ; -0.390 ; -0.831 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn ; -0.675 ; -1.296 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn ; -0.483 ; -0.999 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn ; -0.536 ; -1.109 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn ; -0.689 ; -1.335 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn ; -0.404 ; -0.850 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn ; -0.410 ; -0.863 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn ; -0.390 ; -0.831 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn ; -0.527 ; -1.039 ; Rise       ; USBBridge:inst|USBRDn                             ;
; sw[*]     ; clk_25mhz             ; -0.452 ; -0.643 ; Rise       ; clk_25mhz                                         ;
;  sw[1]    ; clk_25mhz             ; -0.452 ; -0.643 ; Rise       ; clk_25mhz                                         ;
; usb_rxfn  ; clk_25mhz             ; -3.439 ; -4.048 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_txen  ; clk_25mhz             ; -3.295 ; -3.895 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-----------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                              ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 13.280 ; 13.252 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 11.916 ; 11.768 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 13.280 ; 13.252 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 21.103 ; 21.173 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 21.103 ; 21.173 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 16.744 ; 16.494 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 13.834 ; 13.755 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 16.744 ; 16.494 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 13.029 ; 13.081 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 12.526 ; 12.396 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 12.570 ; 12.396 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 12.886 ; 12.795 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 10.798 ; 10.800 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 13.029 ; 13.081 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 10.172 ; 10.175 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 10.172 ; 10.175 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 8.560  ; 8.513  ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 17.431 ; 17.153 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 15.797 ; 15.646 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 15.985 ; 15.817 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 13.484 ; 13.513 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 15.461 ; 15.442 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 12.851 ; 12.762 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 17.431 ; 17.153 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 15.113 ; 15.223 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 16.614 ; 16.657 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 4.386  ;        ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;        ; 4.337  ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.539 ; 13.359 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 13.539 ; 13.359 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.485  ; 9.440  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.333  ; 9.235  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.051 ; 11.021 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 9.741  ; 9.702  ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.245 ; 10.268 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 10.322 ; 10.233 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 11.666 ; 11.792 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 11.818 ; 11.616 ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 10.945 ; 10.797 ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 11.818 ; 11.616 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 7.686  ; 7.591  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.686  ; 7.591  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;        ; 5.482  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 12.486 ; 12.411 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 12.486 ; 12.411 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 12.218 ; 12.084 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 10.668 ; 10.658 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 11.480 ; 11.435 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.764  ; 9.542  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 7.428  ; 7.447  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 7.752  ; 7.731  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 9.049  ; 9.108  ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 7.116  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 7.116  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 5.504  ;        ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 10.483 ; 11.841 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 5.672  ; 11.841 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 5.552  ; 5.552  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 5.552  ; 5.552  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 10.483 ; 8.716  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 9.670  ; 9.535  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 4.995  ; 4.960  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 5.854  ; 5.854  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 5.875  ; 5.875  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 4.645  ; 4.673  ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+--------+--------+------------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; Data Port ; Clock Port                          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+
; usb_d[*]  ; Ob:inst1|inst64                     ; 5.655 ; 5.947 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[0] ; Ob:inst1|inst64                     ; 5.655 ; 5.947 ; Rise       ; Ob:inst1|inst64                                   ;
;  usb_d[1] ; Ob:inst1|inst64                     ; 6.394 ; 6.855 ; Rise       ; Ob:inst1|inst64                                   ;
; usb_d[*]  ; Ob:inst1|inst65                     ; 5.047 ; 5.290 ; Rise       ; Ob:inst1|inst65                                   ;
;  usb_d[2] ; Ob:inst1|inst65                     ; 5.047 ; 5.290 ; Rise       ; Ob:inst1|inst65                                   ;
; usb_d[*]  ; Ob:inst1|inst67                     ; 6.561 ; 6.914 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[0] ; Ob:inst1|inst67                     ; 6.561 ; 6.914 ; Rise       ; Ob:inst1|inst67                                   ;
;  usb_d[1] ; Ob:inst1|inst67                     ; 6.693 ; 7.055 ; Rise       ; Ob:inst1|inst67                                   ;
; usb_d[*]  ; Ob:inst1|inst68                     ; 4.402 ; 4.620 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[3] ; Ob:inst1|inst68                     ; 4.402 ; 4.620 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[4] ; Ob:inst1|inst68                     ; 4.566 ; 4.732 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[5] ; Ob:inst1|inst68                     ; 5.591 ; 5.952 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[6] ; Ob:inst1|inst68                     ; 5.090 ; 5.386 ; Rise       ; Ob:inst1|inst68                                   ;
;  usb_d[7] ; Ob:inst1|inst68                     ; 6.315 ; 6.530 ; Rise       ; Ob:inst1|inst68                                   ;
; led[*]    ; USBBridge:inst|USBRDn               ; 4.092 ; 3.801 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[6]   ; USBBridge:inst|USBRDn               ; 4.915 ; 4.566 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  led[7]   ; USBBridge:inst|USBRDn               ; 4.092 ; 3.801 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|USBRDn               ; 3.596 ; 3.803 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[0] ; USBBridge:inst|USBRDn               ; 4.834 ; 4.937 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[1] ; USBBridge:inst|USBRDn               ; 3.815 ; 4.072 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[2] ; USBBridge:inst|USBRDn               ; 3.596 ; 3.803 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[3] ; USBBridge:inst|USBRDn               ; 4.671 ; 4.787 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[4] ; USBBridge:inst|USBRDn               ; 4.549 ; 4.642 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[5] ; USBBridge:inst|USBRDn               ; 4.015 ; 4.157 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[6] ; USBBridge:inst|USBRDn               ; 4.143 ; 4.307 ; Rise       ; USBBridge:inst|USBRDn                             ;
;  usb_d[7] ; USBBridge:inst|USBRDn               ; 5.076 ; 5.264 ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ; 2.329 ;       ; Rise       ; USBBridge:inst|USBRDn                             ;
; usb_rdn   ; USBBridge:inst|USBRDn               ;       ; 2.477 ; Fall       ; USBBridge:inst|USBRDn                             ;
; usb_d[*]  ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.320 ; 4.510 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.992 ; 6.403 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[1] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.320 ; 4.510 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[2] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.465 ; 4.625 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[3] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.187 ; 5.466 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[4] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.482 ; 4.669 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[5] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.564 ; 4.792 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[6] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 4.396 ; 4.577 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
;  usb_d[7] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED ; 5.721 ; 6.015 ; Fall       ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ;
; usb_d[*]  ; clk_25mhz                           ; 4.831 ; 5.111 ; Rise       ; clk_25mhz                                         ;
;  usb_d[3] ; clk_25mhz                           ; 4.831 ; 5.111 ; Rise       ; clk_25mhz                                         ;
;  usb_d[4] ; clk_25mhz                           ; 5.695 ; 5.913 ; Rise       ; clk_25mhz                                         ;
; led[*]    ; clk_25mhz                           ; 3.685 ; 2.611 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.685 ; 3.376 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ;       ; 2.611 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.454 ; 2.580 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.820 ; 2.921 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.454 ; 2.583 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.870 ; 2.954 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 3.001 ; 3.131 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.839 ; 2.932 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.484 ; 2.580 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.619 ; 2.737 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 3.510 ; 3.694 ; Rise       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; led[*]    ; clk_25mhz                           ; 2.913 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[6]   ; clk_25mhz                           ; 3.736 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  led[7]   ; clk_25mhz                           ; 2.913 ;       ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_d[*]  ; clk_25mhz                           ; 2.256 ; 2.256 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[0] ; clk_25mhz                           ; 2.595 ; 2.595 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[1] ; clk_25mhz                           ; 2.526 ; 2.526 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[2] ; clk_25mhz                           ; 2.526 ; 2.526 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[3] ; clk_25mhz                           ; 2.559 ; 2.559 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[4] ; clk_25mhz                           ; 2.313 ; 2.313 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[5] ; clk_25mhz                           ; 2.256 ; 2.256 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[6] ; clk_25mhz                           ; 2.674 ; 2.674 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
;  usb_d[7] ; clk_25mhz                           ; 2.669 ; 2.669 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
; usb_wr    ; clk_25mhz                           ; 2.200 ; 2.358 ; Fall       ; inst4|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+-------------------------------------+-------+-------+------------+---------------------------------------------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 7.095 ; 6.975 ; 7.221 ; 7.221 ;
; mode_usb_n ; usb_d[1]    ; 6.966 ; 6.848 ; 7.141 ; 7.141 ;
; mode_usb_n ; usb_d[2]    ; 6.966 ; 6.848 ; 7.141 ; 7.141 ;
; mode_usb_n ; usb_d[3]    ; 7.010 ; 6.890 ; 7.137 ; 7.137 ;
; mode_usb_n ; usb_d[4]    ; 6.508 ; 6.388 ; 6.639 ; 6.639 ;
; mode_usb_n ; usb_d[5]    ; 6.418 ; 6.300 ; 6.549 ; 6.549 ;
; mode_usb_n ; usb_d[6]    ; 7.272 ; 7.154 ; 7.443 ; 7.443 ;
; mode_usb_n ; usb_d[7]    ; 7.281 ; 7.163 ; 7.464 ; 7.464 ;
; mode_usb_n ; usb_rdn     ; 4.634 ; 4.634 ; 4.815 ; 4.695 ;
; mode_usb_n ; usb_wr      ; 4.894 ; 4.894 ; 4.987 ; 4.869 ;
; sw[0]      ; led[0]      ;       ; 4.571 ; 4.676 ;       ;
; sw[1]      ; led[1]      ;       ; 4.356 ; 4.442 ;       ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; mode_usb_n ; usb_d[0]    ; 3.775 ; 3.709 ; 3.880 ; 3.880 ;
; mode_usb_n ; usb_d[1]    ; 3.698 ; 3.640 ; 3.811 ; 3.811 ;
; mode_usb_n ; usb_d[2]    ; 3.698 ; 3.640 ; 3.811 ; 3.811 ;
; mode_usb_n ; usb_d[3]    ; 3.736 ; 3.670 ; 3.844 ; 3.844 ;
; mode_usb_n ; usb_d[4]    ; 3.462 ; 3.396 ; 3.598 ; 3.598 ;
; mode_usb_n ; usb_d[5]    ; 3.394 ; 3.336 ; 3.541 ; 3.541 ;
; mode_usb_n ; usb_d[6]    ; 3.863 ; 3.805 ; 3.959 ; 3.959 ;
; mode_usb_n ; usb_d[7]    ; 3.860 ; 3.802 ; 3.954 ; 3.954 ;
; mode_usb_n ; usb_rdn     ; 2.450 ; 2.450 ; 2.800 ; 2.734 ;
; mode_usb_n ; usb_wr      ; 2.579 ; 2.579 ; 2.902 ; 2.844 ;
; sw[0]      ; led[0]      ;       ; 2.514 ; 2.797 ;       ;
; sw[1]      ; led[1]      ;       ; 2.395 ; 2.689 ;       ;
+------------+-------------+-------+-------+-------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; usb_wr        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_rdn       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; led[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; usb_d[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; usb_d[7]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[6]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[5]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[4]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[3]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[2]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[1]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_d[0]                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sw[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; mode_usb_n              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_25mhz               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_txen                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; usb_rxfn                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.33 V              ; -0.0027 V           ; 0.131 V                              ; 0.055 V                              ; 3.54e-009 s                 ; 3.29e-009 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.33 V             ; -0.0027 V          ; 0.131 V                             ; 0.055 V                             ; 3.54e-009 s                ; 3.29e-009 s                ; Yes                       ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.118 V                              ; 0.031 V                              ; 6.66e-010 s                 ; 6.26e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.118 V                             ; 0.031 V                             ; 6.66e-010 s                ; 6.26e-010 s                ; Yes                       ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.66e-007 V                  ; 2.36 V              ; -0.00365 V          ; 0.11 V                               ; 0.005 V                              ; 4.55e-010 s                 ; 4.35e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 3.66e-007 V                 ; 2.36 V             ; -0.00365 V         ; 0.11 V                              ; 0.005 V                             ; 4.55e-010 s                ; 4.35e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.43e-007 V                  ; 2.35 V              ; -0.00806 V          ; 0.123 V                              ; 0.028 V                              ; 4.64e-010 s                 ; 4.47e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 5.43e-007 V                 ; 2.35 V             ; -0.00806 V         ; 0.123 V                             ; 0.028 V                             ; 4.64e-010 s                ; 4.47e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.92e-007 V                  ; 2.35 V              ; -0.0133 V           ; 0.084 V                              ; 0.028 V                              ; 4.31e-010 s                 ; 3.59e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 2.92e-007 V                 ; 2.35 V             ; -0.0133 V          ; 0.084 V                             ; 0.028 V                             ; 4.31e-010 s                ; 3.59e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.8e-007 V                   ; 2.35 V              ; -0.00679 V          ; 0.09 V                               ; 0.045 V                              ; 6.2e-010 s                  ; 7.91e-010 s                 ; Yes                        ; Yes                        ; 2.32 V                      ; 4.8e-007 V                  ; 2.35 V             ; -0.00679 V         ; 0.09 V                              ; 0.045 V                             ; 6.2e-010 s                 ; 7.91e-010 s                ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; usb_wr        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_rdn       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; led[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.64 V              ; -0.0118 V           ; 0.201 V                              ; 0.173 V                              ; 2.38e-009 s                 ; 2.19e-009 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.64 V             ; -0.0118 V          ; 0.201 V                             ; 0.173 V                             ; 2.38e-009 s                ; 2.19e-009 s                ; No                        ; Yes                       ;
; usb_d[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.71 V              ; -0.0352 V           ; 0.147 V                              ; 0.066 V                              ; 4.51e-010 s                 ; 4.15e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.71 V             ; -0.0352 V          ; 0.147 V                             ; 0.066 V                             ; 4.51e-010 s                ; 4.15e-010 s                ; No                        ; Yes                       ;
; usb_d[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; usb_d[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.7e-008 V                   ; 2.72 V              ; -0.0401 V           ; 0.163 V                              ; 0.091 V                              ; 2.71e-010 s                 ; 2.61e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 2.7e-008 V                  ; 2.72 V             ; -0.0401 V          ; 0.163 V                             ; 0.091 V                             ; 2.71e-010 s                ; 2.61e-010 s                ; Yes                       ; Yes                       ;
; usb_d[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.02e-008 V                  ; 2.71 V              ; -0.0351 V           ; 0.173 V                              ; 0.098 V                              ; 2.73e-010 s                 ; 2.69e-010 s                 ; Yes                        ; Yes                        ; 2.62 V                      ; 4.02e-008 V                 ; 2.71 V             ; -0.0351 V          ; 0.173 V                             ; 0.098 V                             ; 2.73e-010 s                ; 2.69e-010 s                ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.2e-008 V                   ; 2.74 V              ; -0.061 V            ; 0.159 V                              ; 0.078 V                              ; 2.7e-010 s                  ; 2.2e-010 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.2e-008 V                  ; 2.74 V             ; -0.061 V           ; 0.159 V                             ; 0.078 V                             ; 2.7e-010 s                 ; 2.2e-010 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.52e-008 V                  ; 2.7 V               ; -0.012 V            ; 0.274 V                              ; 0.034 V                              ; 3.18e-010 s                 ; 4.96e-010 s                 ; No                         ; Yes                        ; 2.62 V                      ; 3.52e-008 V                 ; 2.7 V              ; -0.012 V           ; 0.274 V                             ; 0.034 V                             ; 3.18e-010 s                ; 4.96e-010 s                ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 9        ; 9        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; clk_25mhz                                         ; 36       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 48       ; 4        ; 4        ;
; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 72       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 2        ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60                                   ; 59       ; 59       ; 0        ; 0        ;
; Ob:inst1|inst60                                   ; Ob:inst1|inst60                                   ; 36       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60                                   ; 217      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64                                   ; 189      ; 189      ; 0        ; 0        ;
; Ob:inst1|inst64                                   ; Ob:inst1|inst64                                   ; 47       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst64                                   ; 639      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65                                   ; 48       ; 48       ; 0        ; 0        ;
; Ob:inst1|inst65                                   ; Ob:inst1|inst65                                   ; 23       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65                                   ; 192      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67                                   ; 1410     ; 1410     ; 0        ; 0        ;
; Ob:inst1|inst64                                   ; Ob:inst1|inst67                                   ; 1128     ; 0        ; 0        ; 0        ;
; Ob:inst1|inst67                                   ; Ob:inst1|inst67                                   ; 1221     ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst67                                   ; 4396     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68                                   ; 124      ; 124      ; 0        ; 0        ;
; Ob:inst1|inst60                                   ; Ob:inst1|inst68                                   ; 44       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst68                                   ; Ob:inst1|inst68                                   ; 89       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68                                   ; 408      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 2        ; 2        ;
; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 48       ; 0        ;
; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 8        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 6        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                    ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; clk_25mhz                                         ; 9        ; 9        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; clk_25mhz                                         ; 36       ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 60       ; 48       ; 4        ; 4        ;
; Ob:inst1|inst64                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 47       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst67                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 72       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst68                                   ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 145      ; 0        ; 2        ; 0        ;
; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 2        ; 2        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst60                                   ; 59       ; 59       ; 0        ; 0        ;
; Ob:inst1|inst60                                   ; Ob:inst1|inst60                                   ; 36       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst60                                   ; 217      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst64                                   ; 189      ; 189      ; 0        ; 0        ;
; Ob:inst1|inst64                                   ; Ob:inst1|inst64                                   ; 47       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst64                                   ; 639      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst65                                   ; 48       ; 48       ; 0        ; 0        ;
; Ob:inst1|inst65                                   ; Ob:inst1|inst65                                   ; 23       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst65                                   ; 192      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst67                                   ; 1410     ; 1410     ; 0        ; 0        ;
; Ob:inst1|inst64                                   ; Ob:inst1|inst67                                   ; 1128     ; 0        ; 0        ; 0        ;
; Ob:inst1|inst67                                   ; Ob:inst1|inst67                                   ; 1221     ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst67                                   ; 4396     ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; Ob:inst1|inst68                                   ; 124      ; 124      ; 0        ; 0        ;
; Ob:inst1|inst60                                   ; Ob:inst1|inst68                                   ; 44       ; 0        ; 0        ; 0        ;
; Ob:inst1|inst68                                   ; Ob:inst1|inst68                                   ; 89       ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; Ob:inst1|inst68                                   ; 408      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 116      ; 0        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 864      ; 0        ; 0        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 2        ; 2        ;
; Ob:inst1|inst67                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 48       ; 0        ;
; Ob:inst1|inst68                                   ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 8        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|Z_ALTERA_SYNTHESIZED               ; 0        ; 0        ; 6        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                 ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
; inst4|altpll_component|auto_generated|pll1|clk[0] ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 4        ; 4        ; 0        ; 4        ;
; USBBridge:inst|USBRDn                             ; inst4|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 4        ; 0        ;
; inst4|altpll_component|auto_generated|pll1|clk[0] ; USBBridge:inst|USBRDn                             ; 0        ; 2        ; 0        ; 0        ;
; USBBridge:inst|USBRDn                             ; USBBridge:inst|USBRDn                             ; 2        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 13    ; 13   ;
; Unconstrained Input Port Paths  ; 144   ; 144  ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 339   ; 339  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Oct 24 11:57:52 2022
Info: Command: quartus_sta ALUPR -c ALUPR
Info: qsta_default_script.tcl version: #1
Warning: Ignored assignments for entity "test3" -- entity does not exist in design
    Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity test3 -section_id Top was ignored
    Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity test3 -section_id Top was ignored
Info: Core supply voltage is 1.2V
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "inst1|inst43~latch|combout" is a latch
Critical Warning: Synopsys Design Constraints File file not found: 'ALUPR.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 40.000 -waveform {0.000 20.000} -name clk_25mhz clk_25mhz
    Info: create_generated_clock -source {inst4|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -duty_cycle 50.00 -name {inst4|altpll_component|auto_generated|pll1|clk[0]} {inst4|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name Ob:inst1|inst68 Ob:inst1|inst68
    Info: create_clock -period 1.000 -name USBBridge:inst|USBRDn USBBridge:inst|USBRDn
    Info: create_clock -period 1.000 -name Ob:inst1|inst60 Ob:inst1|inst60
    Info: create_clock -period 1.000 -name Ob:inst1|inst67 Ob:inst1|inst67
    Info: create_clock -period 1.000 -name Ob:inst1|inst64 Ob:inst1|inst64
    Info: create_clock -period 1.000 -name USBBridge:inst|Z_ALTERA_SYNTHESIZED USBBridge:inst|Z_ALTERA_SYNTHESIZED
    Info: create_clock -period 1.000 -name Ob:inst1|inst65 Ob:inst1|inst65
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -6.615
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -6.615       -14.845 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -6.280      -252.267 Ob:inst1|inst67 
    Info:    -5.108      -360.613 USBBridge:inst|USBRDn 
    Info:    -5.011       -41.249 Ob:inst1|inst68 
    Info:    -4.050       -20.931 clk_25mhz 
    Info:    -3.665       -57.949 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -3.661       -27.551 Ob:inst1|inst60 
    Info:    -3.653      -167.736 Ob:inst1|inst64 
    Info:    -2.894       -56.509 Ob:inst1|inst65 
Info: Worst-case hold slack is -1.117
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.117       -20.188 Ob:inst1|inst65 
    Info:    -0.868        -6.693 Ob:inst1|inst60 
    Info:    -0.864       -17.564 USBBridge:inst|USBRDn 
    Info:    -0.744       -28.027 Ob:inst1|inst64 
    Info:    -0.602        -1.131 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.593        -0.593 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.271        -1.031 Ob:inst1|inst68 
    Info:    -0.229        -0.269 clk_25mhz 
    Info:    -0.088        -0.191 Ob:inst1|inst67 
Info: Worst-case recovery slack is -3.769
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.769       -19.337 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.797        -3.119 USBBridge:inst|USBRDn 
Info: Worst-case removal slack is -0.365
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.365        -0.895 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.132         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -60.395 Ob:inst1|inst64 
    Info:    -1.285       -60.395 Ob:inst1|inst67 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.285       -30.840 Ob:inst1|inst65 
    Info:    -1.285       -11.565 Ob:inst1|inst68 
    Info:    -1.285       -10.280 Ob:inst1|inst60 
    Info:    19.735         0.000 clk_25mhz 
    Info:   499.671         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -5.623
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -5.623       -12.085 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -5.551      -224.180 Ob:inst1|inst67 
    Info:    -4.601      -324.106 USBBridge:inst|USBRDn 
    Info:    -4.589       -37.054 Ob:inst1|inst68 
    Info:    -3.675       -18.842 clk_25mhz 
    Info:    -3.380       -53.398 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -3.334      -153.146 Ob:inst1|inst64 
    Info:    -3.218       -24.365 Ob:inst1|inst60 
    Info:    -2.625       -50.967 Ob:inst1|inst65 
Info: Worst-case hold slack is -0.935
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.935       -15.285 Ob:inst1|inst65 
    Info:    -0.723        -5.352 Ob:inst1|inst60 
    Info:    -0.680       -11.828 USBBridge:inst|USBRDn 
    Info:    -0.642       -21.872 Ob:inst1|inst64 
    Info:    -0.521        -0.980 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.373        -0.373 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.113        -0.248 Ob:inst1|inst68 
    Info:    -0.044        -0.044 clk_25mhz 
    Info:     0.018         0.000 Ob:inst1|inst67 
Info: Worst-case recovery slack is -3.217
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.217       -16.133 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -1.558        -2.693 USBBridge:inst|USBRDn 
Info: Worst-case removal slack is -0.352
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.352        -0.871 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     1.065         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.285
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.285      -149.060 USBBridge:inst|USBRDn 
    Info:    -1.285       -60.395 Ob:inst1|inst64 
    Info:    -1.285       -60.395 Ob:inst1|inst67 
    Info:    -1.285       -41.120 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.285       -30.840 Ob:inst1|inst65 
    Info:    -1.285       -11.565 Ob:inst1|inst68 
    Info:    -1.285       -10.280 Ob:inst1|inst60 
    Info:    19.731         0.000 clk_25mhz 
    Info:   499.581         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -rise_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {USBBridge:inst|USBRDn}] -fall_to [get_clocks {clk_25mhz}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst68}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst67}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst65}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst64}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {Ob:inst1|inst60}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|Z_ALTERA_SYNTHESIZED}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {USBBridge:inst|USBRDn}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst68}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst67}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst65}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst64}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {Ob:inst1|inst60}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.030
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -setup 0.100
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -rise_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {clk_25mhz}] -hold 0.080
    Info: set_clock_uncertainty -fall_from [get_clocks {inst4|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {clk_25mhz}] -hold 0.080
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -3.019
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.019        -5.253 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -2.647      -102.252 Ob:inst1|inst67 
    Info:    -2.054      -124.492 USBBridge:inst|USBRDn 
    Info:    -1.921       -16.082 Ob:inst1|inst68 
    Info:    -1.566        -7.961 clk_25mhz 
    Info:    -1.498       -20.602 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.416       -10.392 Ob:inst1|inst60 
    Info:    -1.350       -61.034 Ob:inst1|inst64 
    Info:    -1.048       -17.882 Ob:inst1|inst65 
Info: Worst-case hold slack is -0.722
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.722       -13.687 Ob:inst1|inst65 
    Info:    -0.673        -5.280 Ob:inst1|inst60 
    Info:    -0.597       -30.209 USBBridge:inst|USBRDn 
    Info:    -0.568       -21.651 Ob:inst1|inst64 
    Info:    -0.528        -1.053 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.384        -2.454 Ob:inst1|inst68 
    Info:    -0.351        -0.913 clk_25mhz 
    Info:    -0.336        -0.336 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -0.256        -4.836 Ob:inst1|inst67 
Info: Worst-case recovery slack is -1.642
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.642        -6.551 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:    -0.515        -0.790 USBBridge:inst|USBRDn 
Info: Worst-case removal slack is -0.167
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.167        -0.345 inst4|altpll_component|auto_generated|pll1|clk[0] 
    Info:     0.562         0.000 USBBridge:inst|USBRDn 
Info: Worst-case minimum pulse width slack is -1.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.000      -116.000 USBBridge:inst|USBRDn 
    Info:    -1.000       -47.000 Ob:inst1|inst64 
    Info:    -1.000       -47.000 Ob:inst1|inst67 
    Info:    -1.000       -32.000 USBBridge:inst|Z_ALTERA_SYNTHESIZED 
    Info:    -1.000       -24.000 Ob:inst1|inst65 
    Info:    -1.000        -9.000 Ob:inst1|inst68 
    Info:    -1.000        -8.000 Ob:inst1|inst60 
    Info:    19.438         0.000 clk_25mhz 
    Info:   499.607         0.000 inst4|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 17 warnings
    Info: Peak virtual memory: 241 megabytes
    Info: Processing ended: Mon Oct 24 11:57:59 2022
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


