// Seed: 3677176341
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    input tri id_3,
    input tri1 id_4,
    output uwire id_5,
    input wire id_6,
    input wand id_7,
    input wor id_8,
    output wand id_9,
    input tri0 id_10,
    input supply1 id_11,
    input tri1 id_12
    , id_18,
    input tri0 id_13,
    output tri1 id_14,
    input wor id_15,
    output tri0 id_16
);
  assign id_5 = (id_0);
  assign id_9 = id_4 ? id_0 : 1;
endmodule
module module_1 (
    input tri0 id_0,
    output wand id_1,
    input supply1 id_2,
    output wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input supply1 id_10
    , id_13,
    input wand id_11
);
  wire id_14;
  module_0(
      id_8,
      id_10,
      id_6,
      id_7,
      id_5,
      id_9,
      id_6,
      id_5,
      id_4,
      id_3,
      id_10,
      id_2,
      id_4,
      id_11,
      id_9,
      id_4,
      id_1
  );
endmodule
