****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group REGOUT
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 13 18:08:35 2020
****************************************

Report timing status: Started...
Report timing status: Processing group REGOUT

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                         0.000      0.000      0.000
  clock source latency                                                                                                          0.000      0.000
  clk_i (in)                                                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                                         0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                                       0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I11/ZN (INVX4)                                                                                        0.121      0.080 &    0.209 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                                                 0.272      0.150 &    0.359 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)                                        0.272      0.003 &    0.362 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)                                          0.091      0.254 &    0.616 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                                                                   0.074      0.048 &    0.665 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                                                                                 0.077      0.053 &    0.717 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                                                                                  0.086      0.049 &    0.767 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                                                                                0.177      0.109 &    0.875 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                                                                                 0.154      0.088 &    0.963 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                                                                               0.167      0.114 &    1.077 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                                                                                0.390      0.209 &    1.286 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                                                                               0.157      0.111 &    1.397 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                                                                              0.159      0.088 &    1.485 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                                                                               0.197      0.085 &    1.570 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                                                                              0.118      0.087 &    1.657 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                                                                              0.085      0.056 &    1.714 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                                                                              0.068      0.040 &    1.754 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                                                                              0.071      0.034 &    1.789 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                                                                              0.057      0.028 &    1.816 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                                                                              0.043      0.108 &    1.925 f
  core/be/be_mem/U13/QN (NAND2X2)                                                                                    0.142      0.025 &    1.950 r
  core/be/be_mem/U18/QN (NAND2X2)                                                                                    0.091      0.061 &    2.011 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)                                                0.045      0.073 &    2.083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)                                                0.044      0.064 &    2.147 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)                                                0.041      0.065 &    2.212 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)                                                0.036      0.061 &    2.273 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)                                                0.043      0.066 &    2.338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)                                               0.041      0.065 &    2.403 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)                                               0.035      0.059 &    2.462 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)                                               0.043      0.066 &    2.528 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)                                               0.042      0.065 &    2.593 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)                                             0.025      0.052 &    2.645 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)                                                           0.037      0.023 &    2.668 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)                                                          0.047      0.038 &    2.706 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)    0.027      0.054 &    2.761 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)                    0.028      0.050 &    2.810 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)                                 0.039      0.062 &    2.872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)                                               0.066      0.086 &    2.958 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)                                                             0.033      0.060 &    3.018 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                                                                              0.244      0.058 &    3.077 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                                                                                0.098      0.061 &    3.137 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                                                                               0.150      0.060 &    3.198 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                                                                                0.041      0.096 &    3.293 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)                                                            0.057      0.087 &    3.380 r
  core/be/be_checker/director/U11/Q (OR3X1)                                                                          0.046      0.070 &    3.450 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)                                                                0.148      0.127 &    3.577 r
  core/be/be_checker/director/U161/QN (NAND2X1)                                                                      0.105      0.092 &    3.668 f
  core/be/be_checker/director/U410/QN (NAND4X1)                                                                      0.229      0.187 &    3.856 r
  core/be/be_calculator/U21/Q (OR2X2)                                                                                0.086      0.141 &    3.997 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                                                                    0.139      0.097 &    4.094 f
  core/be/be_mem/U270/Q (MUX21X1)                                                                                    0.182      0.170 &    4.264 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                                                                            0.079      0.213 &    4.477 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                                                                             0.129      0.079 &    4.556 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                                                                            0.077      0.045 &    4.601 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                                                                     0.157      0.124 &    4.725 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                                                                      0.065      0.056 &    4.781 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                                                                            0.126      0.069 H    4.850 r
  uce_1__uce/U51/QN (NAND2X1)                                                                                        0.153      1.544 H    6.394 f
  uce_1__uce/U52/ZN (INVX1)                                                                                          0.076      0.044 &    6.439 r
  uce_1__uce/U53/Q (OA221X1)                                                                                         0.059      0.080 &    6.519 r
  uce_1__uce/U72/ZN (INVX0)                                                                                          0.056      0.042 &    6.561 f
  uce_1__uce/U720/QN (NAND3X1)                                                                                       0.336      0.228 &    6.789 r
  U3127/Q (OA221X1)                                                                                                  0.062      0.192 &    6.981 r
  mem_resp_yumi_o (out)                                                                                              0.062      0.000 &    6.981 r
  data arrival time                                                                                                                        6.981

  clock core_clk (rise edge)                                                                                         0.000      7.000      7.000
  clock network delay (ideal)                                                                                                   0.000      7.000
  clock reconvergence pessimism                                                                                                 0.000      7.000
  output external delay                                                                                                        -0.100      6.900
  data required time                                                                                                                       6.900
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       6.900
  data arrival time                                                                                                                       -6.981
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                        -0.081


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                                                                              Trans       Incr       Path
  -------------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                         0.000      0.000      0.000
  clock source latency                                                                                                          0.000      0.000
  clk_i (in)                                                                                                         0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                                                                                         0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                                                                                       0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I11/ZN (INVX4)                                                                                        0.121      0.080 &    0.209 f
  core/be/CTSINVX8_G1B1I2/ZN (INVX4)                                                                                 0.272      0.150 &    0.359 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)                                        0.272      0.003 &    0.362 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)                                          0.091      0.254 &    0.616 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                                                                   0.074      0.048 &    0.665 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                                                                                 0.077      0.053 &    0.717 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                                                                                  0.086      0.049 &    0.767 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                                                                                0.177      0.109 &    0.875 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                                                                                 0.154      0.088 &    0.963 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                                                                               0.167      0.114 &    1.077 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                                                                                0.390      0.209 &    1.286 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                                                                               0.157      0.111 &    1.397 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                                                                              0.159      0.088 &    1.485 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                                                                               0.197      0.085 &    1.570 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                                                                              0.118      0.087 &    1.657 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                                                                              0.085      0.056 &    1.714 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                                                                              0.068      0.040 &    1.754 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                                                                              0.071      0.034 &    1.789 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                                                                              0.057      0.028 &    1.816 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                                                                              0.043      0.108 &    1.925 f
  core/be/be_mem/U13/QN (NAND2X2)                                                                                    0.142      0.025 &    1.950 r
  core/be/be_mem/U18/QN (NAND2X2)                                                                                    0.091      0.061 &    2.011 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)                                                0.045      0.073 &    2.083 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)                                                0.044      0.064 &    2.147 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)                                                0.041      0.065 &    2.212 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)                                                0.036      0.061 &    2.273 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)                                                0.043      0.066 &    2.338 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)                                               0.041      0.065 &    2.403 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)                                               0.035      0.059 &    2.462 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)                                               0.043      0.066 &    2.528 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)                                               0.042      0.065 &    2.593 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)                                             0.025      0.052 &    2.645 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)                                                           0.037      0.023 &    2.668 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)                                                          0.047      0.038 &    2.706 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)    0.027      0.054 &    2.761 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)                    0.028      0.050 &    2.810 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)                                 0.039      0.062 &    2.872 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)                                               0.066      0.086 &    2.958 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)                                                             0.033      0.060 &    3.018 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                                                                              0.244      0.058 &    3.077 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                                                                                0.098      0.061 &    3.137 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                                                                               0.150      0.060 &    3.198 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                                                                                0.041      0.096 &    3.293 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)                                                            0.057      0.087 &    3.380 r
  core/be/be_checker/director/U11/Q (OR3X1)                                                                          0.046      0.070 &    3.450 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)                                                                0.148      0.127 &    3.577 r
  core/be/be_checker/director/U161/QN (NAND2X1)                                                                      0.105      0.092 &    3.668 f
  core/be/be_checker/director/U410/QN (NAND4X1)                                                                      0.229      0.187 &    3.856 r
  core/be/be_calculator/U21/Q (OR2X2)                                                                                0.086      0.141 &    3.997 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                                                                    0.139      0.097 &    4.094 f
  core/be/be_mem/U270/Q (MUX21X1)                                                                                    0.182      0.170 &    4.264 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                                                                            0.079      0.213 &    4.477 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                                                                             0.129      0.079 &    4.556 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                                                                            0.077      0.045 &    4.601 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                                                                     0.157      0.124 &    4.725 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                                                                      0.065      0.056 &    4.781 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                                                                            0.126      0.069 H    4.850 r
  uce_1__uce/U51/QN (NAND2X1)                                                                                        0.153      1.544 H    6.394 f
  uce_1__uce/U52/ZN (INVX1)                                                                                          0.076      0.044 &    6.439 r
  uce_1__uce/U53/Q (OA221X1)                                                                                         0.059      0.080 &    6.519 r
  uce_1__uce/U72/ZN (INVX0)                                                                                          0.056      0.042 &    6.561 f
  uce_1__uce/U720/QN (NAND3X1)                                                                                       0.336      0.228 &    6.789 r
  U3128/Q (AO22X1)                                                                                                   0.061      0.191 &    6.979 r
  io_resp_yumi_o (out)                                                                                               0.061      0.000 &    6.980 r
  data arrival time                                                                                                                        6.980

  clock core_clk (rise edge)                                                                                         0.000      7.000      7.000
  clock network delay (ideal)                                                                                                   0.000      7.000
  clock reconvergence pessimism                                                                                                 0.000      7.000
  output external delay                                                                                                        -0.100      6.900
  data required time                                                                                                                       6.900
  -------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                       6.900
  data arrival time                                                                                                                       -6.980
  -------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                        -0.080


  Startpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I82/ZN (INVX8)                           0.234      0.139 &    0.358 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.234      0.003 &    0.362 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.036      0.215      0.577 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)              0.036      1.206 H    1.783 f
  mem_arbiter/enc/U1/ZN (INVX0)                          0.043      0.027 &    1.810 r
  mem_arbiter/enc/U2/QN (NOR2X0)                         0.111      0.031 H    1.841 f
  mem_arbiter/U2/Q (AND2X1)                              0.060      0.122 H    1.963 f
  U1993/QN (NOR2X1)                                      0.532      0.232 &    2.195 r
  U1994/ZN (INVX0)                                       0.135      0.174 &    2.370 f
  U1995/QN (NAND2X0)                                     0.293      0.177 &    2.547 r
  U3122/QN (NOR2X0)                                      0.285      0.199 &    2.746 f
  io_cmd_v_o (out)                                       0.286      0.017 &    2.762 f
  data arrival time                                                            2.762

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.762
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.138


  Startpoint: fifo_0__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I82/ZN (INVX8)                           0.234      0.139 &    0.358 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.234      0.003 &    0.362 r
  fifo_0__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.036      0.215      0.577 f
  mem_arbiter/enc/genblk1_scan/U3/Q (OR2X1)              0.036      1.206 H    1.783 f
  mem_arbiter/enc/U1/ZN (INVX0)                          0.043      0.027 &    1.810 r
  mem_arbiter/enc/U2/QN (NOR2X0)                         0.111      0.031 H    1.841 f
  mem_arbiter/U2/Q (AND2X1)                              0.060      0.122 H    1.963 f
  U1993/QN (NOR2X1)                                      0.532      0.232 &    2.195 r
  U3123/QN (NOR2X0)                                      0.250      0.290 &    2.485 f
  mem_cmd_v_o (out)                                      0.251      0.028 &    2.514 f
  data arrival time                                                            2.514

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.514
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.386


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1776/Q (MUX21X2)                                      0.053      0.235 H    1.218 r
  icc_place1965/Z (NBUFFX2)                              0.022      1.280 H    2.498 r
  io_cmd_o[10] (out)                                     0.022      0.000 &    2.498 r
  data arrival time                                                            2.498

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -2.498
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  4.402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1842/Q (MUX21X1)                                      0.446      0.377 &    1.359 r
  U1843/Z (NBUFFX2)                                      0.084      0.256 &    1.616 r
  mem_cmd_o[43] (out)                                    0.084      0.033 &    1.649 r
  data arrival time                                                            1.649

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.649
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.251


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1782/Q (MUX21X1)                                      0.275      0.261 &    1.243 r
  icc_place1886/Z (NBUFFX2)                              0.227      0.227 &    1.470 r
  icc_place1964/Z (NBUFFX2)                              0.035      0.150 &    1.620 r
  io_cmd_o[13] (out)                                     0.035      0.007 &    1.628 r
  data arrival time                                                            1.628

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.628
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.272


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1846/Q (MUX21X1)                                      0.423      0.371 &    1.354 r
  U1847/Z (NBUFFX2)                                      0.098      0.219 &    1.572 r
  mem_cmd_o[45] (out)                                    0.099      0.039 &    1.611 r
  data arrival time                                                            1.611

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.611
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1816/Q (MUX21X1)                                      0.304      0.272 &    1.255 r
  icc_place1883/Z (NBUFFX2)                              0.218      0.227 &    1.482 r
  icc_place1961/Z (NBUFFX2)                              0.036      0.124 &    1.606 r
  io_cmd_o[30] (out)                                     0.036      0.000 &    1.606 r
  data arrival time                                                            1.606

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.606
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.294


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1770/Q (MUX21X1)                                      0.383      0.318 &    1.301 r
  U1771/Z (NBUFFX2)                                      0.047      0.297 &    1.598 r
  mem_cmd_o[7] (out)                                     0.047      0.000 &    1.598 r
  data arrival time                                                            1.598

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.598
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.302


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1788/Q (MUX21X1)                                      0.203      0.299 &    1.281 r
  icc_place1885/Z (NBUFFX2)                              0.234      0.193 &    1.474 r
  icc_place1963/Z (NBUFFX2)                              0.040      0.119 &    1.593 r
  io_cmd_o[16] (out)                                     0.040      0.000 &    1.593 r
  data arrival time                                                            1.593

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.593
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.307


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1802/Q (MUX21X1)                                      0.147      0.275 &    1.257 r
  icc_place1884/Z (NBUFFX2)                              0.262      0.186 &    1.443 r
  icc_place1962/Z (NBUFFX2)                              0.039      0.138 &    1.581 r
  io_cmd_o[23] (out)                                     0.039      0.000 &    1.581 r
  data arrival time                                                            1.581

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.581
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.319

Report timing status: Processing group REGOUT (total endpoints 232)...10% done.

  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1808/Q (MUX21X1)                                      0.364      0.348 &    1.331 r
  U1809/Z (NBUFFX2)                                      0.072      0.214 &    1.544 r
  mem_cmd_o[26] (out)                                    0.072      0.027 &    1.571 r
  data arrival time                                                            1.571

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.571
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.329


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1814/Q (MUX21X1)                                      0.343      0.351 &    1.333 r
  U1815/Z (NBUFFX2)                                      0.048      0.222 &    1.555 r
  mem_cmd_o[29] (out)                                    0.048      0.009 &    1.564 r
  data arrival time                                                            1.564

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.564
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.336


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1820/Q (MUX21X1)                                      0.456      0.328 &    1.311 r
  U1821/Z (NBUFFX2)                                      0.106      0.227 &    1.538 r
  mem_cmd_o[32] (out)                                    0.107      0.019 &    1.557 r
  data arrival time                                                            1.557

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.557
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1782/Q (MUX21X1)                                      0.275      0.261 &    1.243 r
  icc_place1886/Z (NBUFFX2)                              0.227      0.227 &    1.470 r
  mem_cmd_o[13] (out)                                    0.242      0.086 &    1.556 r
  data arrival time                                                            1.556

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.556
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1806/Q (MUX21X1)                                      0.440      0.368 &    1.350 r
  U1807/Z (NBUFFX2)                                      0.061      0.196 &    1.546 r
  mem_cmd_o[25] (out)                                    0.061      0.002 &    1.548 r
  data arrival time                                                            1.548

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.548
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.352


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1778/Q (MUX21X1)                                      0.359      0.347 &    1.330 r
  U1779/Z (NBUFFX2)                                      0.066      0.197 &    1.526 r
  mem_cmd_o[11] (out)                                    0.066      0.019 &    1.545 r
  data arrival time                                                            1.545

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.545
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.355


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1816/Q (MUX21X1)                                      0.304      0.272 &    1.255 r
  icc_place1883/Z (NBUFFX2)                              0.218      0.227 &    1.482 r
  mem_cmd_o[30] (out)                                    0.232      0.060 &    1.541 r
  data arrival time                                                            1.541

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.541
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1790/Q (MUX21X1)                                      0.412      0.328 &    1.310 r
  U1791/Z (NBUFFX2)                                      0.060      0.214 &    1.525 r
  mem_cmd_o[17] (out)                                    0.060      0.013 &    1.538 r
  data arrival time                                                            1.538

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.538
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1768/Q (MUX21X1)                                      0.418      0.369 &    1.352 r
  U1769/Z (NBUFFX2)                                      0.074      0.178 &    1.530 r
  mem_cmd_o[6] (out)                                     0.074      0.008 &    1.537 r
  data arrival time                                                            1.537

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.537
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.363


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1784/Q (MUX21X1)                                      0.455      0.332 &    1.315 r
  U1785/Z (NBUFFX2)                                      0.069      0.209 &    1.524 r
  mem_cmd_o[14] (out)                                    0.069      0.012 &    1.536 r
  data arrival time                                                            1.536

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.536
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1856/Q (AND2X1)                                       0.485      0.265 &    1.247 r
  U1857/Z (NBUFFX2)                                      0.124      0.252 &    1.499 r
  mem_cmd_o[54] (out)                                    0.125      0.035 &    1.535 r
  data arrival time                                                            1.535

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.535
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.365


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  icc_clock1857/Q (MUX21X2)                              0.297      0.269 &    1.251 r
  U1761/Z (NBUFFX2)                                      0.116      0.217 &    1.468 r
  mem_cmd_o[1] (out)                                     0.117      0.058 &    1.526 r
  data arrival time                                                            1.526

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.526
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1788/Q (MUX21X1)                                      0.203      0.299 &    1.281 r
  icc_place1885/Z (NBUFFX2)                              0.234      0.193 &    1.474 r
  mem_cmd_o[16] (out)                                    0.245      0.045 &    1.519 r
  data arrival time                                                            1.519

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.519
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.381


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1854/Q (MUX21X1)                                      0.425      0.262 &    1.244 r
  U1855/Z (NBUFFX2)                                      0.128      0.237 &    1.481 r
  mem_cmd_o[53] (out)                                    0.130      0.027 &    1.508 r
  data arrival time                                                            1.508

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.508
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.392


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1879/Z (NBUFFX2)                              0.158      0.220 &    0.962 r
  U1917/Q (AND2X1)                                       0.308      0.203 &    1.165 r
  U1918/Z (NBUFFX2)                                      0.209      0.230 &    1.395 r
  mem_cmd_o[87] (out)                                    0.222      0.113 &    1.508 r
  data arrival time                                                            1.508

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.508
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.392


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1818/Q (MUX21X1)                                      0.365      0.360 &    1.342 r
  U1819/Z (NBUFFX2)                                      0.054      0.149 &    1.490 r
  mem_cmd_o[31] (out)                                    0.054      0.012 &    1.502 r
  data arrival time                                                            1.502

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.502
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.398


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1802/Q (MUX21X1)                                      0.147      0.275 &    1.257 r
  icc_place1884/Z (NBUFFX2)                              0.262      0.186 &    1.443 r
  mem_cmd_o[23] (out)                                    0.284      0.058 &    1.501 r
  data arrival time                                                            1.501

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.501
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.399


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
               (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                                  Trans       Incr       Path
  -------------------------------------------------------------------------------------
  clock core_clk (rise edge)                             0.000      0.000      0.000
  clock source latency                                              0.000      0.000
  clk_i (in)                                             0.000      0.000 &    0.000 r
  CTSINVX4_G1B4I1/ZN (INVX8)                             0.077      0.037 &    0.037 f
  CTSINVX16_G1B3I4/ZN (INVX16)                           0.092      0.092 &    0.129 r
  CTSINVX8_G1B2I3/ZN (INVX4)                             0.136      0.091 &    0.220 f
  CTSINVX16_G1B1I31/ZN (INVX8)                           0.213      0.118 &    0.338 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)    0.214      0.006 &    0.344 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)      0.534      0.398 &    0.742 r
  icc_place1877/Z (NBUFFX2)                              0.054      0.124 &    0.866 r
  icc_route_opt1857/Z (NBUFFX8)                          0.207      0.116 &    0.982 r
  U1852/Q (MUX21X1)                                      0.404      0.309 &    1.291 r
  U1853/Z (NBUFFX2)                                      0.086      0.193 &    1.485 r
  mem_cmd_o[52] (out)                                    0.086      0.015 &    1.500 r
  data arrival time                                                            1.500

  clock core_clk (rise edge)                             0.000      7.000      7.000
  clock network delay (ideal)                                       0.000      7.000
  clock reconvergence pessimism                                     0.000      7.000
  output external delay                                            -0.100      6.900
  data required time                                                           6.900
  -------------------------------------------------------------------------------------
  data required time                                                           6.900
  data arrival time                                                           -1.500
  -------------------------------------------------------------------------------------
  slack (MET)                                                                  5.400

Report timing status: Processing group REGOUT (total endpoints 232)...20% done.
Report timing status: Processing group REGOUT (total endpoints 232)...30% done.
Report timing status: Processing group REGOUT (total endpoints 232)...40% done.
Report timing status: Processing group REGOUT (total endpoints 232)...50% done.
Report timing status: Processing group REGOUT (total endpoints 232)...60% done.
Report timing status: Processing group REGOUT (total endpoints 232)...70% done.
Report timing status: Processing group REGOUT (total endpoints 232)...80% done.
Report timing status: Processing group REGOUT (total endpoints 232)...90% done.
Report timing status: Processing group REGOUT (total endpoints 232)...100% done.
Warning: report_timing has satisfied the max_paths criteria. There are 202 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
