// Seed: 2489843945
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input id_5,
    input logic id_6,
    input logic id_7,
    input logic id_8,
    input logic id_9
);
  type_15(
      id_6 < id_3, id_7
  );
  assign id_4 = 1;
endmodule
