Vivado Simulator 2012.3
Copyright 1986-1999, 2001-2012 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/14.3/ISE_DS/PlanAhead/bin/unwrapped/win64.o/xelab.exe --incremental --debug typical --O2 --relax --mt auto -L work -L unisims_ver -L unimacro_ver -L xilinxcorelib_ver -L secureip --snapshot vending_machine_tb_behav --prj C:/Users/ece/Desktop/project3/project3.sim/sim_1/behav/vending_machine_tb.prj work.vending_machine_tb work.glbl 
Multi-threading in on. Using 3 slave threads
Determining compilation order of HDL files
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/ece/Desktop/project3/project3.srcs/sources_1/imports/vending/vending_machine.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Users/ece/Desktop/project3/project3.srcs/sim_1/imports/vending/vending_machine_TB.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "C:/Xilinx/14.3/ISE_DS/PlanAhead/data/verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module work.vending_machine
Compiling module work.vending_machine_tb
Compiling module work.glbl
Waiting for 1 sub-compilation(s) to finish...
Built simulation snapshot vending_machine_tb_behav
