{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695834850508 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695834850514 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 14:14:10 2023 " "Processing started: Wed Sep 27 14:14:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695834850514 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834850514 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MI-CircuitosDigitais-Problema-2 -c MI-CircuitosDigitais-Problema-2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834850514 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695834851078 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695834851079 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(7) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(9) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(9): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860239 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(11) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(13) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(15) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(17) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(19) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(21) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(23) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(25) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(27) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(29) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(31) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(33) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(35) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(37) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(39) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(41) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(43) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(45) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(47) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(49) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860240 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(51) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(53) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(55) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(57) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(57): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(59) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(61) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(63) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(63): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(65) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(65): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(67) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(69) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(71) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(71): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(73) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(73): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_po.v(75) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_po.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_po.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_po.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_po " "Found entity 1: modulo_matriz_reg_po" {  } { { "modulo_matriz_reg_po.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860243 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(7) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860248 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860248 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_3_bits.v(12) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_3_bits.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_3_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_3_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_3_bits " "Found entity 1: modulo_contador_sync_3_bits" {  } { { "modulo_contador_sync_3_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_3_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860249 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(13) " "Verilog HDL Module Instantiation warning at modulo_status.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860253 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(17) " "Verilog HDL Module Instantiation warning at modulo_status.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860253 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(18) " "Verilog HDL Module Instantiation warning at modulo_status.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(20) " "Verilog HDL Module Instantiation warning at modulo_status.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(24) " "Verilog HDL Module Instantiation warning at modulo_status.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(25) " "Verilog HDL Module Instantiation warning at modulo_status.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(27) " "Verilog HDL Module Instantiation warning at modulo_status.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_status.v(31) " "Verilog HDL Module Instantiation warning at modulo_status.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_status.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_status.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_status " "Found entity 1: modulo_status" {  } { { "modulo_status.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860255 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860259 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860259 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(16) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(20) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(22) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(24) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(26) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(28) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(30) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(31) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(33) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux16_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux16_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux16_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux16_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux16_1 " "Found entity 1: modulo_mux16_1" {  } { { "modulo_mux16_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux16_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860262 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860266 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(13) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860266 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860266 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860266 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux4_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux4_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux4_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux4_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux4_1 " "Found entity 1: modulo_mux4_1" {  } { { "modulo_mux4_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_d " "Found entity 1: modulo_ff_d" {  } { { "modulo_ff_d.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860273 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860277 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(20) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(23) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(28) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(31) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(35) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(37) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(40) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(42) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(45) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(48) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(52) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(56) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(59) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_16.v(63) " "Verilog HDL Module Instantiation warning at modulo_demux1_16.v(63): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_16.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_16 " "Found entity 1: modulo_demux1_16" {  } { { "modulo_demux1_16.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860280 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860284 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860284 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860284 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_4.v(21) " "Verilog HDL Module Instantiation warning at modulo_demux1_4.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_4 " "Found entity 1: modulo_demux1_4" {  } { { "modulo_demux1_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860286 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(13) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860290 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(17) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860291 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(22) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860291 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg_ac.v(27) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg_ac.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificador_bcd_ex_7seg_ac.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg_ac.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificador_bcd_ex_7seg_ac " "Found entity 1: modulo_decodificador_bcd_ex_7seg_ac" {  } { { "modulo_decodificador_bcd_ex_7seg_ac.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg_ac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860292 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(15) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860296 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(16) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(17) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(18) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(23) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(24) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(25) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(26) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(30) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(31) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(32) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(33) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(34) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(39) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(40) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860297 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(41) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(42) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(43) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(44) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(49) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(50) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(50): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(51) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(52) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(53) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(58) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(58): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(59) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(60) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(61) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(62) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(62): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(66) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(66): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 66 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(67) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(68) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(69) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(70) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(70): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860298 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_decodificador_bcd_ex_7seg.v(75) " "Verilog HDL Module Instantiation warning at modulo_decodificador_bcd_ex_7seg.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_decodificador_bcd_ex_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_decodificador_bcd_ex_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_decodificador_bcd_ex_7seg " "Found entity 1: modulo_decodificador_bcd_ex_7seg" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860300 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(13) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860305 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(16) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860305 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860305 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_linha.v(22) " "Verilog HDL Module Instantiation warning at modulo_coord_linha.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_linha.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_linha.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_linha " "Found entity 1: modulo_coord_linha" {  } { { "modulo_coord_linha.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_linha.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860307 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(13) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860311 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(16) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860311 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(19) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860311 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_coord_coluna.v(22) " "Verilog HDL Module Instantiation warning at modulo_coord_coluna.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_coord_coluna.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_coord_coluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_coord_coluna " "Found entity 1: modulo_coord_coluna" {  } { { "modulo_coord_coluna.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_coord_coluna.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860313 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(8) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860317 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(12) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(16) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(20) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(24) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(28) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(32) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(36) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(40) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(44) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(48) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(52) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(56) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(56): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 56 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(60) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(60): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860318 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(64) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(64): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 64 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(68) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(68): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(72) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(72): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 72 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(76) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(76): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 76 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(80) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(80): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 80 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_divisor_frequencia.v(84) " "Verilog HDL Module Instantiation warning at modulo_divisor_frequencia.v(84): ignored dangling comma in List of Port Connections" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_divisor_frequencia.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_divisor_frequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_divisor_frequencia " "Found entity 1: modulo_divisor_frequencia" {  } { { "modulo_divisor_frequencia.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860321 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(30) " "Verilog HDL Module Instantiation warning at pbl.v(30): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860325 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(31) " "Verilog HDL Module Instantiation warning at pbl.v(31): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860325 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(32) " "Verilog HDL Module Instantiation warning at pbl.v(32): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860325 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(38) " "Verilog HDL Module Instantiation warning at pbl.v(38): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860325 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(39) " "Verilog HDL Module Instantiation warning at pbl.v(39): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(57) " "Verilog HDL Module Instantiation warning at pbl.v(57): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(58) " "Verilog HDL Module Instantiation warning at pbl.v(58): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 58 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(59) " "Verilog HDL Module Instantiation warning at pbl.v(59): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(60) " "Verilog HDL Module Instantiation warning at pbl.v(60): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 60 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(62) " "Verilog HDL Module Instantiation warning at pbl.v(62): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(63) " "Verilog HDL Module Instantiation warning at pbl.v(63): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(67) " "Verilog HDL Module Instantiation warning at pbl.v(67): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(68) " "Verilog HDL Module Instantiation warning at pbl.v(68): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 68 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(70) " "Verilog HDL Module Instantiation warning at pbl.v(70): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 70 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(82) " "Verilog HDL Module Instantiation warning at pbl.v(82): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 82 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(84) " "Verilog HDL Module Instantiation warning at pbl.v(84): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 84 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(85) " "Verilog HDL Module Instantiation warning at pbl.v(85): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 85 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(86) " "Verilog HDL Module Instantiation warning at pbl.v(86): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 86 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(87) " "Verilog HDL Module Instantiation warning at pbl.v(87): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 87 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(88) " "Verilog HDL Module Instantiation warning at pbl.v(88): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 88 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(89) " "Verilog HDL Module Instantiation warning at pbl.v(89): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 89 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(90) " "Verilog HDL Module Instantiation warning at pbl.v(90): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 90 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(100) " "Verilog HDL Module Instantiation warning at pbl.v(100): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(101) " "Verilog HDL Module Instantiation warning at pbl.v(101): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 101 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(102) " "Verilog HDL Module Instantiation warning at pbl.v(102): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 102 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860326 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(103) " "Verilog HDL Module Instantiation warning at pbl.v(103): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 103 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(104) " "Verilog HDL Module Instantiation warning at pbl.v(104): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 104 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(105) " "Verilog HDL Module Instantiation warning at pbl.v(105): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 105 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(106) " "Verilog HDL Module Instantiation warning at pbl.v(106): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 106 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(107) " "Verilog HDL Module Instantiation warning at pbl.v(107): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 107 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(108) " "Verilog HDL Module Instantiation warning at pbl.v(108): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 108 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(111) " "Verilog HDL Module Instantiation warning at pbl.v(111): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 111 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(112) " "Verilog HDL Module Instantiation warning at pbl.v(112): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 112 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(113) " "Verilog HDL Module Instantiation warning at pbl.v(113): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(114) " "Verilog HDL Module Instantiation warning at pbl.v(114): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 114 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(115) " "Verilog HDL Module Instantiation warning at pbl.v(115): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 115 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(116) " "Verilog HDL Module Instantiation warning at pbl.v(116): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 116 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(117) " "Verilog HDL Module Instantiation warning at pbl.v(117): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 117 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(118) " "Verilog HDL Module Instantiation warning at pbl.v(118): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 118 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(119) " "Verilog HDL Module Instantiation warning at pbl.v(119): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 119 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(121) " "Verilog HDL Module Instantiation warning at pbl.v(121): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 121 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(123) " "Verilog HDL Module Instantiation warning at pbl.v(123): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 123 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(124) " "Verilog HDL Module Instantiation warning at pbl.v(124): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 124 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(125) " "Verilog HDL Module Instantiation warning at pbl.v(125): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 125 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(126) " "Verilog HDL Module Instantiation warning at pbl.v(126): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 126 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(127) " "Verilog HDL Module Instantiation warning at pbl.v(127): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 127 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(128) " "Verilog HDL Module Instantiation warning at pbl.v(128): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 128 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(129) " "Verilog HDL Module Instantiation warning at pbl.v(129): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 129 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860327 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(132) " "Verilog HDL Module Instantiation warning at pbl.v(132): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 132 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(133) " "Verilog HDL Module Instantiation warning at pbl.v(133): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 133 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(134) " "Verilog HDL Module Instantiation warning at pbl.v(134): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 134 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(135) " "Verilog HDL Module Instantiation warning at pbl.v(135): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 135 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(136) " "Verilog HDL Module Instantiation warning at pbl.v(136): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 136 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(137) " "Verilog HDL Module Instantiation warning at pbl.v(137): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 137 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(138) " "Verilog HDL Module Instantiation warning at pbl.v(138): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 138 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(139) " "Verilog HDL Module Instantiation warning at pbl.v(139): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 139 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "pbl.v(140) " "Verilog HDL Module Instantiation warning at pbl.v(140): ignored dangling comma in List of Port Connections" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 140 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pbl.v 1 1 " "Found 1 design units, including 1 entities, in source file pbl.v" { { "Info" "ISGN_ENTITY_NAME" "1 pbl " "Found entity 1: pbl" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_ff_t.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_ff_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_ff_t " "Found entity 1: modulo_ff_t" {  } { { "modulo_ff_t.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_ff_t.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_gates.v 8 8 " "Found 8 design units, including 8 entities, in source file module_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_gate_3_inputs " "Found entity 1: and_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "2 and_gate_4_inputs " "Found entity 2: and_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "3 or_gate_4_inputs " "Found entity 3: or_gate_4_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "4 or_gate_3_inputs " "Found entity 4: or_gate_3_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "5 or_gate_2_inputs " "Found entity 5: or_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "6 or_gate_5_inputs " "Found entity 6: or_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "7 and_gate_2_inputs " "Found entity 7: and_gate_2_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""} { "Info" "ISGN_ENTITY_NAME" "8 and_gate_5_inputs " "Found entity 8: and_gate_5_inputs" {  } { { "module_gates.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860351 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(15) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(17) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(19) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(21) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(23) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(25) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(27) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(29) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(32) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(34) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux8_1.v(36) " "Verilog HDL Module Instantiation warning at modulo_mux8_1.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux8_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux8_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux8_1 " "Found entity 1: modulo_mux8_1" {  } { { "modulo_mux8_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux8_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860358 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(6) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(6): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 6 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860363 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_contador_sync_2_bits.v(8) " "Verilog HDL Module Instantiation warning at modulo_contador_sync_2_bits.v(8): ignored dangling comma in List of Port Connections" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 8 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_contador_sync_2_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_contador_sync_2_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_contador_sync_2_bits " "Found entity 1: modulo_contador_sync_2_bits" {  } { { "modulo_contador_sync_2_bits.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_contador_sync_2_bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860365 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(7) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(7): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 7 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(9) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(9): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(11) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(13) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(15) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(17) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(19) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(21) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(23) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(25) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(27) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(29) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(31) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(33) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(35) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860369 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(37) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(39) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(41) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(41): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 41 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(43) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(45) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(47) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(49) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(51) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(53) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(55) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(55): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 55 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(57) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(57): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 57 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(59) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(59): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 59 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(61) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(61): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 61 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(63) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(63): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 63 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(65) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(65): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 65 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(67) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(67): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 67 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(69) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(69): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 69 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(71) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(71): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(73) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(73): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 73 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_matriz_reg_at.v(75) " "Verilog HDL Module Instantiation warning at modulo_matriz_reg_at.v(75): ignored dangling comma in List of Port Connections" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 75 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_matriz_reg_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_matriz_reg_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_matriz_reg_at " "Found entity 1: modulo_matriz_reg_at" {  } { { "modulo_matriz_reg_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860372 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860376 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860376 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860377 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_1.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_1.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_1 " "Found entity 1: modulo_preset_linha_1" {  } { { "modulo_preset_linha_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860379 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860383 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_2.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_2.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_2 " "Found entity 1: modulo_preset_linha_2" {  } { { "modulo_preset_linha_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860385 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(27) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(31) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(32) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_6.v(34) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_6.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_6.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_6 " "Found entity 1: modulo_preset_linha_6" {  } { { "modulo_preset_linha_6.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860391 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(11) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860395 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(15) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860396 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(20) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860396 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(23) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(23): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 23 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860396 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_7.v(26) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_7.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_7.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_7 " "Found entity 1: modulo_preset_linha_7" {  } { { "modulo_preset_linha_7.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860398 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860402 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860402 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860402 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860402 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_3.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_3.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_3.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_3 " "Found entity 1: modulo_preset_linha_3" {  } { { "modulo_preset_linha_3.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860404 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860408 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_4.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_4.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_4.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_4 " "Found entity 1: modulo_preset_linha_4" {  } { { "modulo_preset_linha_4.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860411 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(10) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860415 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(12) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860415 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(14) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860415 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(16) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860415 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_preset_linha_5.v(18) " "Verilog HDL Module Instantiation warning at modulo_preset_linha_5.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_preset_linha_5.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_preset_linha_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_preset_linha_5 " "Found entity 1: modulo_preset_linha_5" {  } { { "modulo_preset_linha_5.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_preset_linha_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860417 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860421 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(13) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860421 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(14) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(14): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 14 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(15) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(15): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(16) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(16): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 16 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(17) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(17): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 17 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(18) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_8.v(19) " "Verilog HDL Module Instantiation warning at modulo_demux1_8.v(19): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 19 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_8.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_8 " "Found entity 1: modulo_demux1_8" {  } { { "modulo_demux1_8.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860424 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux2_1.v(10) " "Verilog HDL Module Instantiation warning at modulo_mux2_1.v(10): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 10 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860427 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux2_1.v(11) " "Verilog HDL Module Instantiation warning at modulo_mux2_1.v(11): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 11 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860428 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_mux2_1.v(13) " "Verilog HDL Module Instantiation warning at modulo_mux2_1.v(13): ignored dangling comma in List of Port Connections" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 13 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_mux2_1 " "Found entity 1: modulo_mux2_1" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860430 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_2.v(9) " "Verilog HDL Module Instantiation warning at modulo_demux1_2.v(9): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_2.v" 9 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860433 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_demux1_2.v(12) " "Verilog HDL Module Instantiation warning at modulo_demux1_2.v(12): ignored dangling comma in List of Port Connections" {  } { { "modulo_demux1_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_2.v" 12 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_demux1_2.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_demux1_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_demux1_2 " "Found entity 1: modulo_demux1_2" {  } { { "modulo_demux1_2.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860435 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(21) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(21): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 21 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860438 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(24) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(25) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(25): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 25 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(26) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(27) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(27): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 27 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(29) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(29): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(31) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(31): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 31 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(32) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(32): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 32 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(33) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(34) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(34): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 34 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(35) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(36) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(36): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 36 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(38) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(38): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 38 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(39) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(39): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 39 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(40) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(40): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 40 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(42) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(42): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 42 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(43) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(43): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 43 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(44) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(44): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 44 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(45) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(45): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 45 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(46) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(46): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 46 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(47) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(47): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 47 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(48) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(48): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 48 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(49) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(49): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 49 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(51) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(51): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 51 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(52) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(52): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 52 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_16_at.v(53) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_16_at.v(53): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_1_16_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_1_16_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_1_16_at " "Found entity 1: modulo_seletor_1_16_at" {  } { { "modulo_seletor_1_16_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_16_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860442 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(18) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(18): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 18 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(20) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(20): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 20 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(22) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(22): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 22 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(24) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(24): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(26) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(26): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 26 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(28) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(28): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 28 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(30) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(30): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 30 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(33) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(33): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 33 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(35) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(35): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 35 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "modulo_seletor_1_4_at.v(37) " "Verilog HDL Module Instantiation warning at modulo_seletor_1_4_at.v(37): ignored dangling comma in List of Port Connections" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 37 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1695834860447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modulo_seletor_1_4_at.v 1 1 " "Found 1 design units, including 1 entities, in source file modulo_seletor_1_4_at.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_seletor_1_4_at " "Found entity 1: modulo_seletor_1_4_at" {  } { { "modulo_seletor_1_4_at.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_seletor_1_4_at.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695834860450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_button pbl.v(99) " "Verilog HDL Implicit Net warning at pbl.v(99): created implicit net for \"clk_button\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmx16_1_1_sel pbl.v(99) " "Verilog HDL Implicit Net warning at pbl.v(99): created implicit net for \"dmx16_1_1_sel\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dmx4_1_1_sel pbl.v(100) " "Verilog HDL Implicit Net warning at pbl.v(100): created implicit net for \"dmx4_1_1_sel\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mt_at_in pbl.v(121) " "Verilog HDL Implicit Net warning at pbl.v(121): created implicit net for \"mt_at_in\"" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 121 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Ninput_sel modulo_mux2_1.v(8) " "Verilog HDL Implicit Net warning at modulo_mux2_1.v(8): created implicit net for \"Ninput_sel\"" {  } { { "modulo_mux2_1.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux2_1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pbl " "Elaborating entity \"pbl\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695834860498 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "m_line pbl.v(9) " "Output port \"m_line\" at pbl.v(9) has no driver" {  } { { "pbl.v" "" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1695834860503 "|pbl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_status modulo_status:mod_sta " "Elaborating entity \"modulo_status\" for hierarchy \"modulo_status:mod_sta\"" {  } { { "pbl.v" "mod_sta" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_2_inputs modulo_status:mod_sta\|and_gate_2_inputs:gate_1 " "Elaborating entity \"and_gate_2_inputs\" for hierarchy \"modulo_status:mod_sta\|and_gate_2_inputs:gate_1\"" {  } { { "modulo_status.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_2_inputs modulo_status:mod_sta\|or_gate_2_inputs:gate_4 " "Elaborating entity \"or_gate_2_inputs\" for hierarchy \"modulo_status:mod_sta\|or_gate_2_inputs:gate_4\"" {  } { { "modulo_status.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_status.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_coord_linha modulo_coord_linha:mod_coord_linha_1 " "Elaborating entity \"modulo_coord_linha\" for hierarchy \"modulo_coord_linha:mod_coord_linha_1\"" {  } { { "pbl.v" "mod_coord_linha_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_coord_coluna modulo_coord_coluna:mod_coord_col_1 " "Elaborating entity \"modulo_coord_coluna\" for hierarchy \"modulo_coord_coluna:mod_coord_col_1\"" {  } { { "pbl.v" "mod_coord_col_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_divisor_frequencia modulo_divisor_frequencia:div_1 " "Elaborating entity \"modulo_divisor_frequencia\" for hierarchy \"modulo_divisor_frequencia:div_1\"" {  } { { "pbl.v" "div_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_t modulo_divisor_frequencia:div_1\|modulo_ff_t:ff_1 " "Elaborating entity \"modulo_ff_t\" for hierarchy \"modulo_divisor_frequencia:div_1\|modulo_ff_t:ff_1\"" {  } { { "modulo_divisor_frequencia.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_divisor_frequencia.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_2_bits modulo_contador_sync_2_bits:count_2_bits_1 " "Elaborating entity \"modulo_contador_sync_2_bits\" for hierarchy \"modulo_contador_sync_2_bits:count_2_bits_1\"" {  } { { "pbl.v" "count_2_bits_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_3_inputs and_gate_3_inputs:gate_1 " "Elaborating entity \"and_gate_3_inputs\" for hierarchy \"and_gate_3_inputs:gate_1\"" {  } { { "pbl.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux4_1 modulo_mux4_1:mux_1 " "Elaborating entity \"modulo_mux4_1\" for hierarchy \"modulo_mux4_1:mux_1\"" {  } { { "pbl.v" "mux_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_4_inputs modulo_mux4_1:mux_1\|or_gate_4_inputs:gate_5 " "Elaborating entity \"or_gate_4_inputs\" for hierarchy \"modulo_mux4_1:mux_1\|or_gate_4_inputs:gate_5\"" {  } { { "modulo_mux4_1.v" "gate_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificador_bcd_ex_7seg modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1 " "Elaborating entity \"modulo_decodificador_bcd_ex_7seg\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\"" {  } { { "pbl.v" "decodificador_bcd_ex_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_4_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|and_gate_4_inputs:gate_1 " "Elaborating entity \"and_gate_4_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|and_gate_4_inputs:gate_1\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_3_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_3_inputs:gate_4 " "Elaborating entity \"or_gate_3_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_3_inputs:gate_4\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_gate_5_inputs modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_5_inputs:gate_19 " "Elaborating entity \"or_gate_5_inputs\" for hierarchy \"modulo_decodificador_bcd_ex_7seg:decodificador_bcd_ex_1\|or_gate_5_inputs:gate_19\"" {  } { { "modulo_decodificador_bcd_ex_7seg.v" "gate_19" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_decodificador_bcd_ex_7seg.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_decodificador_bcd_ex_7seg_ac modulo_decodificador_bcd_ex_7seg_ac:decodificador_bcd_ex_ac_1 " "Elaborating entity \"modulo_decodificador_bcd_ex_7seg_ac\" for hierarchy \"modulo_decodificador_bcd_ex_7seg_ac:decodificador_bcd_ex_ac_1\"" {  } { { "pbl.v" "decodificador_bcd_ex_ac_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_contador_sync_3_bits modulo_contador_sync_3_bits:count_3_bits_1 " "Elaborating entity \"modulo_contador_sync_3_bits\" for hierarchy \"modulo_contador_sync_3_bits:count_3_bits_1\"" {  } { { "pbl.v" "count_3_bits_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_8 modulo_demux1_8:demux_col " "Elaborating entity \"modulo_demux1_8\" for hierarchy \"modulo_demux1_8:demux_col\"" {  } { { "pbl.v" "demux_col" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_1 modulo_preset_linha_1:preset_1 " "Elaborating entity \"modulo_preset_linha_1\" for hierarchy \"modulo_preset_linha_1:preset_1\"" {  } { { "pbl.v" "preset_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_2 modulo_preset_linha_2:preset_2 " "Elaborating entity \"modulo_preset_linha_2\" for hierarchy \"modulo_preset_linha_2:preset_2\"" {  } { { "pbl.v" "preset_2" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_3 modulo_preset_linha_3:preset_3 " "Elaborating entity \"modulo_preset_linha_3\" for hierarchy \"modulo_preset_linha_3:preset_3\"" {  } { { "pbl.v" "preset_3" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_4 modulo_preset_linha_4:preset_4 " "Elaborating entity \"modulo_preset_linha_4\" for hierarchy \"modulo_preset_linha_4:preset_4\"" {  } { { "pbl.v" "preset_4" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_5 modulo_preset_linha_5:preset_5 " "Elaborating entity \"modulo_preset_linha_5\" for hierarchy \"modulo_preset_linha_5:preset_5\"" {  } { { "pbl.v" "preset_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_6 modulo_preset_linha_6:preset_6 " "Elaborating entity \"modulo_preset_linha_6\" for hierarchy \"modulo_preset_linha_6:preset_6\"" {  } { { "pbl.v" "preset_6" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_preset_linha_7 modulo_preset_linha_7:preset_7 " "Elaborating entity \"modulo_preset_linha_7\" for hierarchy \"modulo_preset_linha_7:preset_7\"" {  } { { "pbl.v" "preset_7" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_matriz_reg_po modulo_matriz_reg_po:reg_matriz_po_1 " "Elaborating entity \"modulo_matriz_reg_po\" for hierarchy \"modulo_matriz_reg_po:reg_matriz_po_1\"" {  } { { "pbl.v" "reg_matriz_po_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_ff_d modulo_matriz_reg_po:reg_matriz_po_1\|modulo_ff_d:ff_1 " "Elaborating entity \"modulo_ff_d\" for hierarchy \"modulo_matriz_reg_po:reg_matriz_po_1\|modulo_ff_d:ff_1\"" {  } { { "modulo_matriz_reg_po.v" "ff_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_matriz_reg_po.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux8_1 modulo_mux8_1:mux_5 " "Elaborating entity \"modulo_mux8_1\" for hierarchy \"modulo_mux8_1:mux_5\"" {  } { { "pbl.v" "mux_5" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_1_16_at modulo_seletor_1_16_at:mod_sel_demux_1_16_1 " "Elaborating entity \"modulo_seletor_1_16_at\" for hierarchy \"modulo_seletor_1_16_at:mod_sel_demux_1_16_1\"" {  } { { "pbl.v" "mod_sel_demux_1_16_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_seletor_1_4_at modulo_seletor_1_4_at:mod_sel_demux_1_4_1 " "Elaborating entity \"modulo_seletor_1_4_at\" for hierarchy \"modulo_seletor_1_4_at:mod_sel_demux_1_4_1\"" {  } { { "pbl.v" "mod_sel_demux_1_4_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_16 modulo_demux1_16:demux_11 " "Elaborating entity \"modulo_demux1_16\" for hierarchy \"modulo_demux1_16:demux_11\"" {  } { { "pbl.v" "demux_11" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_gate_5_inputs modulo_demux1_16:demux_11\|and_gate_5_inputs:gate_1 " "Elaborating entity \"and_gate_5_inputs\" for hierarchy \"modulo_demux1_16:demux_11\|and_gate_5_inputs:gate_1\"" {  } { { "modulo_demux1_16.v" "gate_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_demux1_16.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_demux1_4 modulo_demux1_4:demux_12 " "Elaborating entity \"modulo_demux1_4\" for hierarchy \"modulo_demux1_4:demux_12\"" {  } { { "pbl.v" "demux_12" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834860962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_matriz_reg_at modulo_matriz_reg_at:reg_matriz_at_1 " "Elaborating entity \"modulo_matriz_reg_at\" for hierarchy \"modulo_matriz_reg_at:reg_matriz_at_1\"" {  } { { "pbl.v" "reg_matriz_at_1" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834861079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_mux16_1 modulo_mux16_1:mux_20 " "Elaborating entity \"modulo_mux16_1\" for hierarchy \"modulo_mux16_1:mux_20\"" {  } { { "pbl.v" "mux_20" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695834861200 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861336 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861336 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861338 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861338 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861338 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861339 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861339 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861339 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861341 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861341 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861341 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861341 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861341 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861342 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861342 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861343 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861343 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861344 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861344 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861344 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861346 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861346 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861346 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861346 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861346 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861350 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861350 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861350 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861351 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861351 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861351 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861351 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861351 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861352 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861352 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861352 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861352 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861352 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861353 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861353 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861353 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861354 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861354 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861354 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861354 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861354 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861355 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861355 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861355 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861357 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861357 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861357 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861358 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861358 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861358 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861362 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861362 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861362 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861363 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861363 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861364 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861364 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861364 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861365 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861365 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861366 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861366 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861367 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861367 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861367 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861367 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861367 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861368 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861368 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861368 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861368 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861371 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861371 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861371 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861371 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861371 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861372 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861372 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861372 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx16_1_1_sel " "Net \"dmx16_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx16_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 99 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "dmx4_1_1_sel " "Net \"dmx4_1_1_sel\" is missing source, defaulting to GND" {  } { { "pbl.v" "dmx4_1_1_sel" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 100 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[3\] " "Net \"sel_dmx_mx_4\[3\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[3\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861373 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "sel_dmx_mx_4\[2\] " "Net \"sel_dmx_mx_4\[2\]\" is missing source, defaulting to GND" {  } { { "pbl.v" "sel_dmx_mx_4\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 10 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1695834861373 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1695834861373 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "status_coord_c_coord_l_2\[2\] modulo_mux4_1:mux_2\|input_e\[2\] " "Net \"status_coord_c_coord_l_2\[2\]\", which fans out to \"modulo_mux4_1:mux_2\|input_e\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_6\|S " "Net is fed by \"and_gate_2_inputs:gate_6\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_12\|S " "Net is fed by \"and_gate_2_inputs:gate_12\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""}  } { { "pbl.v" "status_coord_c_coord_l_2\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 21 -1 0 } } { "modulo_mux4_1.v" "input_e\[2\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1695834861426 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "status_coord_c_coord_l_2\[1\] modulo_mux4_1:mux_2\|input_e\[1\] " "Net \"status_coord_c_coord_l_2\[1\]\", which fans out to \"modulo_mux4_1:mux_2\|input_e\[1\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_7\|S " "Net is fed by \"and_gate_2_inputs:gate_7\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_13\|S " "Net is fed by \"and_gate_2_inputs:gate_13\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""}  } { { "pbl.v" "status_coord_c_coord_l_2\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 21 -1 0 } } { "modulo_mux4_1.v" "input_e\[1\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1695834861426 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "status_coord_c_coord_l_2\[0\] modulo_mux4_1:mux_2\|input_e\[0\] " "Net \"status_coord_c_coord_l_2\[0\]\", which fans out to \"modulo_mux4_1:mux_2\|input_e\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_8\|S " "Net is fed by \"and_gate_2_inputs:gate_8\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "and_gate_2_inputs:gate_14\|S " "Net is fed by \"and_gate_2_inputs:gate_14\|S\"" {  } { { "module_gates.v" "S" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/module_gates.v" 62 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1695834861426 ""}  } { { "pbl.v" "status_coord_c_coord_l_2\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/pbl.v" 21 -1 0 } } { "modulo_mux4_1.v" "input_e\[0\]" { Text "C:/Users/Bruno/OneDrive/Documentos/GitHub/MI-CircuitosDigitais-Problema-2/modulo_mux4_1.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1695834861426 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "56 " "56 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1695834861436 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 9 s 585 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 9 errors, 585 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4697 " "Peak virtual memory: 4697 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695834861518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 27 14:14:21 2023 " "Processing ended: Wed Sep 27 14:14:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695834861518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695834861518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695834861518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834861518 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 11 s 585 s " "Quartus Prime Full Compilation was unsuccessful. 11 errors, 585 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695834862200 ""}
