# ğŸš€ Week 0: VLSI System Design Program Foundation & Tool Setup

Welcome to the VLSI System Design (VSD) Project repository! This initial week focuses on setting up a robust development environment essential for successful RTL synthesis, simulation, circuit analysis, and layout design. The goal is to establish a reliable workspace with all necessary open-source EDA tools installed, verified, and ready for use.

---

## ğŸ¯ System and Virtual Machine Configuration

The development environment is configured using a Virtual Machine optimized for VLSI toolchain performance.

| Specification        | Details         |
|----------------------|-----------------|
| Operating System     | Ubuntu 20.04+   |
| RAM                  | 6 GB            |
| Storage              | 50 GB           |
| vCPUs                 | 4               |

> ğŸ’¡ *Pro Tip:* This configuration ensures sufficient resources for synthesis, simulation, and overall VLSI design workflows.

---

## âš™ï¸ Tool Installation & Verification

We installed and verified the following core tools, fundamental for the VLSI design and simulation process:

| Tool           | Purpose                          | Installation Status |
|----------------|---------------------------------|---------------------|
| **Yosys**      | RTL synthesis                   | âœ… Completed        |
| **Icarus Verilog** | Verilog simulation            | âœ… Completed        |
| **GTKWave**    | Waveform visualization           | âœ… Completed        |
| **ngspice**    | Analog and mixed-signal simulation | âœ… Completed        |
| **Magic VLSI** | Layout creation and DRC         | âœ… Completed        |

---

### ğŸ§  1. Yosys â€“ RTL Synthesis Tool

**Purpose:** Converts RTL Verilog code into gate-level representation with optimization passes.

**Installation Overview:**

```bash
git clone https://github.com/YosysHQ/yosys.git
cd yosys
sudo apt install make build-essential clang bison flex libreadline-dev gawk tcl-dev libffi-dev git graphviz xdot pkg-config python3 libboost-system-dev libboost-python-dev libboost-filesystem-dev zlib1g-dev
make
sudo make install
```
 
## ğŸ“·  Verification

![Iverilog Installation Screenshot](screenshots/yosys-screenshot.png)

âœ… **Yosys Successfully Installed**


---

### ğŸ“Ÿ 2. Icarus Verilog â€“ Verilog Simulator

**Purpose:** Functional Verilog simulation supporting IEEE-1364 standard.

**Installation:**

```bash
sudo apt-get install iverilog
```

## ğŸ“·  Verification

![Iverilog Installation Screenshot](screenshots/iverilog-screenshot1.png)
![Iverilog Installation Screenshot](screenshots/iverilog-screenshot2.png)

âœ… **Iverilog Successfully Installed**


---

### ğŸ“Š 3. GTKWave â€“ Waveform Viewer

**Purpose:** Visualize simulation waveforms for debugging and analysis.

**Installation:**

```bash
sudo apt update
sudo apt install gtkwave
```

## ğŸ“·  Verification

![gtk Installation Screenshot](screenshots/gtkwave-screenshot.png)

âœ… **GTKWave Successfully Installed**

---

### âš¡ 4. Ngspice â€“ Circuit Simulator

**Purpose:** Analog and mixed-signal circuit simulation based on SPICE.

**Installation:**

```bash
sudo apt update
sudo apt install ngspice
```

## ğŸ“·  Verification

![ngspice Installation Screenshot](screenshots/ngspice-screenshot.png)

âœ… **Ngspice Successfully Installed**
---

### ğŸ¨ 5. Magic VLSI â€“ Layout Tool

**Purpose:** VLSI layout editing with DRC capabilities.

**Installation:**

```bash
sudo apt-get install m4 tcsh csh libx11-dev tcl-dev tk-dev libcairo2-dev mesa-common-dev libglu1-mesa-dev libncurses-dev
git clone https://github.com/RTimothyEdwards/magic.git
cd magic
./configure
make
sudo make install
```

## ğŸ“·  Verification

![magic Installation Screenshot](screenshots/magic-screenshot.png)

âœ… **Magic VLSI Successfully Installed**

---

## ğŸ‰ Installation Summary

| Tool           | Status     | Primary Use               |
|----------------|------------|---------------------------|
| Yosys          | âœ… Complete | RTL synthesis             |
| Icarus Verilog | âœ… Complete | Verilog simulation        |
| GTKWave        | âœ… Complete | Waveform analysis         |
| ngspice        | âœ… Complete | Circuit simulation        |
| Magic VLSI     | âœ… Complete | Layout design             |

---

## ğŸš€ Environment Ready for VLSI Design Journey!

With this solid setup in place, the project is primed for progressing to hardware description, simulation flows, and eventually FPGA prototyping and tapeout stages.

---

## ğŸ“š Repository & Author

**Repository:** [Muhad33_RISC-V-SoC-Tapeout-Program]  
**Author:** Muhammed Muhad
