{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463496090087 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463496090087 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 22:41:29 2016 " "Processing started: Tue May 17 22:41:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463496090087 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463496090087 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463496090087 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463496090380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2_mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ps2_mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ps2_mouse-behavioral " "Found design unit 1: ps2_mouse-behavioral" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090877 ""} { "Info" "ISGN_ENTITY_NAME" "1 ps2_mouse " "Found entity 1: ps2_mouse" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496090877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file digital_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 digital_rom-SYN " "Found design unit 1: digital_rom-SYN" {  } { { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090879 ""} { "Info" "ISGN_ENTITY_NAME" "1 digital_rom " "Found entity 1: digital_rom" {  } { { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496090879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640480.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_640480.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga640480-behavior " "Found design unit 1: vga640480-behavior" {  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090882 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga640480 " "Found entity 1: vga640480" {  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496090882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_rom-vga_rom " "Found design unit 1: vga_rom-vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090884 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_rom " "Found entity 1: vga_rom" {  } { { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496090884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496090884 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_rom " "Elaborating entity \"vga_rom\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1463496090924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga640480 vga640480:u1 " "Elaborating entity \"vga640480\" for hierarchy \"vga640480:u1\"" {  } { { "vga_rom.vhd" "u1" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digital_rom digital_rom:u2 " "Elaborating entity \"digital_rom\" for hierarchy \"digital_rom:u2\"" {  } { { "vga_rom.vhd" "u2" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram digital_rom:u2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "digital_rom.vhd" "altsyncram_component" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "digital_rom:u2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"digital_rom:u2\|altsyncram:altsyncram_component\"" {  } { { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496090983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "digital_rom:u2\|altsyncram:altsyncram_component " "Instantiated megafunction \"digital_rom:u2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file test.mif " "Parameter \"init_file\" = \"test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16384 " "Parameter \"numwords_a\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 14 " "Parameter \"widthad_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496090984 ""}  } { { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1463496090984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uo71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uo71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uo71 " "Found entity 1: altsyncram_uo71" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496091214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496091214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_uo71 digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated " "Elaborating entity \"altsyncram_uo71\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496091215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496091277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496091277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_uo71.tdf" "deep_decode" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496091278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hib " "Found entity 1: mux_hib" {  } { { "db/mux_hib.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/mux_hib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1463496091342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1463496091342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hib digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|mux_hib:mux2 " "Elaborating entity \"mux_hib\" for hierarchy \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|mux_hib:mux2\"" {  } { { "db/altsyncram_uo71.tdf" "mux2" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496091343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_mouse ps2_mouse:u3 " "Elaborating entity \"ps2_mouse\" for hierarchy \"ps2_mouse:u3\"" {  } { { "vga_rom.vhd" "u3" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1463496091350 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clean_clk ps2_mouse.vhd(66) " "Verilog HDL or VHDL warning at ps2_mouse.vhd(66): object \"clean_clk\" assigned a value but never read" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 66 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1463496091352 "|vga_rom|ps2_mouse:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset ps2_mouse.vhd(82) " "VHDL Process Statement warning at ps2_mouse.vhd(82): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463496091352 "|vga_rom|ps2_mouse:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps2_data ps2_mouse.vhd(259) " "VHDL Process Statement warning at ps2_mouse.vhd(259): signal \"ps2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463496091352 "|vga_rom|ps2_mouse:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ps2_data ps2_mouse.vhd(261) " "VHDL Process Statement warning at ps2_mouse.vhd(261): signal \"ps2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 261 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1463496091352 "|vga_rom|ps2_mouse:u3"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a1 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a2 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 79 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a3 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 98 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a4 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 117 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a6 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a7 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a8 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 193 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a9 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a11 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 250 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a12 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 269 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a13 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 288 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a14 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 307 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a16 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 345 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a17 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a18 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 383 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a19 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 402 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091438 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a19"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463496091438 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463496091438 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a5 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091469 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a10 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 231 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091469 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a15 " "Synthesized away node \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 326 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496091469 "|vga_rom|digital_rom:u2|altsyncram:altsyncram_component|altsyncram_uo71:auto_generated|ram_block1a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1463496091469 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1463496091469 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 21 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1463496091936 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1463496091936 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ALTSYNCRAM 2 " "Removed 2 MSB VCC or GND address nodes from RAM block \"digital_rom:u2\|altsyncram:altsyncram_component\|altsyncram_uo71:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_uo71.tdf" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/db/altsyncram_uo71.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "digital_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/digital_rom.vhd" 84 0 0 } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 68 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496092134 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1463496092288 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1463496092288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "232 " "Implemented 232 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1463496092357 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1463496092357 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1463496092357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "194 " "Implemented 194 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1463496092357 ""} { "Info" "ICUT_CUT_TM_RAMS" "1 " "Implemented 1 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1463496092357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1463496092357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "545 " "Peak virtual memory: 545 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463496092408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 22:41:32 2016 " "Processing ended: Tue May 17 22:41:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463496092408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463496092408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463496092408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463496092408 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1463496093473 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463496093473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 22:41:33 2016 " "Processing started: Tue May 17 22:41:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463496093473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1463496093473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1463496093474 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1463496093549 ""}
{ "Info" "0" "" "Project  = vga_rom" {  } {  } 0 0 "Project  = vga_rom" 0 0 "Fitter" 0 0 1463496093549 ""}
{ "Info" "0" "" "Revision = vga_rom" {  } {  } 0 0 "Revision = vga_rom" 0 0 "Fitter" 0 0 1463496093550 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1463496093636 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_rom EP2C20Q240C8 " "Selected device EP2C20Q240C8 for design \"vga_rom\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1463496093649 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463496093676 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1463496093676 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1463496093761 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1463496094114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463496094116 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 37 " "No exact pin location assignment(s) for 23 pins of 37 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_clk1 " "Pin ps2_clk1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_clk1 } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 9 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_clk1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ps2_data1 " "Pin ps2_data1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ps2_data1 } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 10 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_data1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "left_button1 " "Pin left_button1 not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { left_button1 } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 11 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { left_button1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[0\] " "Pin mousex1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[0] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[1\] " "Pin mousex1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[1] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[2\] " "Pin mousex1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[2] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[3\] " "Pin mousex1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[3] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[4\] " "Pin mousex1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[4] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[5\] " "Pin mousex1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[5] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[6\] " "Pin mousex1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[6] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[7\] " "Pin mousex1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[7] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[8\] " "Pin mousex1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[8] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousex1\[9\] " "Pin mousex1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousex1[9] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 12 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousex1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[0\] " "Pin mousey1\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[0] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[1\] " "Pin mousey1\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[1] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[2\] " "Pin mousey1\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[2] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[3\] " "Pin mousey1\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[3] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[4\] " "Pin mousey1\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[4] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[5\] " "Pin mousey1\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[5] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[6\] " "Pin mousey1\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[6] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[7\] " "Pin mousey1\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[7] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[8\] " "Pin mousey1\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[8] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mousey1\[9\] " "Pin mousey1\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { mousey1[9] } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 13 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mousey1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1463496094179 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1463496094179 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rom.sdc " "Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1463496094299 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1463496094300 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1463496094304 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input)) " "Automatically promoted node clk_0 (placed in PIN 210 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463496094322 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_0 } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_0" } } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463496094322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ps2_mouse:u3\|clk  " "Automatically promoted node ps2_mouse:u3\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463496094322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:u3\|clk~0 " "Destination node ps2_mouse:u3\|clk~0" {  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 72 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse:u3|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 386 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463496094322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463496094322 ""}  } { { "ps2_mouse.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/ps2_mouse.vhd" 72 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse:u3|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 149 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463496094322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga640480:u1\|clk  " "Automatically promoted node vga640480:u1\|clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463496094323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|clk~0 " "Destination node vga640480:u1\|clk~0" {  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 488 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463496094323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463496094323 ""}  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 38 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 241 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463496094323 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input)) " "Automatically promoted node reset (placed in PIN 153 (CLK5, LVDSCLK2n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1463496094323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "vga640480:u1\|address\[0\]~0 " "Destination node vga640480:u1\|address\[0\]~0" {  } { { "VGA_640480.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/VGA_640480.vhd" 123 -1 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vga640480:u1|address[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 388 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463496094323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ps2_mouse:u3\|watchcount~0 " "Destination node ps2_mouse:u3\|watchcount~0" {  } { { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ps2_mouse:u3|watchcount~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1463496094323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1463496094323 ""}  } { { "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { reset } } } { "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "vga_rom.vhd" "" { Text "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.vhd" 6 0 0 } } { "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1463496094323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1463496094404 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463496094405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1463496094405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463496094406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1463496094407 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1463496094407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1463496094407 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1463496094408 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1463496094427 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1463496094427 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1463496094427 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 0 21 2 " "Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 0 input, 21 output, 2 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1463496094429 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1463496094429 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1463496094429 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 19 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 16 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 11 7 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 16 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 1 19 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 18 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094430 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 1 17 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1463496094431 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1463496094430 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1463496094430 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463496094443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1463496095204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463496095347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1463496095356 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1463496096062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463496096062 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1463496096140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X38_Y14 X50_Y27 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27" {  } { { "loc" "" { Generic "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X38_Y14 to location X50_Y27"} 38 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1463496096826 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1463496096826 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463496097138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1463496097140 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1463496097140 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.47 " "Total time spent on timing analysis during the Fitter is 0.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1463496097150 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463496097153 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_clk1 0 " "Pin \"ps2_clk1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ps2_data1 0 " "Pin \"ps2_data1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hs 0 " "Pin \"hs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "vs 0 " "Pin \"vs\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[0\] 0 " "Pin \"r\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[1\] 0 " "Pin \"r\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r\[2\] 0 " "Pin \"r\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[0\] 0 " "Pin \"g\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[1\] 0 " "Pin \"g\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "g\[2\] 0 " "Pin \"g\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[0\] 0 " "Pin \"b\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[1\] 0 " "Pin \"b\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "b\[2\] 0 " "Pin \"b\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "left_button1 0 " "Pin \"left_button1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[0\] 0 " "Pin \"mousex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[1\] 0 " "Pin \"mousex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[2\] 0 " "Pin \"mousex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[3\] 0 " "Pin \"mousex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[4\] 0 " "Pin \"mousex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[5\] 0 " "Pin \"mousex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[6\] 0 " "Pin \"mousex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[7\] 0 " "Pin \"mousex1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[8\] 0 " "Pin \"mousex1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousex1\[9\] 0 " "Pin \"mousex1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[0\] 0 " "Pin \"mousey1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[1\] 0 " "Pin \"mousey1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[2\] 0 " "Pin \"mousey1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[3\] 0 " "Pin \"mousey1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[4\] 0 " "Pin \"mousey1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[5\] 0 " "Pin \"mousey1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[6\] 0 " "Pin \"mousey1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[7\] 0 " "Pin \"mousey1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[8\] 0 " "Pin \"mousey1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "mousey1\[9\] 0 " "Pin \"mousey1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "error_no_ack1 0 " "Pin \"error_no_ack1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1463496097159 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1463496097159 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463496097256 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1463496097278 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1463496097381 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1463496097620 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1463496097625 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.fit.smsg " "Generated suppressed messages file D:/shushe/VGA_rom_55303581/VGA_rom_27704167/VGA_rom/vga_rom.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1463496097766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "906 " "Peak virtual memory: 906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463496097947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 22:41:37 2016 " "Processing ended: Tue May 17 22:41:37 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463496097947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463496097947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463496097947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1463496097947 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1463496098840 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463496098840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 22:41:38 2016 " "Processing started: Tue May 17 22:41:38 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463496098840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1463496098840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1463496098840 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1463496099703 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1463496099740 ""}
{ "Info" "OPGMIO_DISCONTINUED_DEVICE" "EPC4 " "Configuration device EPC4 has been discontinued." {  } {  } 0 210125 "Configuration device %1!s! has been discontinued." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "448 " "Peak virtual memory: 448 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463496100064 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 22:41:40 2016 " "Processing ended: Tue May 17 22:41:40 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463496100064 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463496100064 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463496100064 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1463496100064 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1463496100682 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1463496101077 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101078 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 17 22:41:40 2016 " "Processing started: Tue May 17 22:41:40 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1463496101078 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1463496101078 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_rom -c vga_rom " "Command: quartus_sta vga_rom -c vga_rom" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1463496101078 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1463496101149 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1463496101248 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463496101281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1463496101281 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_rom.sdc " "Synopsys Design Constraints File file not found: 'vga_rom.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1463496101377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1463496101378 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_mouse:u3\|clk ps2_mouse:u3\|clk " "create_clock -period 1.000 -name ps2_mouse:u3\|clk ps2_mouse:u3\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_0 clk_0 " "create_clock -period 1.000 -name clk_0 clk_0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:u1\|clk vga640480:u1\|clk " "create_clock -period 1.000 -name vga640480:u1\|clk vga640480:u1\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101379 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name vga640480:u1\|clk1 vga640480:u1\|clk1 " "create_clock -period 1.000 -name vga640480:u1\|clk1 vga640480:u1\|clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101379 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101379 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1463496101382 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1463496101390 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463496101402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.034 " "Worst-case setup slack is -4.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.034       -89.428 vga640480:u1\|clk  " "   -4.034       -89.428 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.792       -74.452 clk_0  " "   -3.792       -74.452 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.274      -175.777 ps2_mouse:u3\|clk  " "   -3.274      -175.777 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.091         0.000 vga640480:u1\|clk1  " "    1.091         0.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496101408 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.964 " "Worst-case hold slack is -2.964" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.964        -5.915 clk_0  " "   -2.964        -5.915 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.857        -0.857 vga640480:u1\|clk1  " "   -0.857        -0.857 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 ps2_mouse:u3\|clk  " "    0.499         0.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 vga640480:u1\|clk  " "    0.499         0.000 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496101429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.188 " "Worst-case recovery slack is -1.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101434 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.188       -11.880 ps2_mouse:u3\|clk  " "   -1.188       -11.880 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101434 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496101434 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.662 " "Worst-case removal slack is 1.662" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.662         0.000 ps2_mouse:u3\|clk  " "    1.662         0.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496101439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.277 " "Worst-case minimum pulse width slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277       -97.480 vga640480:u1\|clk  " "   -2.277       -97.480 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941       -36.073 clk_0  " "   -1.941       -36.073 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -133.560 ps2_mouse:u3\|clk  " "   -0.742      -133.560 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 vga640480:u1\|clk1  " "   -0.742        -1.484 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496101444 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463496102088 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1463496102090 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1463496102107 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.368 " "Worst-case setup slack is -1.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.368        -8.766 vga640480:u1\|clk  " "   -1.368        -8.766 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.679       -10.760 clk_0  " "   -0.679       -10.760 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457       -12.311 ps2_mouse:u3\|clk  " "   -0.457       -12.311 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773         0.000 vga640480:u1\|clk1  " "    0.773         0.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496102116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.780 " "Worst-case hold slack is -1.780" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.780        -3.548 clk_0  " "   -1.780        -3.548 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.393        -0.393 vga640480:u1\|clk1  " "   -0.393        -0.393 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 ps2_mouse:u3\|clk  " "    0.215         0.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 vga640480:u1\|clk  " "    0.215         0.000 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496102125 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.124 " "Worst-case recovery slack is 0.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102132 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124         0.000 ps2_mouse:u3\|clk  " "    0.124         0.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102132 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496102132 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.725 " "Worst-case removal slack is 0.725" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102140 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.725         0.000 ps2_mouse:u3\|clk  " "    0.725         0.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102140 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496102140 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423       -63.460 vga640480:u1\|clk  " "   -1.423       -63.460 vga640480:u1\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -24.380 clk_0  " "   -1.380       -24.380 clk_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -90.000 ps2_mouse:u3\|clk  " "   -0.500       -90.000 ps2_mouse:u3\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 vga640480:u1\|clk1  " "   -0.500        -1.000 vga640480:u1\|clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1463496102147 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1463496103124 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463496103166 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1463496103166 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "455 " "Peak virtual memory: 455 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1463496103280 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 17 22:41:43 2016 " "Processing ended: Tue May 17 22:41:43 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1463496103280 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1463496103280 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1463496103280 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463496103280 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 33 s " "Quartus II Full Compilation was successful. 0 errors, 33 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1463496103939 ""}
