{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 20:42:08 2013 " "Info: Processing started: Tue Apr 30 20:42:08 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Voltimetro -c Voltimetro" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "reloj " "Info: Assuming node \"reloj\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "reloj" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "INT " "Info: Assuming node \"INT\" is an undefined clock" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } } { "c:/fpga/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/fpga/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "INT" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reloj register \\obtencionFrecuenciaMuestreo:i\[0\] register \\obtencionFrecuenciaMuestreo:i\[0\] 47.17 MHz 21.2 ns Internal " "Info: Clock \"reloj\" has Internal fmax of 47.17 MHz between source register \"\\obtencionFrecuenciaMuestreo:i\[0\]\" and destination register \"\\obtencionFrecuenciaMuestreo:i\[0\]\" (period= 21.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "17.200 ns + Longest register register " "Info: + Longest register to register delay is 17.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\obtencionFrecuenciaMuestreo:i\[0\] 1 REG LC2_I13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_I13; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.000 ns) 4.700 ns Equal0~19 2 COMB LC4_I11 1 " "Info: 2: + IC(2.700 ns) + CELL(2.000 ns) = 4.700 ns; Loc. = LC4_I11; Fanout = 1; COMB Node = 'Equal0~19'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { \obtencionFrecuenciaMuestreo:i[0] Equal0~19 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 6.700 ns Equal0~13 3 COMB LC5_I11 7 " "Info: 3: + IC(0.000 ns) + CELL(2.000 ns) = 6.700 ns; Loc. = LC5_I11; Fanout = 7; COMB Node = 'Equal0~13'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal0~19 Equal0~13 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.700 ns) 12.200 ns Equal0~2 4 COMB LC8_I12 3 " "Info: 4: + IC(2.800 ns) + CELL(2.700 ns) = 12.200 ns; Loc. = LC8_I12; Fanout = 3; COMB Node = 'Equal0~2'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { Equal0~13 Equal0~2 } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 85 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.000 ns) 17.200 ns \\obtencionFrecuenciaMuestreo:i\[0\] 5 REG LC2_I13 3 " "Info: 5: + IC(3.000 ns) + CELL(2.000 ns) = 17.200 ns; Loc. = LC2_I13; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { Equal0~2 \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.700 ns ( 50.58 % ) " "Info: Total cell delay = 8.700 ns ( 50.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 49.42 % ) " "Info: Total interconnect delay = 8.500 ns ( 49.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { \obtencionFrecuenciaMuestreo:i[0] Equal0~19 Equal0~13 Equal0~2 \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { \obtencionFrecuenciaMuestreo:i[0] {} Equal0~19 {} Equal0~13 {} Equal0~2 {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 2.700ns 0.000ns 2.800ns 3.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj destination 7.000 ns + Shortest register " "Info: + Shortest clock path from clock \"reloj\" to destination register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:i\[0\] 2 REG LC2_I13 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I13; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reloj source 7.000 ns - Longest register " "Info: - Longest clock path from clock \"reloj\" to source register is 7.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns reloj 1 CLK PIN_91 17 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 17; CLK Node = 'reloj'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reloj } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 7.000 ns \\obtencionFrecuenciaMuestreo:i\[0\] 2 REG LC2_I13 3 " "Info: 2: + IC(4.100 ns) + CELL(0.000 ns) = 7.000 ns; Loc. = LC2_I13; Fanout = 3; REG Node = '\\obtencionFrecuenciaMuestreo:i\[0\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.900 ns ( 41.43 % ) " "Info: Total cell delay = 2.900 ns ( 41.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.100 ns ( 58.57 % ) " "Info: Total interconnect delay = 4.100 ns ( 58.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.200 ns" { \obtencionFrecuenciaMuestreo:i[0] Equal0~19 Equal0~13 Equal0~2 \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.200 ns" { \obtencionFrecuenciaMuestreo:i[0] {} Equal0~19 {} Equal0~13 {} Equal0~2 {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 2.700ns 0.000ns 2.800ns 3.000ns } { 0.000ns 2.000ns 2.000ns 2.700ns 2.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.000 ns" { reloj \obtencionFrecuenciaMuestreo:i[0] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "7.000 ns" { reloj {} reloj~out {} \obtencionFrecuenciaMuestreo:i[0] {} } { 0.000ns 0.000ns 4.100ns } { 0.000ns 2.900ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "INT " "Info: No valid register-to-register data paths exist for clock \"INT\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "voltaje\[1\] D\[1\] INT 10.000 ns register " "Info: tsu for register \"voltaje\[1\]\" (data pin = \"D\[1\]\", clock pin = \"INT\") is 10.000 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "25.100 ns + Longest pin register " "Info: + Longest pin to register delay is 25.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[1\] 1 PIN PIN_128 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_128; Fanout = 1; PIN Node = 'D\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[1] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(13.100 ns) + CELL(1.700 ns) 25.100 ns voltaje\[1\] 2 REG LC1_B9 7 " "Info: 2: + IC(13.100 ns) + CELL(1.700 ns) = 25.100 ns; Loc. = LC1_B9; Fanout = 7; REG Node = 'voltaje\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { D[1] voltaje[1] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 47.81 % ) " "Info: Total cell delay = 12.000 ns ( 47.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.100 ns ( 52.19 % ) " "Info: Total interconnect delay = 13.100 ns ( 52.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.100 ns" { D[1] voltaje[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "25.100 ns" { D[1] {} D[1]~out {} voltaje[1] {} } { 0.000ns 0.000ns 13.100ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.600 ns + " "Info: + Micro setup delay of destination is 2.600 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 17.700 ns - Shortest register " "Info: - Shortest clock path from clock \"INT\" to destination register is 17.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.400 ns) + CELL(0.000 ns) 17.700 ns voltaje\[1\] 2 REG LC1_B9 7 " "Info: 2: + IC(7.400 ns) + CELL(0.000 ns) = 17.700 ns; Loc. = LC1_B9; Fanout = 7; REG Node = 'voltaje\[1\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { INT voltaje[1] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 58.19 % ) " "Info: Total cell delay = 10.300 ns ( 58.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.400 ns ( 41.81 % ) " "Info: Total interconnect delay = 7.400 ns ( 41.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { INT voltaje[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { INT {} INT~out {} voltaje[1] {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "25.100 ns" { D[1] voltaje[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "25.100 ns" { D[1] {} D[1]~out {} voltaje[1] {} } { 0.000ns 0.000ns 13.100ns } { 0.000ns 10.300ns 1.700ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "17.700 ns" { INT voltaje[1] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "17.700 ns" { INT {} INT~out {} voltaje[1] {} } { 0.000ns 0.000ns 7.400ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "INT decimalesDisplay\[3\] voltaje\[2\] 266.600 ns register " "Info: tco from clock \"INT\" to destination pin \"decimalesDisplay\[3\]\" through register \"voltaje\[2\]\" is 266.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT source 18.400 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to source register is 18.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(0.000 ns) 18.400 ns voltaje\[2\] 2 REG LC5_B19 8 " "Info: 2: + IC(8.100 ns) + CELL(0.000 ns) = 18.400 ns; Loc. = LC5_B19; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.100 ns" { INT voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 55.98 % ) " "Info: Total cell delay = 10.300 ns ( 55.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 44.02 % ) " "Info: Total interconnect delay = 8.100 ns ( 44.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "246.800 ns + Longest register pin " "Info: + Longest register to pin delay is 246.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns voltaje\[2\] 1 REG LC5_B19 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_B19; Fanout = 8; REG Node = 'voltaje\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { voltaje[2] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 5.600 ns lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~332 2 COMB LC6_B14 2 " "Info: 2: + IC(2.900 ns) + CELL(2.700 ns) = 5.600 ns; Loc. = LC6_B14; Fanout = 2; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|romout\[0\]\[6\]~332'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 } "NODE_NAME" } } { "multcore.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/multcore.tdf" 207 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(2.700 ns) 11.900 ns lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] 3 COMB LC6_B32 4 " "Info: 3: + IC(3.600 ns) + CELL(2.700 ns) = 11.900 ns; Loc. = LC6_B32; Fanout = 4; COMB Node = 'lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/fpga/altera/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 14.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[0\]~61 4 COMB LC3_B32 2 " "Info: 4: + IC(0.500 ns) + CELL(2.400 ns) = 14.800 ns; Loc. = LC3_B32; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[0\]~61'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 20.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~57 5 COMB LC4_B41 2 " "Info: 5: + IC(2.900 ns) + CELL(2.400 ns) = 20.100 ns; Loc. = LC4_B41; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~57'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(2.400 ns) 25.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~27 6 COMB LC2_B40 2 " "Info: 6: + IC(2.500 ns) + CELL(2.400 ns) = 25.000 ns; Loc. = LC2_B40; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~27'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~33 7 COMB LC3_B40 2 " "Info: 7: + IC(0.500 ns) + CELL(2.400 ns) = 27.900 ns; Loc. = LC3_B40; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~33'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 33.200 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~39 8 COMB LC8_B45 2 " "Info: 8: + IC(2.900 ns) + CELL(2.400 ns) = 33.200 ns; Loc. = LC8_B45; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~39'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 36.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~45 9 COMB LC1_B45 2 " "Info: 9: + IC(0.500 ns) + CELL(2.400 ns) = 36.100 ns; Loc. = LC1_B45; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~45'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 41.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~51 10 COMB LC7_B27 2 " "Info: 10: + IC(3.000 ns) + CELL(2.400 ns) = 41.500 ns; Loc. = LC7_B27; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~51'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 44.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~21 11 COMB LC8_B27 30 " "Info: 11: + IC(0.500 ns) + CELL(2.400 ns) = 44.400 ns; Loc. = LC8_B27; Fanout = 30; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~21'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.600 ns) + CELL(2.400 ns) 52.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[65\]~292 12 COMB LC6_D17 2 " "Info: 12: + IC(5.600 ns) + CELL(2.400 ns) = 52.400 ns; Loc. = LC6_D17; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[65\]~292'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.000 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.900 ns) + CELL(1.400 ns) 59.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~COUT 13 COMB LC8_B47 2 " "Info: 13: + IC(5.900 ns) + CELL(1.400 ns) = 59.700 ns; Loc. = LC8_B47; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 61.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~COUT 14 COMB LC1_B49 2 " "Info: 14: + IC(1.100 ns) + CELL(0.300 ns) = 61.100 ns; Loc. = LC1_B49; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 61.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~COUT 15 COMB LC2_B49 2 " "Info: 15: + IC(0.000 ns) + CELL(0.300 ns) = 61.400 ns; Loc. = LC2_B49; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 61.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~COUT 16 COMB LC3_B49 2 " "Info: 16: + IC(0.000 ns) + CELL(0.300 ns) = 61.700 ns; Loc. = LC3_B49; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 62.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~COUT 17 COMB LC4_B49 1 " "Info: 17: + IC(0.000 ns) + CELL(0.300 ns) = 62.000 ns; Loc. = LC4_B49; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 63.200 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25 18 COMB LC5_B49 31 " "Info: 18: + IC(0.000 ns) + CELL(1.200 ns) = 63.200 ns; Loc. = LC5_B49; Fanout = 31; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.100 ns) + CELL(2.700 ns) 74.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[72\]~329 19 COMB LC1_D11 2 " "Info: 19: + IC(8.100 ns) + CELL(2.700 ns) = 74.000 ns; Loc. = LC1_D11; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[72\]~329'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.800 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(1.400 ns) 79.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[1\]~COUT 20 COMB LC6_B10 2 " "Info: 20: + IC(4.500 ns) + CELL(1.400 ns) = 79.900 ns; Loc. = LC6_B10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[1\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 80.200 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[2\]~COUT 21 COMB LC7_B10 2 " "Info: 21: + IC(0.000 ns) + CELL(0.300 ns) = 80.200 ns; Loc. = LC7_B10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 80.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[3\]~COUT 22 COMB LC8_B10 2 " "Info: 22: + IC(0.000 ns) + CELL(0.300 ns) = 80.500 ns; Loc. = LC8_B10; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 81.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[4\]~COUT 23 COMB LC1_B12 2 " "Info: 23: + IC(1.100 ns) + CELL(0.300 ns) = 81.900 ns; Loc. = LC1_B12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 82.200 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[5\]~COUT 24 COMB LC2_B12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.300 ns) = 82.200 ns; Loc. = LC2_B12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 82.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[6\]~COUT 25 COMB LC3_B12 2 " "Info: 25: + IC(0.000 ns) + CELL(0.300 ns) = 82.500 ns; Loc. = LC3_B12; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 82.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[7\]~COUT 26 COMB LC4_B12 1 " "Info: 26: + IC(0.000 ns) + CELL(0.300 ns) = 82.800 ns; Loc. = LC4_B12; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[7\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 84.000 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[8\]~25 27 COMB LC5_B12 35 " "Info: 27: + IC(0.000 ns) + CELL(1.200 ns) = 84.000 ns; Loc. = LC5_B12; Fanout = 35; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_9\|add_sub_cella\[8\]~25'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.500 ns) + CELL(2.400 ns) 91.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[82\]~326 28 COMB LC1_D26 3 " "Info: 28: + IC(5.500 ns) + CELL(2.400 ns) = 91.900 ns; Loc. = LC1_D26; Fanout = 3; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|StageOut\[82\]~326'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 } "NODE_NAME" } } { "db/alt_u_div_qne.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/alt_u_div_qne.tdf" 74 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(1.400 ns) 98.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[2\]~COUT 29 COMB LC7_B19 2 " "Info: 29: + IC(4.800 ns) + CELL(1.400 ns) = 98.100 ns; Loc. = LC7_B19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[2\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 98.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[3\]~COUT 30 COMB LC8_B19 2 " "Info: 30: + IC(0.000 ns) + CELL(0.300 ns) = 98.400 ns; Loc. = LC8_B19; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[3\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 99.800 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[4\]~COUT 31 COMB LC1_B21 2 " "Info: 31: + IC(1.100 ns) + CELL(0.300 ns) = 99.800 ns; Loc. = LC1_B21; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[4\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 100.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[5\]~COUT 32 COMB LC2_B21 2 " "Info: 32: + IC(0.000 ns) + CELL(0.300 ns) = 100.100 ns; Loc. = LC2_B21; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[5\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 100.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[6\]~COUT 33 COMB LC3_B21 2 " "Info: 33: + IC(0.000 ns) + CELL(0.300 ns) = 100.400 ns; Loc. = LC3_B21; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[6\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 100.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[7\]~COUT 34 COMB LC4_B21 1 " "Info: 34: + IC(0.000 ns) + CELL(0.300 ns) = 100.700 ns; Loc. = LC4_B21; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[7\]~COUT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 101.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[8\]~25 35 COMB LC5_B21 29 " "Info: 35: + IC(0.000 ns) + CELL(1.200 ns) = 101.900 ns; Loc. = LC5_B21; Fanout = 29; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_10\|add_sub_cella\[8\]~25'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 107.900 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[1\]~83 36 COMB LC1_B16 2 " "Info: 36: + IC(3.300 ns) + CELL(2.700 ns) = 107.900 ns; Loc. = LC1_B16; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[1\]~83'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 113.300 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[2\]~75 37 COMB LC2_B6 2 " "Info: 37: + IC(3.000 ns) + CELL(2.400 ns) = 113.300 ns; Loc. = LC2_B6; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[2\]~75'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 118.400 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[3\]~67 38 COMB LC4_B2 2 " "Info: 38: + IC(2.700 ns) + CELL(2.400 ns) = 118.400 ns; Loc. = LC4_B2; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[3\]~67'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 123.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[4\]~59 39 COMB LC1_B1 2 " "Info: 39: + IC(2.700 ns) + CELL(2.400 ns) = 123.500 ns; Loc. = LC1_B1; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[4\]~59'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 128.700 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[5\]~49 40 COMB LC7_B3 2 " "Info: 40: + IC(2.800 ns) + CELL(2.400 ns) = 128.700 ns; Loc. = LC7_B3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[5\]~49'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 131.600 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[6\]~33 41 COMB LC1_B3 2 " "Info: 41: + IC(0.500 ns) + CELL(2.400 ns) = 131.600 ns; Loc. = LC1_B3; Fanout = 2; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[6\]~33'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.400 ns) 137.500 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[7\]~41 42 COMB LC1_B24 1 " "Info: 42: + IC(3.500 ns) + CELL(2.400 ns) = 137.500 ns; Loc. = LC1_B24; Fanout = 1; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[7\]~41'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.900 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 143.100 ns lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[8\]~25 43 COMB LC6_B11 22 " "Info: 43: + IC(3.200 ns) + CELL(2.400 ns) = 143.100 ns; Loc. = LC6_B11; Fanout = 22; COMB Node = 'lpm_divide:Div0\|lpm_divide_b3m:auto_generated\|sign_div_unsign_0mh:divider\|alt_u_div_qne:divider\|add_sub_i9c:add_sub_11\|add_sub_cella\[8\]~25'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.400 ns) 148.400 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~31 44 COMB LC1_B13 2 " "Info: 44: + IC(2.900 ns) + CELL(2.400 ns) = 148.400 ns; Loc. = LC1_B13; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[1\]~31'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.400 ns) 153.800 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~39 45 COMB LC1_B26 2 " "Info: 45: + IC(3.000 ns) + CELL(2.400 ns) = 153.800 ns; Loc. = LC1_B26; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[2\]~39'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.400 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.400 ns) 161.400 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~71 46 COMB LC1_D8 2 " "Info: 46: + IC(5.200 ns) + CELL(2.400 ns) = 161.400 ns; Loc. = LC1_D8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[3\]~71'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.400 ns) 166.900 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~63 47 COMB LC2_D22 2 " "Info: 47: + IC(3.100 ns) + CELL(2.400 ns) = 166.900 ns; Loc. = LC2_D22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[4\]~63'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 172.500 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~55 48 COMB LC1_D9 2 " "Info: 48: + IC(3.200 ns) + CELL(2.400 ns) = 172.500 ns; Loc. = LC1_D9; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[5\]~55'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 177.700 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~47 49 COMB LC3_D12 2 " "Info: 49: + IC(2.800 ns) + CELL(2.400 ns) = 177.700 ns; Loc. = LC3_D12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[6\]~47'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(2.400 ns) 182.900 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~23 50 COMB LC2_D7 14 " "Info: 50: + IC(2.800 ns) + CELL(2.400 ns) = 182.900 ns; Loc. = LC2_D7; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_h9c:add_sub_7\|add_sub_cella\[7\]~23'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 } "NODE_NAME" } } { "db/add_sub_h9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_h9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(2.700 ns) 190.000 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[64\]~165 51 COMB LC2_B8 3 " "Info: 51: + IC(4.400 ns) + CELL(2.700 ns) = 190.000 ns; Loc. = LC2_B8; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[64\]~165'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.100 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/alt_u_div_4le.tdf" 69 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 193.200 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~41 52 COMB LC1_B8 2 " "Info: 52: + IC(0.500 ns) + CELL(2.700 ns) = 193.200 ns; Loc. = LC1_B8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[2\]~41'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 198.800 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~49 53 COMB LC4_B26 1 " "Info: 53: + IC(3.200 ns) + CELL(2.400 ns) = 198.800 ns; Loc. = LC4_B26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[3\]~49'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.800 ns) + CELL(2.400 ns) 206.000 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~81 54 COMB LC7_D22 1 " "Info: 54: + IC(4.800 ns) + CELL(2.400 ns) = 206.000 ns; Loc. = LC7_D22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[4\]~81'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 208.900 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~73 55 COMB LC1_D22 1 " "Info: 55: + IC(0.500 ns) + CELL(2.400 ns) = 208.900 ns; Loc. = LC1_D22; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[5\]~73'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.400 ns) 214.500 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~65 56 COMB LC4_D9 1 " "Info: 56: + IC(3.200 ns) + CELL(2.400 ns) = 214.500 ns; Loc. = LC4_D9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[6\]~65'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 217.400 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~57 57 COMB LC2_D9 1 " "Info: 57: + IC(0.500 ns) + CELL(2.400 ns) = 217.400 ns; Loc. = LC2_D9; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[7\]~57'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.400 ns) 222.500 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25 58 COMB LC8_D7 3 " "Info: 58: + IC(2.700 ns) + CELL(2.400 ns) = 222.500 ns; Loc. = LC8_D7; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|add_sub_i9c:add_sub_8\|add_sub_cella\[8\]~25'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.100 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 } "NODE_NAME" } } { "db/add_sub_i9c.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/add_sub_i9c.tdf" 32 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.500 ns) + CELL(2.700 ns) 229.700 ns lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[74\]~167 59 COMB LC4_B8 7 " "Info: 59: + IC(4.500 ns) + CELL(2.700 ns) = 229.700 ns; Loc. = LC4_B8; Fanout = 7; COMB Node = 'lpm_divide:Mod0\|lpm_divide_3ql:auto_generated\|sign_div_unsign_lkh:divider\|alt_u_div_4le:divider\|StageOut\[74\]~167'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 } "NODE_NAME" } } { "db/alt_u_div_4le.tdf" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/db/alt_u_div_4le.tdf" 69 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.200 ns) + CELL(2.700 ns) 237.600 ns codificador7Segmentos:mostrarDecimalesDisplay\|Mux3~0 60 COMB LC3_B37 1 " "Info: 60: + IC(5.200 ns) + CELL(2.700 ns) = 237.600 ns; Loc. = LC3_B37; Fanout = 1; COMB Node = 'codificador7Segmentos:mostrarDecimalesDisplay\|Mux3~0'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.900 ns" { lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 } "NODE_NAME" } } { "codificador7Segmentos.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/codificador7Segmentos.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(5.000 ns) 246.800 ns decimalesDisplay\[3\] 61 PIN PIN_20 0 " "Info: 61: + IC(4.200 ns) + CELL(5.000 ns) = 246.800 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'decimalesDisplay\[3\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.200 ns" { codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 decimalesDisplay[3] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "110.900 ns ( 44.94 % ) " "Info: Total cell delay = 110.900 ns ( 44.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "135.900 ns ( 55.06 % ) " "Info: Total interconnect delay = 135.900 ns ( 55.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "246.800 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 decimalesDisplay[3] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "246.800 ns" { voltaje[2] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 {} decimalesDisplay[3] {} } { 0.000ns 2.900ns 3.600ns 0.500ns 2.900ns 2.500ns 0.500ns 2.900ns 0.500ns 3.000ns 0.500ns 5.600ns 5.900ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 8.100ns 4.500ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 5.500ns 4.800ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 3.300ns 3.000ns 2.700ns 2.700ns 2.800ns 0.500ns 3.500ns 3.200ns 2.900ns 3.000ns 5.200ns 3.100ns 3.200ns 2.800ns 2.800ns 4.400ns 0.500ns 3.200ns 4.800ns 0.500ns 3.200ns 0.500ns 2.700ns 4.500ns 5.200ns 4.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.400 ns" { INT voltaje[2] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "18.400 ns" { INT {} INT~out {} voltaje[2] {} } { 0.000ns 0.000ns 8.100ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "246.800 ns" { voltaje[2] lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 decimalesDisplay[3] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "246.800 ns" { voltaje[2] {} lpm_mult:Mult0|multcore:mult_core|romout[0][6]~332 {} lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|addcore:adder|a_csnbuffer:result_node|cs_buffer[2] {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[0]~61 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~57 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~27 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~39 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~45 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~51 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~21 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[65]~292 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[72]~329 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[1]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_9|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|StageOut[82]~326 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[2]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[3]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[4]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[5]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[6]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[7]~COUT {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_10|add_sub_cella[8]~25 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[1]~83 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[2]~75 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[3]~67 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[4]~59 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[5]~49 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[6]~33 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[7]~41 {} lpm_divide:Div0|lpm_divide_b3m:auto_generated|sign_div_unsign_0mh:divider|alt_u_div_qne:divider|add_sub_i9c:add_sub_11|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[1]~31 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[2]~39 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[3]~71 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[4]~63 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[5]~55 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[6]~47 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_h9c:add_sub_7|add_sub_cella[7]~23 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[64]~165 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[2]~41 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[3]~49 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[4]~81 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[5]~73 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[6]~65 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[7]~57 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|add_sub_i9c:add_sub_8|add_sub_cella[8]~25 {} lpm_divide:Mod0|lpm_divide_3ql:auto_generated|sign_div_unsign_lkh:divider|alt_u_div_4le:divider|StageOut[74]~167 {} codificador7Segmentos:mostrarDecimalesDisplay|Mux3~0 {} decimalesDisplay[3] {} } { 0.000ns 2.900ns 3.600ns 0.500ns 2.900ns 2.500ns 0.500ns 2.900ns 0.500ns 3.000ns 0.500ns 5.600ns 5.900ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 8.100ns 4.500ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 5.500ns 4.800ns 0.000ns 1.100ns 0.000ns 0.000ns 0.000ns 0.000ns 3.300ns 3.000ns 2.700ns 2.700ns 2.800ns 0.500ns 3.500ns 3.200ns 2.900ns 3.000ns 5.200ns 3.100ns 3.200ns 2.800ns 2.800ns 4.400ns 0.500ns 3.200ns 4.800ns 0.500ns 3.200ns 0.500ns 2.700ns 4.500ns 5.200ns 4.200ns } { 0.000ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.400ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.400ns 2.700ns 2.700ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "voltaje\[5\] D\[5\] INT 2.400 ns register " "Info: th for register \"voltaje\[5\]\" (data pin = \"D\[5\]\", clock pin = \"INT\") is 2.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INT destination 18.500 ns + Longest register " "Info: + Longest clock path from clock \"INT\" to destination register is 18.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns INT 1 CLK PIN_119 8 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_119; Fanout = 8; CLK Node = 'INT'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { INT } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.200 ns) + CELL(0.000 ns) 18.500 ns voltaje\[5\] 2 REG LC4_B23 10 " "Info: 2: + IC(8.200 ns) + CELL(0.000 ns) = 18.500 ns; Loc. = LC4_B23; Fanout = 10; REG Node = 'voltaje\[5\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.200 ns" { INT voltaje[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.300 ns ( 55.68 % ) " "Info: Total cell delay = 10.300 ns ( 55.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.200 ns ( 44.32 % ) " "Info: Total interconnect delay = 8.200 ns ( 44.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { INT voltaje[5] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { INT {} INT~out {} voltaje[5] {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "3.100 ns + " "Info: + Micro hold delay of destination is 3.100 ns" {  } { { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.200 ns - Shortest pin register " "Info: - Shortest pin to register delay is 19.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(10.300 ns) 10.300 ns D\[5\] 1 PIN PIN_115 1 " "Info: 1: + IC(0.000 ns) + CELL(10.300 ns) = 10.300 ns; Loc. = PIN_115; Fanout = 1; PIN Node = 'D\[5\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { D[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.200 ns) + CELL(1.700 ns) 19.200 ns voltaje\[5\] 2 REG LC4_B23 10 " "Info: 2: + IC(7.200 ns) + CELL(1.700 ns) = 19.200 ns; Loc. = LC4_B23; Fanout = 10; REG Node = 'voltaje\[5\]'" {  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.900 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "Voltimetro.vhd" "" { Text "C:/Documents and Settings/laraits/Escritorio/Sesión/Voltímetro/Voltimetro.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.000 ns ( 62.50 % ) " "Info: Total cell delay = 12.000 ns ( 62.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 37.50 % ) " "Info: Total interconnect delay = 7.200 ns ( 37.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.200 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "19.200 ns" { D[5] {} D[5]~out {} voltaje[5] {} } { 0.000ns 0.000ns 7.200ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "18.500 ns" { INT voltaje[5] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "18.500 ns" { INT {} INT~out {} voltaje[5] {} } { 0.000ns 0.000ns 8.200ns } { 0.000ns 10.300ns 0.000ns } "" } } { "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/fpga/altera/quartus/bin/TimingClosureFloorplan.fld" "" "19.200 ns" { D[5] voltaje[5] } "NODE_NAME" } } { "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/fpga/altera/quartus/bin/Technology_Viewer.qrui" "19.200 ns" { D[5] {} D[5]~out {} voltaje[5] {} } { 0.000ns 0.000ns 7.200ns } { 0.000ns 10.300ns 1.700ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "140 " "Info: Peak virtual memory: 140 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 30 20:42:09 2013 " "Info: Processing ended: Tue Apr 30 20:42:09 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
