{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "20", "@year": "2019", "@timestamp": "2019-11-20T09:05:24.000024-05:00", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2005", "@month": "12"}}, "bibrecord": {"head": {"author-group": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "106595303"}, {"@afid": "60024825"}], "@dptid": "106595303"}, "author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, "citation-title": "Self-correction of FPGA-based control units", "abstracts": "This paper presents a self-correcting control unit design using Hamming codes for finite state machine (FSM) state encoding. The adopted technique can correct single-bit errors and detect two-bit errors in the FSM register within the same clock cycle. The main contribution is the development of a parameterizable VHDL package and the respective error-correcting modules, which can easily be added to an FSM specification using any state assignment strategy and having any number of inputs, outputs and states. Besides of application to FSM error correction, the developed tools can easily be adapted to other applications where error detection and correction is required. \u00a9 Springer-Verlag Berlin Heidelberg 2005.", "correspondence": {"affiliation": {"city-group": "3810-193 Aveiro", "country": "Portugal", "@country": "prt", "organization": [{"$": "University of Aveiro"}, {"$": "Department of Electronics and Telecommunications"}, {"$": "IEETA"}]}, "person": {"ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Hamming codes", "@xml:lang": "eng"}, {"$": "Self-correcting finite state machines", "@xml:lang": "eng"}, {"$": "Specification in vhdl", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Lect. Notes Comput. Sci.", "@country": "deu", "issuetitle": "Embedded Software and Systems: Second International Conference, ICESS 2005, Proceedings", "issn": [{"$": "03029743", "@type": "print"}, {"$": "16113349", "@type": "electronic"}], "volisspag": {"voliss": {"@volume": "3820 LNCS"}, "pagerange": {"@first": "310", "@last": "319"}}, "@type": "k", "publicationyear": {"@first": "2005"}, "isbn": [{"@level": "volume", "$": "3540308814", "@length": "10"}, {"@level": "volume", "$": "9783540308812", "@length": "13"}], "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagecount": "776"}, "confevent": {"confname": "2nd International Conference on Embedded Software and Systems, ICESS 2005", "confsponsors": {"confsponsor": [{"$": "National Natural Science Foundation of China"}, {"$": "Northwestern Polytechnical University, China"}], "@complete": "y"}, "conflocation": {"city-group": "Xi'an", "@country": "chn"}, "confcode": "67441", "confdate": {"enddate": {"@day": "18", "@year": "2005", "@month": "12"}, "startdate": {"@day": "16", "@year": "2005", "@month": "12"}}}}}, "sourcetitle": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "@srcid": "25674", "publicationdate": {"year": "2005", "date-text": {"@xfab-added": "true", "$": "2005"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"$": "721.1"}, {"$": "721.2"}, {"$": "723.1"}, {"$": "723.2"}]}, {"@type": "ASJC", "classification": [{"$": "2614"}, {"$": "1700"}]}, {"@type": "SUBJABBR", "classification": [{"$": "MATH"}, {"$": "COMP"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2008 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "14", "@year": "2006", "@month": "06"}}, "itemidlist": {"itemid": [{"$": "43846845", "@idtype": "PUI"}, {"$": "2006249935194", "@idtype": "CPX"}, {"$": "33744931405", "@idtype": "SCP"}, {"$": "33744931405", "@idtype": "SGR"}], "ce:doi": "10.1007/11599555_31"}}, "tail": {"bibliography": {"@refcount": "6", "reference": [{"ref-fulltext": "Bolchini, C., Montandon, R., Salice, F., Sciuto, D.: Design of VHDL based Totally Self-Checking Finite-State Machine and Data-Path Descriptions, IEEE Trans. on Very Large Scale Integration (VLSI) Systems, vol. 8, no. 1 (2000) 98-103", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Design of VHDL based totally self-checking finite-state machine and data-path descriptions"}, "refd-itemidlist": {"itemid": {"$": "0034135608", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "98", "@last": "103"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Bolchini", "ce:indexed-name": "Bolchini C."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Montandon", "ce:indexed-name": "Montandon R."}, {"@seq": "3", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Salice", "ce:indexed-name": "Salice F."}, {"@seq": "4", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Sciuto", "ce:indexed-name": "Sciuto D."}]}, "ref-sourcetitle": "IEEE Trans. on Very Large Scale Integration (VLSI) Systems"}}, {"ref-fulltext": "Zeng, C., Saxena, N., McCluskey, E.J.: Finite State Machine Synthesis with Concurrent Error Detection. In: Proc. Int. Test Conf. (1999) 672-679", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Finite state machine synthesis with concurrent error detection"}, "refd-itemidlist": {"itemid": {"$": "0033309292", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "672", "@last": "679"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Zeng", "ce:indexed-name": "Zeng C."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Saxena", "ce:indexed-name": "Saxena N."}, {"@seq": "3", "ce:initials": "E.J.", "@_fa": "true", "ce:surname": "McCluskey", "ce:indexed-name": "McCluskey E.J."}]}, "ref-sourcetitle": "Proc. Int. Test Conf."}}, {"ref-fulltext": "Levin, I., Sinelnikov, V.: Self-Checking of FPGA-based Control Units. In: Proc. of the 9th Great Lakes Symposium on VLSI (1999) 292-295", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Self-checking of FPGA-based control units"}, "refd-itemidlist": {"itemid": {"$": "0033358226", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "292", "@last": "295"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Levin", "ce:indexed-name": "Levin I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sinelnikov", "ce:indexed-name": "Sinelnikov V."}]}, "ref-sourcetitle": "Proc. of the 9th Great Lakes Symposium on VLSI"}}, {"ref-fulltext": "Wakerly, J.F.: Digital Design. Principles and Practices. 3rded. Prentice Hall (2000)", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Digital design"}, "refd-itemidlist": {"itemid": {"$": "33744922315", "@idtype": "SGR"}}, "ref-text": "Prentice Hall", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.F.", "@_fa": "true", "ce:surname": "Wakerly", "ce:indexed-name": "Wakerly J.F."}]}, "ref-sourcetitle": "Principles and Practices. 3rdEd."}}, {"ref-fulltext": "Ashenden P.J.: The Designer's Guide to VHDL, Morgan Kaufmann Publishers, Inc. (1996)", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "1996"}, "refd-itemidlist": {"itemid": {"$": "0003736877", "@idtype": "SGR"}}, "ref-text": "Morgan Kaufmann Publishers, Inc.", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.J.", "@_fa": "true", "ce:surname": "Ashenden", "ce:indexed-name": "Ashenden P.J."}]}, "ref-sourcetitle": "The Designer's Guide to VHDL"}}, {"ref-fulltext": "ISE, FPGAs. [Online]. Available: www.xilinx.com", "@id": "6", "ref-info": {"ref-website": {"ce:e-address": {"$": "www.xilinx.com", "@type": "url"}}, "refd-itemidlist": {"itemid": {"$": "33744904630", "@idtype": "SGR"}}, "ref-text": "[Online]"}}]}}}}, "affiliation": {"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, "coredata": {"srctype": "k", "eid": "2-s2.0-33744931405", "dc:description": "This paper presents a self-correcting control unit design using Hamming codes for finite state machine (FSM) state encoding. The adopted technique can correct single-bit errors and detect two-bit errors in the FSM register within the same clock cycle. The main contribution is the development of a parameterizable VHDL package and the respective error-correcting modules, which can easily be added to an FSM specification using any state assignment strategy and having any number of inputs, outputs and states. Besides of application to FSM error correction, the developed tools can easily be adapted to other applications where error detection and correction is required. \u00a9 Springer-Verlag Berlin Heidelberg 2005.", "prism:coverDate": "2005-12-01", "prism:aggregationType": "Book Series", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/33744931405", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/33744931405"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=33744931405&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=33744931405&origin=inward"}], "prism:isbn": [{"$": "3540308814"}, {"$": "9783540308812"}], "prism:publicationName": "Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)", "source-id": "25674", "citedby-count": "5", "prism:volume": "3820 LNCS", "subtype": "cp", "prism:pageRange": "310-319", "dc:title": "Self-correction of FPGA-based control units", "prism:endingPage": "319", "openaccess": "2", "openaccessFlag": null, "prism:doi": "10.1007/11599555_31", "prism:issn": "03029743 16113349", "prism:startingPage": "310", "dc:identifier": "SCOPUS_ID:33744931405"}, "idxterms": {"mainterm": [{"$": "Control units", "@weight": "a", "@candidate": "n"}, {"$": "FSM register", "@weight": "a", "@candidate": "n"}, {"$": "Hamming codes", "@weight": "a", "@candidate": "n"}, {"$": "Self correcting finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Specification in vhdl", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Hamming codes"}, {"@_fa": "true", "$": "Self-correcting finite state machines"}, {"@_fa": "true", "$": "Specification in vhdl"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Theoretical Computer Science", "@code": "2614", "@abbrev": "MATH"}, {"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}]}, "authors": {"author": [{"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "1", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}]}}