/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* ADC */
.set ADC_DEC__COHER, CYREG_DEC_COHER
.set ADC_DEC__CR, CYREG_DEC_CR
.set ADC_DEC__DR1, CYREG_DEC_DR1
.set ADC_DEC__DR2, CYREG_DEC_DR2
.set ADC_DEC__DR2H, CYREG_DEC_DR2H
.set ADC_DEC__GCOR, CYREG_DEC_GCOR
.set ADC_DEC__GCORH, CYREG_DEC_GCORH
.set ADC_DEC__GVAL, CYREG_DEC_GVAL
.set ADC_DEC__OCOR, CYREG_DEC_OCOR
.set ADC_DEC__OCORH, CYREG_DEC_OCORH
.set ADC_DEC__OCORM, CYREG_DEC_OCORM
.set ADC_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set ADC_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set ADC_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set ADC_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set ADC_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set ADC_DEC__PM_ACT_MSK, 0x01
.set ADC_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set ADC_DEC__PM_STBY_MSK, 0x01
.set ADC_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set ADC_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set ADC_DEC__SR, CYREG_DEC_SR
.set ADC_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set ADC_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set ADC_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set ADC_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set ADC_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set ADC_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set ADC_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set ADC_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set ADC_DSM__BUF0, CYREG_DSM0_BUF0
.set ADC_DSM__BUF1, CYREG_DSM0_BUF1
.set ADC_DSM__BUF2, CYREG_DSM0_BUF2
.set ADC_DSM__BUF3, CYREG_DSM0_BUF3
.set ADC_DSM__CLK, CYREG_DSM0_CLK
.set ADC_DSM__CR0, CYREG_DSM0_CR0
.set ADC_DSM__CR1, CYREG_DSM0_CR1
.set ADC_DSM__CR10, CYREG_DSM0_CR10
.set ADC_DSM__CR11, CYREG_DSM0_CR11
.set ADC_DSM__CR12, CYREG_DSM0_CR12
.set ADC_DSM__CR13, CYREG_DSM0_CR13
.set ADC_DSM__CR14, CYREG_DSM0_CR14
.set ADC_DSM__CR15, CYREG_DSM0_CR15
.set ADC_DSM__CR16, CYREG_DSM0_CR16
.set ADC_DSM__CR17, CYREG_DSM0_CR17
.set ADC_DSM__CR2, CYREG_DSM0_CR2
.set ADC_DSM__CR3, CYREG_DSM0_CR3
.set ADC_DSM__CR4, CYREG_DSM0_CR4
.set ADC_DSM__CR5, CYREG_DSM0_CR5
.set ADC_DSM__CR6, CYREG_DSM0_CR6
.set ADC_DSM__CR7, CYREG_DSM0_CR7
.set ADC_DSM__CR8, CYREG_DSM0_CR8
.set ADC_DSM__CR9, CYREG_DSM0_CR9
.set ADC_DSM__DEM0, CYREG_DSM0_DEM0
.set ADC_DSM__DEM1, CYREG_DSM0_DEM1
.set ADC_DSM__MISC, CYREG_DSM0_MISC
.set ADC_DSM__OUT0, CYREG_DSM0_OUT0
.set ADC_DSM__OUT1, CYREG_DSM0_OUT1
.set ADC_DSM__REF0, CYREG_DSM0_REF0
.set ADC_DSM__REF1, CYREG_DSM0_REF1
.set ADC_DSM__REF2, CYREG_DSM0_REF2
.set ADC_DSM__REF3, CYREG_DSM0_REF3
.set ADC_DSM__RSVD1, CYREG_DSM0_RSVD1
.set ADC_DSM__SW0, CYREG_DSM0_SW0
.set ADC_DSM__SW2, CYREG_DSM0_SW2
.set ADC_DSM__SW3, CYREG_DSM0_SW3
.set ADC_DSM__SW4, CYREG_DSM0_SW4
.set ADC_DSM__SW6, CYREG_DSM0_SW6
.set ADC_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set ADC_DSM__TST0, CYREG_DSM0_TST0
.set ADC_DSM__TST1, CYREG_DSM0_TST1
.set ADC_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set ADC_Ext_CP_Clk__INDEX, 0x00
.set ADC_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set ADC_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_IRQ__INTC_MASK, 0x20000000
.set ADC_IRQ__INTC_NUMBER, 29
.set ADC_IRQ__INTC_PRIOR_NUM, 7
.set ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_theACLK__INDEX, 0x00
.set ADC_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_theACLK__PM_ACT_MSK, 0x01
.set ADC_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_theACLK__PM_STBY_MSK, 0x01

/* SW1 */
.set SW1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SW1__0__MASK, 0x20
.set SW1__0__PC, CYREG_PRT12_PC5
.set SW1__0__PORT, 12
.set SW1__0__SHIFT, 5
.set SW1__AG, CYREG_PRT12_AG
.set SW1__BIE, CYREG_PRT12_BIE
.set SW1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW1__BYP, CYREG_PRT12_BYP
.set SW1__DM0, CYREG_PRT12_DM0
.set SW1__DM1, CYREG_PRT12_DM1
.set SW1__DM2, CYREG_PRT12_DM2
.set SW1__DR, CYREG_PRT12_DR
.set SW1__INP_DIS, CYREG_PRT12_INP_DIS
.set SW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW1__MASK, 0x20
.set SW1__PORT, 12
.set SW1__PRT, CYREG_PRT12_PRT
.set SW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW1__PS, CYREG_PRT12_PS
.set SW1__SHIFT, 5
.set SW1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW1__SLW, CYREG_PRT12_SLW

/* SW2 */
.set SW2__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SW2__0__MASK, 0x10
.set SW2__0__PC, CYREG_PRT12_PC4
.set SW2__0__PORT, 12
.set SW2__0__SHIFT, 4
.set SW2__AG, CYREG_PRT12_AG
.set SW2__BIE, CYREG_PRT12_BIE
.set SW2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW2__BYP, CYREG_PRT12_BYP
.set SW2__DM0, CYREG_PRT12_DM0
.set SW2__DM1, CYREG_PRT12_DM1
.set SW2__DM2, CYREG_PRT12_DM2
.set SW2__DR, CYREG_PRT12_DR
.set SW2__INP_DIS, CYREG_PRT12_INP_DIS
.set SW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW2__MASK, 0x10
.set SW2__PORT, 12
.set SW2__PRT, CYREG_PRT12_PRT
.set SW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW2__PS, CYREG_PRT12_PS
.set SW2__SHIFT, 4
.set SW2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW2__SLW, CYREG_PRT12_SLW

/* SW3 */
.set SW3__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set SW3__0__MASK, 0x08
.set SW3__0__PC, CYREG_PRT12_PC3
.set SW3__0__PORT, 12
.set SW3__0__SHIFT, 3
.set SW3__AG, CYREG_PRT12_AG
.set SW3__BIE, CYREG_PRT12_BIE
.set SW3__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SW3__BYP, CYREG_PRT12_BYP
.set SW3__DM0, CYREG_PRT12_DM0
.set SW3__DM1, CYREG_PRT12_DM1
.set SW3__DM2, CYREG_PRT12_DM2
.set SW3__DR, CYREG_PRT12_DR
.set SW3__INP_DIS, CYREG_PRT12_INP_DIS
.set SW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SW3__MASK, 0x08
.set SW3__PORT, 12
.set SW3__PRT, CYREG_PRT12_PRT
.set SW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SW3__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SW3__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SW3__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SW3__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SW3__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SW3__PS, CYREG_PRT12_PS
.set SW3__SHIFT, 3
.set SW3__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SW3__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SW3__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SW3__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SW3__SLW, CYREG_PRT12_SLW

/* COL1 */
.set COL1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set COL1__0__MASK, 0x02
.set COL1__0__PC, CYREG_PRT3_PC1
.set COL1__0__PORT, 3
.set COL1__0__SHIFT, 1
.set COL1__AG, CYREG_PRT3_AG
.set COL1__AMUX, CYREG_PRT3_AMUX
.set COL1__BIE, CYREG_PRT3_BIE
.set COL1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL1__BYP, CYREG_PRT3_BYP
.set COL1__CTL, CYREG_PRT3_CTL
.set COL1__DM0, CYREG_PRT3_DM0
.set COL1__DM1, CYREG_PRT3_DM1
.set COL1__DM2, CYREG_PRT3_DM2
.set COL1__DR, CYREG_PRT3_DR
.set COL1__INP_DIS, CYREG_PRT3_INP_DIS
.set COL1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL1__LCD_EN, CYREG_PRT3_LCD_EN
.set COL1__MASK, 0x02
.set COL1__PORT, 3
.set COL1__PRT, CYREG_PRT3_PRT
.set COL1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL1__PS, CYREG_PRT3_PS
.set COL1__SHIFT, 1
.set COL1__SLW, CYREG_PRT3_SLW

/* COL2 */
.set COL2__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set COL2__0__MASK, 0x08
.set COL2__0__PC, CYREG_PRT3_PC3
.set COL2__0__PORT, 3
.set COL2__0__SHIFT, 3
.set COL2__AG, CYREG_PRT3_AG
.set COL2__AMUX, CYREG_PRT3_AMUX
.set COL2__BIE, CYREG_PRT3_BIE
.set COL2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL2__BYP, CYREG_PRT3_BYP
.set COL2__CTL, CYREG_PRT3_CTL
.set COL2__DM0, CYREG_PRT3_DM0
.set COL2__DM1, CYREG_PRT3_DM1
.set COL2__DM2, CYREG_PRT3_DM2
.set COL2__DR, CYREG_PRT3_DR
.set COL2__INP_DIS, CYREG_PRT3_INP_DIS
.set COL2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL2__LCD_EN, CYREG_PRT3_LCD_EN
.set COL2__MASK, 0x08
.set COL2__PORT, 3
.set COL2__PRT, CYREG_PRT3_PRT
.set COL2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL2__PS, CYREG_PRT3_PS
.set COL2__SHIFT, 3
.set COL2__SLW, CYREG_PRT3_SLW

/* COL3 */
.set COL3__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set COL3__0__MASK, 0x10
.set COL3__0__PC, CYREG_PRT3_PC4
.set COL3__0__PORT, 3
.set COL3__0__SHIFT, 4
.set COL3__AG, CYREG_PRT3_AG
.set COL3__AMUX, CYREG_PRT3_AMUX
.set COL3__BIE, CYREG_PRT3_BIE
.set COL3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set COL3__BYP, CYREG_PRT3_BYP
.set COL3__CTL, CYREG_PRT3_CTL
.set COL3__DM0, CYREG_PRT3_DM0
.set COL3__DM1, CYREG_PRT3_DM1
.set COL3__DM2, CYREG_PRT3_DM2
.set COL3__DR, CYREG_PRT3_DR
.set COL3__INP_DIS, CYREG_PRT3_INP_DIS
.set COL3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set COL3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set COL3__LCD_EN, CYREG_PRT3_LCD_EN
.set COL3__MASK, 0x10
.set COL3__PORT, 3
.set COL3__PRT, CYREG_PRT3_PRT
.set COL3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set COL3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set COL3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set COL3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set COL3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set COL3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set COL3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set COL3__PS, CYREG_PRT3_PS
.set COL3__SHIFT, 4
.set COL3__SLW, CYREG_PRT3_SLW

/* DUCK */
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set DUCK_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set DUCK_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set DUCK_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB12_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB12_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set DUCK_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set DUCK_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DUCK_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DUCK_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB12_MSK
.set DUCK_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set DUCK_PWMUDB_genblk8_stsreg__0__POS, 0
.set DUCK_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set DUCK_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set DUCK_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set DUCK_PWMUDB_genblk8_stsreg__2__POS, 2
.set DUCK_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set DUCK_PWMUDB_genblk8_stsreg__3__POS, 3
.set DUCK_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set DUCK_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB13_MSK
.set DUCK_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set DUCK_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB13_ST
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set DUCK_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set DUCK_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set DUCK_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set DUCK_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set DUCK_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set DUCK_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set DUCK_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set DUCK_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set DUCK_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set DUCK_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set DUCK_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set DUCK_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set DUCK_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set DUCK_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set DUCK_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set DUCK_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set DUCK_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set DUCK_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set DUCK_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set DUCK_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set DUCK_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set DUCK_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB13_F1

/* JUMP */
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set JUMP_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set JUMP_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set JUMP_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B1_UDB09_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B1_UDB09_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set JUMP_PWMUDB_genblk1_ctrlreg__MASK, 0x80
.set JUMP_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set JUMP_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set JUMP_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B1_UDB09_MSK
.set JUMP_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set JUMP_PWMUDB_genblk8_stsreg__0__POS, 0
.set JUMP_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set JUMP_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set JUMP_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set JUMP_PWMUDB_genblk8_stsreg__2__POS, 2
.set JUMP_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set JUMP_PWMUDB_genblk8_stsreg__3__POS, 3
.set JUMP_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set JUMP_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B1_UDB09_MSK
.set JUMP_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set JUMP_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set JUMP_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set JUMP_PWMUDB_genblk8_stsreg__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set JUMP_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set JUMP_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B1_UDB09_ST
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set JUMP_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set JUMP_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set JUMP_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B1_UDB08_A0
.set JUMP_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B1_UDB08_A1
.set JUMP_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set JUMP_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B1_UDB08_D0
.set JUMP_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B1_UDB08_D1
.set JUMP_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set JUMP_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set JUMP_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B1_UDB08_F0
.set JUMP_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B1_UDB08_F1
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B1_UDB09_10_A0
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B1_UDB09_10_A1
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B1_UDB09_10_D0
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B1_UDB09_10_D1
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B1_UDB09_10_F0
.set JUMP_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B1_UDB09_10_F1
.set JUMP_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B1_UDB09_A0_A1
.set JUMP_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B1_UDB09_A0
.set JUMP_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B1_UDB09_A1
.set JUMP_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B1_UDB09_D0_D1
.set JUMP_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B1_UDB09_D0
.set JUMP_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B1_UDB09_D1
.set JUMP_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set JUMP_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B1_UDB09_F0_F1
.set JUMP_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B1_UDB09_F0
.set JUMP_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B1_UDB09_F1
.set JUMP_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set JUMP_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL

/* LED1 */
.set LED1__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set LED1__0__MASK, 0x01
.set LED1__0__PC, CYREG_PRT0_PC0
.set LED1__0__PORT, 0
.set LED1__0__SHIFT, 0
.set LED1__AG, CYREG_PRT0_AG
.set LED1__AMUX, CYREG_PRT0_AMUX
.set LED1__BIE, CYREG_PRT0_BIE
.set LED1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED1__BYP, CYREG_PRT0_BYP
.set LED1__CTL, CYREG_PRT0_CTL
.set LED1__DM0, CYREG_PRT0_DM0
.set LED1__DM1, CYREG_PRT0_DM1
.set LED1__DM2, CYREG_PRT0_DM2
.set LED1__DR, CYREG_PRT0_DR
.set LED1__INP_DIS, CYREG_PRT0_INP_DIS
.set LED1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED1__LCD_EN, CYREG_PRT0_LCD_EN
.set LED1__MASK, 0x01
.set LED1__PORT, 0
.set LED1__PRT, CYREG_PRT0_PRT
.set LED1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED1__PS, CYREG_PRT0_PS
.set LED1__SHIFT, 0
.set LED1__SLW, CYREG_PRT0_SLW

/* LED2 */
.set LED2__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set LED2__0__MASK, 0x02
.set LED2__0__PC, CYREG_PRT0_PC1
.set LED2__0__PORT, 0
.set LED2__0__SHIFT, 1
.set LED2__AG, CYREG_PRT0_AG
.set LED2__AMUX, CYREG_PRT0_AMUX
.set LED2__BIE, CYREG_PRT0_BIE
.set LED2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED2__BYP, CYREG_PRT0_BYP
.set LED2__CTL, CYREG_PRT0_CTL
.set LED2__DM0, CYREG_PRT0_DM0
.set LED2__DM1, CYREG_PRT0_DM1
.set LED2__DM2, CYREG_PRT0_DM2
.set LED2__DR, CYREG_PRT0_DR
.set LED2__INP_DIS, CYREG_PRT0_INP_DIS
.set LED2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED2__LCD_EN, CYREG_PRT0_LCD_EN
.set LED2__MASK, 0x02
.set LED2__PORT, 0
.set LED2__PRT, CYREG_PRT0_PRT
.set LED2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED2__PS, CYREG_PRT0_PS
.set LED2__SHIFT, 1
.set LED2__SLW, CYREG_PRT0_SLW

/* LED3 */
.set LED3__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set LED3__0__MASK, 0x20
.set LED3__0__PC, CYREG_PRT0_PC5
.set LED3__0__PORT, 0
.set LED3__0__SHIFT, 5
.set LED3__AG, CYREG_PRT0_AG
.set LED3__AMUX, CYREG_PRT0_AMUX
.set LED3__BIE, CYREG_PRT0_BIE
.set LED3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED3__BYP, CYREG_PRT0_BYP
.set LED3__CTL, CYREG_PRT0_CTL
.set LED3__DM0, CYREG_PRT0_DM0
.set LED3__DM1, CYREG_PRT0_DM1
.set LED3__DM2, CYREG_PRT0_DM2
.set LED3__DR, CYREG_PRT0_DR
.set LED3__INP_DIS, CYREG_PRT0_INP_DIS
.set LED3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED3__LCD_EN, CYREG_PRT0_LCD_EN
.set LED3__MASK, 0x20
.set LED3__PORT, 0
.set LED3__PRT, CYREG_PRT0_PRT
.set LED3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED3__PS, CYREG_PRT0_PS
.set LED3__SHIFT, 5
.set LED3__SLW, CYREG_PRT0_SLW

/* LED4 */
.set LED4__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set LED4__0__MASK, 0x40
.set LED4__0__PC, CYREG_PRT0_PC6
.set LED4__0__PORT, 0
.set LED4__0__SHIFT, 6
.set LED4__AG, CYREG_PRT0_AG
.set LED4__AMUX, CYREG_PRT0_AMUX
.set LED4__BIE, CYREG_PRT0_BIE
.set LED4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set LED4__BYP, CYREG_PRT0_BYP
.set LED4__CTL, CYREG_PRT0_CTL
.set LED4__DM0, CYREG_PRT0_DM0
.set LED4__DM1, CYREG_PRT0_DM1
.set LED4__DM2, CYREG_PRT0_DM2
.set LED4__DR, CYREG_PRT0_DR
.set LED4__INP_DIS, CYREG_PRT0_INP_DIS
.set LED4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set LED4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT0_LCD_EN
.set LED4__MASK, 0x40
.set LED4__PORT, 0
.set LED4__PRT, CYREG_PRT0_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set LED4__PS, CYREG_PRT0_PS
.set LED4__SHIFT, 6
.set LED4__SLW, CYREG_PRT0_SLW

/* POT1 */
.set POT1__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set POT1__0__MASK, 0x04
.set POT1__0__PC, CYREG_PRT1_PC2
.set POT1__0__PORT, 1
.set POT1__0__SHIFT, 2
.set POT1__AG, CYREG_PRT1_AG
.set POT1__AMUX, CYREG_PRT1_AMUX
.set POT1__BIE, CYREG_PRT1_BIE
.set POT1__BIT_MASK, CYREG_PRT1_BIT_MASK
.set POT1__BYP, CYREG_PRT1_BYP
.set POT1__CTL, CYREG_PRT1_CTL
.set POT1__DM0, CYREG_PRT1_DM0
.set POT1__DM1, CYREG_PRT1_DM1
.set POT1__DM2, CYREG_PRT1_DM2
.set POT1__DR, CYREG_PRT1_DR
.set POT1__INP_DIS, CYREG_PRT1_INP_DIS
.set POT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set POT1__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set POT1__LCD_EN, CYREG_PRT1_LCD_EN
.set POT1__MASK, 0x04
.set POT1__PORT, 1
.set POT1__PRT, CYREG_PRT1_PRT
.set POT1__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set POT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set POT1__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set POT1__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set POT1__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set POT1__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set POT1__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set POT1__PS, CYREG_PRT1_PS
.set POT1__SHIFT, 2
.set POT1__SLW, CYREG_PRT1_SLW

/* POT2 */
.set POT2__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set POT2__0__MASK, 0x08
.set POT2__0__PC, CYREG_IO_PC_PRT15_PC3
.set POT2__0__PORT, 15
.set POT2__0__SHIFT, 3
.set POT2__AG, CYREG_PRT15_AG
.set POT2__AMUX, CYREG_PRT15_AMUX
.set POT2__BIE, CYREG_PRT15_BIE
.set POT2__BIT_MASK, CYREG_PRT15_BIT_MASK
.set POT2__BYP, CYREG_PRT15_BYP
.set POT2__CTL, CYREG_PRT15_CTL
.set POT2__DM0, CYREG_PRT15_DM0
.set POT2__DM1, CYREG_PRT15_DM1
.set POT2__DM2, CYREG_PRT15_DM2
.set POT2__DR, CYREG_PRT15_DR
.set POT2__INP_DIS, CYREG_PRT15_INP_DIS
.set POT2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set POT2__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set POT2__LCD_EN, CYREG_PRT15_LCD_EN
.set POT2__MASK, 0x08
.set POT2__PORT, 15
.set POT2__PRT, CYREG_PRT15_PRT
.set POT2__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set POT2__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set POT2__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set POT2__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set POT2__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set POT2__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set POT2__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set POT2__PS, CYREG_PRT15_PS
.set POT2__SHIFT, 3
.set POT2__SLW, CYREG_PRT15_SLW

/* ROW0 */
.set ROW0__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set ROW0__0__MASK, 0x20
.set ROW0__0__PC, CYREG_PRT3_PC5
.set ROW0__0__PORT, 3
.set ROW0__0__SHIFT, 5
.set ROW0__AG, CYREG_PRT3_AG
.set ROW0__AMUX, CYREG_PRT3_AMUX
.set ROW0__BIE, CYREG_PRT3_BIE
.set ROW0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW0__BYP, CYREG_PRT3_BYP
.set ROW0__CTL, CYREG_PRT3_CTL
.set ROW0__DM0, CYREG_PRT3_DM0
.set ROW0__DM1, CYREG_PRT3_DM1
.set ROW0__DM2, CYREG_PRT3_DM2
.set ROW0__DR, CYREG_PRT3_DR
.set ROW0__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW0__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW0__MASK, 0x20
.set ROW0__PORT, 3
.set ROW0__PRT, CYREG_PRT3_PRT
.set ROW0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW0__PS, CYREG_PRT3_PS
.set ROW0__SHIFT, 5
.set ROW0__SLW, CYREG_PRT3_SLW

/* ROW1 */
.set ROW1__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set ROW1__0__MASK, 0x40
.set ROW1__0__PC, CYREG_PRT3_PC6
.set ROW1__0__PORT, 3
.set ROW1__0__SHIFT, 6
.set ROW1__AG, CYREG_PRT3_AG
.set ROW1__AMUX, CYREG_PRT3_AMUX
.set ROW1__BIE, CYREG_PRT3_BIE
.set ROW1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW1__BYP, CYREG_PRT3_BYP
.set ROW1__CTL, CYREG_PRT3_CTL
.set ROW1__DM0, CYREG_PRT3_DM0
.set ROW1__DM1, CYREG_PRT3_DM1
.set ROW1__DM2, CYREG_PRT3_DM2
.set ROW1__DR, CYREG_PRT3_DR
.set ROW1__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW1__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW1__MASK, 0x40
.set ROW1__PORT, 3
.set ROW1__PRT, CYREG_PRT3_PRT
.set ROW1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW1__PS, CYREG_PRT3_PS
.set ROW1__SHIFT, 6
.set ROW1__SLW, CYREG_PRT3_SLW

/* ROW2 */
.set ROW2__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set ROW2__0__MASK, 0x80
.set ROW2__0__PC, CYREG_PRT3_PC7
.set ROW2__0__PORT, 3
.set ROW2__0__SHIFT, 7
.set ROW2__AG, CYREG_PRT3_AG
.set ROW2__AMUX, CYREG_PRT3_AMUX
.set ROW2__BIE, CYREG_PRT3_BIE
.set ROW2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set ROW2__BYP, CYREG_PRT3_BYP
.set ROW2__CTL, CYREG_PRT3_CTL
.set ROW2__DM0, CYREG_PRT3_DM0
.set ROW2__DM1, CYREG_PRT3_DM1
.set ROW2__DM2, CYREG_PRT3_DM2
.set ROW2__DR, CYREG_PRT3_DR
.set ROW2__INP_DIS, CYREG_PRT3_INP_DIS
.set ROW2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set ROW2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set ROW2__LCD_EN, CYREG_PRT3_LCD_EN
.set ROW2__MASK, 0x80
.set ROW2__PORT, 3
.set ROW2__PRT, CYREG_PRT3_PRT
.set ROW2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set ROW2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set ROW2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set ROW2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set ROW2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set ROW2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set ROW2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set ROW2__PS, CYREG_PRT3_PS
.set ROW2__SHIFT, 7
.set ROW2__SLW, CYREG_PRT3_SLW

/* ROW3 */
.set ROW3__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set ROW3__0__MASK, 0x01
.set ROW3__0__PC, CYREG_IO_PC_PRT15_PC0
.set ROW3__0__PORT, 15
.set ROW3__0__SHIFT, 0
.set ROW3__AG, CYREG_PRT15_AG
.set ROW3__AMUX, CYREG_PRT15_AMUX
.set ROW3__BIE, CYREG_PRT15_BIE
.set ROW3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set ROW3__BYP, CYREG_PRT15_BYP
.set ROW3__CTL, CYREG_PRT15_CTL
.set ROW3__DM0, CYREG_PRT15_DM0
.set ROW3__DM1, CYREG_PRT15_DM1
.set ROW3__DM2, CYREG_PRT15_DM2
.set ROW3__DR, CYREG_PRT15_DR
.set ROW3__INP_DIS, CYREG_PRT15_INP_DIS
.set ROW3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set ROW3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set ROW3__LCD_EN, CYREG_PRT15_LCD_EN
.set ROW3__MASK, 0x01
.set ROW3__PORT, 15
.set ROW3__PRT, CYREG_PRT15_PRT
.set ROW3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set ROW3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set ROW3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set ROW3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set ROW3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set ROW3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set ROW3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set ROW3__PS, CYREG_PRT15_PS
.set ROW3__SHIFT, 0
.set ROW3__SLW, CYREG_PRT15_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB06_07_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB06_07_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB06_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB06_07_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB06_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB06_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB06_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB06_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB06_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB06_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB06_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB06_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB06_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB06_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB06_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB05_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB05_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB05_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB05_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB05_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB05_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB05_06_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB05_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB05_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* VDAC */
.set VDAC_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC_viDAC8__D, CYREG_DAC0_D
.set VDAC_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC_viDAC8__PM_ACT_MSK, 0x01
.set VDAC_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC_viDAC8__PM_STBY_MSK, 0x01
.set VDAC_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC_viDAC8__TR, CYREG_DAC0_TR
.set VDAC_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC_viDAC8__TST, CYREG_DAC0_TST

/* Audio */
.set Audio__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Audio__0__MASK, 0x20
.set Audio__0__PC, CYREG_IO_PC_PRT15_PC5
.set Audio__0__PORT, 15
.set Audio__0__SHIFT, 5
.set Audio__AG, CYREG_PRT15_AG
.set Audio__AMUX, CYREG_PRT15_AMUX
.set Audio__BIE, CYREG_PRT15_BIE
.set Audio__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Audio__BYP, CYREG_PRT15_BYP
.set Audio__CTL, CYREG_PRT15_CTL
.set Audio__DM0, CYREG_PRT15_DM0
.set Audio__DM1, CYREG_PRT15_DM1
.set Audio__DM2, CYREG_PRT15_DM2
.set Audio__DR, CYREG_PRT15_DR
.set Audio__INP_DIS, CYREG_PRT15_INP_DIS
.set Audio__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Audio__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Audio__LCD_EN, CYREG_PRT15_LCD_EN
.set Audio__MASK, 0x20
.set Audio__PORT, 15
.set Audio__PRT, CYREG_PRT15_PRT
.set Audio__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Audio__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Audio__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Audio__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Audio__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Audio__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Audio__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Audio__PS, CYREG_PRT15_PS
.set Audio__SHIFT, 5
.set Audio__SLW, CYREG_PRT15_SLW

/* Timer */
.set Timer_audio_TimerHW__CAP0, CYREG_TMR1_CAP0
.set Timer_audio_TimerHW__CAP1, CYREG_TMR1_CAP1
.set Timer_audio_TimerHW__CFG0, CYREG_TMR1_CFG0
.set Timer_audio_TimerHW__CFG1, CYREG_TMR1_CFG1
.set Timer_audio_TimerHW__CFG2, CYREG_TMR1_CFG2
.set Timer_audio_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set Timer_audio_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set Timer_audio_TimerHW__PER0, CYREG_TMR1_PER0
.set Timer_audio_TimerHW__PER1, CYREG_TMR1_PER1
.set Timer_audio_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_audio_TimerHW__PM_ACT_MSK, 0x02
.set Timer_audio_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_audio_TimerHW__PM_STBY_MSK, 0x02
.set Timer_audio_TimerHW__RT0, CYREG_TMR1_RT0
.set Timer_audio_TimerHW__RT1, CYREG_TMR1_RT1
.set Timer_audio_TimerHW__SR0, CYREG_TMR1_SR0
.set Timer_DAC_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_DAC_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_DAC_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_DAC_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_DAC_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_DAC_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_DAC_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_DAC_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_DAC_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_DAC_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_DAC_TimerHW__PM_ACT_MSK, 0x01
.set Timer_DAC_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_DAC_TimerHW__PM_STBY_MSK, 0x01
.set Timer_DAC_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_DAC_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_DAC_TimerHW__SR0, CYREG_TMR0_SR0
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set Timer_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set Timer_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set Timer_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set Timer_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set Timer_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set Timer_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set Timer_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set Timer_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set Timer_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set Timer_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set Timer_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set Timer_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set Timer_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set Timer_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set Timer_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set Timer_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set Timer_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set Timer_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set Timer_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set Timer_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set Timer_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set Timer_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set Timer_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1
.set Timer_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B1_UDB06_MSK_ACTL
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set Timer_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set Timer_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set Timer_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B1_UDB07_A0
.set Timer_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B1_UDB07_A1
.set Timer_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set Timer_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B1_UDB07_D0
.set Timer_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B1_UDB07_D1
.set Timer_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set Timer_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set Timer_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B1_UDB07_F0
.set Timer_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B1_UDB07_F1

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x08
.set isr_1__INTC_NUMBER, 3
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_RX */
.set isr_RX__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_RX__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_RX__INTC_MASK, 0x10
.set isr_RX__INTC_NUMBER, 4
.set isr_RX__INTC_PRIOR_NUM, 7
.set isr_RX__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_RX__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_RX__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* Clock_2 */
.set Clock_2__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_2__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_2__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_2__CFG2_SRC_SEL_MASK, 0x07
.set Clock_2__INDEX, 0x02
.set Clock_2__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_2__PM_ACT_MSK, 0x04
.set Clock_2__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_2__PM_STBY_MSK, 0x04

/* Receive */
.set Receive__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Receive__0__MASK, 0x02
.set Receive__0__PC, CYREG_IO_PC_PRT15_PC1
.set Receive__0__PORT, 15
.set Receive__0__SHIFT, 1
.set Receive__AG, CYREG_PRT15_AG
.set Receive__AMUX, CYREG_PRT15_AMUX
.set Receive__BIE, CYREG_PRT15_BIE
.set Receive__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Receive__BYP, CYREG_PRT15_BYP
.set Receive__CTL, CYREG_PRT15_CTL
.set Receive__DM0, CYREG_PRT15_DM0
.set Receive__DM1, CYREG_PRT15_DM1
.set Receive__DM2, CYREG_PRT15_DM2
.set Receive__DR, CYREG_PRT15_DR
.set Receive__INP_DIS, CYREG_PRT15_INP_DIS
.set Receive__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Receive__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Receive__LCD_EN, CYREG_PRT15_LCD_EN
.set Receive__MASK, 0x02
.set Receive__PORT, 15
.set Receive__PRT, CYREG_PRT15_PRT
.set Receive__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Receive__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Receive__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Receive__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Receive__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Receive__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Receive__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Receive__PS, CYREG_PRT15_PS
.set Receive__SHIFT, 1
.set Receive__SLW, CYREG_PRT15_SLW

/* USBUART */
.set USBUART_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_arb_int__INTC_MASK, 0x400000
.set USBUART_arb_int__INTC_NUMBER, 22
.set USBUART_arb_int__INTC_PRIOR_NUM, 7
.set USBUART_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USBUART_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_bus_reset__INTC_MASK, 0x800000
.set USBUART_bus_reset__INTC_NUMBER, 23
.set USBUART_bus_reset__INTC_PRIOR_NUM, 7
.set USBUART_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USBUART_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USBUART_Dm__0__MASK, 0x80
.set USBUART_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USBUART_Dm__0__PORT, 15
.set USBUART_Dm__0__SHIFT, 7
.set USBUART_Dm__AG, CYREG_PRT15_AG
.set USBUART_Dm__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dm__BIE, CYREG_PRT15_BIE
.set USBUART_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dm__BYP, CYREG_PRT15_BYP
.set USBUART_Dm__CTL, CYREG_PRT15_CTL
.set USBUART_Dm__DM0, CYREG_PRT15_DM0
.set USBUART_Dm__DM1, CYREG_PRT15_DM1
.set USBUART_Dm__DM2, CYREG_PRT15_DM2
.set USBUART_Dm__DR, CYREG_PRT15_DR
.set USBUART_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dm__MASK, 0x80
.set USBUART_Dm__PORT, 15
.set USBUART_Dm__PRT, CYREG_PRT15_PRT
.set USBUART_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dm__PS, CYREG_PRT15_PS
.set USBUART_Dm__SHIFT, 7
.set USBUART_Dm__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USBUART_Dp__0__MASK, 0x40
.set USBUART_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USBUART_Dp__0__PORT, 15
.set USBUART_Dp__0__SHIFT, 6
.set USBUART_Dp__AG, CYREG_PRT15_AG
.set USBUART_Dp__AMUX, CYREG_PRT15_AMUX
.set USBUART_Dp__BIE, CYREG_PRT15_BIE
.set USBUART_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USBUART_Dp__BYP, CYREG_PRT15_BYP
.set USBUART_Dp__CTL, CYREG_PRT15_CTL
.set USBUART_Dp__DM0, CYREG_PRT15_DM0
.set USBUART_Dp__DM1, CYREG_PRT15_DM1
.set USBUART_Dp__DM2, CYREG_PRT15_DM2
.set USBUART_Dp__DR, CYREG_PRT15_DR
.set USBUART_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USBUART_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USBUART_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USBUART_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USBUART_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USBUART_Dp__MASK, 0x40
.set USBUART_Dp__PORT, 15
.set USBUART_Dp__PRT, CYREG_PRT15_PRT
.set USBUART_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USBUART_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USBUART_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USBUART_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USBUART_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USBUART_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USBUART_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USBUART_Dp__PS, CYREG_PRT15_PS
.set USBUART_Dp__SHIFT, 6
.set USBUART_Dp__SLW, CYREG_PRT15_SLW
.set USBUART_Dp__SNAP, CYREG_PICU_15_SNAP_15
.set USBUART_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_dp_int__INTC_MASK, 0x1000
.set USBUART_dp_int__INTC_NUMBER, 12
.set USBUART_dp_int__INTC_PRIOR_NUM, 7
.set USBUART_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USBUART_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_0__INTC_MASK, 0x1000000
.set USBUART_ep_0__INTC_NUMBER, 24
.set USBUART_ep_0__INTC_PRIOR_NUM, 7
.set USBUART_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USBUART_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_1__INTC_MASK, 0x01
.set USBUART_ep_1__INTC_NUMBER, 0
.set USBUART_ep_1__INTC_PRIOR_NUM, 7
.set USBUART_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set USBUART_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_2__INTC_MASK, 0x02
.set USBUART_ep_2__INTC_NUMBER, 1
.set USBUART_ep_2__INTC_PRIOR_NUM, 7
.set USBUART_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set USBUART_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_ep_3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_ep_3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_ep_3__INTC_MASK, 0x04
.set USBUART_ep_3__INTC_NUMBER, 2
.set USBUART_ep_3__INTC_PRIOR_NUM, 7
.set USBUART_ep_3__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set USBUART_ep_3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_ep_3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USBUART_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USBUART_sof_int__INTC_MASK, 0x200000
.set USBUART_sof_int__INTC_NUMBER, 21
.set USBUART_sof_int__INTC_PRIOR_NUM, 7
.set USBUART_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USBUART_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USBUART_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set USBUART_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USBUART_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USBUART_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USBUART_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USBUART_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USBUART_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USBUART_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USBUART_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USBUART_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USBUART_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USBUART_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USBUART_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USBUART_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USBUART_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USBUART_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USBUART_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USBUART_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USBUART_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USBUART_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USBUART_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USBUART_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USBUART_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USBUART_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USBUART_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USBUART_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USBUART_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USBUART_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USBUART_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USBUART_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USBUART_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USBUART_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USBUART_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USBUART_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USBUART_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USBUART_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USBUART_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USBUART_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USBUART_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USBUART_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USBUART_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USBUART_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USBUART_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USBUART_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USBUART_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USBUART_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USBUART_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USBUART_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USBUART_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USBUART_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USBUART_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USBUART_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USBUART_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USBUART_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USBUART_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USBUART_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USBUART_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USBUART_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USBUART_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USBUART_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USBUART_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USBUART_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USBUART_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USBUART_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USBUART_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USBUART_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USBUART_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USBUART_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USBUART_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USBUART_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USBUART_USB__CR0, CYREG_USB_CR0
.set USBUART_USB__CR1, CYREG_USB_CR1
.set USBUART_USB__CWA, CYREG_USB_CWA
.set USBUART_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USBUART_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USBUART_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USBUART_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USBUART_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USBUART_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USBUART_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USBUART_USB__EP0_CR, CYREG_USB_EP0_CR
.set USBUART_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USBUART_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USBUART_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USBUART_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USBUART_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USBUART_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USBUART_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USBUART_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USBUART_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USBUART_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USBUART_USB__PM_ACT_MSK, 0x01
.set USBUART_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USBUART_USB__PM_STBY_MSK, 0x01
.set USBUART_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USBUART_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USBUART_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USBUART_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USBUART_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USBUART_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USBUART_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USBUART_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USBUART_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USBUART_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USBUART_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USBUART_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USBUART_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USBUART_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USBUART_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USBUART_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USBUART_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USBUART_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USBUART_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USBUART_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USBUART_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USBUART_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USBUART_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USBUART_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USBUART_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USBUART_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USBUART_USB__SOF0, CYREG_USB_SOF0
.set USBUART_USB__SOF1, CYREG_USB_SOF1
.set USBUART_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USBUART_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USBUART_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* isr_sw1 */
.set isr_sw1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sw1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sw1__INTC_MASK, 0x20
.set isr_sw1__INTC_NUMBER, 5
.set isr_sw1__INTC_PRIOR_NUM, 7
.set isr_sw1__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_sw1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sw1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_sw2 */
.set isr_sw2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sw2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sw2__INTC_MASK, 0x40
.set isr_sw2__INTC_NUMBER, 6
.set isr_sw2__INTC_PRIOR_NUM, 7
.set isr_sw2__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set isr_sw2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sw2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_sw3 */
.set isr_sw3__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_sw3__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_sw3__INTC_MASK, 0x80
.set isr_sw3__INTC_NUMBER, 7
.set isr_sw3__INTC_PRIOR_NUM, 7
.set isr_sw3__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set isr_sw3__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_sw3__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* LCD_Char */
.set LCD_Char_LCDPort__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set LCD_Char_LCDPort__0__MASK, 0x01
.set LCD_Char_LCDPort__0__PC, CYREG_PRT2_PC0
.set LCD_Char_LCDPort__0__PORT, 2
.set LCD_Char_LCDPort__0__SHIFT, 0
.set LCD_Char_LCDPort__1__INTTYPE, CYREG_PICU2_INTTYPE1
.set LCD_Char_LCDPort__1__MASK, 0x02
.set LCD_Char_LCDPort__1__PC, CYREG_PRT2_PC1
.set LCD_Char_LCDPort__1__PORT, 2
.set LCD_Char_LCDPort__1__SHIFT, 1
.set LCD_Char_LCDPort__2__INTTYPE, CYREG_PICU2_INTTYPE2
.set LCD_Char_LCDPort__2__MASK, 0x04
.set LCD_Char_LCDPort__2__PC, CYREG_PRT2_PC2
.set LCD_Char_LCDPort__2__PORT, 2
.set LCD_Char_LCDPort__2__SHIFT, 2
.set LCD_Char_LCDPort__3__INTTYPE, CYREG_PICU2_INTTYPE3
.set LCD_Char_LCDPort__3__MASK, 0x08
.set LCD_Char_LCDPort__3__PC, CYREG_PRT2_PC3
.set LCD_Char_LCDPort__3__PORT, 2
.set LCD_Char_LCDPort__3__SHIFT, 3
.set LCD_Char_LCDPort__4__INTTYPE, CYREG_PICU2_INTTYPE4
.set LCD_Char_LCDPort__4__MASK, 0x10
.set LCD_Char_LCDPort__4__PC, CYREG_PRT2_PC4
.set LCD_Char_LCDPort__4__PORT, 2
.set LCD_Char_LCDPort__4__SHIFT, 4
.set LCD_Char_LCDPort__5__INTTYPE, CYREG_PICU2_INTTYPE5
.set LCD_Char_LCDPort__5__MASK, 0x20
.set LCD_Char_LCDPort__5__PC, CYREG_PRT2_PC5
.set LCD_Char_LCDPort__5__PORT, 2
.set LCD_Char_LCDPort__5__SHIFT, 5
.set LCD_Char_LCDPort__6__INTTYPE, CYREG_PICU2_INTTYPE6
.set LCD_Char_LCDPort__6__MASK, 0x40
.set LCD_Char_LCDPort__6__PC, CYREG_PRT2_PC6
.set LCD_Char_LCDPort__6__PORT, 2
.set LCD_Char_LCDPort__6__SHIFT, 6
.set LCD_Char_LCDPort__AG, CYREG_PRT2_AG
.set LCD_Char_LCDPort__AMUX, CYREG_PRT2_AMUX
.set LCD_Char_LCDPort__BIE, CYREG_PRT2_BIE
.set LCD_Char_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set LCD_Char_LCDPort__BYP, CYREG_PRT2_BYP
.set LCD_Char_LCDPort__CTL, CYREG_PRT2_CTL
.set LCD_Char_LCDPort__DM0, CYREG_PRT2_DM0
.set LCD_Char_LCDPort__DM1, CYREG_PRT2_DM1
.set LCD_Char_LCDPort__DM2, CYREG_PRT2_DM2
.set LCD_Char_LCDPort__DR, CYREG_PRT2_DR
.set LCD_Char_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set LCD_Char_LCDPort__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set LCD_Char_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set LCD_Char_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set LCD_Char_LCDPort__MASK, 0x7F
.set LCD_Char_LCDPort__PORT, 2
.set LCD_Char_LCDPort__PRT, CYREG_PRT2_PRT
.set LCD_Char_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set LCD_Char_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set LCD_Char_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set LCD_Char_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set LCD_Char_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set LCD_Char_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set LCD_Char_LCDPort__PS, CYREG_PRT2_PS
.set LCD_Char_LCDPort__SHIFT, 0
.set LCD_Char_LCDPort__SLW, CYREG_PRT2_SLW

/* Transmit */
.set Transmit__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Transmit__0__MASK, 0x04
.set Transmit__0__PC, CYREG_IO_PC_PRT15_PC2
.set Transmit__0__PORT, 15
.set Transmit__0__SHIFT, 2
.set Transmit__AG, CYREG_PRT15_AG
.set Transmit__AMUX, CYREG_PRT15_AMUX
.set Transmit__BIE, CYREG_PRT15_BIE
.set Transmit__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Transmit__BYP, CYREG_PRT15_BYP
.set Transmit__CTL, CYREG_PRT15_CTL
.set Transmit__DM0, CYREG_PRT15_DM0
.set Transmit__DM1, CYREG_PRT15_DM1
.set Transmit__DM2, CYREG_PRT15_DM2
.set Transmit__DR, CYREG_PRT15_DR
.set Transmit__INP_DIS, CYREG_PRT15_INP_DIS
.set Transmit__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Transmit__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Transmit__LCD_EN, CYREG_PRT15_LCD_EN
.set Transmit__MASK, 0x04
.set Transmit__PORT, 15
.set Transmit__PRT, CYREG_PRT15_PRT
.set Transmit__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Transmit__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Transmit__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Transmit__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Transmit__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Transmit__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Transmit__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Transmit__PS, CYREG_PRT15_PS
.set Transmit__SHIFT, 2
.set Transmit__SLW, CYREG_PRT15_SLW

/* PWM_to_servo */
.set PWM_to_servo__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set PWM_to_servo__0__MASK, 0x20
.set PWM_to_servo__0__PC, CYREG_PRT1_PC5
.set PWM_to_servo__0__PORT, 1
.set PWM_to_servo__0__SHIFT, 5
.set PWM_to_servo__AG, CYREG_PRT1_AG
.set PWM_to_servo__AMUX, CYREG_PRT1_AMUX
.set PWM_to_servo__BIE, CYREG_PRT1_BIE
.set PWM_to_servo__BIT_MASK, CYREG_PRT1_BIT_MASK
.set PWM_to_servo__BYP, CYREG_PRT1_BYP
.set PWM_to_servo__CTL, CYREG_PRT1_CTL
.set PWM_to_servo__DM0, CYREG_PRT1_DM0
.set PWM_to_servo__DM1, CYREG_PRT1_DM1
.set PWM_to_servo__DM2, CYREG_PRT1_DM2
.set PWM_to_servo__DR, CYREG_PRT1_DR
.set PWM_to_servo__INP_DIS, CYREG_PRT1_INP_DIS
.set PWM_to_servo__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set PWM_to_servo__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set PWM_to_servo__LCD_EN, CYREG_PRT1_LCD_EN
.set PWM_to_servo__MASK, 0x20
.set PWM_to_servo__PORT, 1
.set PWM_to_servo__PRT, CYREG_PRT1_PRT
.set PWM_to_servo__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set PWM_to_servo__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set PWM_to_servo__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set PWM_to_servo__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set PWM_to_servo__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set PWM_to_servo__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set PWM_to_servo__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set PWM_to_servo__PS, CYREG_PRT1_PS
.set PWM_to_servo__SHIFT, 5
.set PWM_to_servo__SLW, CYREG_PRT1_SLW
.set PWM_to_servo_1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set PWM_to_servo_1__0__MASK, 0x80
.set PWM_to_servo_1__0__PC, CYREG_PRT2_PC7
.set PWM_to_servo_1__0__PORT, 2
.set PWM_to_servo_1__0__SHIFT, 7
.set PWM_to_servo_1__AG, CYREG_PRT2_AG
.set PWM_to_servo_1__AMUX, CYREG_PRT2_AMUX
.set PWM_to_servo_1__BIE, CYREG_PRT2_BIE
.set PWM_to_servo_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set PWM_to_servo_1__BYP, CYREG_PRT2_BYP
.set PWM_to_servo_1__CTL, CYREG_PRT2_CTL
.set PWM_to_servo_1__DM0, CYREG_PRT2_DM0
.set PWM_to_servo_1__DM1, CYREG_PRT2_DM1
.set PWM_to_servo_1__DM2, CYREG_PRT2_DM2
.set PWM_to_servo_1__DR, CYREG_PRT2_DR
.set PWM_to_servo_1__INP_DIS, CYREG_PRT2_INP_DIS
.set PWM_to_servo_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set PWM_to_servo_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set PWM_to_servo_1__LCD_EN, CYREG_PRT2_LCD_EN
.set PWM_to_servo_1__MASK, 0x80
.set PWM_to_servo_1__PORT, 2
.set PWM_to_servo_1__PRT, CYREG_PRT2_PRT
.set PWM_to_servo_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set PWM_to_servo_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set PWM_to_servo_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set PWM_to_servo_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set PWM_to_servo_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set PWM_to_servo_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set PWM_to_servo_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set PWM_to_servo_1__PS, CYREG_PRT2_PS
.set PWM_to_servo_1__SHIFT, 7
.set PWM_to_servo_1__SLW, CYREG_PRT2_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000000F8
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
