[General]
ARRAY_DISPLAY_LIMIT=1024
RADIX=hex
TIME_UNIT=ns
TRACE_LIMIT=65536
VHDL_ENTITY_SCOPE_FILTER=true
VHDL_PACKAGE_SCOPE_FILTER=false
VHDL_BLOCK_SCOPE_FILTER=true
VHDL_PROCESS_SCOPE_FILTER=false
VHDL_PROCEDURE_SCOPE_FILTER=false
VERILOG_MODULE_SCOPE_FILTER=true
VERILOG_PACKAGE_SCOPE_FILTER=false
VERILOG_BLOCK_SCOPE_FILTER=false
VERILOG_TASK_SCOPE_FILTER=false
VERILOG_PROCESS_SCOPE_FILTER=false
INPUT_OBJECT_FILTER=true
OUTPUT_OBJECT_FILTER=true
INOUT_OBJECT_FILTER=true
INTERNAL_OBJECT_FILTER=true
CONSTANT_OBJECT_FILTER=true
VARIABLE_OBJECT_FILTER=true
INPUT_PROTOINST_FILTER=true
OUTPUT_PROTOINST_FILTER=true
INOUT_PROTOINST_FILTER=true
INTERNAL_PROTOINST_FILTER=true
CONSTANT_PROTOINST_FILTER=true
VARIABLE_PROTOINST_FILTER=true
SCOPE_NAME_COLUMN_WIDTH=239
SCOPE_DESIGN_UNIT_COLUMN_WIDTH=250
SCOPE_BLOCK_TYPE_COLUMN_WIDTH=121
OBJECT_NAME_COLUMN_WIDTH=168
OBJECT_VALUE_COLUMN_WIDTH=147
OBJECT_DATA_TYPE_COLUMN_WIDTH=106
PROCESS_NAME_COLUMN_WIDTH=75
PROCESS_TYPE_COLUMN_WIDTH=75
FRAME_INDEX_COLUMN_WIDTH=75
FRAME_NAME_COLUMN_WIDTH=75
FRAME_FILE_NAME_COLUMN_WIDTH=75
FRAME_LINE_NUM_COLUMN_WIDTH=75
LOCAL_NAME_COLUMN_WIDTH=75
LOCAL_VALUE_COLUMN_WIDTH=75
LOCAL_DATA_TYPE_COLUMN_WIDTH=0
PROTO_NAME_COLUMN_WIDTH=0
PROTO_VALUE_COLUMN_WIDTH=0
INPUT_LOCAL_FILTER=1
OUTPUT_LOCAL_FILTER=1
INOUT_LOCAL_FILTER=1
INTERNAL_LOCAL_FILTER=1
CONSTANT_LOCAL_FILTER=1
VARIABLE_LOCAL_FILTER=1
[Object Radixes]
RADIX_0=dec /main_sim/DUT/values/ExpB;
RADIX_1=hex /main_sim/DUT/divide/ManB;
RADIX_2=hex /main_sim/DUT/divide/A;
RADIX_3=bin /main_sim/DUT/divide/Q;
RADIX_4=bin /main_sim/DUT/norm/NumberNormalized;
RADIX_5=bin /main_sim/DUT/norm/QuotientAfterDivide;
RADIX_6=hex /main_sim/DUT/norm/MantisaNormalizata;
RADIX_7=bin /main_sim/DUT/norm/MantisaRotunjita;
RADIX_8=unsigned /main_sim/DUT/norm/RestAfterDivide;
RADIX_9=dec /main_sim/DUT/exponent_sign/expp/ExpB;
RADIX_10=dec /main_sim/DUT/exponent_sign/expp/ExpA;
RADIX_11=dec /main_sim/DUT/exponent_sign/expp/Exp;
RADIX_12=unsigned /main_sim/DUT/norm/mantisa/RestAfterDivide;
RADIX_13=bin /main_sim/DUT/norm/mantisa/MantisaNormalizata;
RADIX_14=bin /main_sim/DUT/norm/mantisa/MantisaAfterDivide;
RADIX_15=unsigned /main_sim/DUT/norm/rotunjire/RestAfterDivide;
