// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
// Date        : Fri May  2 20:44:03 2025
// Host        : AngelPC running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_MCP_DRIVER_0_0_sim_netlist.v
// Design      : design_1_MCP_DRIVER_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7s25csga225-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_DAC
   (SDI,
    SCK,
    nCS1,
    nCS2,
    nCS3,
    nCS4,
    phase_1_reg,
    rst,
    clk,
    v3_2,
    v3_1,
    v1_2,
    v2_1,
    v2_2,
    v1_1,
    v4_1,
    v4_2,
    clk_enable);
  output SDI;
  output SCK;
  output nCS1;
  output nCS2;
  output nCS3;
  output nCS4;
  output phase_1_reg;
  input rst;
  input clk;
  input [15:0]v3_2;
  input [15:0]v3_1;
  input [15:0]v1_2;
  input [15:0]v2_1;
  input [15:0]v2_2;
  input [15:0]v1_1;
  input [15:0]v4_1;
  input [15:0]v4_2;
  input clk_enable;

  wire [0:0]Delay10_reg;
  wire \Delay10_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay10_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay10_reg_reg_gate_n_0;
  wire [0:0]Delay11_reg;
  wire \Delay11_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay11_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay11_reg_reg_gate_n_0;
  wire \Delay12_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay12_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay12_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay12_reg_reg_gate__0_n_0;
  wire Delay12_reg_reg_gate__10_n_0;
  wire Delay12_reg_reg_gate__11_n_0;
  wire Delay12_reg_reg_gate__12_n_0;
  wire Delay12_reg_reg_gate__13_n_0;
  wire Delay12_reg_reg_gate__14_n_0;
  wire Delay12_reg_reg_gate__1_n_0;
  wire Delay12_reg_reg_gate__2_n_0;
  wire Delay12_reg_reg_gate__3_n_0;
  wire Delay12_reg_reg_gate__4_n_0;
  wire Delay12_reg_reg_gate__5_n_0;
  wire Delay12_reg_reg_gate__6_n_0;
  wire Delay12_reg_reg_gate__7_n_0;
  wire Delay12_reg_reg_gate__8_n_0;
  wire Delay12_reg_reg_gate__9_n_0;
  wire Delay12_reg_reg_gate_n_0;
  wire \Delay12_reg_reg_n_0_[9][0] ;
  wire \Delay12_reg_reg_n_0_[9][10] ;
  wire \Delay12_reg_reg_n_0_[9][11] ;
  wire \Delay12_reg_reg_n_0_[9][12] ;
  wire \Delay12_reg_reg_n_0_[9][13] ;
  wire \Delay12_reg_reg_n_0_[9][14] ;
  wire \Delay12_reg_reg_n_0_[9][15] ;
  wire \Delay12_reg_reg_n_0_[9][1] ;
  wire \Delay12_reg_reg_n_0_[9][2] ;
  wire \Delay12_reg_reg_n_0_[9][3] ;
  wire \Delay12_reg_reg_n_0_[9][4] ;
  wire \Delay12_reg_reg_n_0_[9][5] ;
  wire \Delay12_reg_reg_n_0_[9][6] ;
  wire \Delay12_reg_reg_n_0_[9][7] ;
  wire \Delay12_reg_reg_n_0_[9][8] ;
  wire \Delay12_reg_reg_n_0_[9][9] ;
  wire \Delay13_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay13_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay13_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay13_reg_reg_gate__0_n_0;
  wire Delay13_reg_reg_gate__10_n_0;
  wire Delay13_reg_reg_gate__11_n_0;
  wire Delay13_reg_reg_gate__12_n_0;
  wire Delay13_reg_reg_gate__13_n_0;
  wire Delay13_reg_reg_gate__14_n_0;
  wire Delay13_reg_reg_gate__1_n_0;
  wire Delay13_reg_reg_gate__2_n_0;
  wire Delay13_reg_reg_gate__3_n_0;
  wire Delay13_reg_reg_gate__4_n_0;
  wire Delay13_reg_reg_gate__5_n_0;
  wire Delay13_reg_reg_gate__6_n_0;
  wire Delay13_reg_reg_gate__7_n_0;
  wire Delay13_reg_reg_gate__8_n_0;
  wire Delay13_reg_reg_gate__9_n_0;
  wire Delay13_reg_reg_gate_n_0;
  wire \Delay13_reg_reg_n_0_[9][0] ;
  wire \Delay13_reg_reg_n_0_[9][10] ;
  wire \Delay13_reg_reg_n_0_[9][11] ;
  wire \Delay13_reg_reg_n_0_[9][12] ;
  wire \Delay13_reg_reg_n_0_[9][13] ;
  wire \Delay13_reg_reg_n_0_[9][14] ;
  wire \Delay13_reg_reg_n_0_[9][15] ;
  wire \Delay13_reg_reg_n_0_[9][1] ;
  wire \Delay13_reg_reg_n_0_[9][2] ;
  wire \Delay13_reg_reg_n_0_[9][3] ;
  wire \Delay13_reg_reg_n_0_[9][4] ;
  wire \Delay13_reg_reg_n_0_[9][5] ;
  wire \Delay13_reg_reg_n_0_[9][6] ;
  wire \Delay13_reg_reg_n_0_[9][7] ;
  wire \Delay13_reg_reg_n_0_[9][8] ;
  wire \Delay13_reg_reg_n_0_[9][9] ;
  wire \Delay14_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay14_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay14_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay14_reg_reg_gate__0_n_0;
  wire Delay14_reg_reg_gate__10_n_0;
  wire Delay14_reg_reg_gate__11_n_0;
  wire Delay14_reg_reg_gate__12_n_0;
  wire Delay14_reg_reg_gate__13_n_0;
  wire Delay14_reg_reg_gate__14_n_0;
  wire Delay14_reg_reg_gate__1_n_0;
  wire Delay14_reg_reg_gate__2_n_0;
  wire Delay14_reg_reg_gate__3_n_0;
  wire Delay14_reg_reg_gate__4_n_0;
  wire Delay14_reg_reg_gate__5_n_0;
  wire Delay14_reg_reg_gate__6_n_0;
  wire Delay14_reg_reg_gate__7_n_0;
  wire Delay14_reg_reg_gate__8_n_0;
  wire Delay14_reg_reg_gate__9_n_0;
  wire Delay14_reg_reg_gate_n_0;
  wire \Delay14_reg_reg_n_0_[9][0] ;
  wire \Delay14_reg_reg_n_0_[9][10] ;
  wire \Delay14_reg_reg_n_0_[9][11] ;
  wire \Delay14_reg_reg_n_0_[9][12] ;
  wire \Delay14_reg_reg_n_0_[9][13] ;
  wire \Delay14_reg_reg_n_0_[9][14] ;
  wire \Delay14_reg_reg_n_0_[9][15] ;
  wire \Delay14_reg_reg_n_0_[9][1] ;
  wire \Delay14_reg_reg_n_0_[9][2] ;
  wire \Delay14_reg_reg_n_0_[9][3] ;
  wire \Delay14_reg_reg_n_0_[9][4] ;
  wire \Delay14_reg_reg_n_0_[9][5] ;
  wire \Delay14_reg_reg_n_0_[9][6] ;
  wire \Delay14_reg_reg_n_0_[9][7] ;
  wire \Delay14_reg_reg_n_0_[9][8] ;
  wire \Delay14_reg_reg_n_0_[9][9] ;
  wire \Delay1_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay1_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay1_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay1_reg_reg_gate__0_n_0;
  wire Delay1_reg_reg_gate__10_n_0;
  wire Delay1_reg_reg_gate__11_n_0;
  wire Delay1_reg_reg_gate__12_n_0;
  wire Delay1_reg_reg_gate__13_n_0;
  wire Delay1_reg_reg_gate__14_n_0;
  wire Delay1_reg_reg_gate__1_n_0;
  wire Delay1_reg_reg_gate__2_n_0;
  wire Delay1_reg_reg_gate__3_n_0;
  wire Delay1_reg_reg_gate__4_n_0;
  wire Delay1_reg_reg_gate__5_n_0;
  wire Delay1_reg_reg_gate__6_n_0;
  wire Delay1_reg_reg_gate__7_n_0;
  wire Delay1_reg_reg_gate__8_n_0;
  wire Delay1_reg_reg_gate__9_n_0;
  wire Delay1_reg_reg_gate_n_0;
  wire \Delay1_reg_reg_n_0_[9][0] ;
  wire \Delay1_reg_reg_n_0_[9][10] ;
  wire \Delay1_reg_reg_n_0_[9][11] ;
  wire \Delay1_reg_reg_n_0_[9][12] ;
  wire \Delay1_reg_reg_n_0_[9][13] ;
  wire \Delay1_reg_reg_n_0_[9][14] ;
  wire \Delay1_reg_reg_n_0_[9][15] ;
  wire \Delay1_reg_reg_n_0_[9][1] ;
  wire \Delay1_reg_reg_n_0_[9][2] ;
  wire \Delay1_reg_reg_n_0_[9][3] ;
  wire \Delay1_reg_reg_n_0_[9][4] ;
  wire \Delay1_reg_reg_n_0_[9][5] ;
  wire \Delay1_reg_reg_n_0_[9][6] ;
  wire \Delay1_reg_reg_n_0_[9][7] ;
  wire \Delay1_reg_reg_n_0_[9][8] ;
  wire \Delay1_reg_reg_n_0_[9][9] ;
  wire Delay1_reg_reg_r_0_n_0;
  wire Delay1_reg_reg_r_1_n_0;
  wire Delay1_reg_reg_r_2_n_0;
  wire Delay1_reg_reg_r_3_n_0;
  wire Delay1_reg_reg_r_4_n_0;
  wire Delay1_reg_reg_r_5_n_0;
  wire Delay1_reg_reg_r_6_n_0;
  wire Delay1_reg_reg_r_7_n_0;
  wire Delay1_reg_reg_r_n_0;
  wire \Delay2_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay2_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay2_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay2_reg_reg_gate__0_n_0;
  wire Delay2_reg_reg_gate__10_n_0;
  wire Delay2_reg_reg_gate__11_n_0;
  wire Delay2_reg_reg_gate__12_n_0;
  wire Delay2_reg_reg_gate__13_n_0;
  wire Delay2_reg_reg_gate__14_n_0;
  wire Delay2_reg_reg_gate__1_n_0;
  wire Delay2_reg_reg_gate__2_n_0;
  wire Delay2_reg_reg_gate__3_n_0;
  wire Delay2_reg_reg_gate__4_n_0;
  wire Delay2_reg_reg_gate__5_n_0;
  wire Delay2_reg_reg_gate__6_n_0;
  wire Delay2_reg_reg_gate__7_n_0;
  wire Delay2_reg_reg_gate__8_n_0;
  wire Delay2_reg_reg_gate__9_n_0;
  wire Delay2_reg_reg_gate_n_0;
  wire \Delay2_reg_reg_n_0_[9][0] ;
  wire \Delay2_reg_reg_n_0_[9][10] ;
  wire \Delay2_reg_reg_n_0_[9][11] ;
  wire \Delay2_reg_reg_n_0_[9][12] ;
  wire \Delay2_reg_reg_n_0_[9][13] ;
  wire \Delay2_reg_reg_n_0_[9][14] ;
  wire \Delay2_reg_reg_n_0_[9][15] ;
  wire \Delay2_reg_reg_n_0_[9][1] ;
  wire \Delay2_reg_reg_n_0_[9][2] ;
  wire \Delay2_reg_reg_n_0_[9][3] ;
  wire \Delay2_reg_reg_n_0_[9][4] ;
  wire \Delay2_reg_reg_n_0_[9][5] ;
  wire \Delay2_reg_reg_n_0_[9][6] ;
  wire \Delay2_reg_reg_n_0_[9][7] ;
  wire \Delay2_reg_reg_n_0_[9][8] ;
  wire \Delay2_reg_reg_n_0_[9][9] ;
  wire \Delay3_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay3_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay3_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay3_reg_reg_gate__0_n_0;
  wire Delay3_reg_reg_gate__10_n_0;
  wire Delay3_reg_reg_gate__11_n_0;
  wire Delay3_reg_reg_gate__12_n_0;
  wire Delay3_reg_reg_gate__13_n_0;
  wire Delay3_reg_reg_gate__14_n_0;
  wire Delay3_reg_reg_gate__1_n_0;
  wire Delay3_reg_reg_gate__2_n_0;
  wire Delay3_reg_reg_gate__3_n_0;
  wire Delay3_reg_reg_gate__4_n_0;
  wire Delay3_reg_reg_gate__5_n_0;
  wire Delay3_reg_reg_gate__6_n_0;
  wire Delay3_reg_reg_gate__7_n_0;
  wire Delay3_reg_reg_gate__8_n_0;
  wire Delay3_reg_reg_gate__9_n_0;
  wire Delay3_reg_reg_gate_n_0;
  wire \Delay3_reg_reg_n_0_[9][0] ;
  wire \Delay3_reg_reg_n_0_[9][10] ;
  wire \Delay3_reg_reg_n_0_[9][11] ;
  wire \Delay3_reg_reg_n_0_[9][12] ;
  wire \Delay3_reg_reg_n_0_[9][13] ;
  wire \Delay3_reg_reg_n_0_[9][14] ;
  wire \Delay3_reg_reg_n_0_[9][15] ;
  wire \Delay3_reg_reg_n_0_[9][1] ;
  wire \Delay3_reg_reg_n_0_[9][2] ;
  wire \Delay3_reg_reg_n_0_[9][3] ;
  wire \Delay3_reg_reg_n_0_[9][4] ;
  wire \Delay3_reg_reg_n_0_[9][5] ;
  wire \Delay3_reg_reg_n_0_[9][6] ;
  wire \Delay3_reg_reg_n_0_[9][7] ;
  wire \Delay3_reg_reg_n_0_[9][8] ;
  wire \Delay3_reg_reg_n_0_[9][9] ;
  wire \Delay4_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay4_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay4_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay4_reg_reg_gate__0_n_0;
  wire Delay4_reg_reg_gate__10_n_0;
  wire Delay4_reg_reg_gate__11_n_0;
  wire Delay4_reg_reg_gate__12_n_0;
  wire Delay4_reg_reg_gate__13_n_0;
  wire Delay4_reg_reg_gate__14_n_0;
  wire Delay4_reg_reg_gate__1_n_0;
  wire Delay4_reg_reg_gate__2_n_0;
  wire Delay4_reg_reg_gate__3_n_0;
  wire Delay4_reg_reg_gate__4_n_0;
  wire Delay4_reg_reg_gate__5_n_0;
  wire Delay4_reg_reg_gate__6_n_0;
  wire Delay4_reg_reg_gate__7_n_0;
  wire Delay4_reg_reg_gate__8_n_0;
  wire Delay4_reg_reg_gate__9_n_0;
  wire Delay4_reg_reg_gate_n_0;
  wire \Delay4_reg_reg_n_0_[9][0] ;
  wire \Delay4_reg_reg_n_0_[9][10] ;
  wire \Delay4_reg_reg_n_0_[9][11] ;
  wire \Delay4_reg_reg_n_0_[9][12] ;
  wire \Delay4_reg_reg_n_0_[9][13] ;
  wire \Delay4_reg_reg_n_0_[9][14] ;
  wire \Delay4_reg_reg_n_0_[9][15] ;
  wire \Delay4_reg_reg_n_0_[9][1] ;
  wire \Delay4_reg_reg_n_0_[9][2] ;
  wire \Delay4_reg_reg_n_0_[9][3] ;
  wire \Delay4_reg_reg_n_0_[9][4] ;
  wire \Delay4_reg_reg_n_0_[9][5] ;
  wire \Delay4_reg_reg_n_0_[9][6] ;
  wire \Delay4_reg_reg_n_0_[9][7] ;
  wire \Delay4_reg_reg_n_0_[9][8] ;
  wire \Delay4_reg_reg_n_0_[9][9] ;
  wire \Delay5_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ;
  wire \Delay5_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire \Delay5_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ;
  wire Delay5_reg_reg_gate__0_n_0;
  wire Delay5_reg_reg_gate__10_n_0;
  wire Delay5_reg_reg_gate__11_n_0;
  wire Delay5_reg_reg_gate__12_n_0;
  wire Delay5_reg_reg_gate__13_n_0;
  wire Delay5_reg_reg_gate__14_n_0;
  wire Delay5_reg_reg_gate__1_n_0;
  wire Delay5_reg_reg_gate__2_n_0;
  wire Delay5_reg_reg_gate__3_n_0;
  wire Delay5_reg_reg_gate__4_n_0;
  wire Delay5_reg_reg_gate__5_n_0;
  wire Delay5_reg_reg_gate__6_n_0;
  wire Delay5_reg_reg_gate__7_n_0;
  wire Delay5_reg_reg_gate__8_n_0;
  wire Delay5_reg_reg_gate__9_n_0;
  wire Delay5_reg_reg_gate_n_0;
  wire \Delay5_reg_reg_n_0_[9][0] ;
  wire \Delay5_reg_reg_n_0_[9][10] ;
  wire \Delay5_reg_reg_n_0_[9][11] ;
  wire \Delay5_reg_reg_n_0_[9][12] ;
  wire \Delay5_reg_reg_n_0_[9][13] ;
  wire \Delay5_reg_reg_n_0_[9][14] ;
  wire \Delay5_reg_reg_n_0_[9][15] ;
  wire \Delay5_reg_reg_n_0_[9][1] ;
  wire \Delay5_reg_reg_n_0_[9][2] ;
  wire \Delay5_reg_reg_n_0_[9][3] ;
  wire \Delay5_reg_reg_n_0_[9][4] ;
  wire \Delay5_reg_reg_n_0_[9][5] ;
  wire \Delay5_reg_reg_n_0_[9][6] ;
  wire \Delay5_reg_reg_n_0_[9][7] ;
  wire \Delay5_reg_reg_n_0_[9][8] ;
  wire \Delay5_reg_reg_n_0_[9][9] ;
  wire [0:0]Delay6_reg;
  wire \Delay6_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay6_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay6_reg_reg_gate_n_0;
  wire [0:0]Delay7_reg;
  wire \Delay7_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay7_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay7_reg_reg_gate_n_0;
  wire [0:0]Delay8_reg;
  wire \Delay8_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay8_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay8_reg_reg_gate_n_0;
  wire [0:0]Delay9_reg;
  wire \Delay9_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ;
  wire \Delay9_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ;
  wire Delay9_reg_reg_gate_n_0;
  wire SCK;
  wire SCK_1;
  wire SDI;
  wire SDI_1;
  wire clk;
  wire clk_enable;
  wire enb_1_12_0;
  wire enb_1_2_0;
  wire nCS1;
  wire nCS1_1;
  wire nCS2;
  wire nCS2_1;
  wire nCS3;
  wire nCS3_1;
  wire nCS4;
  wire nCS4_1;
  wire phase_0;
  wire phase_1_reg;
  wire rst;
  wire tmp_291;
  wire tmp_71;
  wire u_SPI_DAC_tc_n_1;
  wire [15:0]v1_1;
  wire [15:0]v1_2;
  wire [15:0]v2_1;
  wire [15:0]v2_2;
  wire [15:0]v3_1;
  wire [15:0]v3_2;
  wire [15:0]v4_1;
  wire [15:0]v4_2;

  FDRE \Delay10_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(SDI_1),
        .Q(Delay10_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay10_reg_reg " *) 
  (* srl_name = "\\inst/Delay10_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay10_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay10_reg),
        .Q(\Delay10_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay10_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay10_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay10_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay10_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay10_reg_reg_gate_n_0),
        .Q(SDI),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay10_reg_reg_gate
       (.I0(\Delay10_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay10_reg_reg_gate_n_0));
  FDRE \Delay11_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(nCS4_1),
        .Q(Delay11_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay11_reg_reg " *) 
  (* srl_name = "\\inst/Delay11_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay11_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay11_reg),
        .Q(\Delay11_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay11_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay11_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay11_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay11_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay11_reg_reg_gate_n_0),
        .Q(nCS4),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay11_reg_reg_gate
       (.I0(\Delay11_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay11_reg_reg_gate_n_0));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[0]),
        .Q(\Delay12_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[10]),
        .Q(\Delay12_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[11]),
        .Q(\Delay12_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[12]),
        .Q(\Delay12_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[13]),
        .Q(\Delay12_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[14]),
        .Q(\Delay12_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[15]),
        .Q(\Delay12_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[1]),
        .Q(\Delay12_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[2]),
        .Q(\Delay12_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[3]),
        .Q(\Delay12_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[4]),
        .Q(\Delay12_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[5]),
        .Q(\Delay12_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[6]),
        .Q(\Delay12_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[7]),
        .Q(\Delay12_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[8]),
        .Q(\Delay12_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay12_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay12_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay12_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_1[9]),
        .Q(\Delay12_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay12_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay12_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay12_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay12_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__14_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__4_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__3_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__2_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__1_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__0_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__13_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__12_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__11_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__10_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__9_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__8_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__7_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__6_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay12_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay12_reg_reg_gate__5_n_0),
        .Q(\Delay12_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate
       (.I0(\Delay12_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair333" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__0
       (.I0(\Delay12_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__1
       (.I0(\Delay12_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__10
       (.I0(\Delay12_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__11
       (.I0(\Delay12_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair339" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__12
       (.I0(\Delay12_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__13
       (.I0(\Delay12_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair340" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__14
       (.I0(\Delay12_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair334" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__2
       (.I0(\Delay12_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__3
       (.I0(\Delay12_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair335" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__4
       (.I0(\Delay12_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__5
       (.I0(\Delay12_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair336" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__6
       (.I0(\Delay12_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__7
       (.I0(\Delay12_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair337" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__8
       (.I0(\Delay12_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair338" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay12_reg_reg_gate__9
       (.I0(\Delay12_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay12_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[0]),
        .Q(\Delay13_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[10]),
        .Q(\Delay13_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[11]),
        .Q(\Delay13_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[12]),
        .Q(\Delay13_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[13]),
        .Q(\Delay13_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[14]),
        .Q(\Delay13_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[15]),
        .Q(\Delay13_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[1]),
        .Q(\Delay13_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[2]),
        .Q(\Delay13_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[3]),
        .Q(\Delay13_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[4]),
        .Q(\Delay13_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[5]),
        .Q(\Delay13_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[6]),
        .Q(\Delay13_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[7]),
        .Q(\Delay13_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[8]),
        .Q(\Delay13_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay13_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay13_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay13_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_1[9]),
        .Q(\Delay13_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay13_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay13_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay13_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay13_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__14_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__4_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__3_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__2_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__1_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__0_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__13_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__12_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__11_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__10_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__9_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__8_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__7_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__6_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay13_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay13_reg_reg_gate__5_n_0),
        .Q(\Delay13_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate
       (.I0(\Delay13_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair341" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__0
       (.I0(\Delay13_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__1
       (.I0(\Delay13_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__10
       (.I0(\Delay13_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__11
       (.I0(\Delay13_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair347" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__12
       (.I0(\Delay13_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__13
       (.I0(\Delay13_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair348" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__14
       (.I0(\Delay13_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair342" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__2
       (.I0(\Delay13_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__3
       (.I0(\Delay13_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair343" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__4
       (.I0(\Delay13_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__5
       (.I0(\Delay13_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair344" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__6
       (.I0(\Delay13_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__7
       (.I0(\Delay13_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair345" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__8
       (.I0(\Delay13_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair346" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay13_reg_reg_gate__9
       (.I0(\Delay13_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay13_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[0]),
        .Q(\Delay14_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[10]),
        .Q(\Delay14_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[11]),
        .Q(\Delay14_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[12]),
        .Q(\Delay14_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[13]),
        .Q(\Delay14_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[14]),
        .Q(\Delay14_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[15]),
        .Q(\Delay14_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[1]),
        .Q(\Delay14_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[2]),
        .Q(\Delay14_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[3]),
        .Q(\Delay14_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[4]),
        .Q(\Delay14_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[5]),
        .Q(\Delay14_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[6]),
        .Q(\Delay14_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[7]),
        .Q(\Delay14_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[8]),
        .Q(\Delay14_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay14_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay14_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay14_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v4_2[9]),
        .Q(\Delay14_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay14_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay14_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay14_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay14_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__14_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__4_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__3_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__2_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__1_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__0_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__13_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__12_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__11_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__10_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__9_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__8_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__7_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__6_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay14_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay14_reg_reg_gate__5_n_0),
        .Q(\Delay14_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate
       (.I0(\Delay14_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair349" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__0
       (.I0(\Delay14_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__1
       (.I0(\Delay14_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__10
       (.I0(\Delay14_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__11
       (.I0(\Delay14_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair355" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__12
       (.I0(\Delay14_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__13
       (.I0(\Delay14_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair356" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__14
       (.I0(\Delay14_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair350" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__2
       (.I0(\Delay14_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__3
       (.I0(\Delay14_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair351" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__4
       (.I0(\Delay14_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__5
       (.I0(\Delay14_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair352" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__6
       (.I0(\Delay14_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__7
       (.I0(\Delay14_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair353" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__8
       (.I0(\Delay14_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair354" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay14_reg_reg_gate__9
       (.I0(\Delay14_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay14_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[0]),
        .Q(\Delay1_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[10]),
        .Q(\Delay1_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[11]),
        .Q(\Delay1_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[12]),
        .Q(\Delay1_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[13]),
        .Q(\Delay1_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[14]),
        .Q(\Delay1_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[15]),
        .Q(\Delay1_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[1]),
        .Q(\Delay1_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[2]),
        .Q(\Delay1_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[3]),
        .Q(\Delay1_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[4]),
        .Q(\Delay1_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[5]),
        .Q(\Delay1_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[6]),
        .Q(\Delay1_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[7]),
        .Q(\Delay1_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[8]),
        .Q(\Delay1_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay1_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay1_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay1_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_2[9]),
        .Q(\Delay1_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay1_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay1_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay1_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay1_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__14_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__4_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__3_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__2_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__1_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__0_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__13_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__12_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__11_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__10_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__9_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__8_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__7_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__6_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay1_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_gate__5_n_0),
        .Q(\Delay1_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate
       (.I0(\Delay1_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair293" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__0
       (.I0(\Delay1_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__1
       (.I0(\Delay1_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__10
       (.I0(\Delay1_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__11
       (.I0(\Delay1_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair299" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__12
       (.I0(\Delay1_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__13
       (.I0(\Delay1_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair300" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__14
       (.I0(\Delay1_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair294" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__2
       (.I0(\Delay1_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__3
       (.I0(\Delay1_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair295" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__4
       (.I0(\Delay1_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__5
       (.I0(\Delay1_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair296" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__6
       (.I0(\Delay1_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__7
       (.I0(\Delay1_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair297" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__8
       (.I0(\Delay1_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair298" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay1_reg_reg_gate__9
       (.I0(\Delay1_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay1_reg_reg_gate__9_n_0));
  FDRE Delay1_reg_reg_r
       (.C(clk),
        .CE(enb_1_12_0),
        .D(1'b1),
        .Q(Delay1_reg_reg_r_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_0
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_n_0),
        .Q(Delay1_reg_reg_r_0_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_1
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_0_n_0),
        .Q(Delay1_reg_reg_r_1_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_2
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_1_n_0),
        .Q(Delay1_reg_reg_r_2_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_3
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_2_n_0),
        .Q(Delay1_reg_reg_r_3_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_4
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_3_n_0),
        .Q(Delay1_reg_reg_r_4_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_5
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_4_n_0),
        .Q(Delay1_reg_reg_r_5_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_6
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_5_n_0),
        .Q(Delay1_reg_reg_r_6_n_0),
        .R(rst));
  FDRE Delay1_reg_reg_r_7
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay1_reg_reg_r_6_n_0),
        .Q(Delay1_reg_reg_r_7_n_0),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[0]),
        .Q(\Delay2_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[10]),
        .Q(\Delay2_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[11]),
        .Q(\Delay2_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[12]),
        .Q(\Delay2_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[13]),
        .Q(\Delay2_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[14]),
        .Q(\Delay2_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[15]),
        .Q(\Delay2_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[1]),
        .Q(\Delay2_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[2]),
        .Q(\Delay2_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[3]),
        .Q(\Delay2_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[4]),
        .Q(\Delay2_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[5]),
        .Q(\Delay2_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[6]),
        .Q(\Delay2_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[7]),
        .Q(\Delay2_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[8]),
        .Q(\Delay2_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay2_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay2_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay2_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v3_1[9]),
        .Q(\Delay2_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay2_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay2_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay2_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay2_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__14_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__4_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__3_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__2_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__1_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__0_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__13_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__12_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__11_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__10_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__9_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__8_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__7_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__6_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay2_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay2_reg_reg_gate__5_n_0),
        .Q(\Delay2_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate
       (.I0(\Delay2_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair301" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__0
       (.I0(\Delay2_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__1
       (.I0(\Delay2_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__10
       (.I0(\Delay2_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__11
       (.I0(\Delay2_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair307" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__12
       (.I0(\Delay2_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__13
       (.I0(\Delay2_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair308" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__14
       (.I0(\Delay2_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair302" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__2
       (.I0(\Delay2_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__3
       (.I0(\Delay2_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair303" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__4
       (.I0(\Delay2_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__5
       (.I0(\Delay2_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair304" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__6
       (.I0(\Delay2_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__7
       (.I0(\Delay2_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair305" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__8
       (.I0(\Delay2_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair306" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay2_reg_reg_gate__9
       (.I0(\Delay2_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay2_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[0]),
        .Q(\Delay3_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[10]),
        .Q(\Delay3_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[11]),
        .Q(\Delay3_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[12]),
        .Q(\Delay3_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[13]),
        .Q(\Delay3_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[14]),
        .Q(\Delay3_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[15]),
        .Q(\Delay3_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[1]),
        .Q(\Delay3_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[2]),
        .Q(\Delay3_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[3]),
        .Q(\Delay3_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[4]),
        .Q(\Delay3_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[5]),
        .Q(\Delay3_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[6]),
        .Q(\Delay3_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[7]),
        .Q(\Delay3_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[8]),
        .Q(\Delay3_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay3_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay3_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay3_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v1_2[9]),
        .Q(\Delay3_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay3_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay3_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay3_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay3_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__14_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__4_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__3_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__2_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__1_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__0_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__13_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__12_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__11_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__10_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__9_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__8_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__7_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__6_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay3_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay3_reg_reg_gate__5_n_0),
        .Q(\Delay3_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate
       (.I0(\Delay3_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair309" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__0
       (.I0(\Delay3_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__1
       (.I0(\Delay3_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__10
       (.I0(\Delay3_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__11
       (.I0(\Delay3_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair315" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__12
       (.I0(\Delay3_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__13
       (.I0(\Delay3_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair316" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__14
       (.I0(\Delay3_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair310" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__2
       (.I0(\Delay3_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__3
       (.I0(\Delay3_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair311" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__4
       (.I0(\Delay3_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__5
       (.I0(\Delay3_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair312" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__6
       (.I0(\Delay3_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__7
       (.I0(\Delay3_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair313" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__8
       (.I0(\Delay3_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair314" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay3_reg_reg_gate__9
       (.I0(\Delay3_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay3_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[0]),
        .Q(\Delay4_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[10]),
        .Q(\Delay4_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[11]),
        .Q(\Delay4_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[12]),
        .Q(\Delay4_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[13]),
        .Q(\Delay4_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[14]),
        .Q(\Delay4_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[15]),
        .Q(\Delay4_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[1]),
        .Q(\Delay4_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[2]),
        .Q(\Delay4_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[3]),
        .Q(\Delay4_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[4]),
        .Q(\Delay4_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[5]),
        .Q(\Delay4_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[6]),
        .Q(\Delay4_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[7]),
        .Q(\Delay4_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[8]),
        .Q(\Delay4_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay4_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay4_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay4_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_1[9]),
        .Q(\Delay4_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay4_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay4_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay4_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay4_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__14_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__4_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__3_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__2_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__1_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__0_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__13_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__12_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__11_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__10_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__9_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__8_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__7_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__6_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay4_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay4_reg_reg_gate__5_n_0),
        .Q(\Delay4_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate
       (.I0(\Delay4_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair317" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__0
       (.I0(\Delay4_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__1
       (.I0(\Delay4_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__10
       (.I0(\Delay4_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__11
       (.I0(\Delay4_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair323" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__12
       (.I0(\Delay4_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__13
       (.I0(\Delay4_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair324" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__14
       (.I0(\Delay4_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair318" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__2
       (.I0(\Delay4_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__3
       (.I0(\Delay4_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair319" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__4
       (.I0(\Delay4_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__5
       (.I0(\Delay4_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair320" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__6
       (.I0(\Delay4_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__7
       (.I0(\Delay4_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair321" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__8
       (.I0(\Delay4_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair322" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay4_reg_reg_gate__9
       (.I0(\Delay4_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay4_reg_reg_gate__9_n_0));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[0]),
        .Q(\Delay5_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[10]),
        .Q(\Delay5_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[11]),
        .Q(\Delay5_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[12]),
        .Q(\Delay5_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[13]),
        .Q(\Delay5_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[14]),
        .Q(\Delay5_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[15]),
        .Q(\Delay5_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[1]),
        .Q(\Delay5_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[2]),
        .Q(\Delay5_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[3]),
        .Q(\Delay5_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[4]),
        .Q(\Delay5_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[5]),
        .Q(\Delay5_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[6]),
        .Q(\Delay5_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[7]),
        .Q(\Delay5_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[8]),
        .Q(\Delay5_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  (* srl_bus_name = "\\inst/Delay5_reg_reg[7] " *) 
  (* srl_name = "\\inst/Delay5_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 " *) 
  SRL16E \Delay5_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6 
       (.A0(1'b1),
        .A1(1'b1),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(v2_2[9]),
        .Q(\Delay5_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ));
  FDRE \Delay5_reg_reg[8][0]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][0]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][10]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][10]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][11]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][11]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][12]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][12]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][13]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][13]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][14]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][14]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][15]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][15]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][1]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][1]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][2]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][2]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][3]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][3]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][4]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][4]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][5]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][5]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][6]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][6]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][7]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][7]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][8]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][8]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[8][9]_inst_Delay1_reg_reg_r_7 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay5_reg_reg[7][9]_srl8___inst_Delay1_reg_reg_r_6_n_0 ),
        .Q(\Delay5_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .R(1'b0));
  FDRE \Delay5_reg_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__14_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][0] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__4_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][10] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__3_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][11] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__2_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][12] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__1_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][13] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__0_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][14] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][15] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__13_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][1] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__12_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][2] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__11_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][3] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__10_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][4] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__9_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][5] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__8_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][6] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__7_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][7] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__6_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][8] ),
        .R(rst));
  FDRE \Delay5_reg_reg[9][9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay5_reg_reg_gate__5_n_0),
        .Q(\Delay5_reg_reg_n_0_[9][9] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate
       (.I0(\Delay5_reg_reg[8][15]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate_n_0));
  (* SOFT_HLUTNM = "soft_lutpair325" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__0
       (.I0(\Delay5_reg_reg[8][14]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__1
       (.I0(\Delay5_reg_reg[8][13]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__1_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__10
       (.I0(\Delay5_reg_reg[8][4]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__10_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__11
       (.I0(\Delay5_reg_reg[8][3]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__11_n_0));
  (* SOFT_HLUTNM = "soft_lutpair331" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__12
       (.I0(\Delay5_reg_reg[8][2]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__12_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__13
       (.I0(\Delay5_reg_reg[8][1]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__13_n_0));
  (* SOFT_HLUTNM = "soft_lutpair332" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__14
       (.I0(\Delay5_reg_reg[8][0]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__14_n_0));
  (* SOFT_HLUTNM = "soft_lutpair326" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__2
       (.I0(\Delay5_reg_reg[8][12]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__3
       (.I0(\Delay5_reg_reg[8][11]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair327" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__4
       (.I0(\Delay5_reg_reg[8][10]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__5
       (.I0(\Delay5_reg_reg[8][9]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair328" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__6
       (.I0(\Delay5_reg_reg[8][8]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__7
       (.I0(\Delay5_reg_reg[8][7]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair329" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__8
       (.I0(\Delay5_reg_reg[8][6]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__8_n_0));
  (* SOFT_HLUTNM = "soft_lutpair330" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay5_reg_reg_gate__9
       (.I0(\Delay5_reg_reg[8][5]_inst_Delay1_reg_reg_r_7_n_0 ),
        .I1(Delay1_reg_reg_r_7_n_0),
        .O(Delay5_reg_reg_gate__9_n_0));
  FDRE \Delay6_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(nCS3_1),
        .Q(Delay6_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay6_reg_reg " *) 
  (* srl_name = "\\inst/Delay6_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay6_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay6_reg),
        .Q(\Delay6_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay6_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay6_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay6_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay6_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay6_reg_reg_gate_n_0),
        .Q(nCS3),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair292" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay6_reg_reg_gate
       (.I0(\Delay6_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay6_reg_reg_gate_n_0));
  FDRE \Delay7_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(nCS2_1),
        .Q(Delay7_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay7_reg_reg " *) 
  (* srl_name = "\\inst/Delay7_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay7_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay7_reg),
        .Q(\Delay7_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay7_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay7_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay7_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay7_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay7_reg_reg_gate_n_0),
        .Q(nCS2),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay7_reg_reg_gate
       (.I0(\Delay7_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay7_reg_reg_gate_n_0));
  FDRE \Delay8_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(nCS1_1),
        .Q(Delay8_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay8_reg_reg " *) 
  (* srl_name = "\\inst/Delay8_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay8_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay8_reg),
        .Q(\Delay8_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay8_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay8_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay8_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay8_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay8_reg_reg_gate_n_0),
        .Q(nCS1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair291" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay8_reg_reg_gate
       (.I0(\Delay8_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay8_reg_reg_gate_n_0));
  FDRE \Delay9_reg_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(SCK_1),
        .Q(Delay9_reg),
        .R(rst));
  (* srl_bus_name = "\\inst/Delay9_reg_reg " *) 
  (* srl_name = "\\inst/Delay9_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 " *) 
  SRL16E \Delay9_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4 
       (.A0(1'b1),
        .A1(1'b0),
        .A2(1'b1),
        .A3(1'b0),
        .CE(enb_1_12_0),
        .CLK(clk),
        .D(Delay9_reg),
        .Q(\Delay9_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ));
  FDRE \Delay9_reg_reg[7]_inst_Delay1_reg_reg_r_5 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\Delay9_reg_reg[6]_srl6___inst_Delay1_reg_reg_r_4_n_0 ),
        .Q(\Delay9_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .R(1'b0));
  FDRE \Delay9_reg_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(Delay9_reg_reg_gate_n_0),
        .Q(SCK),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair290" *) 
  LUT2 #(
    .INIT(4'h8)) 
    Delay9_reg_reg_gate
       (.I0(\Delay9_reg_reg[7]_inst_Delay1_reg_reg_r_5_n_0 ),
        .I1(Delay1_reg_reg_r_5_n_0),
        .O(Delay9_reg_reg_gate_n_0));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_DAC_tc u_SPI_DAC_tc
       (.E(tmp_71),
        .clk(clk),
        .clk_enable(clk_enable),
        .enb_1_12_0(enb_1_12_0),
        .phase_0(phase_0),
        .phase_0_reg_0(enb_1_2_0),
        .phase_1_reg_0(phase_1_reg),
        .rst(rst),
        .rst_0(u_SPI_DAC_tc_n_1),
        .tmp_291(tmp_291));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_MNGR u_SPI_MNGR
       (.D({\Delay2_reg_reg_n_0_[9][15] ,\Delay2_reg_reg_n_0_[9][14] ,\Delay2_reg_reg_n_0_[9][13] ,\Delay2_reg_reg_n_0_[9][12] ,\Delay2_reg_reg_n_0_[9][11] ,\Delay2_reg_reg_n_0_[9][10] ,\Delay2_reg_reg_n_0_[9][9] ,\Delay2_reg_reg_n_0_[9][8] ,\Delay2_reg_reg_n_0_[9][7] ,\Delay2_reg_reg_n_0_[9][6] ,\Delay2_reg_reg_n_0_[9][5] ,\Delay2_reg_reg_n_0_[9][4] ,\Delay2_reg_reg_n_0_[9][3] ,\Delay2_reg_reg_n_0_[9][2] ,\Delay2_reg_reg_n_0_[9][1] ,\Delay2_reg_reg_n_0_[9][0] }),
        .Delay10_reg(Delay10_reg),
        .Delay11_reg(Delay11_reg),
        .Delay6_reg(Delay6_reg),
        .Delay7_reg(Delay7_reg),
        .Delay8_reg(Delay8_reg),
        .Delay9_reg(Delay9_reg),
        .E(tmp_71),
        .SCK_1(SCK_1),
        .SDI_1(SDI_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[10][0] (phase_1_reg),
        .enb_1_12_0(enb_1_12_0),
        .nCS1_1(nCS1_1),
        .nCS2_1(nCS2_1),
        .nCS3_1(nCS3_1),
        .nCS4_1(nCS4_1),
        .phase_0(phase_0),
        .rst(rst),
        .\tapped_delay_reg_reg[1][0]_0 (enb_1_2_0),
        .tmp_291(tmp_291),
        .\tmp_71_reg[1]_0 (u_SPI_DAC_tc_n_1),
        .\v1_1_1_reg[15]_0 ({\Delay12_reg_reg_n_0_[9][15] ,\Delay12_reg_reg_n_0_[9][14] ,\Delay12_reg_reg_n_0_[9][13] ,\Delay12_reg_reg_n_0_[9][12] ,\Delay12_reg_reg_n_0_[9][11] ,\Delay12_reg_reg_n_0_[9][10] ,\Delay12_reg_reg_n_0_[9][9] ,\Delay12_reg_reg_n_0_[9][8] ,\Delay12_reg_reg_n_0_[9][7] ,\Delay12_reg_reg_n_0_[9][6] ,\Delay12_reg_reg_n_0_[9][5] ,\Delay12_reg_reg_n_0_[9][4] ,\Delay12_reg_reg_n_0_[9][3] ,\Delay12_reg_reg_n_0_[9][2] ,\Delay12_reg_reg_n_0_[9][1] ,\Delay12_reg_reg_n_0_[9][0] }),
        .\v1_2_1_reg[15]_0 ({\Delay3_reg_reg_n_0_[9][15] ,\Delay3_reg_reg_n_0_[9][14] ,\Delay3_reg_reg_n_0_[9][13] ,\Delay3_reg_reg_n_0_[9][12] ,\Delay3_reg_reg_n_0_[9][11] ,\Delay3_reg_reg_n_0_[9][10] ,\Delay3_reg_reg_n_0_[9][9] ,\Delay3_reg_reg_n_0_[9][8] ,\Delay3_reg_reg_n_0_[9][7] ,\Delay3_reg_reg_n_0_[9][6] ,\Delay3_reg_reg_n_0_[9][5] ,\Delay3_reg_reg_n_0_[9][4] ,\Delay3_reg_reg_n_0_[9][3] ,\Delay3_reg_reg_n_0_[9][2] ,\Delay3_reg_reg_n_0_[9][1] ,\Delay3_reg_reg_n_0_[9][0] }),
        .\v2_1_1_reg[15]_0 ({\Delay4_reg_reg_n_0_[9][15] ,\Delay4_reg_reg_n_0_[9][14] ,\Delay4_reg_reg_n_0_[9][13] ,\Delay4_reg_reg_n_0_[9][12] ,\Delay4_reg_reg_n_0_[9][11] ,\Delay4_reg_reg_n_0_[9][10] ,\Delay4_reg_reg_n_0_[9][9] ,\Delay4_reg_reg_n_0_[9][8] ,\Delay4_reg_reg_n_0_[9][7] ,\Delay4_reg_reg_n_0_[9][6] ,\Delay4_reg_reg_n_0_[9][5] ,\Delay4_reg_reg_n_0_[9][4] ,\Delay4_reg_reg_n_0_[9][3] ,\Delay4_reg_reg_n_0_[9][2] ,\Delay4_reg_reg_n_0_[9][1] ,\Delay4_reg_reg_n_0_[9][0] }),
        .\v2_2_1_reg[15]_0 ({\Delay5_reg_reg_n_0_[9][15] ,\Delay5_reg_reg_n_0_[9][14] ,\Delay5_reg_reg_n_0_[9][13] ,\Delay5_reg_reg_n_0_[9][12] ,\Delay5_reg_reg_n_0_[9][11] ,\Delay5_reg_reg_n_0_[9][10] ,\Delay5_reg_reg_n_0_[9][9] ,\Delay5_reg_reg_n_0_[9][8] ,\Delay5_reg_reg_n_0_[9][7] ,\Delay5_reg_reg_n_0_[9][6] ,\Delay5_reg_reg_n_0_[9][5] ,\Delay5_reg_reg_n_0_[9][4] ,\Delay5_reg_reg_n_0_[9][3] ,\Delay5_reg_reg_n_0_[9][2] ,\Delay5_reg_reg_n_0_[9][1] ,\Delay5_reg_reg_n_0_[9][0] }),
        .\v3_2_1_reg[15]_0 ({\Delay1_reg_reg_n_0_[9][15] ,\Delay1_reg_reg_n_0_[9][14] ,\Delay1_reg_reg_n_0_[9][13] ,\Delay1_reg_reg_n_0_[9][12] ,\Delay1_reg_reg_n_0_[9][11] ,\Delay1_reg_reg_n_0_[9][10] ,\Delay1_reg_reg_n_0_[9][9] ,\Delay1_reg_reg_n_0_[9][8] ,\Delay1_reg_reg_n_0_[9][7] ,\Delay1_reg_reg_n_0_[9][6] ,\Delay1_reg_reg_n_0_[9][5] ,\Delay1_reg_reg_n_0_[9][4] ,\Delay1_reg_reg_n_0_[9][3] ,\Delay1_reg_reg_n_0_[9][2] ,\Delay1_reg_reg_n_0_[9][1] ,\Delay1_reg_reg_n_0_[9][0] }),
        .\v4_1_1_reg[15]_0 ({\Delay14_reg_reg_n_0_[9][15] ,\Delay14_reg_reg_n_0_[9][14] ,\Delay14_reg_reg_n_0_[9][13] ,\Delay14_reg_reg_n_0_[9][12] ,\Delay14_reg_reg_n_0_[9][11] ,\Delay14_reg_reg_n_0_[9][10] ,\Delay14_reg_reg_n_0_[9][9] ,\Delay14_reg_reg_n_0_[9][8] ,\Delay14_reg_reg_n_0_[9][7] ,\Delay14_reg_reg_n_0_[9][6] ,\Delay14_reg_reg_n_0_[9][5] ,\Delay14_reg_reg_n_0_[9][4] ,\Delay14_reg_reg_n_0_[9][3] ,\Delay14_reg_reg_n_0_[9][2] ,\Delay14_reg_reg_n_0_[9][1] ,\Delay14_reg_reg_n_0_[9][0] }),
        .\v4_2_1_reg[15]_0 ({\Delay13_reg_reg_n_0_[9][15] ,\Delay13_reg_reg_n_0_[9][14] ,\Delay13_reg_reg_n_0_[9][13] ,\Delay13_reg_reg_n_0_[9][12] ,\Delay13_reg_reg_n_0_[9][11] ,\Delay13_reg_reg_n_0_[9][10] ,\Delay13_reg_reg_n_0_[9][9] ,\Delay13_reg_reg_n_0_[9][8] ,\Delay13_reg_reg_n_0_[9][7] ,\Delay13_reg_reg_n_0_[9][6] ,\Delay13_reg_reg_n_0_[9][5] ,\Delay13_reg_reg_n_0_[9][4] ,\Delay13_reg_reg_n_0_[9][3] ,\Delay13_reg_reg_n_0_[9][2] ,\Delay13_reg_reg_n_0_[9][1] ,\Delay13_reg_reg_n_0_[9][0] }));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_DAC_tc
   (phase_0,
    rst_0,
    enb_1_12_0,
    E,
    phase_0_reg_0,
    phase_1_reg_0,
    rst,
    clk_enable,
    clk,
    tmp_291);
  output phase_0;
  output rst_0;
  output enb_1_12_0;
  output [0:0]E;
  output [0:0]phase_0_reg_0;
  output phase_1_reg_0;
  input rst;
  input clk_enable;
  input clk;
  input tmp_291;

  wire [0:0]E;
  wire clk;
  wire clk_enable;
  wire \count12[0]_i_1_n_0 ;
  wire \count12[1]_i_1_n_0 ;
  wire \count12[2]_i_1_n_0 ;
  wire \count12[3]_i_1_n_0 ;
  wire \count12_reg_n_0_[0] ;
  wire \count12_reg_n_0_[1] ;
  wire \count12_reg_n_0_[2] ;
  wire \count12_reg_n_0_[3] ;
  wire count2;
  wire count2_i_1_n_0;
  wire enb_1_12_0;
  wire phase_0;
  wire phase_0_1;
  wire [0:0]phase_0_reg_0;
  wire phase_0_tmp_1__0;
  wire phase_1;
  wire phase_1_reg_0;
  wire phase_1_tmp__0;
  wire rst;
  wire rst_0;
  wire tmp_291;

  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay10_reg[8]_i_1 
       (.I0(phase_0_1),
        .I1(clk_enable),
        .O(enb_1_12_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h8)) 
    ce_out_INST_0
       (.I0(phase_1),
        .I1(clk_enable),
        .O(phase_1_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h13CC)) 
    \count12[0]_i_1 
       (.I0(\count12_reg_n_0_[3] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[2] ),
        .I3(clk_enable),
        .O(\count12[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000143CF0F0)) 
    \count12[1]_i_1 
       (.I0(\count12_reg_n_0_[2] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[1] ),
        .I3(\count12_reg_n_0_[3] ),
        .I4(clk_enable),
        .I5(rst),
        .O(\count12[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000006AAAAA)) 
    \count12[2]_i_1 
       (.I0(\count12_reg_n_0_[2] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[1] ),
        .I3(\count12_reg_n_0_[3] ),
        .I4(clk_enable),
        .I5(rst),
        .O(\count12[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h000000001580FF00)) 
    \count12[3]_i_1 
       (.I0(\count12_reg_n_0_[2] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[1] ),
        .I3(\count12_reg_n_0_[3] ),
        .I4(clk_enable),
        .I5(rst),
        .O(\count12[3]_i_1_n_0 ));
  FDSE \count12_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\count12[0]_i_1_n_0 ),
        .Q(\count12_reg_n_0_[0] ),
        .S(rst));
  FDRE \count12_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\count12[1]_i_1_n_0 ),
        .Q(\count12_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \count12_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\count12[2]_i_1_n_0 ),
        .Q(\count12_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \count12_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\count12[3]_i_1_n_0 ),
        .Q(\count12_reg_n_0_[3] ),
        .R(1'b0));
  LUT1 #(
    .INIT(2'h1)) 
    count2_i_1
       (.I0(count2),
        .O(count2_i_1_n_0));
  FDSE count2_reg
       (.C(clk),
        .CE(clk_enable),
        .D(count2_i_1_n_0),
        .Q(count2),
        .S(rst));
  FDRE phase_0_1_reg
       (.C(clk),
        .CE(clk_enable),
        .D(phase_0_tmp_1__0),
        .Q(phase_0_1),
        .R(rst));
  FDRE phase_0_reg
       (.C(clk),
        .CE(clk_enable),
        .D(count2),
        .Q(phase_0),
        .R(rst));
  LUT4 #(
    .INIT(16'h0800)) 
    phase_0_tmp_1
       (.I0(\count12_reg_n_0_[1] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[2] ),
        .I3(\count12_reg_n_0_[3] ),
        .O(phase_0_tmp_1__0));
  FDSE phase_1_reg
       (.C(clk),
        .CE(clk_enable),
        .D(phase_1_tmp__0),
        .Q(phase_1),
        .S(rst));
  LUT4 #(
    .INIT(16'h0001)) 
    phase_1_tmp
       (.I0(\count12_reg_n_0_[1] ),
        .I1(\count12_reg_n_0_[0] ),
        .I2(\count12_reg_n_0_[2] ),
        .I3(\count12_reg_n_0_[3] ),
        .O(phase_1_tmp__0));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \tapped_delay_reg[4][15]_i_1 
       (.I0(phase_0),
        .I1(clk_enable),
        .O(phase_0_reg_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_11[4]_i_1 
       (.I0(enb_1_12_0),
        .I1(rst),
        .O(E));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tmp_71[15]_i_1 
       (.I0(enb_1_12_0),
        .I1(tmp_291),
        .I2(rst),
        .O(rst_0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_MNGR
   (tmp_291,
    SDI_1,
    SCK_1,
    nCS1_1,
    nCS4_1,
    nCS3_1,
    nCS2_1,
    rst,
    enb_1_12_0,
    clk,
    E,
    Delay6_reg,
    Delay10_reg,
    Delay8_reg,
    Delay11_reg,
    Delay7_reg,
    D,
    \v3_2_1_reg[15]_0 ,
    \v4_2_1_reg[15]_0 ,
    \v4_1_1_reg[15]_0 ,
    \v1_1_1_reg[15]_0 ,
    \v1_2_1_reg[15]_0 ,
    \v2_1_1_reg[15]_0 ,
    \v2_2_1_reg[15]_0 ,
    Delay9_reg,
    phase_0,
    clk_enable,
    \tmp_71_reg[1]_0 ,
    \tapped_delay_reg_reg[1][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[10][0] );
  output tmp_291;
  output SDI_1;
  output SCK_1;
  output nCS1_1;
  output nCS4_1;
  output nCS3_1;
  output nCS2_1;
  input rst;
  input enb_1_12_0;
  input clk;
  input [0:0]E;
  input [0:0]Delay6_reg;
  input [0:0]Delay10_reg;
  input [0:0]Delay8_reg;
  input [0:0]Delay11_reg;
  input [0:0]Delay7_reg;
  input [15:0]D;
  input [15:0]\v3_2_1_reg[15]_0 ;
  input [15:0]\v4_2_1_reg[15]_0 ;
  input [15:0]\v4_1_1_reg[15]_0 ;
  input [15:0]\v1_1_1_reg[15]_0 ;
  input [15:0]\v1_2_1_reg[15]_0 ;
  input [15:0]\v2_1_1_reg[15]_0 ;
  input [15:0]\v2_2_1_reg[15]_0 ;
  input [0:0]Delay9_reg;
  input phase_0;
  input clk_enable;
  input \tmp_71_reg[1]_0 ;
  input [0:0]\tapped_delay_reg_reg[1][0]_0 ;
  input \cont_bits2_downsample_bypass_reg_reg[10][0] ;

  wire [15:0]D;
  wire [0:0]Delay10_reg;
  wire \Delay10_reg[0]_i_10_n_0 ;
  wire \Delay10_reg[0]_i_11_n_0 ;
  wire \Delay10_reg[0]_i_12_n_0 ;
  wire \Delay10_reg[0]_i_13_n_0 ;
  wire \Delay10_reg[0]_i_14_n_0 ;
  wire \Delay10_reg[0]_i_15_n_0 ;
  wire \Delay10_reg[0]_i_16_n_0 ;
  wire \Delay10_reg[0]_i_17_n_0 ;
  wire \Delay10_reg[0]_i_18_n_0 ;
  wire \Delay10_reg[0]_i_19_n_0 ;
  wire \Delay10_reg[0]_i_20_n_0 ;
  wire \Delay10_reg[0]_i_21_n_0 ;
  wire \Delay10_reg[0]_i_22_n_0 ;
  wire \Delay10_reg[0]_i_23_n_0 ;
  wire \Delay10_reg[0]_i_24_n_0 ;
  wire \Delay10_reg[0]_i_25_n_0 ;
  wire \Delay10_reg[0]_i_26_n_0 ;
  wire \Delay10_reg[0]_i_27_n_0 ;
  wire \Delay10_reg[0]_i_28_n_0 ;
  wire \Delay10_reg[0]_i_29_n_0 ;
  wire \Delay10_reg[0]_i_2_n_0 ;
  wire \Delay10_reg[0]_i_30_n_0 ;
  wire \Delay10_reg[0]_i_31_n_0 ;
  wire \Delay10_reg[0]_i_32_n_0 ;
  wire \Delay10_reg[0]_i_33_n_0 ;
  wire \Delay10_reg[0]_i_34_n_0 ;
  wire \Delay10_reg[0]_i_35_n_0 ;
  wire \Delay10_reg[0]_i_36_n_0 ;
  wire \Delay10_reg[0]_i_3_n_0 ;
  wire \Delay10_reg[0]_i_4_n_0 ;
  wire \Delay10_reg[0]_i_5_n_0 ;
  wire \Delay10_reg[0]_i_6_n_0 ;
  wire \Delay10_reg[0]_i_7_n_0 ;
  wire \Delay10_reg[0]_i_8_n_0 ;
  wire \Delay10_reg[0]_i_9_n_0 ;
  wire [0:0]Delay11_reg;
  wire \Delay11_reg[0]_i_10_n_0 ;
  wire \Delay11_reg[0]_i_11_n_0 ;
  wire \Delay11_reg[0]_i_2_n_0 ;
  wire \Delay11_reg[0]_i_3_n_0 ;
  wire \Delay11_reg[0]_i_4_n_0 ;
  wire \Delay11_reg[0]_i_5_n_0 ;
  wire \Delay11_reg[0]_i_6_n_0 ;
  wire \Delay11_reg[0]_i_7_n_0 ;
  wire \Delay11_reg[0]_i_8_n_0 ;
  wire \Delay11_reg[0]_i_9_n_0 ;
  wire [0:0]Delay6_reg;
  wire \Delay6_reg[0]_i_2_n_0 ;
  wire \Delay6_reg[0]_i_3_n_0 ;
  wire \Delay6_reg[0]_i_4_n_0 ;
  wire \Delay6_reg[0]_i_5_n_0 ;
  wire \Delay6_reg[0]_i_6_n_0 ;
  wire \Delay6_reg[0]_i_7_n_0 ;
  wire [0:0]Delay7_reg;
  wire \Delay7_reg[0]_i_3_n_0 ;
  wire \Delay7_reg[0]_i_4_n_0 ;
  wire \Delay7_reg[0]_i_5_n_0 ;
  wire \Delay7_reg[0]_i_6_n_0 ;
  wire \Delay7_reg[0]_i_7_n_0 ;
  wire \Delay7_reg[0]_i_8_n_0 ;
  wire \Delay7_reg_reg[0]_i_2_n_0 ;
  wire [0:0]Delay8_reg;
  wire \Delay8_reg[0]_i_2_n_0 ;
  wire \Delay8_reg[0]_i_3_n_0 ;
  wire \Delay8_reg[0]_i_4_n_0 ;
  wire \Delay8_reg[0]_i_5_n_0 ;
  wire \Delay8_reg[0]_i_6_n_0 ;
  wire \Delay8_reg[0]_i_8_n_0 ;
  wire \Delay8_reg[0]_i_9_n_0 ;
  wire [0:0]Delay9_reg;
  wire \Delay9_reg[0]_i_2_n_0 ;
  wire \Delay9_reg[0]_i_3_n_0 ;
  wire \Delay9_reg[0]_i_4_n_0 ;
  wire \Delay9_reg[0]_i_5_n_0 ;
  wire [0:0]E;
  wire SCK_1;
  wire SDI_1;
  wire clk;
  wire clk_enable;
  wire \cnt_2[0]_i_1_n_0 ;
  wire \cnt_2[10]_i_1_n_0 ;
  wire \cnt_2[11]_i_1_n_0 ;
  wire \cnt_2[12]_i_1_n_0 ;
  wire \cnt_2[13]_i_1_n_0 ;
  wire \cnt_2[14]_i_1_n_0 ;
  wire \cnt_2[15]_i_1_n_0 ;
  wire \cnt_2[15]_i_2_n_0 ;
  wire \cnt_2[1]_i_1_n_0 ;
  wire \cnt_2[2]_i_1_n_0 ;
  wire \cnt_2[3]_i_1_n_0 ;
  wire \cnt_2[4]_i_1_n_0 ;
  wire \cnt_2[5]_i_1_n_0 ;
  wire \cnt_2[6]_i_1_n_0 ;
  wire \cnt_2[7]_i_1_n_0 ;
  wire \cnt_2[8]_i_1_n_0 ;
  wire \cnt_2[9]_i_1_n_0 ;
  wire [15:0]cnt_3;
  wire \cnt_clk_6[0]_i_1_n_0 ;
  wire \cnt_clk_6[0]_i_2_n_0 ;
  wire \cnt_clk_6[0]_i_3_n_0 ;
  wire \cnt_clk_6[0]_i_4_n_0 ;
  wire \cnt_clk_6[0]_i_5_n_0 ;
  wire \cnt_clk_6[0]_i_6_n_0 ;
  wire \cnt_clk_6[0]_i_7_n_0 ;
  wire \cnt_clk_6[10]_i_1_n_0 ;
  wire \cnt_clk_6[10]_i_2_n_0 ;
  wire \cnt_clk_6[10]_i_3_n_0 ;
  wire \cnt_clk_6[10]_i_4_n_0 ;
  wire \cnt_clk_6[10]_i_5_n_0 ;
  wire \cnt_clk_6[10]_i_6_n_0 ;
  wire \cnt_clk_6[11]_i_1_n_0 ;
  wire \cnt_clk_6[11]_i_2_n_0 ;
  wire \cnt_clk_6[11]_i_3_n_0 ;
  wire \cnt_clk_6[11]_i_4_n_0 ;
  wire \cnt_clk_6[11]_i_5_n_0 ;
  wire \cnt_clk_6[11]_i_6_n_0 ;
  wire \cnt_clk_6[11]_i_7_n_0 ;
  wire \cnt_clk_6[12]_i_1_n_0 ;
  wire \cnt_clk_6[12]_i_2_n_0 ;
  wire \cnt_clk_6[12]_i_3_n_0 ;
  wire \cnt_clk_6[12]_i_4_n_0 ;
  wire \cnt_clk_6[12]_i_5_n_0 ;
  wire \cnt_clk_6[12]_i_6_n_0 ;
  wire \cnt_clk_6[13]_i_1_n_0 ;
  wire \cnt_clk_6[13]_i_2_n_0 ;
  wire \cnt_clk_6[13]_i_3_n_0 ;
  wire \cnt_clk_6[13]_i_4_n_0 ;
  wire \cnt_clk_6[13]_i_5_n_0 ;
  wire \cnt_clk_6[13]_i_6_n_0 ;
  wire \cnt_clk_6[14]_i_10_n_0 ;
  wire \cnt_clk_6[14]_i_11_n_0 ;
  wire \cnt_clk_6[14]_i_12_n_0 ;
  wire \cnt_clk_6[14]_i_13_n_0 ;
  wire \cnt_clk_6[14]_i_18_n_0 ;
  wire \cnt_clk_6[14]_i_19_n_0 ;
  wire \cnt_clk_6[14]_i_1_n_0 ;
  wire \cnt_clk_6[14]_i_2_n_0 ;
  wire \cnt_clk_6[14]_i_4_n_0 ;
  wire \cnt_clk_6[14]_i_5_n_0 ;
  wire \cnt_clk_6[14]_i_6_n_0 ;
  wire \cnt_clk_6[14]_i_9_n_0 ;
  wire \cnt_clk_6[15]_i_10_n_0 ;
  wire \cnt_clk_6[15]_i_1_n_0 ;
  wire \cnt_clk_6[15]_i_2_n_0 ;
  wire \cnt_clk_6[15]_i_4_n_0 ;
  wire \cnt_clk_6[15]_i_5_n_0 ;
  wire \cnt_clk_6[15]_i_6_n_0 ;
  wire \cnt_clk_6[15]_i_7_n_0 ;
  wire \cnt_clk_6[15]_i_8_n_0 ;
  wire \cnt_clk_6[1]_i_1_n_0 ;
  wire \cnt_clk_6[1]_i_2_n_0 ;
  wire \cnt_clk_6[1]_i_3_n_0 ;
  wire \cnt_clk_6[1]_i_4_n_0 ;
  wire \cnt_clk_6[1]_i_5_n_0 ;
  wire \cnt_clk_6[1]_i_6_n_0 ;
  wire \cnt_clk_6[2]_i_1_n_0 ;
  wire \cnt_clk_6[2]_i_2_n_0 ;
  wire \cnt_clk_6[2]_i_3_n_0 ;
  wire \cnt_clk_6[2]_i_4_n_0 ;
  wire \cnt_clk_6[2]_i_5_n_0 ;
  wire \cnt_clk_6[2]_i_6_n_0 ;
  wire \cnt_clk_6[3]_i_1_n_0 ;
  wire \cnt_clk_6[3]_i_2_n_0 ;
  wire \cnt_clk_6[3]_i_3_n_0 ;
  wire \cnt_clk_6[3]_i_4_n_0 ;
  wire \cnt_clk_6[3]_i_5_n_0 ;
  wire \cnt_clk_6[3]_i_6_n_0 ;
  wire \cnt_clk_6[4]_i_1_n_0 ;
  wire \cnt_clk_6[4]_i_2_n_0 ;
  wire \cnt_clk_6[4]_i_3_n_0 ;
  wire \cnt_clk_6[4]_i_4_n_0 ;
  wire \cnt_clk_6[4]_i_5_n_0 ;
  wire \cnt_clk_6[4]_i_6_n_0 ;
  wire \cnt_clk_6[5]_i_1_n_0 ;
  wire \cnt_clk_6[5]_i_2_n_0 ;
  wire \cnt_clk_6[5]_i_3_n_0 ;
  wire \cnt_clk_6[5]_i_4_n_0 ;
  wire \cnt_clk_6[5]_i_5_n_0 ;
  wire \cnt_clk_6[5]_i_6_n_0 ;
  wire \cnt_clk_6[6]_i_1_n_0 ;
  wire \cnt_clk_6[6]_i_2_n_0 ;
  wire \cnt_clk_6[6]_i_3_n_0 ;
  wire \cnt_clk_6[6]_i_4_n_0 ;
  wire \cnt_clk_6[6]_i_5_n_0 ;
  wire \cnt_clk_6[6]_i_6_n_0 ;
  wire \cnt_clk_6[6]_i_7_n_0 ;
  wire \cnt_clk_6[7]_i_1_n_0 ;
  wire \cnt_clk_6[7]_i_2_n_0 ;
  wire \cnt_clk_6[7]_i_3_n_0 ;
  wire \cnt_clk_6[7]_i_4_n_0 ;
  wire \cnt_clk_6[7]_i_5_n_0 ;
  wire \cnt_clk_6[7]_i_6_n_0 ;
  wire \cnt_clk_6[8]_i_1_n_0 ;
  wire \cnt_clk_6[8]_i_2_n_0 ;
  wire \cnt_clk_6[8]_i_3_n_0 ;
  wire \cnt_clk_6[8]_i_4_n_0 ;
  wire \cnt_clk_6[8]_i_5_n_0 ;
  wire \cnt_clk_6[8]_i_6_n_0 ;
  wire \cnt_clk_6[9]_i_1_n_0 ;
  wire \cnt_clk_6[9]_i_2_n_0 ;
  wire \cnt_clk_6[9]_i_3_n_0 ;
  wire \cnt_clk_6[9]_i_4_n_0 ;
  wire \cnt_clk_6[9]_i_5_n_0 ;
  wire \cnt_clk_6[9]_i_6_n_0 ;
  wire \cnt_clk_6[9]_i_7_n_0 ;
  wire [15:0]cnt_clk_8;
  wire [0:0]\cont_bits2_12[0]_580 ;
  wire [0:0]\cont_bits2_12[0]_604 ;
  wire [0:0]\cont_bits2_12[10]_590 ;
  wire [0:0]\cont_bits2_12[10]_614 ;
  wire [0:0]\cont_bits2_12[11]_591 ;
  wire [0:0]\cont_bits2_12[11]_615 ;
  wire [0:0]\cont_bits2_12[1]_581 ;
  wire [0:0]\cont_bits2_12[1]_605 ;
  wire [0:0]\cont_bits2_12[2]_582 ;
  wire [0:0]\cont_bits2_12[2]_606 ;
  wire [0:0]\cont_bits2_12[3]_583 ;
  wire [0:0]\cont_bits2_12[3]_607 ;
  wire [0:0]\cont_bits2_12[4]_584 ;
  wire [0:0]\cont_bits2_12[4]_608 ;
  wire [0:0]\cont_bits2_12[5]_585 ;
  wire [0:0]\cont_bits2_12[5]_609 ;
  wire [0:0]\cont_bits2_12[6]_586 ;
  wire [0:0]\cont_bits2_12[6]_610 ;
  wire [0:0]\cont_bits2_12[7]_587 ;
  wire [0:0]\cont_bits2_12[7]_611 ;
  wire [0:0]\cont_bits2_12[8]_588 ;
  wire [0:0]\cont_bits2_12[8]_612 ;
  wire [0:0]\cont_bits2_12[9]_589 ;
  wire [0:0]\cont_bits2_12[9]_613 ;
  wire [0:0]\cont_bits2_13[0]_537 ;
  wire [0:0]\cont_bits2_13[10]_544 ;
  wire [0:0]\cont_bits2_13[11]_545 ;
  wire [0:0]\cont_bits2_13[1]_536 ;
  wire [0:0]\cont_bits2_13[2]_535 ;
  wire [0:0]\cont_bits2_13[3]_534 ;
  wire [0:0]\cont_bits2_13[4]_538 ;
  wire [0:0]\cont_bits2_13[5]_542 ;
  wire [0:0]\cont_bits2_13[6]_543 ;
  wire [0:0]\cont_bits2_13[7]_539 ;
  wire [0:0]\cont_bits2_13[8]_540 ;
  wire [0:0]\cont_bits2_13[9]_541 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0] ;
  wire [0:0]\cont_bits_11_reg[0]_485 ;
  wire [0:0]\cont_bits_11_reg[10]_527 ;
  wire [0:0]\cont_bits_11_reg[11]_533 ;
  wire [0:0]\cont_bits_11_reg[1]_479 ;
  wire [0:0]\cont_bits_11_reg[2]_473 ;
  wire [0:0]\cont_bits_11_reg[3]_467 ;
  wire [0:0]\cont_bits_11_reg[4]_491 ;
  wire [0:0]\cont_bits_11_reg[5]_515 ;
  wire [0:0]\cont_bits_11_reg[6]_521 ;
  wire [0:0]\cont_bits_11_reg[7]_497 ;
  wire [0:0]\cont_bits_11_reg[8]_503 ;
  wire [0:0]\cont_bits_11_reg[9]_509 ;
  wire [0:0]\cont_bits_17_reg[0]_302 ;
  wire [0:0]\cont_bits_17_reg[10]_352 ;
  wire [0:0]\cont_bits_17_reg[11]_357 ;
  wire [0:0]\cont_bits_17_reg[1]_312 ;
  wire [0:0]\cont_bits_17_reg[2]_317 ;
  wire [0:0]\cont_bits_17_reg[3]_322 ;
  wire [0:0]\cont_bits_17_reg[4]_327 ;
  wire [0:0]\cont_bits_17_reg[5]_332 ;
  wire [0:0]\cont_bits_17_reg[6]_307 ;
  wire [0:0]\cont_bits_17_reg[7]_337 ;
  wire [0:0]\cont_bits_17_reg[8]_342 ;
  wire [0:0]\cont_bits_17_reg[9]_347 ;
  wire [0:0]\cont_bits_19_reg[0]_304 ;
  wire [0:0]\cont_bits_19_reg[10]_354 ;
  wire [0:0]\cont_bits_19_reg[11]_359 ;
  wire [0:0]\cont_bits_19_reg[1]_314 ;
  wire [0:0]\cont_bits_19_reg[2]_319 ;
  wire [0:0]\cont_bits_19_reg[3]_324 ;
  wire [0:0]\cont_bits_19_reg[4]_329 ;
  wire [0:0]\cont_bits_19_reg[5]_334 ;
  wire [0:0]\cont_bits_19_reg[6]_309 ;
  wire [0:0]\cont_bits_19_reg[7]_339 ;
  wire [0:0]\cont_bits_19_reg[8]_344 ;
  wire [0:0]\cont_bits_19_reg[9]_349 ;
  wire [0:0]\cont_bits_21_reg[0]_305 ;
  wire [0:0]\cont_bits_21_reg[10]_355 ;
  wire [0:0]\cont_bits_21_reg[11]_360 ;
  wire [0:0]\cont_bits_21_reg[1]_315 ;
  wire [0:0]\cont_bits_21_reg[2]_320 ;
  wire [0:0]\cont_bits_21_reg[3]_325 ;
  wire [0:0]\cont_bits_21_reg[4]_330 ;
  wire [0:0]\cont_bits_21_reg[5]_335 ;
  wire [0:0]\cont_bits_21_reg[6]_310 ;
  wire [0:0]\cont_bits_21_reg[7]_340 ;
  wire [0:0]\cont_bits_21_reg[8]_345 ;
  wire [0:0]\cont_bits_21_reg[9]_350 ;
  wire [0:0]\cont_bits_23_reg[0]_306 ;
  wire [0:0]\cont_bits_23_reg[10]_356 ;
  wire [0:0]\cont_bits_23_reg[11]_361 ;
  wire [0:0]\cont_bits_23_reg[1]_316 ;
  wire [0:0]\cont_bits_23_reg[2]_321 ;
  wire [0:0]\cont_bits_23_reg[3]_326 ;
  wire [0:0]\cont_bits_23_reg[4]_331 ;
  wire [0:0]\cont_bits_23_reg[5]_336 ;
  wire [0:0]\cont_bits_23_reg[6]_311 ;
  wire [0:0]\cont_bits_23_reg[7]_341 ;
  wire [0:0]\cont_bits_23_reg[8]_346 ;
  wire [0:0]\cont_bits_23_reg[9]_351 ;
  wire [0:0]\cont_bits_5_reg[0]_480 ;
  wire [0:0]\cont_bits_5_reg[10]_522 ;
  wire [0:0]\cont_bits_5_reg[11]_528 ;
  wire [0:0]\cont_bits_5_reg[1]_474 ;
  wire [0:0]\cont_bits_5_reg[2]_468 ;
  wire [0:0]\cont_bits_5_reg[3]_462 ;
  wire [0:0]\cont_bits_5_reg[4]_486 ;
  wire [0:0]\cont_bits_5_reg[5]_510 ;
  wire [0:0]\cont_bits_5_reg[6]_516 ;
  wire [0:0]\cont_bits_5_reg[7]_492 ;
  wire [0:0]\cont_bits_5_reg[8]_498 ;
  wire [0:0]\cont_bits_5_reg[9]_504 ;
  wire [0:0]\cont_bits_7_reg[0]_482 ;
  wire [0:0]\cont_bits_7_reg[10]_524 ;
  wire [0:0]\cont_bits_7_reg[11]_530 ;
  wire [0:0]\cont_bits_7_reg[1]_476 ;
  wire [0:0]\cont_bits_7_reg[2]_470 ;
  wire [0:0]\cont_bits_7_reg[3]_464 ;
  wire [0:0]\cont_bits_7_reg[4]_488 ;
  wire [0:0]\cont_bits_7_reg[5]_512 ;
  wire [0:0]\cont_bits_7_reg[6]_518 ;
  wire [0:0]\cont_bits_7_reg[7]_494 ;
  wire [0:0]\cont_bits_7_reg[8]_500 ;
  wire [0:0]\cont_bits_7_reg[9]_506 ;
  wire [0:0]\cont_bits_9_reg[0]_483 ;
  wire [0:0]\cont_bits_9_reg[10]_525 ;
  wire [0:0]\cont_bits_9_reg[11]_531 ;
  wire [0:0]\cont_bits_9_reg[1]_477 ;
  wire [0:0]\cont_bits_9_reg[2]_471 ;
  wire [0:0]\cont_bits_9_reg[3]_465 ;
  wire [0:0]\cont_bits_9_reg[4]_489 ;
  wire [0:0]\cont_bits_9_reg[5]_513 ;
  wire [0:0]\cont_bits_9_reg[6]_519 ;
  wire [0:0]\cont_bits_9_reg[7]_495 ;
  wire [0:0]\cont_bits_9_reg[8]_501 ;
  wire [0:0]\cont_bits_9_reg[9]_507 ;
  wire \counterSig[0]_i_1_n_0 ;
  wire \counterSig[1]_i_1_n_0 ;
  wire \counterSig[2]_i_1_n_0 ;
  wire \counterSig_reg_n_0_[0] ;
  wire \counterSig_reg_n_0_[1] ;
  wire \counterSig_reg_n_0_[2] ;
  wire [4:4]data1;
  wire enb_1_12_0;
  wire \is_SPI_MNGR_39[1]_i_1_n_0 ;
  wire \is_SPI_MNGR_39[2]_i_1_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_1_n_0 ;
  wire \is_SPI_MNGR_39[4]_i_1_n_0 ;
  wire [4:0]is_SPI_MNGR_41;
  wire nCS1_1;
  wire nCS2_1;
  wire nCS3_1;
  wire nCS4_1;
  wire [15:0]p_0_in;
  wire [16:1]p_0_in1_out;
  wire p_19_in;
  wire [16:1]p_1_in;
  wire [15:0]p_1_out;
  wire p_20_out;
  wire [15:0]p_2_out;
  wire [15:0]p_5_out;
  wire phase_0;
  wire rst;
  wire s_10;
  wire [3:0]s_106;
  wire \s_107[3]_i_2_n_0 ;
  wire \s_107[3]_i_3_n_0 ;
  wire \s_107[3]_i_4_n_0 ;
  wire \s_107[3]_i_5_n_0 ;
  wire \s_107[3]_i_6_n_0 ;
  wire \s_107_reg[3]_i_1_n_2 ;
  wire \s_107_reg[3]_i_1_n_3 ;
  wire [3:0]s_115;
  wire s_12;
  wire s_15_i_1_n_0;
  wire s_169;
  wire s_171;
  wire s_172;
  wire s_173;
  wire s_174;
  wire s_175;
  wire s_176;
  wire s_177;
  wire s_178;
  wire s_179;
  wire s_18;
  wire s_180;
  wire s_181;
  wire s_182;
  wire s_20;
  wire s_22;
  wire s_23_i_2_n_0;
  wire s_24;
  wire s_26;
  wire s_28;
  wire s_30;
  wire s_43_i_2_n_0;
  wire s_43_i_3_n_0;
  wire s_43_i_4_n_0;
  wire s_46_i_2_n_0;
  wire s_46_i_3_n_0;
  wire s_48_i_2_n_0;
  wire s_53;
  wire s_54;
  wire s_6;
  wire s_79;
  wire s_7_i_2_n_0;
  wire s_7_i_3_n_0;
  wire s_7_i_4_n_0;
  wire s_7_i_5_n_0;
  wire s_8;
  wire s_84;
  wire s_89;
  wire s_94;
  wire s_95;
  wire s_96;
  wire \selector_2[0]_i_2_n_0 ;
  wire [15:0]selector_4;
  wire [15:0]\tapped_delay_reg_next[4]_671 ;
  wire [15:0]\tapped_delay_reg_reg[0]_669 ;
  wire [0:0]\tapped_delay_reg_reg[1][0]_0 ;
  wire [15:0]\tapped_delay_reg_reg[1]_668 ;
  wire [15:0]\tapped_delay_reg_reg[2]_667 ;
  wire [15:0]\tapped_delay_reg_reg[3]_666 ;
  wire [15:0]\tapped_delay_reg_reg[4]_665 ;
  wire [0:0]tmp_0_12;
  wire [0:0]tmp_0_13;
  wire [0:0]tmp_0_14;
  wire [0:0]tmp_0_15;
  wire [0:0]tmp_0_9;
  wire [15:0]tmp_100;
  wire [15:0]tmp_101;
  wire [15:0]tmp_106;
  wire [0:0]tmp_10_10;
  wire [0:0]tmp_10_13;
  wire [0:0]tmp_10_14;
  wire [0:0]tmp_10_15;
  wire [0:0]tmp_10_16;
  wire [4:0]tmp_11;
  wire [15:0]tmp_115;
  wire [15:0]tmp_116;
  wire \tmp_11[0]_i_1_n_0 ;
  wire \tmp_11[1]_i_1_n_0 ;
  wire \tmp_11[2]_i_1_n_0 ;
  wire \tmp_11[3]_i_1_n_0 ;
  wire \tmp_11[4]_i_2_n_0 ;
  wire \tmp_11[4]_i_4_n_0 ;
  wire [0:0]tmp_11_10;
  wire [0:0]tmp_11_13;
  wire [0:0]tmp_11_14;
  wire [0:0]tmp_11_15;
  wire [0:0]tmp_11_16;
  wire [15:0]tmp_121;
  wire [15:0]tmp_130;
  wire [15:0]tmp_131;
  wire [15:0]tmp_136;
  wire tmp_13_i_1_n_0;
  wire [15:0]tmp_148;
  wire [15:0]tmp_149;
  wire \tmp_149[15]_i_2_n_0 ;
  wire [15:0]tmp_154;
  wire [15:0]tmp_164;
  wire [15:0]tmp_165;
  wire tmp_16_i_1_n_0;
  wire [15:0]tmp_170;
  wire tmp_18;
  wire [15:0]tmp_180;
  wire [15:0]tmp_181;
  wire [15:0]tmp_186;
  wire [15:0]tmp_196;
  wire [15:0]tmp_197;
  wire [0:0]tmp_1_10;
  wire [0:0]tmp_1_13;
  wire [0:0]tmp_1_14;
  wire [0:0]tmp_1_15;
  wire [0:0]tmp_1_16;
  wire [15:0]tmp_202;
  wire tmp_204;
  wire tmp_21;
  wire tmp_210;
  wire tmp_212;
  wire tmp_214;
  wire \tmp_217[0][0]_i_2_n_0 ;
  wire \tmp_217[0][0]_i_3_n_0 ;
  wire \tmp_217[0][0]_i_4_n_0 ;
  wire \tmp_217[0][0]_i_5_n_0 ;
  wire \tmp_217[0][0]_i_6_n_0 ;
  wire \tmp_217[0][0]_i_7_n_0 ;
  wire \tmp_217[0][0]_i_8_n_0 ;
  wire \tmp_217[10][0]_i_1_n_0 ;
  wire \tmp_217[10][0]_i_2_n_0 ;
  wire \tmp_217[10][0]_i_3_n_0 ;
  wire \tmp_217[10][0]_i_4_n_0 ;
  wire \tmp_217[10][0]_i_5_n_0 ;
  wire \tmp_217[11][0]_i_1_n_0 ;
  wire \tmp_217[11][0]_i_2_n_0 ;
  wire \tmp_217[11][0]_i_3_n_0 ;
  wire \tmp_217[11][0]_i_4_n_0 ;
  wire \tmp_217[11][0]_i_5_n_0 ;
  wire \tmp_217[1][0]_i_1_n_0 ;
  wire \tmp_217[1][0]_i_2_n_0 ;
  wire \tmp_217[1][0]_i_3_n_0 ;
  wire \tmp_217[1][0]_i_4_n_0 ;
  wire \tmp_217[1][0]_i_5_n_0 ;
  wire \tmp_217[2][0]_i_1_n_0 ;
  wire \tmp_217[2][0]_i_2_n_0 ;
  wire \tmp_217[2][0]_i_3_n_0 ;
  wire \tmp_217[2][0]_i_4_n_0 ;
  wire \tmp_217[2][0]_i_5_n_0 ;
  wire \tmp_217[3][0]_i_1_n_0 ;
  wire \tmp_217[3][0]_i_2_n_0 ;
  wire \tmp_217[3][0]_i_3_n_0 ;
  wire \tmp_217[3][0]_i_4_n_0 ;
  wire \tmp_217[3][0]_i_5_n_0 ;
  wire \tmp_217[4][0]_i_1_n_0 ;
  wire \tmp_217[4][0]_i_2_n_0 ;
  wire \tmp_217[4][0]_i_3_n_0 ;
  wire \tmp_217[4][0]_i_4_n_0 ;
  wire \tmp_217[4][0]_i_5_n_0 ;
  wire \tmp_217[5][0]_i_1_n_0 ;
  wire \tmp_217[5][0]_i_2_n_0 ;
  wire \tmp_217[5][0]_i_3_n_0 ;
  wire \tmp_217[5][0]_i_4_n_0 ;
  wire \tmp_217[5][0]_i_5_n_0 ;
  wire \tmp_217[6][0]_i_1_n_0 ;
  wire \tmp_217[6][0]_i_2_n_0 ;
  wire \tmp_217[6][0]_i_3_n_0 ;
  wire \tmp_217[6][0]_i_4_n_0 ;
  wire \tmp_217[6][0]_i_5_n_0 ;
  wire \tmp_217[7][0]_i_1_n_0 ;
  wire \tmp_217[7][0]_i_2_n_0 ;
  wire \tmp_217[7][0]_i_3_n_0 ;
  wire \tmp_217[7][0]_i_4_n_0 ;
  wire \tmp_217[7][0]_i_5_n_0 ;
  wire \tmp_217[8][0]_i_1_n_0 ;
  wire \tmp_217[8][0]_i_2_n_0 ;
  wire \tmp_217[8][0]_i_3_n_0 ;
  wire \tmp_217[8][0]_i_4_n_0 ;
  wire \tmp_217[8][0]_i_5_n_0 ;
  wire \tmp_217[9][0]_i_1_n_0 ;
  wire \tmp_217[9][0]_i_2_n_0 ;
  wire \tmp_217[9][0]_i_3_n_0 ;
  wire \tmp_217[9][0]_i_4_n_0 ;
  wire \tmp_217[9][0]_i_5_n_0 ;
  wire \tmp_217_reg_n_0_[0][0] ;
  wire \tmp_217_reg_n_0_[10][0] ;
  wire \tmp_217_reg_n_0_[11][0] ;
  wire \tmp_217_reg_n_0_[1][0] ;
  wire \tmp_217_reg_n_0_[2][0] ;
  wire \tmp_217_reg_n_0_[3][0] ;
  wire \tmp_217_reg_n_0_[4][0] ;
  wire \tmp_217_reg_n_0_[5][0] ;
  wire \tmp_217_reg_n_0_[6][0] ;
  wire \tmp_217_reg_n_0_[7][0] ;
  wire \tmp_217_reg_n_0_[8][0] ;
  wire \tmp_217_reg_n_0_[9][0] ;
  wire [0:0]\tmp_221[0]_362 ;
  wire [0:0]\tmp_221[10]_372 ;
  wire [0:0]\tmp_221[11]_373 ;
  wire [0:0]\tmp_221[1]_363 ;
  wire [0:0]\tmp_221[2]_364 ;
  wire [0:0]\tmp_221[3]_365 ;
  wire [0:0]\tmp_221[4]_366 ;
  wire [0:0]\tmp_221[5]_367 ;
  wire [0:0]\tmp_221[6]_368 ;
  wire [0:0]\tmp_221[7]_369 ;
  wire [0:0]\tmp_221[8]_370 ;
  wire [0:0]\tmp_221[9]_371 ;
  wire \tmp_222[0][0]_i_5_n_0 ;
  wire \tmp_222[0][0]_i_7_n_0 ;
  wire \tmp_222[0][0]_i_8_n_0 ;
  wire \tmp_222[0][0]_i_9_n_0 ;
  wire [0:0]\tmp_222_reg[0]_303 ;
  wire [0:0]\tmp_222_reg[10]_353 ;
  wire [0:0]\tmp_222_reg[11]_358 ;
  wire [0:0]\tmp_222_reg[1]_313 ;
  wire [0:0]\tmp_222_reg[2]_318 ;
  wire [0:0]\tmp_222_reg[3]_323 ;
  wire [0:0]\tmp_222_reg[4]_328 ;
  wire [0:0]\tmp_222_reg[5]_333 ;
  wire [0:0]\tmp_222_reg[6]_308 ;
  wire [0:0]\tmp_222_reg[7]_338 ;
  wire [0:0]\tmp_222_reg[8]_343 ;
  wire [0:0]\tmp_222_reg[9]_348 ;
  wire tmp_22_i_2_n_0;
  wire tmp_22_i_3_n_0;
  wire tmp_22_i_4_n_0;
  wire tmp_22_i_5_n_0;
  wire [0:0]\tmp_235[0]_659 ;
  wire [0:0]\tmp_235[10]_649 ;
  wire [0:0]\tmp_235[11]_648 ;
  wire [0:0]\tmp_235[1]_657 ;
  wire [0:0]\tmp_235[2]_656 ;
  wire [0:0]\tmp_235[3]_655 ;
  wire [0:0]\tmp_235[4]_654 ;
  wire [0:0]\tmp_235[5]_653 ;
  wire [0:0]\tmp_235[6]_658 ;
  wire [0:0]\tmp_235[7]_652 ;
  wire [0:0]\tmp_235[8]_651 ;
  wire [0:0]\tmp_235[9]_650 ;
  wire \tmp_236[0][0]_i_5_n_0 ;
  wire \tmp_236[10][0]_i_5_n_0 ;
  wire \tmp_236[11][0]_i_5_n_0 ;
  wire \tmp_236[1][0]_i_5_n_0 ;
  wire \tmp_236[2][0]_i_5_n_0 ;
  wire \tmp_236[3][0]_i_2_n_0 ;
  wire \tmp_236[3][0]_i_6_n_0 ;
  wire \tmp_236[3][0]_i_7_n_0 ;
  wire \tmp_236[4][0]_i_5_n_0 ;
  wire \tmp_236[5][0]_i_5_n_0 ;
  wire \tmp_236[6][0]_i_5_n_0 ;
  wire \tmp_236[7][0]_i_5_n_0 ;
  wire \tmp_236[8][0]_i_5_n_0 ;
  wire \tmp_236[9][0]_i_5_n_0 ;
  wire [0:0]\tmp_236_reg[0]_481 ;
  wire [0:0]\tmp_236_reg[10]_523 ;
  wire [0:0]\tmp_236_reg[11]_529 ;
  wire [0:0]\tmp_236_reg[1]_475 ;
  wire [0:0]\tmp_236_reg[2]_469 ;
  wire [0:0]\tmp_236_reg[3]_463 ;
  wire [0:0]\tmp_236_reg[4]_487 ;
  wire [0:0]\tmp_236_reg[5]_511 ;
  wire [0:0]\tmp_236_reg[6]_517 ;
  wire [0:0]\tmp_236_reg[7]_493 ;
  wire [0:0]\tmp_236_reg[8]_499 ;
  wire [0:0]\tmp_236_reg[9]_505 ;
  wire [0:0]\tmp_238[0]_549 ;
  wire [0:0]\tmp_238[10]_556 ;
  wire [0:0]\tmp_238[11]_557 ;
  wire [0:0]\tmp_238[1]_548 ;
  wire [0:0]\tmp_238[2]_547 ;
  wire [0:0]\tmp_238[3]_546 ;
  wire [0:0]\tmp_238[4]_550 ;
  wire [0:0]\tmp_238[5]_554 ;
  wire [0:0]\tmp_238[6]_555 ;
  wire [0:0]\tmp_238[7]_551 ;
  wire [0:0]\tmp_238[8]_552 ;
  wire [0:0]\tmp_238[9]_553 ;
  wire [4:0]tmp_25;
  wire \tmp_253[0]_i_3_n_0 ;
  wire \tmp_253[14]_i_2_n_0 ;
  wire \tmp_253[15]_i_2_n_0 ;
  wire \tmp_253[15]_i_3_n_0 ;
  wire [15:0]tmp_256;
  wire \tmp_25[0]_i_1_n_0 ;
  wire \tmp_25[1]_i_1_n_0 ;
  wire \tmp_25[2]_i_1_n_0 ;
  wire \tmp_25[3]_i_1_n_0 ;
  wire \tmp_25[4]_i_1_n_0 ;
  wire tmp_282;
  wire tmp_282_i_1_n_0;
  wire tmp_285_i_1_n_0;
  wire tmp_285_reg_n_0;
  wire tmp_291;
  wire tmp_298;
  wire tmp_298_i_1_n_0;
  wire \tmp_2[0]_i_1_n_0 ;
  wire \tmp_2[2]_i_1_n_0 ;
  wire [0:0]tmp_2_10;
  wire [0:0]tmp_2_13;
  wire [0:0]tmp_2_14;
  wire [0:0]tmp_2_15;
  wire [0:0]tmp_2_16;
  wire \tmp_2_reg_n_0_[0] ;
  wire \tmp_2_reg_n_0_[2] ;
  wire \tmp_2_reg_n_0_[4] ;
  wire [4:0]tmp_34;
  wire \tmp_34[0]_i_1_n_0 ;
  wire \tmp_34[0]_i_2_n_0 ;
  wire \tmp_34[1]_i_1_n_0 ;
  wire \tmp_34[1]_i_2_n_0 ;
  wire \tmp_34[2]_i_1_n_0 ;
  wire \tmp_34[3]_i_1_n_0 ;
  wire \tmp_34[4]_i_1_n_0 ;
  wire \tmp_34[4]_i_2_n_0 ;
  wire tmp_382;
  wire [1:1]tmp_39;
  wire \tmp_39[1]_i_1_n_0 ;
  wire [0:0]tmp_3_10;
  wire [0:0]tmp_3_13;
  wire [0:0]tmp_3_14;
  wire [0:0]tmp_3_15;
  wire [0:0]tmp_3_16;
  wire [4:1]tmp_41;
  wire [4:4]tmp_42;
  wire \tmp_42[0]_i_1_n_0 ;
  wire \tmp_42[2]_i_1_n_0 ;
  wire \tmp_42_reg_n_0_[0] ;
  wire \tmp_42_reg_n_0_[1] ;
  wire \tmp_42_reg_n_0_[2] ;
  wire \tmp_42_reg_n_0_[3] ;
  wire \tmp_42_reg_n_0_[4] ;
  wire [4:4]tmp_45;
  wire \tmp_45[0]_i_1_n_0 ;
  wire \tmp_45[2]_i_1_n_0 ;
  wire \tmp_45_reg_n_0_[0] ;
  wire \tmp_45_reg_n_0_[1] ;
  wire \tmp_45_reg_n_0_[2] ;
  wire \tmp_45_reg_n_0_[3] ;
  wire [0:0]tmp_4_10;
  wire [0:0]tmp_4_13;
  wire [0:0]tmp_4_14;
  wire [0:0]tmp_4_15;
  wire [0:0]tmp_4_16;
  wire tmp_5;
  wire [1:1]tmp_50;
  wire \tmp_50[0]_i_1_n_0 ;
  wire \tmp_50_reg_n_0_[0] ;
  wire \tmp_50_reg_n_0_[10] ;
  wire \tmp_50_reg_n_0_[11] ;
  wire \tmp_50_reg_n_0_[12] ;
  wire \tmp_50_reg_n_0_[13] ;
  wire \tmp_50_reg_n_0_[14] ;
  wire \tmp_50_reg_n_0_[15] ;
  wire \tmp_50_reg_n_0_[1] ;
  wire \tmp_50_reg_n_0_[2] ;
  wire \tmp_50_reg_n_0_[3] ;
  wire \tmp_50_reg_n_0_[4] ;
  wire \tmp_50_reg_n_0_[5] ;
  wire \tmp_50_reg_n_0_[6] ;
  wire \tmp_50_reg_n_0_[7] ;
  wire \tmp_50_reg_n_0_[8] ;
  wire \tmp_50_reg_n_0_[9] ;
  wire [2:2]tmp_58;
  wire \tmp_58[0]_i_1_n_0 ;
  wire \tmp_58[10]_i_2_n_0 ;
  wire \tmp_58[11]_i_2_n_0 ;
  wire \tmp_58[12]_i_2_n_0 ;
  wire \tmp_58[13]_i_2_n_0 ;
  wire \tmp_58[14]_i_2_n_0 ;
  wire \tmp_58[15]_i_3_n_0 ;
  wire \tmp_58[15]_i_4_n_0 ;
  wire \tmp_58[15]_i_5_n_0 ;
  wire \tmp_58[15]_i_6_n_0 ;
  wire \tmp_58[15]_i_7_n_0 ;
  wire \tmp_58[1]_i_2_n_0 ;
  wire \tmp_58[2]_i_2_n_0 ;
  wire \tmp_58[3]_i_2_n_0 ;
  wire \tmp_58[4]_i_2_n_0 ;
  wire \tmp_58[5]_i_2_n_0 ;
  wire \tmp_58[6]_i_2_n_0 ;
  wire \tmp_58[7]_i_2_n_0 ;
  wire \tmp_58[8]_i_2_n_0 ;
  wire \tmp_58[9]_i_2_n_0 ;
  wire \tmp_58_reg_n_0_[0] ;
  wire \tmp_58_reg_n_0_[10] ;
  wire \tmp_58_reg_n_0_[11] ;
  wire \tmp_58_reg_n_0_[12] ;
  wire \tmp_58_reg_n_0_[13] ;
  wire \tmp_58_reg_n_0_[14] ;
  wire \tmp_58_reg_n_0_[15] ;
  wire \tmp_58_reg_n_0_[1] ;
  wire \tmp_58_reg_n_0_[2] ;
  wire \tmp_58_reg_n_0_[3] ;
  wire \tmp_58_reg_n_0_[4] ;
  wire \tmp_58_reg_n_0_[5] ;
  wire \tmp_58_reg_n_0_[6] ;
  wire \tmp_58_reg_n_0_[7] ;
  wire \tmp_58_reg_n_0_[8] ;
  wire \tmp_58_reg_n_0_[9] ;
  wire [0:0]tmp_5_10;
  wire [0:0]tmp_5_13;
  wire [0:0]tmp_5_14;
  wire [0:0]tmp_5_15;
  wire [0:0]tmp_5_16;
  wire [1:0]tmp_65;
  wire [1:0]tmp_66;
  wire [0:0]tmp_6_10;
  wire [0:0]tmp_6_13;
  wire [0:0]tmp_6_14;
  wire [0:0]tmp_6_15;
  wire [0:0]tmp_6_16;
  wire \tmp_71[0]_i_1_n_0 ;
  wire \tmp_71[10]_i_1_n_0 ;
  wire \tmp_71[11]_i_1_n_0 ;
  wire \tmp_71[12]_i_1_n_0 ;
  wire \tmp_71[12]_i_3_n_0 ;
  wire \tmp_71[12]_i_4_n_0 ;
  wire \tmp_71[12]_i_5_n_0 ;
  wire \tmp_71[12]_i_6_n_0 ;
  wire \tmp_71[13]_i_1_n_0 ;
  wire \tmp_71[14]_i_1_n_0 ;
  wire \tmp_71[15]_i_2_n_0 ;
  wire \tmp_71[15]_i_4_n_0 ;
  wire \tmp_71[15]_i_5_n_0 ;
  wire \tmp_71[15]_i_6_n_0 ;
  wire \tmp_71[1]_i_1_n_0 ;
  wire \tmp_71[2]_i_1_n_0 ;
  wire \tmp_71[3]_i_1_n_0 ;
  wire \tmp_71[4]_i_1_n_0 ;
  wire \tmp_71[4]_i_3_n_0 ;
  wire \tmp_71[4]_i_4_n_0 ;
  wire \tmp_71[4]_i_5_n_0 ;
  wire \tmp_71[4]_i_6_n_0 ;
  wire \tmp_71[5]_i_1_n_0 ;
  wire \tmp_71[6]_i_1_n_0 ;
  wire \tmp_71[7]_i_1_n_0 ;
  wire \tmp_71[8]_i_1_n_0 ;
  wire \tmp_71[8]_i_3_n_0 ;
  wire \tmp_71[8]_i_4_n_0 ;
  wire \tmp_71[8]_i_5_n_0 ;
  wire \tmp_71[8]_i_6_n_0 ;
  wire \tmp_71[9]_i_1_n_0 ;
  wire \tmp_71_reg[12]_i_2_n_0 ;
  wire \tmp_71_reg[12]_i_2_n_1 ;
  wire \tmp_71_reg[12]_i_2_n_2 ;
  wire \tmp_71_reg[12]_i_2_n_3 ;
  wire \tmp_71_reg[15]_i_3_n_2 ;
  wire \tmp_71_reg[15]_i_3_n_3 ;
  wire \tmp_71_reg[1]_0 ;
  wire \tmp_71_reg[4]_i_2_n_0 ;
  wire \tmp_71_reg[4]_i_2_n_1 ;
  wire \tmp_71_reg[4]_i_2_n_2 ;
  wire \tmp_71_reg[4]_i_2_n_3 ;
  wire \tmp_71_reg[8]_i_2_n_0 ;
  wire \tmp_71_reg[8]_i_2_n_1 ;
  wire \tmp_71_reg[8]_i_2_n_2 ;
  wire \tmp_71_reg[8]_i_2_n_3 ;
  wire \tmp_71_reg_n_0_[0] ;
  wire \tmp_71_reg_n_0_[10] ;
  wire \tmp_71_reg_n_0_[11] ;
  wire \tmp_71_reg_n_0_[12] ;
  wire \tmp_71_reg_n_0_[13] ;
  wire \tmp_71_reg_n_0_[14] ;
  wire \tmp_71_reg_n_0_[15] ;
  wire \tmp_71_reg_n_0_[1] ;
  wire \tmp_71_reg_n_0_[2] ;
  wire \tmp_71_reg_n_0_[3] ;
  wire \tmp_71_reg_n_0_[4] ;
  wire \tmp_71_reg_n_0_[5] ;
  wire \tmp_71_reg_n_0_[6] ;
  wire \tmp_71_reg_n_0_[7] ;
  wire \tmp_71_reg_n_0_[8] ;
  wire \tmp_71_reg_n_0_[9] ;
  wire \tmp_74[1]_i_1_n_0 ;
  wire \tmp_74[2]_i_1_n_0 ;
  wire \tmp_74_reg_n_0_[0] ;
  wire \tmp_74_reg_n_0_[1] ;
  wire \tmp_74_reg_n_0_[2] ;
  wire [0:0]tmp_7_10;
  wire [0:0]tmp_7_13;
  wire [0:0]tmp_7_14;
  wire [0:0]tmp_7_15;
  wire [0:0]tmp_7_16;
  wire [15:0]tmp_84;
  wire [15:0]tmp_85;
  wire [0:0]tmp_8_10;
  wire [0:0]tmp_8_13;
  wire [0:0]tmp_8_14;
  wire [0:0]tmp_8_15;
  wire [0:0]tmp_8_16;
  wire tmp_9;
  wire [15:0]tmp_90;
  wire [0:0]tmp_9_10;
  wire [0:0]tmp_9_13;
  wire [0:0]tmp_9_14;
  wire [0:0]tmp_9_15;
  wire [0:0]tmp_9_16;
  wire u_simfcn1_10_n_0;
  wire u_simfcn1_10_n_1;
  wire u_simfcn1_10_n_10;
  wire u_simfcn1_10_n_11;
  wire u_simfcn1_10_n_2;
  wire u_simfcn1_10_n_3;
  wire u_simfcn1_10_n_4;
  wire u_simfcn1_10_n_5;
  wire u_simfcn1_10_n_6;
  wire u_simfcn1_10_n_7;
  wire u_simfcn1_10_n_8;
  wire u_simfcn1_10_n_9;
  wire u_simfcn1_1_n_12;
  wire u_simfcn1_1_n_13;
  wire u_simfcn1_1_n_14;
  wire u_simfcn1_1_n_15;
  wire u_simfcn1_1_n_16;
  wire u_simfcn1_1_n_17;
  wire u_simfcn1_1_n_18;
  wire u_simfcn1_1_n_19;
  wire u_simfcn1_1_n_20;
  wire u_simfcn1_1_n_21;
  wire u_simfcn1_1_n_22;
  wire u_simfcn1_1_n_23;
  wire u_simfcn1_1_n_24;
  wire u_simfcn1_1_n_25;
  wire u_simfcn1_1_n_26;
  wire u_simfcn1_1_n_27;
  wire u_simfcn1_2_n_12;
  wire u_simfcn1_2_n_13;
  wire u_simfcn1_2_n_14;
  wire u_simfcn1_2_n_15;
  wire u_simfcn1_2_n_16;
  wire u_simfcn1_2_n_17;
  wire u_simfcn1_2_n_18;
  wire u_simfcn1_2_n_19;
  wire u_simfcn1_2_n_20;
  wire u_simfcn1_2_n_21;
  wire u_simfcn1_2_n_22;
  wire u_simfcn1_2_n_23;
  wire u_simfcn1_2_n_24;
  wire u_simfcn1_2_n_25;
  wire u_simfcn1_2_n_26;
  wire u_simfcn1_2_n_27;
  wire u_simfcn1_2_n_28;
  wire u_simfcn1_2_n_29;
  wire u_simfcn1_2_n_30;
  wire u_simfcn1_2_n_31;
  wire u_simfcn1_2_n_32;
  wire u_simfcn1_2_n_33;
  wire u_simfcn1_2_n_34;
  wire u_simfcn1_2_n_35;
  wire u_simfcn1_2_n_36;
  wire u_simfcn1_2_n_37;
  wire u_simfcn1_2_n_38;
  wire u_simfcn1_2_n_39;
  wire u_simfcn1_2_n_40;
  wire u_simfcn1_2_n_41;
  wire u_simfcn1_2_n_42;
  wire u_simfcn1_2_n_43;
  wire u_simfcn1_2_n_44;
  wire u_simfcn1_2_n_45;
  wire u_simfcn1_2_n_46;
  wire u_simfcn1_2_n_47;
  wire u_simfcn1_2_n_48;
  wire u_simfcn1_2_n_49;
  wire u_simfcn1_2_n_50;
  wire u_simfcn1_2_n_51;
  wire u_simfcn1_2_n_52;
  wire u_simfcn1_2_n_53;
  wire u_simfcn1_2_n_54;
  wire u_simfcn1_2_n_55;
  wire u_simfcn1_2_n_56;
  wire u_simfcn1_2_n_57;
  wire u_simfcn1_2_n_58;
  wire u_simfcn1_2_n_59;
  wire u_simfcn1_2_n_60;
  wire u_simfcn1_2_n_61;
  wire u_simfcn1_2_n_62;
  wire u_simfcn1_2_n_63;
  wire u_simfcn1_2_n_64;
  wire u_simfcn1_2_n_65;
  wire u_simfcn1_2_n_66;
  wire u_simfcn1_3_n_0;
  wire u_simfcn1_3_n_1;
  wire u_simfcn1_3_n_10;
  wire u_simfcn1_3_n_11;
  wire u_simfcn1_3_n_12;
  wire u_simfcn1_3_n_13;
  wire u_simfcn1_3_n_14;
  wire u_simfcn1_3_n_15;
  wire u_simfcn1_3_n_16;
  wire u_simfcn1_3_n_17;
  wire u_simfcn1_3_n_18;
  wire u_simfcn1_3_n_19;
  wire u_simfcn1_3_n_2;
  wire u_simfcn1_3_n_20;
  wire u_simfcn1_3_n_21;
  wire u_simfcn1_3_n_22;
  wire u_simfcn1_3_n_23;
  wire u_simfcn1_3_n_24;
  wire u_simfcn1_3_n_25;
  wire u_simfcn1_3_n_26;
  wire u_simfcn1_3_n_27;
  wire u_simfcn1_3_n_3;
  wire u_simfcn1_3_n_4;
  wire u_simfcn1_3_n_5;
  wire u_simfcn1_3_n_6;
  wire u_simfcn1_3_n_7;
  wire u_simfcn1_3_n_8;
  wire u_simfcn1_3_n_9;
  wire u_simfcn1_4_n_0;
  wire u_simfcn1_4_n_1;
  wire u_simfcn1_4_n_12;
  wire u_simfcn1_4_n_13;
  wire u_simfcn1_4_n_14;
  wire u_simfcn1_4_n_15;
  wire u_simfcn1_4_n_16;
  wire u_simfcn1_4_n_17;
  wire u_simfcn1_4_n_18;
  wire u_simfcn1_4_n_19;
  wire u_simfcn1_4_n_2;
  wire u_simfcn1_4_n_20;
  wire u_simfcn1_4_n_21;
  wire u_simfcn1_4_n_22;
  wire u_simfcn1_4_n_23;
  wire u_simfcn1_4_n_24;
  wire u_simfcn1_4_n_25;
  wire u_simfcn1_4_n_26;
  wire u_simfcn1_4_n_27;
  wire u_simfcn1_4_n_28;
  wire u_simfcn1_4_n_29;
  wire u_simfcn1_4_n_3;
  wire u_simfcn1_4_n_30;
  wire u_simfcn1_4_n_31;
  wire u_simfcn1_4_n_32;
  wire u_simfcn1_4_n_33;
  wire u_simfcn1_4_n_34;
  wire u_simfcn1_4_n_35;
  wire u_simfcn1_4_n_36;
  wire u_simfcn1_4_n_37;
  wire u_simfcn1_4_n_38;
  wire u_simfcn1_4_n_39;
  wire u_simfcn1_4_n_40;
  wire u_simfcn1_4_n_41;
  wire u_simfcn1_4_n_42;
  wire u_simfcn1_4_n_43;
  wire u_simfcn1_4_n_44;
  wire u_simfcn1_4_n_45;
  wire u_simfcn1_4_n_46;
  wire u_simfcn1_4_n_47;
  wire u_simfcn1_5_n_1;
  wire u_simfcn1_5_n_10;
  wire u_simfcn1_5_n_11;
  wire u_simfcn1_5_n_12;
  wire u_simfcn1_5_n_13;
  wire u_simfcn1_5_n_14;
  wire u_simfcn1_5_n_15;
  wire u_simfcn1_5_n_16;
  wire u_simfcn1_5_n_17;
  wire u_simfcn1_5_n_18;
  wire u_simfcn1_5_n_19;
  wire u_simfcn1_5_n_2;
  wire u_simfcn1_5_n_20;
  wire u_simfcn1_5_n_21;
  wire u_simfcn1_5_n_22;
  wire u_simfcn1_5_n_23;
  wire u_simfcn1_5_n_24;
  wire u_simfcn1_5_n_25;
  wire u_simfcn1_5_n_26;
  wire u_simfcn1_5_n_27;
  wire u_simfcn1_5_n_3;
  wire u_simfcn1_5_n_4;
  wire u_simfcn1_5_n_5;
  wire u_simfcn1_5_n_6;
  wire u_simfcn1_5_n_7;
  wire u_simfcn1_5_n_8;
  wire u_simfcn1_5_n_9;
  wire u_simfcn1_6_n_0;
  wire u_simfcn1_6_n_1;
  wire u_simfcn1_6_n_10;
  wire u_simfcn1_6_n_11;
  wire u_simfcn1_6_n_12;
  wire u_simfcn1_6_n_13;
  wire u_simfcn1_6_n_14;
  wire u_simfcn1_6_n_15;
  wire u_simfcn1_6_n_16;
  wire u_simfcn1_6_n_17;
  wire u_simfcn1_6_n_18;
  wire u_simfcn1_6_n_19;
  wire u_simfcn1_6_n_2;
  wire u_simfcn1_6_n_20;
  wire u_simfcn1_6_n_21;
  wire u_simfcn1_6_n_22;
  wire u_simfcn1_6_n_23;
  wire u_simfcn1_6_n_24;
  wire u_simfcn1_6_n_25;
  wire u_simfcn1_6_n_26;
  wire u_simfcn1_6_n_27;
  wire u_simfcn1_6_n_3;
  wire u_simfcn1_6_n_4;
  wire u_simfcn1_6_n_5;
  wire u_simfcn1_6_n_6;
  wire u_simfcn1_6_n_7;
  wire u_simfcn1_6_n_8;
  wire u_simfcn1_6_n_9;
  wire u_simfcn1_7_n_0;
  wire u_simfcn1_7_n_10;
  wire u_simfcn1_7_n_11;
  wire u_simfcn1_7_n_12;
  wire u_simfcn1_7_n_13;
  wire u_simfcn1_7_n_14;
  wire u_simfcn1_7_n_15;
  wire u_simfcn1_7_n_16;
  wire u_simfcn1_7_n_17;
  wire u_simfcn1_7_n_18;
  wire u_simfcn1_7_n_19;
  wire u_simfcn1_7_n_20;
  wire u_simfcn1_7_n_21;
  wire u_simfcn1_7_n_22;
  wire u_simfcn1_7_n_23;
  wire u_simfcn1_7_n_24;
  wire u_simfcn1_7_n_25;
  wire u_simfcn1_7_n_26;
  wire u_simfcn1_7_n_27;
  wire u_simfcn1_7_n_4;
  wire u_simfcn1_7_n_5;
  wire u_simfcn1_7_n_6;
  wire u_simfcn1_7_n_7;
  wire u_simfcn1_7_n_8;
  wire u_simfcn1_7_n_9;
  wire u_simfcn1_8_n_0;
  wire u_simfcn1_8_n_1;
  wire u_simfcn1_8_n_10;
  wire u_simfcn1_8_n_11;
  wire u_simfcn1_8_n_2;
  wire u_simfcn1_8_n_3;
  wire u_simfcn1_8_n_4;
  wire u_simfcn1_8_n_5;
  wire u_simfcn1_8_n_6;
  wire u_simfcn1_8_n_7;
  wire u_simfcn1_8_n_8;
  wire u_simfcn1_8_n_9;
  wire u_simfcn1_n_0;
  wire u_simfcn1_n_1;
  wire u_simfcn1_n_10;
  wire u_simfcn1_n_11;
  wire u_simfcn1_n_12;
  wire u_simfcn1_n_13;
  wire u_simfcn1_n_14;
  wire u_simfcn1_n_15;
  wire u_simfcn1_n_16;
  wire u_simfcn1_n_17;
  wire u_simfcn1_n_18;
  wire u_simfcn1_n_19;
  wire u_simfcn1_n_2;
  wire u_simfcn1_n_20;
  wire u_simfcn1_n_21;
  wire u_simfcn1_n_22;
  wire u_simfcn1_n_23;
  wire u_simfcn1_n_24;
  wire u_simfcn1_n_25;
  wire u_simfcn1_n_26;
  wire u_simfcn1_n_27;
  wire u_simfcn1_n_3;
  wire u_simfcn1_n_4;
  wire u_simfcn1_n_5;
  wire u_simfcn1_n_6;
  wire u_simfcn1_n_7;
  wire u_simfcn1_n_8;
  wire u_simfcn1_n_9;
  wire \unitDelaySig[5][4]_i_7_n_0 ;
  wire [15:0]\unitDelaySig_reg[0]_670 ;
  wire [15:0]\unitDelaySig_reg[1]_660 ;
  wire [15:0]\unitDelaySig_reg[2]_661 ;
  wire [15:0]\unitDelaySig_reg[3]_662 ;
  wire [15:0]\unitDelaySig_reg[4]_663 ;
  wire \unitDelaySig_reg[5][12]_i_2_n_0 ;
  wire \unitDelaySig_reg[5][12]_i_2_n_1 ;
  wire \unitDelaySig_reg[5][12]_i_2_n_2 ;
  wire \unitDelaySig_reg[5][12]_i_2_n_3 ;
  wire \unitDelaySig_reg[5][15]_i_2_n_2 ;
  wire \unitDelaySig_reg[5][15]_i_2_n_3 ;
  wire \unitDelaySig_reg[5][4]_i_2_n_0 ;
  wire \unitDelaySig_reg[5][4]_i_2_n_1 ;
  wire \unitDelaySig_reg[5][4]_i_2_n_2 ;
  wire \unitDelaySig_reg[5][4]_i_2_n_3 ;
  wire \unitDelaySig_reg[5][8]_i_2_n_0 ;
  wire \unitDelaySig_reg[5][8]_i_2_n_1 ;
  wire \unitDelaySig_reg[5][8]_i_2_n_2 ;
  wire \unitDelaySig_reg[5][8]_i_2_n_3 ;
  wire [15:0]\unitDelaySig_reg[5]_664 ;
  wire [15:0]v1_1_1;
  wire [15:0]\v1_1_1_reg[15]_0 ;
  wire [15:0]v1_2_1;
  wire [15:0]\v1_2_1_reg[15]_0 ;
  wire [15:0]v2_1_1;
  wire [15:0]\v2_1_1_reg[15]_0 ;
  wire [15:0]v2_2_1;
  wire [15:0]\v2_2_1_reg[15]_0 ;
  wire [15:0]v3_1_1;
  wire [15:0]v3_2_1;
  wire [15:0]\v3_2_1_reg[15]_0 ;
  wire [15:0]v4_1_1;
  wire [15:0]\v4_1_1_reg[15]_0 ;
  wire [15:0]v4_2_1;
  wire [15:0]\v4_2_1_reg[15]_0 ;
  wire [3:2]\NLW_s_107_reg[3]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_s_107_reg[3]_i_1_O_UNCONNECTED ;
  wire [2:2]\NLW_tmp_71_reg[15]_i_3_CO_UNCONNECTED ;
  wire [3:3]\NLW_tmp_71_reg[15]_i_3_O_UNCONNECTED ;
  wire [2:2]\NLW_unitDelaySig_reg[5][15]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_unitDelaySig_reg[5][15]_i_2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hBBBBBBBB8B8BBB8B)) 
    \Delay10_reg[0]_i_1 
       (.I0(Delay10_reg),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(\Delay10_reg[0]_i_2_n_0 ),
        .I3(\cnt_2[15]_i_2_n_0 ),
        .I4(\Delay10_reg[0]_i_3_n_0 ),
        .I5(\Delay10_reg[0]_i_4_n_0 ),
        .O(SDI_1));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \Delay10_reg[0]_i_10 
       (.I0(\cnt_2[15]_i_2_n_0 ),
        .I1(\tmp_58[15]_i_5_n_0 ),
        .O(\Delay10_reg[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay10_reg[0]_i_11 
       (.I0(s_182),
        .I1(s_169),
        .O(\Delay10_reg[0]_i_11_n_0 ));
  LUT5 #(
    .INIT(32'hAAAA8AAA)) 
    \Delay10_reg[0]_i_12 
       (.I0(Delay10_reg),
        .I1(s_180),
        .I2(s_181),
        .I3(s_179),
        .I4(s_178),
        .O(\Delay10_reg[0]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'h005D000C0000000C)) 
    \Delay10_reg[0]_i_13 
       (.I0(\Delay10_reg[0]_i_26_n_0 ),
        .I1(\Delay10_reg[0]_i_27_n_0 ),
        .I2(\Delay10_reg[0]_i_28_n_0 ),
        .I3(\Delay10_reg[0]_i_29_n_0 ),
        .I4(\Delay10_reg[0]_i_30_n_0 ),
        .I5(\Delay10_reg[0]_i_31_n_0 ),
        .O(\Delay10_reg[0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2200000000)) 
    \Delay10_reg[0]_i_14 
       (.I0(\Delay10_reg[0]_i_30_n_0 ),
        .I1(\Delay10_reg[0]_i_32_n_0 ),
        .I2(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I3(s_115[1]),
        .I4(\Delay10_reg[0]_i_28_n_0 ),
        .I5(tmp_256[6]),
        .O(\Delay10_reg[0]_i_14_n_0 ));
  LUT6 #(
    .INIT(64'h0004555500040004)) 
    \Delay10_reg[0]_i_15 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\Delay10_reg[0]_i_30_n_0 ),
        .I2(\Delay10_reg[0]_i_33_n_0 ),
        .I3(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I4(\Delay10_reg[0]_i_28_n_0 ),
        .I5(s_115[0]),
        .O(\Delay10_reg[0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \Delay10_reg[0]_i_16 
       (.I0(tmp_256[4]),
        .I1(\Delay10_reg[0]_i_30_n_0 ),
        .I2(\Delay10_reg[0]_i_32_n_0 ),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I4(s_115[1]),
        .I5(\Delay10_reg[0]_i_28_n_0 ),
        .O(\Delay10_reg[0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2200000000)) 
    \Delay10_reg[0]_i_17 
       (.I0(\Delay10_reg[0]_i_30_n_0 ),
        .I1(\Delay10_reg[0]_i_32_n_0 ),
        .I2(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I3(s_115[1]),
        .I4(\Delay10_reg[0]_i_28_n_0 ),
        .I5(tmp_256[7]),
        .O(\Delay10_reg[0]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'hA2A2A2A2A200A2A2)) 
    \Delay10_reg[0]_i_18 
       (.I0(tmp_256[5]),
        .I1(\Delay10_reg[0]_i_30_n_0 ),
        .I2(\Delay10_reg[0]_i_32_n_0 ),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I4(s_115[1]),
        .I5(\Delay10_reg[0]_i_28_n_0 ),
        .O(\Delay10_reg[0]_i_18_n_0 ));
  LUT6 #(
    .INIT(64'h5D000C005D5D0C00)) 
    \Delay10_reg[0]_i_19 
       (.I0(\Delay10_reg[0]_i_26_n_0 ),
        .I1(\Delay10_reg[0]_i_27_n_0 ),
        .I2(\Delay10_reg[0]_i_28_n_0 ),
        .I3(\Delay10_reg[0]_i_29_n_0 ),
        .I4(\Delay10_reg[0]_i_30_n_0 ),
        .I5(\Delay10_reg[0]_i_31_n_0 ),
        .O(\Delay10_reg[0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAAAAB)) 
    \Delay10_reg[0]_i_2 
       (.I0(\Delay10_reg[0]_i_5_n_0 ),
        .I1(\Delay10_reg[0]_i_6_n_0 ),
        .I2(\Delay10_reg[0]_i_7_n_0 ),
        .I3(\Delay10_reg[0]_i_8_n_0 ),
        .I4(\Delay10_reg[0]_i_9_n_0 ),
        .I5(\Delay10_reg[0]_i_10_n_0 ),
        .O(\Delay10_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEF20222020)) 
    \Delay10_reg[0]_i_20 
       (.I0(tmp_256[13]),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(\Delay10_reg[0]_i_34_n_0 ),
        .I3(\Delay10_reg[0]_i_28_n_0 ),
        .I4(s_115[0]),
        .I5(tmp_256[12]),
        .O(\Delay10_reg[0]_i_20_n_0 ));
  LUT5 #(
    .INIT(32'h04FF0404)) 
    \Delay10_reg[0]_i_21 
       (.I0(\Delay10_reg[0]_i_28_n_0 ),
        .I1(s_115[1]),
        .I2(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I3(\Delay10_reg[0]_i_32_n_0 ),
        .I4(\Delay10_reg[0]_i_30_n_0 ),
        .O(\Delay10_reg[0]_i_21_n_0 ));
  LUT6 #(
    .INIT(64'h00A200F3000000F3)) 
    \Delay10_reg[0]_i_22 
       (.I0(\Delay10_reg[0]_i_26_n_0 ),
        .I1(\Delay10_reg[0]_i_27_n_0 ),
        .I2(\Delay10_reg[0]_i_28_n_0 ),
        .I3(\Delay10_reg[0]_i_29_n_0 ),
        .I4(\Delay10_reg[0]_i_30_n_0 ),
        .I5(\Delay10_reg[0]_i_31_n_0 ),
        .O(\Delay10_reg[0]_i_22_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEF20222020)) 
    \Delay10_reg[0]_i_23 
       (.I0(tmp_256[1]),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(\Delay10_reg[0]_i_34_n_0 ),
        .I3(\Delay10_reg[0]_i_28_n_0 ),
        .I4(s_115[0]),
        .I5(tmp_256[0]),
        .O(\Delay10_reg[0]_i_23_n_0 ));
  LUT6 #(
    .INIT(64'hBA0ABA0A0000BA0A)) 
    \Delay10_reg[0]_i_24 
       (.I0(\Delay10_reg[0]_i_29_n_0 ),
        .I1(\Delay10_reg[0]_i_31_n_0 ),
        .I2(\Delay10_reg[0]_i_30_n_0 ),
        .I3(\Delay10_reg[0]_i_26_n_0 ),
        .I4(\Delay10_reg[0]_i_27_n_0 ),
        .I5(\Delay10_reg[0]_i_28_n_0 ),
        .O(\Delay10_reg[0]_i_24_n_0 ));
  LUT6 #(
    .INIT(64'hEFEEEFEF20222020)) 
    \Delay10_reg[0]_i_25 
       (.I0(tmp_256[9]),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(\Delay10_reg[0]_i_34_n_0 ),
        .I3(\Delay10_reg[0]_i_28_n_0 ),
        .I4(s_115[0]),
        .I5(tmp_256[8]),
        .O(\Delay10_reg[0]_i_25_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF777DFFFFFFFF)) 
    \Delay10_reg[0]_i_26 
       (.I0(u_simfcn1_4_n_12),
        .I1(\unitDelaySig_reg[1]_660 [2]),
        .I2(\unitDelaySig_reg[1]_660 [1]),
        .I3(\unitDelaySig_reg[1]_660 [0]),
        .I4(s_169),
        .I5(s_182),
        .O(\Delay10_reg[0]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \Delay10_reg[0]_i_27 
       (.I0(s_115[2]),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .O(\Delay10_reg[0]_i_27_n_0 ));
  LUT6 #(
    .INIT(64'hDDFFFFFFDDFFFD00)) 
    \Delay10_reg[0]_i_28 
       (.I0(\tmp_58[15]_i_7_n_0 ),
        .I1(u_simfcn1_2_n_13),
        .I2(s_182),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_4_n_37),
        .I5(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .O(\Delay10_reg[0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \Delay10_reg[0]_i_29 
       (.I0(u_simfcn1_2_n_16),
        .I1(u_simfcn1_4_n_37),
        .I2(u_simfcn1_4_n_12),
        .I3(s_115[3]),
        .O(\Delay10_reg[0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h4444444444444447)) 
    \Delay10_reg[0]_i_3 
       (.I0(Delay10_reg),
        .I1(\Delay10_reg[0]_i_11_n_0 ),
        .I2(\Delay10_reg[0]_i_9_n_0 ),
        .I3(\Delay10_reg[0]_i_8_n_0 ),
        .I4(\Delay10_reg[0]_i_7_n_0 ),
        .I5(\Delay10_reg[0]_i_6_n_0 ),
        .O(\Delay10_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \Delay10_reg[0]_i_30 
       (.I0(\tmp_58[15]_i_7_n_0 ),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .O(\Delay10_reg[0]_i_30_n_0 ));
  LUT6 #(
    .INIT(64'hD5DFD5DF00DFD5DF)) 
    \Delay10_reg[0]_i_31 
       (.I0(u_simfcn1_4_n_12),
        .I1(\Delay10_reg[0]_i_35_n_0 ),
        .I2(s_182),
        .I3(s_115[3]),
        .I4(u_simfcn1_4_n_37),
        .I5(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .O(\Delay10_reg[0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT5 #(
    .INIT(32'hFF7DFFFF)) 
    \Delay10_reg[0]_i_32 
       (.I0(u_simfcn1_4_n_12),
        .I1(\unitDelaySig_reg[1]_660 [0]),
        .I2(\unitDelaySig_reg[1]_660 [1]),
        .I3(s_169),
        .I4(s_182),
        .O(\Delay10_reg[0]_i_32_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair155" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \Delay10_reg[0]_i_33 
       (.I0(\unitDelaySig_reg[1]_660 [0]),
        .I1(s_182),
        .I2(s_169),
        .O(\Delay10_reg[0]_i_33_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000400)) 
    \Delay10_reg[0]_i_34 
       (.I0(\Delay10_reg[0]_i_36_n_0 ),
        .I1(\tmp_58[15]_i_7_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [0]),
        .I3(s_182),
        .I4(s_169),
        .I5(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .O(\Delay10_reg[0]_i_34_n_0 ));
  LUT5 #(
    .INIT(32'hAAABFFFE)) 
    \Delay10_reg[0]_i_35 
       (.I0(s_169),
        .I1(\unitDelaySig_reg[1]_660 [2]),
        .I2(\unitDelaySig_reg[1]_660 [1]),
        .I3(\unitDelaySig_reg[1]_660 [0]),
        .I4(\unitDelaySig_reg[1]_660 [3]),
        .O(\Delay10_reg[0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFF4F4FFF4)) 
    \Delay10_reg[0]_i_36 
       (.I0(\cnt_clk_6[14]_i_12_n_0 ),
        .I1(\cnt_clk_6[14]_i_13_n_0 ),
        .I2(u_simfcn1_2_n_14),
        .I3(u_simfcn1_4_n_42),
        .I4(\cnt_clk_6[14]_i_11_n_0 ),
        .I5(u_simfcn1_4_n_15),
        .O(\Delay10_reg[0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair154" *) 
  LUT5 #(
    .INIT(32'h40FF4000)) 
    \Delay10_reg[0]_i_4 
       (.I0(\cnt_2[15]_i_2_n_0 ),
        .I1(Delay10_reg),
        .I2(\Delay10_reg[0]_i_5_n_0 ),
        .I3(\tmp_58[15]_i_5_n_0 ),
        .I4(\Delay10_reg[0]_i_12_n_0 ),
        .O(\Delay10_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'hF76E)) 
    \Delay10_reg[0]_i_5 
       (.I0(u_simfcn1_4_n_37),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .I3(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .O(\Delay10_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAA8AAA8AAA80A08)) 
    \Delay10_reg[0]_i_6 
       (.I0(\Delay10_reg[0]_i_13_n_0 ),
        .I1(\Delay10_reg[0]_i_14_n_0 ),
        .I2(\Delay10_reg[0]_i_15_n_0 ),
        .I3(\Delay10_reg[0]_i_16_n_0 ),
        .I4(\Delay10_reg[0]_i_17_n_0 ),
        .I5(\Delay10_reg[0]_i_18_n_0 ),
        .O(\Delay10_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \Delay10_reg[0]_i_7 
       (.I0(\Delay10_reg[0]_i_19_n_0 ),
        .I1(\Delay10_reg[0]_i_20_n_0 ),
        .I2(\Delay10_reg[0]_i_21_n_0 ),
        .I3(tmp_256[14]),
        .I4(\Delay10_reg[0]_i_15_n_0 ),
        .I5(tmp_256[15]),
        .O(\Delay10_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \Delay10_reg[0]_i_8 
       (.I0(\Delay10_reg[0]_i_22_n_0 ),
        .I1(\Delay10_reg[0]_i_23_n_0 ),
        .I2(\Delay10_reg[0]_i_21_n_0 ),
        .I3(tmp_256[2]),
        .I4(\Delay10_reg[0]_i_15_n_0 ),
        .I5(tmp_256[3]),
        .O(\Delay10_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hA8A8A8080808A808)) 
    \Delay10_reg[0]_i_9 
       (.I0(\Delay10_reg[0]_i_24_n_0 ),
        .I1(\Delay10_reg[0]_i_25_n_0 ),
        .I2(\Delay10_reg[0]_i_21_n_0 ),
        .I3(tmp_256[10]),
        .I4(\Delay10_reg[0]_i_15_n_0 ),
        .I5(tmp_256[11]),
        .O(\Delay10_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF0FFF0F0EEEEEEEE)) 
    \Delay11_reg[0]_i_1 
       (.I0(\Delay11_reg[0]_i_2_n_0 ),
        .I1(\Delay11_reg[0]_i_3_n_0 ),
        .I2(Delay11_reg),
        .I3(\Delay11_reg[0]_i_4_n_0 ),
        .I4(\Delay11_reg[0]_i_5_n_0 ),
        .I5(\Delay11_reg[0]_i_6_n_0 ),
        .O(nCS4_1));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Delay11_reg[0]_i_10 
       (.I0(s_179),
        .I1(s_178),
        .O(\Delay11_reg[0]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h0056FFFF)) 
    \Delay11_reg[0]_i_11 
       (.I0(\unitDelaySig_reg[0]_670 [2]),
        .I1(\unitDelaySig_reg[0]_670 [1]),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(tmp_22_i_2_n_0),
        .I4(s_180),
        .O(\Delay11_reg[0]_i_11_n_0 ));
  LUT6 #(
    .INIT(64'h00F0E2FF00F0E200)) 
    \Delay11_reg[0]_i_2 
       (.I0(tmp_382),
        .I1(s_182),
        .I2(Delay11_reg),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_2_n_13),
        .I5(\Delay11_reg[0]_i_7_n_0 ),
        .O(\Delay11_reg[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h8A8A80808A8A8000)) 
    \Delay11_reg[0]_i_3 
       (.I0(\Delay11_reg[0]_i_8_n_0 ),
        .I1(\Delay11_reg[0]_i_9_n_0 ),
        .I2(\Delay11_reg[0]_i_10_n_0 ),
        .I3(s_180),
        .I4(Delay11_reg),
        .I5(s_181),
        .O(\Delay11_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair185" *) 
  LUT4 #(
    .INIT(16'h7FFF)) 
    \Delay11_reg[0]_i_4 
       (.I0(s_182),
        .I1(s_169),
        .I2(u_simfcn1_4_n_12),
        .I3(\Delay6_reg[0]_i_3_n_0 ),
        .O(\Delay11_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \Delay11_reg[0]_i_5 
       (.I0(u_simfcn1_2_n_16),
        .I1(u_simfcn1_4_n_37),
        .O(\Delay11_reg[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Delay11_reg[0]_i_6 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\tmp_58[15]_i_7_n_0 ),
        .O(\Delay11_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFDFDFDFDFDFFFDFD)) 
    \Delay11_reg[0]_i_7 
       (.I0(u_simfcn1_4_n_21),
        .I1(s_172),
        .I2(s_173),
        .I3(s_171),
        .I4(Delay11_reg),
        .I5(s_181),
        .O(\Delay11_reg[0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \Delay11_reg[0]_i_8 
       (.I0(u_simfcn1_2_n_13),
        .I1(u_simfcn1_2_n_16),
        .O(\Delay11_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAFFBABA)) 
    \Delay11_reg[0]_i_9 
       (.I0(\Delay11_reg[0]_i_11_n_0 ),
        .I1(tmp_5),
        .I2(Delay11_reg),
        .I3(\unitDelaySig_reg[0]_670 [0]),
        .I4(\tmp_11[4]_i_4_n_0 ),
        .I5(tmp_9),
        .O(\Delay11_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F7F5C4F4)) 
    \Delay6_reg[0]_i_1 
       (.I0(\Delay11_reg[0]_i_4_n_0 ),
        .I1(\Delay11_reg[0]_i_5_n_0 ),
        .I2(Delay6_reg),
        .I3(u_simfcn1_4_n_12),
        .I4(\Delay6_reg[0]_i_2_n_0 ),
        .I5(\Delay6_reg[0]_i_3_n_0 ),
        .O(nCS3_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \Delay6_reg[0]_i_2 
       (.I0(\Delay6_reg[0]_i_4_n_0 ),
        .I1(\Delay6_reg[0]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(Delay6_reg),
        .I4(u_simfcn1_2_n_13),
        .I5(\Delay6_reg[0]_i_6_n_0 ),
        .O(\Delay6_reg[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair188" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Delay6_reg[0]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\Delay11_reg[0]_i_8_n_0 ),
        .O(\Delay6_reg[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFF0000)) 
    \Delay6_reg[0]_i_4 
       (.I0(s_181),
        .I1(s_180),
        .I2(\Delay6_reg[0]_i_7_n_0 ),
        .I3(\Delay11_reg[0]_i_11_n_0 ),
        .I4(Delay6_reg),
        .I5(\Delay11_reg[0]_i_10_n_0 ),
        .O(\Delay6_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \Delay6_reg[0]_i_5 
       (.I0(Delay6_reg),
        .I1(s_182),
        .I2(tmp_382),
        .O(\Delay6_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h000000FEFFFFFFFF)) 
    \Delay6_reg[0]_i_6 
       (.I0(s_171),
        .I1(Delay6_reg),
        .I2(s_181),
        .I3(s_172),
        .I4(s_173),
        .I5(u_simfcn1_4_n_21),
        .O(\Delay6_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFF4BBB0BBB0FFF0)) 
    \Delay6_reg[0]_i_7 
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [2]),
        .I2(Delay6_reg),
        .I3(tmp_5),
        .I4(\unitDelaySig_reg[0]_670 [0]),
        .I5(\unitDelaySig_reg[0]_670 [1]),
        .O(\Delay6_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF4F4F4F4F7F5C4F4)) 
    \Delay7_reg[0]_i_1 
       (.I0(\Delay11_reg[0]_i_4_n_0 ),
        .I1(\Delay11_reg[0]_i_5_n_0 ),
        .I2(Delay7_reg),
        .I3(u_simfcn1_4_n_12),
        .I4(\Delay7_reg_reg[0]_i_2_n_0 ),
        .I5(\Delay6_reg[0]_i_3_n_0 ),
        .O(nCS2_1));
  LUT6 #(
    .INIT(64'hF5F1A0A0F5F5F5F5)) 
    \Delay7_reg[0]_i_3 
       (.I0(u_simfcn1_2_n_13),
        .I1(\Delay7_reg[0]_i_5_n_0 ),
        .I2(Delay7_reg),
        .I3(s_181),
        .I4(u_simfcn1_2_n_18),
        .I5(\Delay8_reg[0]_i_3_n_0 ),
        .O(\Delay7_reg[0]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Delay7_reg[0]_i_4 
       (.I0(\Delay7_reg[0]_i_6_n_0 ),
        .I1(u_simfcn1_2_n_13),
        .I2(Delay7_reg),
        .I3(s_182),
        .I4(tmp_382),
        .O(\Delay7_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \Delay7_reg[0]_i_5 
       (.I0(s_171),
        .I1(s_173),
        .I2(s_172),
        .O(\Delay7_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFF0EEE0FFFF0000)) 
    \Delay7_reg[0]_i_6 
       (.I0(s_181),
        .I1(s_180),
        .I2(\Delay7_reg[0]_i_7_n_0 ),
        .I3(\Delay7_reg[0]_i_8_n_0 ),
        .I4(Delay7_reg),
        .I5(\Delay11_reg[0]_i_10_n_0 ),
        .O(\Delay7_reg[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair158" *) 
  LUT5 #(
    .INIT(32'h55555775)) 
    \Delay7_reg[0]_i_7 
       (.I0(s_180),
        .I1(tmp_22_i_2_n_0),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(\unitDelaySig_reg[0]_670 [1]),
        .I4(\unitDelaySig_reg[0]_670 [2]),
        .O(\Delay7_reg[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hEEEEFF0EEEEEF0EE)) 
    \Delay7_reg[0]_i_8 
       (.I0(tmp_5),
        .I1(Delay7_reg),
        .I2(\unitDelaySig_reg[0]_670 [1]),
        .I3(\unitDelaySig_reg[0]_670 [2]),
        .I4(tmp_22_i_2_n_0),
        .I5(\unitDelaySig_reg[0]_670 [0]),
        .O(\Delay7_reg[0]_i_8_n_0 ));
  MUXF7 \Delay7_reg_reg[0]_i_2 
       (.I0(\Delay7_reg[0]_i_3_n_0 ),
        .I1(\Delay7_reg[0]_i_4_n_0 ),
        .O(\Delay7_reg_reg[0]_i_2_n_0 ),
        .S(u_simfcn1_2_n_16));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF04)) 
    \Delay8_reg[0]_i_1 
       (.I0(\Delay8_reg[0]_i_2_n_0 ),
        .I1(\Delay8_reg[0]_i_3_n_0 ),
        .I2(\Delay8_reg[0]_i_4_n_0 ),
        .I3(\Delay8_reg[0]_i_5_n_0 ),
        .I4(\Delay11_reg[0]_i_6_n_0 ),
        .I5(\Delay8_reg[0]_i_6_n_0 ),
        .O(nCS1_1));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \Delay8_reg[0]_i_2 
       (.I0(s_172),
        .I1(s_173),
        .I2(s_171),
        .I3(s_181),
        .I4(Delay8_reg),
        .I5(u_simfcn1_2_n_18),
        .O(\Delay8_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \Delay8_reg[0]_i_3 
       (.I0(s_176),
        .I1(s_177),
        .O(\Delay8_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \Delay8_reg[0]_i_4 
       (.I0(u_simfcn1_2_n_16),
        .I1(u_simfcn1_2_n_13),
        .O(\Delay8_reg[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h00FFB8B800000000)) 
    \Delay8_reg[0]_i_5 
       (.I0(Delay8_reg),
        .I1(s_182),
        .I2(tmp_382),
        .I3(\Delay8_reg[0]_i_8_n_0 ),
        .I4(u_simfcn1_2_n_13),
        .I5(u_simfcn1_2_n_16),
        .O(\Delay8_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h5500DD00FF0FFF00)) 
    \Delay8_reg[0]_i_6 
       (.I0(u_simfcn1_4_n_12),
        .I1(u_simfcn1_2_n_13),
        .I2(\Delay11_reg[0]_i_4_n_0 ),
        .I3(Delay8_reg),
        .I4(u_simfcn1_2_n_16),
        .I5(u_simfcn1_4_n_37),
        .O(\Delay8_reg[0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h33F1333333003333)) 
    \Delay8_reg[0]_i_8 
       (.I0(s_181),
        .I1(Delay8_reg),
        .I2(s_180),
        .I3(s_178),
        .I4(s_179),
        .I5(\Delay8_reg[0]_i_9_n_0 ),
        .O(\Delay8_reg[0]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAABBBBAAAB)) 
    \Delay8_reg[0]_i_9 
       (.I0(\Delay7_reg[0]_i_7_n_0 ),
        .I1(Delay8_reg),
        .I2(\unitDelaySig_reg[0]_670 [2]),
        .I3(\unitDelaySig_reg[0]_670 [1]),
        .I4(tmp_22_i_2_n_0),
        .I5(tmp_5),
        .O(\Delay8_reg[0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBB8888888B8)) 
    \Delay9_reg[0]_i_1 
       (.I0(Delay9_reg),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(\Delay9_reg[0]_i_2_n_0 ),
        .I3(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I4(\Delay9_reg[0]_i_3_n_0 ),
        .I5(\Delay9_reg[0]_i_4_n_0 ),
        .O(SCK_1));
  LUT6 #(
    .INIT(64'hE200FFFFE2000000)) 
    \Delay9_reg[0]_i_2 
       (.I0(tmp_285_reg_n_0),
        .I1(u_simfcn1_4_n_37),
        .I2(tmp_298),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_2_n_13),
        .I5(\Delay9_reg[0]_i_5_n_0 ),
        .O(\Delay9_reg[0]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \Delay9_reg[0]_i_3 
       (.I0(u_simfcn1_4_n_39),
        .I1(u_simfcn1_4_n_37),
        .O(\Delay9_reg[0]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT3 #(
    .INIT(8'h8A)) 
    \Delay9_reg[0]_i_4 
       (.I0(Delay9_reg),
        .I1(u_simfcn1_2_n_13),
        .I2(u_simfcn1_4_n_38),
        .O(\Delay9_reg[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \Delay9_reg[0]_i_5 
       (.I0(s_182),
        .I1(u_simfcn1_4_n_37),
        .I2(s_53),
        .I3(u_simfcn1_2_n_16),
        .I4(tmp_282),
        .O(\Delay9_reg[0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFB4440FFFF0000)) 
    \cnt_2[0]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(s_169),
        .I3(\unitDelaySig_reg[1]_660 [0]),
        .I4(cnt_3[0]),
        .I5(s_182),
        .O(\cnt_2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[10]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [10]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[10]),
        .O(\cnt_2[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[11]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [11]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[11]),
        .O(\cnt_2[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[12]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [12]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[12]),
        .O(\cnt_2[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[13]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [13]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[13]),
        .O(\cnt_2[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[14]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [14]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[14]),
        .O(\cnt_2[14]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[15]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [15]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[15]),
        .O(\cnt_2[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair162" *) 
  LUT4 #(
    .INIT(16'h0100)) 
    \cnt_2[15]_i_2 
       (.I0(u_simfcn1_4_n_37),
        .I1(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .O(\cnt_2[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[1]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [1]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[1]),
        .O(\cnt_2[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[2]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [2]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[2]),
        .O(\cnt_2[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hB0F0F4F0B0F0B0F0)) 
    \cnt_2[3]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(cnt_3[3]),
        .I3(s_182),
        .I4(s_169),
        .I5(\unitDelaySig_reg[1]_660 [3]),
        .O(\cnt_2[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[4]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [4]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[4]),
        .O(\cnt_2[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[5]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [5]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[5]),
        .O(\cnt_2[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[6]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [6]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[6]),
        .O(\cnt_2[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[7]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [7]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[7]),
        .O(\cnt_2[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[8]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [8]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[8]),
        .O(\cnt_2[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \cnt_2[9]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [9]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[9]),
        .O(\cnt_2[9]_i_1_n_0 ));
  FDRE \cnt_2_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[0]_i_1_n_0 ),
        .Q(cnt_3[0]),
        .R(rst));
  FDRE \cnt_2_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[10]_i_1_n_0 ),
        .Q(cnt_3[10]),
        .R(rst));
  FDRE \cnt_2_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[11]_i_1_n_0 ),
        .Q(cnt_3[11]),
        .R(rst));
  FDRE \cnt_2_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[12]_i_1_n_0 ),
        .Q(cnt_3[12]),
        .R(rst));
  FDRE \cnt_2_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[13]_i_1_n_0 ),
        .Q(cnt_3[13]),
        .R(rst));
  FDRE \cnt_2_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[14]_i_1_n_0 ),
        .Q(cnt_3[14]),
        .R(rst));
  FDRE \cnt_2_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[15]_i_1_n_0 ),
        .Q(cnt_3[15]),
        .R(rst));
  FDRE \cnt_2_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[1]_i_1_n_0 ),
        .Q(cnt_3[1]),
        .R(rst));
  FDRE \cnt_2_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[2]_i_1_n_0 ),
        .Q(cnt_3[2]),
        .R(rst));
  FDRE \cnt_2_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[3]_i_1_n_0 ),
        .Q(cnt_3[3]),
        .R(rst));
  FDRE \cnt_2_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[4]_i_1_n_0 ),
        .Q(cnt_3[4]),
        .R(rst));
  FDRE \cnt_2_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[5]_i_1_n_0 ),
        .Q(cnt_3[5]),
        .R(rst));
  FDRE \cnt_2_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[6]_i_1_n_0 ),
        .Q(cnt_3[6]),
        .R(rst));
  FDRE \cnt_2_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[7]_i_1_n_0 ),
        .Q(cnt_3[7]),
        .R(rst));
  FDRE \cnt_2_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[8]_i_1_n_0 ),
        .Q(cnt_3[8]),
        .R(rst));
  FDRE \cnt_2_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_2[9]_i_1_n_0 ),
        .Q(cnt_3[9]),
        .R(rst));
  LUT6 #(
    .INIT(64'hBBB8FFFF8B880000)) 
    \cnt_clk_6[0]_i_1 
       (.I0(\cnt_clk_6[0]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(\cnt_clk_6[0]_i_3_n_0 ),
        .I3(\cnt_clk_6[0]_i_4_n_0 ),
        .I4(u_simfcn1_4_n_12),
        .I5(cnt_clk_8[0]),
        .O(\cnt_clk_6[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[0]_i_2 
       (.I0(\cnt_clk_6[0]_i_5_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [0]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[0] ),
        .O(\cnt_clk_6[0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT3 #(
    .INIT(8'h2A)) 
    \cnt_clk_6[0]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .O(\cnt_clk_6[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \cnt_clk_6[0]_i_4 
       (.I0(\cnt_clk_6[0]_i_6_n_0 ),
        .I1(\cnt_clk_6[0]_i_7_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(cnt_clk_8[0]),
        .I4(u_simfcn1_2_n_13),
        .I5(\tmp_71_reg_n_0_[0] ),
        .O(\cnt_clk_6[0]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFCEE)) 
    \cnt_clk_6[0]_i_5 
       (.I0(cnt_clk_8[0]),
        .I1(s_182),
        .I2(\unitDelaySig_reg[2]_661 [0]),
        .I3(s_53),
        .O(\cnt_clk_6[0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[0]_i_6 
       (.I0(\unitDelaySig_reg[5]_664 [0]),
        .I1(s_53),
        .I2(tmp_66[0]),
        .O(\cnt_clk_6[0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair191" *) 
  LUT4 #(
    .INIT(16'hFFAC)) 
    \cnt_clk_6[0]_i_7 
       (.I0(\unitDelaySig_reg[4]_663 [0]),
        .I1(cnt_clk_8[0]),
        .I2(s_53),
        .I3(s_182),
        .O(\cnt_clk_6[0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[10]_i_1 
       (.I0(\cnt_clk_6[10]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[10]_i_3_n_0 ),
        .I4(cnt_clk_8[10]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[10]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[10]_i_2 
       (.I0(\cnt_clk_6[10]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [10]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[10] ),
        .O(\cnt_clk_6[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0040004F0540054)) 
    \cnt_clk_6[10]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\tmp_71_reg_n_0_[10] ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\cnt_clk_6[10]_i_5_n_0 ),
        .I5(\cnt_clk_6[10]_i_6_n_0 ),
        .O(\cnt_clk_6[10]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[10]_i_4 
       (.I0(cnt_clk_8[10]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [10]),
        .I3(s_182),
        .O(\cnt_clk_6[10]_i_4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[10]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [10]),
        .O(\cnt_clk_6[10]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair174" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[10]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[10]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [10]),
        .O(\cnt_clk_6[10]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \cnt_clk_6[11]_i_1 
       (.I0(\cnt_clk_6[11]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[11]_i_3_n_0 ),
        .I3(\cnt_clk_6[11]_i_4_n_0 ),
        .I4(cnt_clk_8[11]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[11]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h200022222AAA2222)) 
    \cnt_clk_6[11]_i_2 
       (.I0(u_simfcn1_4_n_38),
        .I1(\cnt_clk_6[11]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_4_n_37),
        .I5(\cnt_clk_6[11]_i_6_n_0 ),
        .O(\cnt_clk_6[11]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair148" *) 
  LUT5 #(
    .INIT(32'h00040504)) 
    \cnt_clk_6[11]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\tmp_71_reg_n_0_[11] ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(\cnt_clk_6[11]_i_7_n_0 ),
        .O(\cnt_clk_6[11]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair151" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \cnt_clk_6[11]_i_4 
       (.I0(u_simfcn1_4_n_38),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .I3(s_53),
        .I4(\unitDelaySig_reg[5]_664 [11]),
        .O(\cnt_clk_6[11]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[11]_i_5 
       (.I0(\unitDelaySig_reg[3]_662 [11]),
        .I1(s_178),
        .I2(\tmp_50_reg_n_0_[11] ),
        .O(\cnt_clk_6[11]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[11]_i_6 
       (.I0(cnt_clk_8[11]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [11]),
        .I3(s_182),
        .O(\cnt_clk_6[11]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair175" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[11]_i_7 
       (.I0(s_182),
        .I1(cnt_clk_8[11]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [11]),
        .O(\cnt_clk_6[11]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[12]_i_1 
       (.I0(\cnt_clk_6[12]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[12]_i_3_n_0 ),
        .I4(cnt_clk_8[12]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[12]_i_2 
       (.I0(\cnt_clk_6[12]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [12]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[12] ),
        .O(\cnt_clk_6[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[12]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[12]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[12] ),
        .I5(\cnt_clk_6[12]_i_6_n_0 ),
        .O(\cnt_clk_6[12]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[12]_i_4 
       (.I0(cnt_clk_8[12]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [12]),
        .I3(s_182),
        .O(\cnt_clk_6[12]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[12]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [12]),
        .O(\cnt_clk_6[12]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair166" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[12]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[12]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [12]),
        .O(\cnt_clk_6[12]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[13]_i_1 
       (.I0(\cnt_clk_6[13]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[13]_i_3_n_0 ),
        .I4(cnt_clk_8[13]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[13]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[13]_i_2 
       (.I0(\cnt_clk_6[13]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [13]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[13] ),
        .O(\cnt_clk_6[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[13]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[13]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[13] ),
        .I5(\cnt_clk_6[13]_i_6_n_0 ),
        .O(\cnt_clk_6[13]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[13]_i_4 
       (.I0(cnt_clk_8[13]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [13]),
        .I3(s_182),
        .O(\cnt_clk_6[13]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[13]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [13]),
        .O(\cnt_clk_6[13]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair163" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[13]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[13]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [13]),
        .O(\cnt_clk_6[13]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[14]_i_1 
       (.I0(\cnt_clk_6[14]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[14]_i_4_n_0 ),
        .I4(cnt_clk_8[14]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[14]_i_10 
       (.I0(s_182),
        .I1(cnt_clk_8[14]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [14]),
        .O(\cnt_clk_6[14]_i_10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_clk_6[14]_i_11 
       (.I0(is_SPI_MNGR_41[3]),
        .I1(u_simfcn1_4_n_41),
        .O(\cnt_clk_6[14]_i_11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair278" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \cnt_clk_6[14]_i_12 
       (.I0(is_SPI_MNGR_41[3]),
        .I1(u_simfcn1_2_n_15),
        .O(\cnt_clk_6[14]_i_12_n_0 ));
  LUT6 #(
    .INIT(64'hEEFEEEFEEEEEEEFE)) 
    \cnt_clk_6[14]_i_13 
       (.I0(\cnt_clk_6[14]_i_18_n_0 ),
        .I1(u_simfcn1_2_n_17),
        .I2(is_SPI_MNGR_41[0]),
        .I3(is_SPI_MNGR_41[1]),
        .I4(u_simfcn1_2_n_12),
        .I5(\cnt_clk_6[14]_i_19_n_0 ),
        .O(\cnt_clk_6[14]_i_13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \cnt_clk_6[14]_i_18 
       (.I0(is_SPI_MNGR_41[2]),
        .I1(is_SPI_MNGR_41[0]),
        .I2(is_SPI_MNGR_41[1]),
        .I3(\tmp_2_reg_n_0_[0] ),
        .O(\cnt_clk_6[14]_i_18_n_0 ));
  LUT4 #(
    .INIT(16'hDFDD)) 
    \cnt_clk_6[14]_i_19 
       (.I0(s_94),
        .I1(s_96),
        .I2(s_95),
        .I3(tmp_25[0]),
        .O(\cnt_clk_6[14]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[14]_i_2 
       (.I0(\cnt_clk_6[14]_i_5_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [14]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[14] ),
        .O(\cnt_clk_6[14]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[14]_i_4 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[14]_i_9_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[14] ),
        .I5(\cnt_clk_6[14]_i_10_n_0 ),
        .O(\cnt_clk_6[14]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair165" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[14]_i_5 
       (.I0(cnt_clk_8[14]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [14]),
        .I3(s_182),
        .O(\cnt_clk_6[14]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hF2F2F2F2FFF2FFFF)) 
    \cnt_clk_6[14]_i_6 
       (.I0(u_simfcn1_4_n_42),
        .I1(\cnt_clk_6[14]_i_11_n_0 ),
        .I2(u_simfcn1_4_n_15),
        .I3(\cnt_clk_6[14]_i_12_n_0 ),
        .I4(\cnt_clk_6[14]_i_13_n_0 ),
        .I5(u_simfcn1_2_n_14),
        .O(\cnt_clk_6[14]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair286" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[14]_i_9 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [14]),
        .O(\cnt_clk_6[14]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \cnt_clk_6[15]_i_1 
       (.I0(\cnt_clk_6[15]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[15]_i_4_n_0 ),
        .I3(\cnt_clk_6[15]_i_5_n_0 ),
        .I4(cnt_clk_8[15]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[15]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[15]_i_10 
       (.I0(s_182),
        .I1(cnt_clk_8[15]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [15]),
        .O(\cnt_clk_6[15]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'h200022222AAA2222)) 
    \cnt_clk_6[15]_i_2 
       (.I0(u_simfcn1_4_n_38),
        .I1(\cnt_clk_6[15]_i_7_n_0 ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_4_n_37),
        .I5(\cnt_clk_6[15]_i_8_n_0 ),
        .O(\cnt_clk_6[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair145" *) 
  LUT5 #(
    .INIT(32'h00040504)) 
    \cnt_clk_6[15]_i_4 
       (.I0(u_simfcn1_4_n_37),
        .I1(\tmp_71_reg_n_0_[15] ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(\cnt_clk_6[15]_i_10_n_0 ),
        .O(\cnt_clk_6[15]_i_4_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \cnt_clk_6[15]_i_5 
       (.I0(u_simfcn1_4_n_38),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .I3(s_53),
        .I4(\unitDelaySig_reg[5]_664 [15]),
        .O(\cnt_clk_6[15]_i_5_n_0 ));
  LUT3 #(
    .INIT(8'h8B)) 
    \cnt_clk_6[15]_i_6 
       (.I0(u_simfcn1_2_n_16),
        .I1(u_simfcn1_2_n_13),
        .I2(u_simfcn1_4_n_37),
        .O(\cnt_clk_6[15]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[15]_i_7 
       (.I0(\unitDelaySig_reg[3]_662 [15]),
        .I1(s_178),
        .I2(\tmp_50_reg_n_0_[15] ),
        .O(\cnt_clk_6[15]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair164" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[15]_i_8 
       (.I0(cnt_clk_8[15]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [15]),
        .I3(s_182),
        .O(\cnt_clk_6[15]_i_8_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[1]_i_1 
       (.I0(\cnt_clk_6[1]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[1]_i_3_n_0 ),
        .I4(cnt_clk_8[1]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[1]_i_2 
       (.I0(\cnt_clk_6[1]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [1]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[1] ),
        .O(\cnt_clk_6[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[1]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[1]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[1] ),
        .I5(\cnt_clk_6[1]_i_6_n_0 ),
        .O(\cnt_clk_6[1]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[1]_i_4 
       (.I0(cnt_clk_8[1]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [1]),
        .I3(s_182),
        .O(\cnt_clk_6[1]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair267" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[1]_i_5 
       (.I0(\unitDelaySig_reg[5]_664 [1]),
        .I1(s_53),
        .I2(tmp_66[1]),
        .O(\cnt_clk_6[1]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair177" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[1]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[1]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [1]),
        .O(\cnt_clk_6[1]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[2]_i_1 
       (.I0(\cnt_clk_6[2]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[2]_i_3_n_0 ),
        .I4(cnt_clk_8[2]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \cnt_clk_6[2]_i_2 
       (.I0(\cnt_clk_6[2]_i_4_n_0 ),
        .I1(\cnt_clk_6[0]_i_3_n_0 ),
        .I2(\unitDelaySig_reg[3]_662 [2]),
        .I3(s_178),
        .I4(\tmp_50_reg_n_0_[2] ),
        .O(\cnt_clk_6[2]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \cnt_clk_6[2]_i_3 
       (.I0(\cnt_clk_6[0]_i_3_n_0 ),
        .I1(\cnt_clk_6[2]_i_5_n_0 ),
        .O(\cnt_clk_6[2]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[2]_i_4 
       (.I0(cnt_clk_8[2]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [2]),
        .I3(s_182),
        .O(\cnt_clk_6[2]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0AF3FAF3FAF3FAF3)) 
    \cnt_clk_6[2]_i_5 
       (.I0(\cnt_clk_6[2]_i_6_n_0 ),
        .I1(\tmp_71_reg_n_0_[2] ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(\unitDelaySig_reg[5]_664 [2]),
        .I5(s_53),
        .O(\cnt_clk_6[2]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair176" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[2]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[2]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [2]),
        .O(\cnt_clk_6[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[3]_i_1 
       (.I0(\cnt_clk_6[3]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[3]_i_3_n_0 ),
        .I4(cnt_clk_8[3]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[3]_i_2 
       (.I0(\cnt_clk_6[3]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [3]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[3] ),
        .O(\cnt_clk_6[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[3]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[3]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[3] ),
        .I5(\cnt_clk_6[3]_i_6_n_0 ),
        .O(\cnt_clk_6[3]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[3]_i_4 
       (.I0(cnt_clk_8[3]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [3]),
        .I3(s_182),
        .O(\cnt_clk_6[3]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[3]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [3]),
        .O(\cnt_clk_6[3]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair169" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[3]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[3]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [3]),
        .O(\cnt_clk_6[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[4]_i_1 
       (.I0(\cnt_clk_6[4]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[4]_i_3_n_0 ),
        .I4(cnt_clk_8[4]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[4]_i_2 
       (.I0(\cnt_clk_6[4]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [4]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[4] ),
        .O(\cnt_clk_6[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[4]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[4]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[4] ),
        .I5(\cnt_clk_6[4]_i_6_n_0 ),
        .O(\cnt_clk_6[4]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[4]_i_4 
       (.I0(cnt_clk_8[4]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [4]),
        .I3(s_182),
        .O(\cnt_clk_6[4]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair287" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[4]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [4]),
        .O(\cnt_clk_6[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair167" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[4]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[4]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [4]),
        .O(\cnt_clk_6[4]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[5]_i_1 
       (.I0(\cnt_clk_6[5]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[5]_i_3_n_0 ),
        .I4(cnt_clk_8[5]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[5]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[5]_i_2 
       (.I0(\cnt_clk_6[5]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [5]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[5] ),
        .O(\cnt_clk_6[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[5]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[5]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[5] ),
        .I5(\cnt_clk_6[5]_i_6_n_0 ),
        .O(\cnt_clk_6[5]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[5]_i_4 
       (.I0(cnt_clk_8[5]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [5]),
        .I3(s_182),
        .O(\cnt_clk_6[5]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair288" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[5]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [5]),
        .O(\cnt_clk_6[5]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair168" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[5]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[5]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [5]),
        .O(\cnt_clk_6[5]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \cnt_clk_6[6]_i_1 
       (.I0(\cnt_clk_6[6]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[6]_i_3_n_0 ),
        .I3(\cnt_clk_6[6]_i_4_n_0 ),
        .I4(cnt_clk_8[6]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[6]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h200022222AAA2222)) 
    \cnt_clk_6[6]_i_2 
       (.I0(u_simfcn1_4_n_38),
        .I1(\cnt_clk_6[6]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_4_n_37),
        .I5(\cnt_clk_6[6]_i_6_n_0 ),
        .O(\cnt_clk_6[6]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair147" *) 
  LUT5 #(
    .INIT(32'h00040504)) 
    \cnt_clk_6[6]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\tmp_71_reg_n_0_[6] ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(\cnt_clk_6[6]_i_7_n_0 ),
        .O(\cnt_clk_6[6]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \cnt_clk_6[6]_i_4 
       (.I0(u_simfcn1_4_n_38),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .I3(s_53),
        .I4(\unitDelaySig_reg[5]_664 [6]),
        .O(\cnt_clk_6[6]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair266" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[6]_i_5 
       (.I0(\unitDelaySig_reg[3]_662 [6]),
        .I1(s_178),
        .I2(\tmp_50_reg_n_0_[6] ),
        .O(\cnt_clk_6[6]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[6]_i_6 
       (.I0(cnt_clk_8[6]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [6]),
        .I3(s_182),
        .O(\cnt_clk_6[6]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair172" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[6]_i_7 
       (.I0(s_182),
        .I1(cnt_clk_8[6]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [6]),
        .O(\cnt_clk_6[6]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[7]_i_1 
       (.I0(\cnt_clk_6[7]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[7]_i_3_n_0 ),
        .I4(cnt_clk_8[7]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[7]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[7]_i_2 
       (.I0(\cnt_clk_6[7]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [7]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[7] ),
        .O(\cnt_clk_6[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[7]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[7]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[7] ),
        .I5(\cnt_clk_6[7]_i_6_n_0 ),
        .O(\cnt_clk_6[7]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[7]_i_4 
       (.I0(cnt_clk_8[7]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [7]),
        .I3(s_182),
        .O(\cnt_clk_6[7]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[7]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [7]),
        .O(\cnt_clk_6[7]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair173" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[7]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[7]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [7]),
        .O(\cnt_clk_6[7]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \cnt_clk_6[8]_i_1 
       (.I0(\cnt_clk_6[8]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[8]_i_3_n_0 ),
        .I4(cnt_clk_8[8]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF80BFBFBF808080)) 
    \cnt_clk_6[8]_i_2 
       (.I0(\cnt_clk_6[8]_i_4_n_0 ),
        .I1(u_simfcn1_4_n_37),
        .I2(\cnt_clk_6[14]_i_6_n_0 ),
        .I3(\unitDelaySig_reg[3]_662 [8]),
        .I4(s_178),
        .I5(\tmp_50_reg_n_0_[8] ),
        .O(\cnt_clk_6[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hC005C000C055C050)) 
    \cnt_clk_6[8]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\cnt_clk_6[8]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_16),
        .I3(u_simfcn1_2_n_13),
        .I4(\tmp_71_reg_n_0_[8] ),
        .I5(\cnt_clk_6[8]_i_6_n_0 ),
        .O(\cnt_clk_6[8]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[8]_i_4 
       (.I0(cnt_clk_8[8]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [8]),
        .I3(s_182),
        .O(\cnt_clk_6[8]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair289" *) 
  LUT2 #(
    .INIT(4'h8)) 
    \cnt_clk_6[8]_i_5 
       (.I0(s_53),
        .I1(\unitDelaySig_reg[5]_664 [8]),
        .O(\cnt_clk_6[8]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair170" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[8]_i_6 
       (.I0(s_182),
        .I1(cnt_clk_8[8]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [8]),
        .O(\cnt_clk_6[8]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \cnt_clk_6[9]_i_1 
       (.I0(\cnt_clk_6[9]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[9]_i_3_n_0 ),
        .I3(\cnt_clk_6[9]_i_4_n_0 ),
        .I4(cnt_clk_8[9]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\cnt_clk_6[9]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h200022222AAA2222)) 
    \cnt_clk_6[9]_i_2 
       (.I0(u_simfcn1_4_n_38),
        .I1(\cnt_clk_6[9]_i_5_n_0 ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(u_simfcn1_4_n_37),
        .I5(\cnt_clk_6[9]_i_6_n_0 ),
        .O(\cnt_clk_6[9]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT5 #(
    .INIT(32'h00040504)) 
    \cnt_clk_6[9]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(\tmp_71_reg_n_0_[9] ),
        .I2(u_simfcn1_2_n_13),
        .I3(u_simfcn1_2_n_16),
        .I4(\cnt_clk_6[9]_i_7_n_0 ),
        .O(\cnt_clk_6[9]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hEAAAAAAA)) 
    \cnt_clk_6[9]_i_4 
       (.I0(u_simfcn1_4_n_38),
        .I1(u_simfcn1_2_n_16),
        .I2(u_simfcn1_2_n_13),
        .I3(s_53),
        .I4(\unitDelaySig_reg[5]_664 [9]),
        .O(\cnt_clk_6[9]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair265" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cnt_clk_6[9]_i_5 
       (.I0(\unitDelaySig_reg[3]_662 [9]),
        .I1(s_178),
        .I2(\tmp_50_reg_n_0_[9] ),
        .O(\cnt_clk_6[9]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'h00E2)) 
    \cnt_clk_6[9]_i_6 
       (.I0(cnt_clk_8[9]),
        .I1(s_53),
        .I2(\unitDelaySig_reg[2]_661 [9]),
        .I3(s_182),
        .O(\cnt_clk_6[9]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair171" *) 
  LUT4 #(
    .INIT(16'hABFB)) 
    \cnt_clk_6[9]_i_7 
       (.I0(s_182),
        .I1(cnt_clk_8[9]),
        .I2(s_53),
        .I3(\unitDelaySig_reg[4]_663 [9]),
        .O(\cnt_clk_6[9]_i_7_n_0 ));
  FDRE \cnt_clk_6_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[0]_i_1_n_0 ),
        .Q(cnt_clk_8[0]),
        .R(rst));
  FDRE \cnt_clk_6_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[10]_i_1_n_0 ),
        .Q(cnt_clk_8[10]),
        .R(rst));
  FDRE \cnt_clk_6_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[11]_i_1_n_0 ),
        .Q(cnt_clk_8[11]),
        .R(rst));
  FDRE \cnt_clk_6_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[12]_i_1_n_0 ),
        .Q(cnt_clk_8[12]),
        .R(rst));
  FDRE \cnt_clk_6_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[13]_i_1_n_0 ),
        .Q(cnt_clk_8[13]),
        .R(rst));
  FDRE \cnt_clk_6_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[14]_i_1_n_0 ),
        .Q(cnt_clk_8[14]),
        .R(rst));
  FDRE \cnt_clk_6_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[15]_i_1_n_0 ),
        .Q(cnt_clk_8[15]),
        .R(rst));
  FDRE \cnt_clk_6_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[1]_i_1_n_0 ),
        .Q(cnt_clk_8[1]),
        .R(rst));
  FDRE \cnt_clk_6_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[2]_i_1_n_0 ),
        .Q(cnt_clk_8[2]),
        .R(rst));
  FDRE \cnt_clk_6_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[3]_i_1_n_0 ),
        .Q(cnt_clk_8[3]),
        .R(rst));
  FDRE \cnt_clk_6_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[4]_i_1_n_0 ),
        .Q(cnt_clk_8[4]),
        .R(rst));
  FDRE \cnt_clk_6_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[5]_i_1_n_0 ),
        .Q(cnt_clk_8[5]),
        .R(rst));
  FDRE \cnt_clk_6_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[6]_i_1_n_0 ),
        .Q(cnt_clk_8[6]),
        .R(rst));
  FDRE \cnt_clk_6_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[7]_i_1_n_0 ),
        .Q(cnt_clk_8[7]),
        .R(rst));
  FDRE \cnt_clk_6_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[8]_i_1_n_0 ),
        .Q(cnt_clk_8[8]),
        .R(rst));
  FDRE \cnt_clk_6_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[9]_i_1_n_0 ),
        .Q(cnt_clk_8[9]),
        .R(rst));
  FDRE \cont_bits_11_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[0]_537 ),
        .Q(\cont_bits_11_reg[0]_485 ),
        .R(rst));
  FDRE \cont_bits_11_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_10),
        .Q(\cont_bits_11_reg[10]_527 ),
        .R(rst));
  FDRE \cont_bits_11_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_11),
        .Q(\cont_bits_11_reg[11]_533 ),
        .R(rst));
  FDRE \cont_bits_11_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[1]_536 ),
        .Q(\cont_bits_11_reg[1]_479 ),
        .R(rst));
  FDRE \cont_bits_11_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[2]_535 ),
        .Q(\cont_bits_11_reg[2]_473 ),
        .R(rst));
  FDRE \cont_bits_11_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_0),
        .Q(\cont_bits_11_reg[3]_467 ),
        .R(rst));
  FDRE \cont_bits_11_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_4),
        .Q(\cont_bits_11_reg[4]_491 ),
        .R(rst));
  FDRE \cont_bits_11_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_8),
        .Q(\cont_bits_11_reg[5]_515 ),
        .R(rst));
  FDRE \cont_bits_11_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_9),
        .Q(\cont_bits_11_reg[6]_521 ),
        .R(rst));
  FDRE \cont_bits_11_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_5),
        .Q(\cont_bits_11_reg[7]_497 ),
        .R(rst));
  FDRE \cont_bits_11_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_6),
        .Q(\cont_bits_11_reg[8]_503 ),
        .R(rst));
  FDRE \cont_bits_11_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_7),
        .Q(\cont_bits_11_reg[9]_509 ),
        .R(rst));
  FDRE \cont_bits_17_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_0_12),
        .Q(\cont_bits_17_reg[0]_302 ),
        .R(rst));
  FDRE \cont_bits_17_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_10_13),
        .Q(\cont_bits_17_reg[10]_352 ),
        .R(rst));
  FDRE \cont_bits_17_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_11_13),
        .Q(\cont_bits_17_reg[11]_357 ),
        .R(rst));
  FDRE \cont_bits_17_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_1_13),
        .Q(\cont_bits_17_reg[1]_312 ),
        .R(rst));
  FDRE \cont_bits_17_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_2_13),
        .Q(\cont_bits_17_reg[2]_317 ),
        .R(rst));
  FDRE \cont_bits_17_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_3_13),
        .Q(\cont_bits_17_reg[3]_322 ),
        .R(rst));
  FDRE \cont_bits_17_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_4_13),
        .Q(\cont_bits_17_reg[4]_327 ),
        .R(rst));
  FDRE \cont_bits_17_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_5_13),
        .Q(\cont_bits_17_reg[5]_332 ),
        .R(rst));
  FDRE \cont_bits_17_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_6_13),
        .Q(\cont_bits_17_reg[6]_307 ),
        .R(rst));
  FDRE \cont_bits_17_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_7_13),
        .Q(\cont_bits_17_reg[7]_337 ),
        .R(rst));
  FDRE \cont_bits_17_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_8_13),
        .Q(\cont_bits_17_reg[8]_342 ),
        .R(rst));
  FDRE \cont_bits_17_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_9_13),
        .Q(\cont_bits_17_reg[9]_347 ),
        .R(rst));
  FDRE \cont_bits_19_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_0_13),
        .Q(\cont_bits_19_reg[0]_304 ),
        .R(rst));
  FDRE \cont_bits_19_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_10_14),
        .Q(\cont_bits_19_reg[10]_354 ),
        .R(rst));
  FDRE \cont_bits_19_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_11_14),
        .Q(\cont_bits_19_reg[11]_359 ),
        .R(rst));
  FDRE \cont_bits_19_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_1_14),
        .Q(\cont_bits_19_reg[1]_314 ),
        .R(rst));
  FDRE \cont_bits_19_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_2_14),
        .Q(\cont_bits_19_reg[2]_319 ),
        .R(rst));
  FDRE \cont_bits_19_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_3_14),
        .Q(\cont_bits_19_reg[3]_324 ),
        .R(rst));
  FDRE \cont_bits_19_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_4_14),
        .Q(\cont_bits_19_reg[4]_329 ),
        .R(rst));
  FDRE \cont_bits_19_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_5_14),
        .Q(\cont_bits_19_reg[5]_334 ),
        .R(rst));
  FDRE \cont_bits_19_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_6_14),
        .Q(\cont_bits_19_reg[6]_309 ),
        .R(rst));
  FDRE \cont_bits_19_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_7_14),
        .Q(\cont_bits_19_reg[7]_339 ),
        .R(rst));
  FDRE \cont_bits_19_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_8_14),
        .Q(\cont_bits_19_reg[8]_344 ),
        .R(rst));
  FDRE \cont_bits_19_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_9_14),
        .Q(\cont_bits_19_reg[9]_349 ),
        .R(rst));
  FDRE \cont_bits_21_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_0_14),
        .Q(\cont_bits_21_reg[0]_305 ),
        .R(rst));
  FDRE \cont_bits_21_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_10_15),
        .Q(\cont_bits_21_reg[10]_355 ),
        .R(rst));
  FDRE \cont_bits_21_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_11_15),
        .Q(\cont_bits_21_reg[11]_360 ),
        .R(rst));
  FDRE \cont_bits_21_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_1_15),
        .Q(\cont_bits_21_reg[1]_315 ),
        .R(rst));
  FDRE \cont_bits_21_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_2_15),
        .Q(\cont_bits_21_reg[2]_320 ),
        .R(rst));
  FDRE \cont_bits_21_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_3_15),
        .Q(\cont_bits_21_reg[3]_325 ),
        .R(rst));
  FDRE \cont_bits_21_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_4_15),
        .Q(\cont_bits_21_reg[4]_330 ),
        .R(rst));
  FDRE \cont_bits_21_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_5_15),
        .Q(\cont_bits_21_reg[5]_335 ),
        .R(rst));
  FDRE \cont_bits_21_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_6_15),
        .Q(\cont_bits_21_reg[6]_310 ),
        .R(rst));
  FDRE \cont_bits_21_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_7_15),
        .Q(\cont_bits_21_reg[7]_340 ),
        .R(rst));
  FDRE \cont_bits_21_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_8_15),
        .Q(\cont_bits_21_reg[8]_345 ),
        .R(rst));
  FDRE \cont_bits_21_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_9_15),
        .Q(\cont_bits_21_reg[9]_350 ),
        .R(rst));
  FDRE \cont_bits_23_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_0_15),
        .Q(\cont_bits_23_reg[0]_306 ),
        .R(rst));
  FDRE \cont_bits_23_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_10_16),
        .Q(\cont_bits_23_reg[10]_356 ),
        .R(rst));
  FDRE \cont_bits_23_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_11_16),
        .Q(\cont_bits_23_reg[11]_361 ),
        .R(rst));
  FDRE \cont_bits_23_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_1_16),
        .Q(\cont_bits_23_reg[1]_316 ),
        .R(rst));
  FDRE \cont_bits_23_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_2_16),
        .Q(\cont_bits_23_reg[2]_321 ),
        .R(rst));
  FDRE \cont_bits_23_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_3_16),
        .Q(\cont_bits_23_reg[3]_326 ),
        .R(rst));
  FDRE \cont_bits_23_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_4_16),
        .Q(\cont_bits_23_reg[4]_331 ),
        .R(rst));
  FDRE \cont_bits_23_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_5_16),
        .Q(\cont_bits_23_reg[5]_336 ),
        .R(rst));
  FDRE \cont_bits_23_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_6_16),
        .Q(\cont_bits_23_reg[6]_311 ),
        .R(rst));
  FDRE \cont_bits_23_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_7_16),
        .Q(\cont_bits_23_reg[7]_341 ),
        .R(rst));
  FDRE \cont_bits_23_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_8_16),
        .Q(\cont_bits_23_reg[8]_346 ),
        .R(rst));
  FDRE \cont_bits_23_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_9_16),
        .Q(\cont_bits_23_reg[9]_351 ),
        .R(rst));
  FDRE \cont_bits_5_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_3),
        .Q(\cont_bits_5_reg[0]_480 ),
        .R(rst));
  FDRE \cont_bits_5_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[10]_544 ),
        .Q(\cont_bits_5_reg[10]_522 ),
        .R(rst));
  FDRE \cont_bits_5_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[11]_545 ),
        .Q(\cont_bits_5_reg[11]_528 ),
        .R(rst));
  FDRE \cont_bits_5_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_2),
        .Q(\cont_bits_5_reg[1]_474 ),
        .R(rst));
  FDRE \cont_bits_5_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_1),
        .Q(\cont_bits_5_reg[2]_468 ),
        .R(rst));
  FDRE \cont_bits_5_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_0),
        .Q(\cont_bits_5_reg[3]_462 ),
        .R(rst));
  FDRE \cont_bits_5_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[4]_538 ),
        .Q(\cont_bits_5_reg[4]_486 ),
        .R(rst));
  FDRE \cont_bits_5_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[5]_542 ),
        .Q(\cont_bits_5_reg[5]_510 ),
        .R(rst));
  FDRE \cont_bits_5_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[6]_543 ),
        .Q(\cont_bits_5_reg[6]_516 ),
        .R(rst));
  FDRE \cont_bits_5_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[7]_539 ),
        .Q(\cont_bits_5_reg[7]_492 ),
        .R(rst));
  FDRE \cont_bits_5_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[8]_540 ),
        .Q(\cont_bits_5_reg[8]_498 ),
        .R(rst));
  FDRE \cont_bits_5_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[9]_541 ),
        .Q(\cont_bits_5_reg[9]_504 ),
        .R(rst));
  FDRE \cont_bits_7_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_3),
        .Q(\cont_bits_7_reg[0]_482 ),
        .R(rst));
  FDRE \cont_bits_7_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_10),
        .Q(\cont_bits_7_reg[10]_524 ),
        .R(rst));
  FDRE \cont_bits_7_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_11),
        .Q(\cont_bits_7_reg[11]_530 ),
        .R(rst));
  FDRE \cont_bits_7_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_2),
        .Q(\cont_bits_7_reg[1]_476 ),
        .R(rst));
  FDRE \cont_bits_7_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_1),
        .Q(\cont_bits_7_reg[2]_470 ),
        .R(rst));
  FDRE \cont_bits_7_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cont_bits2_13[3]_534 ),
        .Q(\cont_bits_7_reg[3]_464 ),
        .R(rst));
  FDRE \cont_bits_7_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_4),
        .Q(\cont_bits_7_reg[4]_488 ),
        .R(rst));
  FDRE \cont_bits_7_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_8),
        .Q(\cont_bits_7_reg[5]_512 ),
        .R(rst));
  FDRE \cont_bits_7_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_9),
        .Q(\cont_bits_7_reg[6]_518 ),
        .R(rst));
  FDRE \cont_bits_7_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_5),
        .Q(\cont_bits_7_reg[7]_494 ),
        .R(rst));
  FDRE \cont_bits_7_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_6),
        .Q(\cont_bits_7_reg[8]_500 ),
        .R(rst));
  FDRE \cont_bits_7_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_7),
        .Q(\cont_bits_7_reg[9]_506 ),
        .R(rst));
  FDRE \cont_bits_9_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_3),
        .Q(\cont_bits_9_reg[0]_483 ),
        .R(rst));
  FDRE \cont_bits_9_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_10),
        .Q(\cont_bits_9_reg[10]_525 ),
        .R(rst));
  FDRE \cont_bits_9_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_11),
        .Q(\cont_bits_9_reg[11]_531 ),
        .R(rst));
  FDRE \cont_bits_9_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_2),
        .Q(\cont_bits_9_reg[1]_477 ),
        .R(rst));
  FDRE \cont_bits_9_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_1),
        .Q(\cont_bits_9_reg[2]_471 ),
        .R(rst));
  FDRE \cont_bits_9_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_0),
        .Q(\cont_bits_9_reg[3]_465 ),
        .R(rst));
  FDRE \cont_bits_9_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_4),
        .Q(\cont_bits_9_reg[4]_489 ),
        .R(rst));
  FDRE \cont_bits_9_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_8),
        .Q(\cont_bits_9_reg[5]_513 ),
        .R(rst));
  FDRE \cont_bits_9_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_9),
        .Q(\cont_bits_9_reg[6]_519 ),
        .R(rst));
  FDRE \cont_bits_9_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_5),
        .Q(\cont_bits_9_reg[7]_495 ),
        .R(rst));
  FDRE \cont_bits_9_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_6),
        .Q(\cont_bits_9_reg[8]_501 ),
        .R(rst));
  FDRE \cont_bits_9_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_7),
        .Q(\cont_bits_9_reg[9]_507 ),
        .R(rst));
  LUT6 #(
    .INIT(64'h0000000077087788)) 
    \counterSig[0]_i_1 
       (.I0(phase_0),
        .I1(clk_enable),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\counterSig_reg_n_0_[0] ),
        .I4(\counterSig_reg_n_0_[1] ),
        .I5(rst),
        .O(\counterSig[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000777F0800)) 
    \counterSig[1]_i_1 
       (.I0(phase_0),
        .I1(clk_enable),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\counterSig_reg_n_0_[0] ),
        .I4(\counterSig_reg_n_0_[1] ),
        .I5(rst),
        .O(\counterSig[1]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000787070F0)) 
    \counterSig[2]_i_1 
       (.I0(phase_0),
        .I1(clk_enable),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\counterSig_reg_n_0_[0] ),
        .I4(\counterSig_reg_n_0_[1] ),
        .I5(rst),
        .O(\counterSig[2]_i_1_n_0 ));
  FDRE \counterSig_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\counterSig[0]_i_1_n_0 ),
        .Q(\counterSig_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \counterSig_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\counterSig[1]_i_1_n_0 ),
        .Q(\counterSig_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \counterSig_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\counterSig[2]_i_1_n_0 ),
        .Q(\counterSig_reg_n_0_[2] ),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair152" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \is_SPI_MNGR_39[1]_i_1 
       (.I0(u_simfcn1_2_n_16),
        .O(\is_SPI_MNGR_39[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair156" *) 
  LUT1 #(
    .INIT(2'h1)) 
    \is_SPI_MNGR_39[2]_i_1 
       (.I0(u_simfcn1_4_n_37),
        .O(\is_SPI_MNGR_39[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AA2A2A22)) 
    \is_SPI_MNGR_39[3]_i_1 
       (.I0(u_simfcn1_4_n_16),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[0]),
        .I3(is_SPI_MNGR_41[1]),
        .I4(is_SPI_MNGR_41[2]),
        .I5(is_SPI_MNGR_41[4]),
        .O(\is_SPI_MNGR_39[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h01000101)) 
    \is_SPI_MNGR_39[4]_i_1 
       (.I0(is_SPI_MNGR_41[4]),
        .I1(is_SPI_MNGR_41[3]),
        .I2(u_simfcn1_4_n_45),
        .I3(u_simfcn1_4_n_14),
        .I4(u_simfcn1_4_n_13),
        .O(\is_SPI_MNGR_39[4]_i_1_n_0 ));
  FDRE \is_SPI_MNGR_39_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_2_n_13),
        .Q(is_SPI_MNGR_41[0]),
        .R(rst));
  FDRE \is_SPI_MNGR_39_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[1]_i_1_n_0 ),
        .Q(is_SPI_MNGR_41[1]),
        .R(rst));
  FDRE \is_SPI_MNGR_39_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[2]_i_1_n_0 ),
        .Q(is_SPI_MNGR_41[2]),
        .R(rst));
  FDRE \is_SPI_MNGR_39_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .Q(is_SPI_MNGR_41[3]),
        .R(rst));
  FDRE \is_SPI_MNGR_39_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .Q(is_SPI_MNGR_41[4]),
        .R(rst));
  FDRE \rd_101_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_178),
        .Q(s_96),
        .R(rst));
  FDRE \rd_110_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_180),
        .Q(s_95),
        .R(rst));
  FDRE \rd_111_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_179),
        .Q(s_94),
        .R(rst));
  FDRE \rd_27_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_175),
        .Q(s_79),
        .R(rst));
  FDRE \rd_28_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_176),
        .Q(s_84),
        .R(rst));
  FDRE \rd_29_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_177),
        .Q(s_89),
        .R(rst));
  FDRE \rd_98_reg_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_174),
        .Q(s_54),
        .R(rst));
  LUT6 #(
    .INIT(64'h00BF00BF00BF40FF)) 
    \s_107[0]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(s_182),
        .I3(cnt_3[0]),
        .I4(\unitDelaySig_reg[1]_660 [0]),
        .I5(s_169),
        .O(s_106[0]));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \s_107[3]_i_2 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [2]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[2]),
        .O(\s_107[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hBBFBFFFF00400000)) 
    \s_107[3]_i_3 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [1]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[1]),
        .O(\s_107[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h44040000FFBFFFFF)) 
    \s_107[3]_i_4 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [3]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[3]),
        .O(\s_107[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h4F0F0B0F4F0F4F0F)) 
    \s_107[3]_i_5 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(cnt_3[2]),
        .I3(s_182),
        .I4(s_169),
        .I5(\unitDelaySig_reg[1]_660 [2]),
        .O(\s_107[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h4F0F0B0F4F0F4F0F)) 
    \s_107[3]_i_6 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(cnt_3[1]),
        .I3(s_182),
        .I4(s_169),
        .I5(\unitDelaySig_reg[1]_660 [1]),
        .O(\s_107[3]_i_6_n_0 ));
  FDRE \s_107_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_106[0]),
        .Q(s_115[0]),
        .R(rst));
  FDRE \s_107_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_106[1]),
        .Q(s_115[1]),
        .R(rst));
  FDRE \s_107_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_106[2]),
        .Q(s_115[2]),
        .R(rst));
  FDRE \s_107_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_106[3]),
        .Q(s_115[3]),
        .R(rst));
  CARRY4 \s_107_reg[3]_i_1 
       (.CI(1'b0),
        .CO({\NLW_s_107_reg[3]_i_1_CO_UNCONNECTED [3:2],\s_107_reg[3]_i_1_n_2 ,\s_107_reg[3]_i_1_n_3 }),
        .CYINIT(\cnt_2[0]_i_1_n_0 ),
        .DI({1'b0,1'b0,\s_107[3]_i_2_n_0 ,\s_107[3]_i_3_n_0 }),
        .O({\NLW_s_107_reg[3]_i_1_O_UNCONNECTED [3],s_106[3:1]}),
        .S({1'b0,\s_107[3]_i_4_n_0 ,\s_107[3]_i_5_n_0 ,\s_107[3]_i_6_n_0 }));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT3 #(
    .INIT(8'h08)) 
    s_15_i_1
       (.I0(p_2_out[0]),
        .I1(p_2_out[1]),
        .I2(s_23_i_2_n_0),
        .O(s_15_i_1_n_0));
  FDRE s_15_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_15_i_1_n_0),
        .Q(s_171),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_19_i_1
       (.I0(p_2_out[0]),
        .I1(p_2_out[1]),
        .I2(s_23_i_2_n_0),
        .O(s_18));
  FDRE s_19_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_18),
        .Q(s_172),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair262" *) 
  LUT3 #(
    .INIT(8'h04)) 
    s_21_i_1
       (.I0(p_2_out[1]),
        .I1(p_2_out[0]),
        .I2(s_23_i_2_n_0),
        .O(s_20));
  FDRE s_21_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_20),
        .Q(s_173),
        .R(rst));
  LUT2 #(
    .INIT(4'h1)) 
    s_23_i_1
       (.I0(s_7_i_5_n_0),
        .I1(s_23_i_2_n_0),
        .O(s_22));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    s_23_i_2
       (.I0(p_2_out[3]),
        .I1(s_7_i_4_n_0),
        .I2(s_7_i_3_n_0),
        .I3(s_7_i_2_n_0),
        .I4(p_2_out[2]),
        .O(s_23_i_2_n_0));
  FDRE s_23_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_22),
        .Q(s_174),
        .R(rst));
  LUT6 #(
    .INIT(64'h000000000000007F)) 
    s_43_i_1
       (.I0(\cnt_clk_6[1]_i_1_n_0 ),
        .I1(\cnt_clk_6[0]_i_1_n_0 ),
        .I2(\cnt_clk_6[2]_i_1_n_0 ),
        .I3(s_43_i_2_n_0),
        .I4(s_43_i_3_n_0),
        .I5(s_43_i_4_n_0),
        .O(s_12));
  LUT3 #(
    .INIT(8'hFE)) 
    s_43_i_2
       (.I0(\cnt_clk_6[3]_i_1_n_0 ),
        .I1(\cnt_clk_6[4]_i_1_n_0 ),
        .I2(\cnt_clk_6[5]_i_1_n_0 ),
        .O(s_43_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_43_i_3
       (.I0(\cnt_clk_6[14]_i_1_n_0 ),
        .I1(\cnt_clk_6[12]_i_1_n_0 ),
        .I2(\cnt_clk_6[13]_i_1_n_0 ),
        .I3(\cnt_clk_6[15]_i_1_n_0 ),
        .O(s_43_i_3_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_43_i_4
       (.I0(\cnt_clk_6[10]_i_1_n_0 ),
        .I1(\cnt_clk_6[11]_i_1_n_0 ),
        .I2(\cnt_clk_6[9]_i_1_n_0 ),
        .I3(\cnt_clk_6[8]_i_1_n_0 ),
        .I4(\cnt_clk_6[7]_i_1_n_0 ),
        .I5(\cnt_clk_6[6]_i_1_n_0 ),
        .O(s_43_i_4_n_0));
  FDRE s_43_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_12),
        .Q(s_178),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    s_46_i_1
       (.I0(s_46_i_2_n_0),
        .I1(s_46_i_3_n_0),
        .I2(\cnt_2[7]_i_1_n_0 ),
        .I3(\cnt_2[8]_i_1_n_0 ),
        .I4(\cnt_2[5]_i_1_n_0 ),
        .I5(\cnt_2[13]_i_1_n_0 ),
        .O(s_30));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_46_i_2
       (.I0(\cnt_2[14]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_1_n_0 ),
        .I2(\cnt_2[6]_i_1_n_0 ),
        .I3(\cnt_2[12]_i_1_n_0 ),
        .O(s_46_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_46_i_3
       (.I0(\cnt_2[9]_i_1_n_0 ),
        .I1(\cnt_2[11]_i_1_n_0 ),
        .I2(\cnt_2[10]_i_1_n_0 ),
        .I3(\cnt_2[4]_i_1_n_0 ),
        .O(s_46_i_3_n_0));
  FDRE s_46_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_30),
        .Q(s_169),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    s_48_i_1
       (.I0(s_48_i_2_n_0),
        .O(s_8));
  (* SOFT_HLUTNM = "soft_lutpair153" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_48_i_2
       (.I0(s_7_i_2_n_0),
        .I1(s_7_i_3_n_0),
        .I2(s_7_i_4_n_0),
        .I3(p_2_out[3]),
        .O(s_48_i_2_n_0));
  FDRE s_48_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_8),
        .Q(s_180),
        .R(rst));
  LUT1 #(
    .INIT(2'h1)) 
    s_49_i_1
       (.I0(s_12),
        .O(s_10));
  FDRE s_49_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_10),
        .Q(s_179),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair187" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    s_57_i_1
       (.I0(p_2_out[1]),
        .I1(p_2_out[0]),
        .I2(s_48_i_2_n_0),
        .I3(p_2_out[2]),
        .O(s_28));
  FDRE s_57_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_28),
        .Q(s_177),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    s_58_i_1
       (.I0(p_2_out[0]),
        .I1(p_2_out[1]),
        .I2(p_2_out[2]),
        .I3(s_48_i_2_n_0),
        .O(s_26));
  FDRE s_58_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_26),
        .Q(s_176),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair186" *) 
  LUT4 #(
    .INIT(16'h0008)) 
    s_59_i_1
       (.I0(p_2_out[0]),
        .I1(p_2_out[1]),
        .I2(p_2_out[2]),
        .I3(s_48_i_2_n_0),
        .O(s_24));
  FDRE s_59_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_24),
        .Q(s_175),
        .R(rst));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF8)) 
    s_5_i_1
       (.I0(\cnt_clk_6[1]_i_1_n_0 ),
        .I1(\cnt_clk_6[0]_i_1_n_0 ),
        .I2(s_43_i_2_n_0),
        .I3(s_43_i_3_n_0),
        .I4(s_43_i_4_n_0),
        .I5(\cnt_clk_6[2]_i_1_n_0 ),
        .O(tmp_291));
  FDRE s_5_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_291),
        .Q(s_182),
        .R(rst));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    s_7_i_1
       (.I0(s_7_i_2_n_0),
        .I1(s_7_i_3_n_0),
        .I2(s_7_i_4_n_0),
        .I3(p_2_out[2]),
        .I4(p_2_out[3]),
        .I5(s_7_i_5_n_0),
        .O(s_6));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_7_i_2
       (.I0(p_2_out[8]),
        .I1(p_2_out[10]),
        .I2(p_2_out[11]),
        .I3(p_2_out[9]),
        .O(s_7_i_2_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_7_i_3
       (.I0(p_2_out[7]),
        .I1(p_2_out[14]),
        .I2(p_2_out[4]),
        .I3(p_2_out[13]),
        .O(s_7_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    s_7_i_4
       (.I0(p_2_out[5]),
        .I1(p_2_out[6]),
        .I2(p_2_out[12]),
        .I3(p_2_out[15]),
        .O(s_7_i_4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT2 #(
    .INIT(4'hE)) 
    s_7_i_5
       (.I0(p_2_out[1]),
        .I1(p_2_out[0]),
        .O(s_7_i_5_n_0));
  FDRE s_7_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(s_6),
        .Q(s_181),
        .R(rst));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \selector_2[0]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[0]),
        .I3(\selector_2[0]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[0]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \selector_2[0]_i_2 
       (.I0(\tmp_58_reg_n_0_[0] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(s_179),
        .I4(s_178),
        .O(\selector_2[0]_i_2_n_0 ));
  FDRE \selector_2_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[0]),
        .Q(selector_4[0]),
        .R(rst));
  FDRE \selector_2_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[10]),
        .Q(selector_4[10]),
        .R(rst));
  FDRE \selector_2_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[11]),
        .Q(selector_4[11]),
        .R(rst));
  FDRE \selector_2_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[12]),
        .Q(selector_4[12]),
        .R(rst));
  FDRE \selector_2_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[13]),
        .Q(selector_4[13]),
        .R(rst));
  FDRE \selector_2_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[14]),
        .Q(selector_4[14]),
        .R(rst));
  FDRE \selector_2_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[15]),
        .Q(selector_4[15]),
        .R(rst));
  FDRE \selector_2_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[1]),
        .Q(selector_4[1]),
        .R(rst));
  FDRE \selector_2_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[2]),
        .Q(selector_4[2]),
        .R(rst));
  FDRE \selector_2_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[3]),
        .Q(selector_4[3]),
        .R(rst));
  FDRE \selector_2_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[4]),
        .Q(selector_4[4]),
        .R(rst));
  FDRE \selector_2_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[5]),
        .Q(selector_4[5]),
        .R(rst));
  FDRE \selector_2_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[6]),
        .Q(selector_4[6]),
        .R(rst));
  FDRE \selector_2_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[7]),
        .Q(selector_4[7]),
        .R(rst));
  FDRE \selector_2_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[8]),
        .Q(selector_4[8]),
        .R(rst));
  FDRE \selector_2_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[9]),
        .Q(selector_4[9]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][0] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [0]),
        .Q(\tapped_delay_reg_reg[0]_669 [0]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][10] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [10]),
        .Q(\tapped_delay_reg_reg[0]_669 [10]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][11] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [11]),
        .Q(\tapped_delay_reg_reg[0]_669 [11]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][12] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [12]),
        .Q(\tapped_delay_reg_reg[0]_669 [12]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][13] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [13]),
        .Q(\tapped_delay_reg_reg[0]_669 [13]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][14] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [14]),
        .Q(\tapped_delay_reg_reg[0]_669 [14]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][15] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [15]),
        .Q(\tapped_delay_reg_reg[0]_669 [15]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][1] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [1]),
        .Q(\tapped_delay_reg_reg[0]_669 [1]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][2] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [2]),
        .Q(\tapped_delay_reg_reg[0]_669 [2]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][3] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [3]),
        .Q(\tapped_delay_reg_reg[0]_669 [3]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][4] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [4]),
        .Q(\tapped_delay_reg_reg[0]_669 [4]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][5] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [5]),
        .Q(\tapped_delay_reg_reg[0]_669 [5]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][6] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [6]),
        .Q(\tapped_delay_reg_reg[0]_669 [6]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][7] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [7]),
        .Q(\tapped_delay_reg_reg[0]_669 [7]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][8] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [8]),
        .Q(\tapped_delay_reg_reg[0]_669 [8]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[0][9] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[1]_668 [9]),
        .Q(\tapped_delay_reg_reg[0]_669 [9]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][0] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [0]),
        .Q(\tapped_delay_reg_reg[1]_668 [0]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][10] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [10]),
        .Q(\tapped_delay_reg_reg[1]_668 [10]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][11] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [11]),
        .Q(\tapped_delay_reg_reg[1]_668 [11]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][12] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [12]),
        .Q(\tapped_delay_reg_reg[1]_668 [12]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][13] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [13]),
        .Q(\tapped_delay_reg_reg[1]_668 [13]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][14] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [14]),
        .Q(\tapped_delay_reg_reg[1]_668 [14]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][15] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [15]),
        .Q(\tapped_delay_reg_reg[1]_668 [15]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][1] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [1]),
        .Q(\tapped_delay_reg_reg[1]_668 [1]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][2] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [2]),
        .Q(\tapped_delay_reg_reg[1]_668 [2]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][3] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [3]),
        .Q(\tapped_delay_reg_reg[1]_668 [3]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][4] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [4]),
        .Q(\tapped_delay_reg_reg[1]_668 [4]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][5] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [5]),
        .Q(\tapped_delay_reg_reg[1]_668 [5]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][6] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [6]),
        .Q(\tapped_delay_reg_reg[1]_668 [6]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][7] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [7]),
        .Q(\tapped_delay_reg_reg[1]_668 [7]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][8] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [8]),
        .Q(\tapped_delay_reg_reg[1]_668 [8]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[1][9] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[2]_667 [9]),
        .Q(\tapped_delay_reg_reg[1]_668 [9]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][0] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [0]),
        .Q(\tapped_delay_reg_reg[2]_667 [0]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][10] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [10]),
        .Q(\tapped_delay_reg_reg[2]_667 [10]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][11] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [11]),
        .Q(\tapped_delay_reg_reg[2]_667 [11]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][12] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [12]),
        .Q(\tapped_delay_reg_reg[2]_667 [12]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][13] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [13]),
        .Q(\tapped_delay_reg_reg[2]_667 [13]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][14] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [14]),
        .Q(\tapped_delay_reg_reg[2]_667 [14]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][15] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [15]),
        .Q(\tapped_delay_reg_reg[2]_667 [15]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][1] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [1]),
        .Q(\tapped_delay_reg_reg[2]_667 [1]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][2] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [2]),
        .Q(\tapped_delay_reg_reg[2]_667 [2]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][3] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [3]),
        .Q(\tapped_delay_reg_reg[2]_667 [3]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][4] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [4]),
        .Q(\tapped_delay_reg_reg[2]_667 [4]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][5] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [5]),
        .Q(\tapped_delay_reg_reg[2]_667 [5]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][6] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [6]),
        .Q(\tapped_delay_reg_reg[2]_667 [6]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][7] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [7]),
        .Q(\tapped_delay_reg_reg[2]_667 [7]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][8] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [8]),
        .Q(\tapped_delay_reg_reg[2]_667 [8]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[2][9] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[3]_666 [9]),
        .Q(\tapped_delay_reg_reg[2]_667 [9]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][0] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [0]),
        .Q(\tapped_delay_reg_reg[3]_666 [0]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][10] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [10]),
        .Q(\tapped_delay_reg_reg[3]_666 [10]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][11] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [11]),
        .Q(\tapped_delay_reg_reg[3]_666 [11]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][12] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [12]),
        .Q(\tapped_delay_reg_reg[3]_666 [12]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][13] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [13]),
        .Q(\tapped_delay_reg_reg[3]_666 [13]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][14] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [14]),
        .Q(\tapped_delay_reg_reg[3]_666 [14]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][15] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [15]),
        .Q(\tapped_delay_reg_reg[3]_666 [15]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][1] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [1]),
        .Q(\tapped_delay_reg_reg[3]_666 [1]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][2] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [2]),
        .Q(\tapped_delay_reg_reg[3]_666 [2]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][3] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [3]),
        .Q(\tapped_delay_reg_reg[3]_666 [3]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][4] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [4]),
        .Q(\tapped_delay_reg_reg[3]_666 [4]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][5] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [5]),
        .Q(\tapped_delay_reg_reg[3]_666 [5]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][6] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [6]),
        .Q(\tapped_delay_reg_reg[3]_666 [6]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][7] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [7]),
        .Q(\tapped_delay_reg_reg[3]_666 [7]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][8] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [8]),
        .Q(\tapped_delay_reg_reg[3]_666 [8]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[3][9] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_reg[4]_665 [9]),
        .Q(\tapped_delay_reg_reg[3]_666 [9]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][0] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [0]),
        .Q(\tapped_delay_reg_reg[4]_665 [0]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][10] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [10]),
        .Q(\tapped_delay_reg_reg[4]_665 [10]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][11] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [11]),
        .Q(\tapped_delay_reg_reg[4]_665 [11]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][12] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [12]),
        .Q(\tapped_delay_reg_reg[4]_665 [12]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][13] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [13]),
        .Q(\tapped_delay_reg_reg[4]_665 [13]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][14] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [14]),
        .Q(\tapped_delay_reg_reg[4]_665 [14]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][15] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [15]),
        .Q(\tapped_delay_reg_reg[4]_665 [15]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][1] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [1]),
        .Q(\tapped_delay_reg_reg[4]_665 [1]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][2] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [2]),
        .Q(\tapped_delay_reg_reg[4]_665 [2]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][3] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [3]),
        .Q(\tapped_delay_reg_reg[4]_665 [3]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][4] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [4]),
        .Q(\tapped_delay_reg_reg[4]_665 [4]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][5] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [5]),
        .Q(\tapped_delay_reg_reg[4]_665 [5]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][6] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [6]),
        .Q(\tapped_delay_reg_reg[4]_665 [6]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][7] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [7]),
        .Q(\tapped_delay_reg_reg[4]_665 [7]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][8] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [8]),
        .Q(\tapped_delay_reg_reg[4]_665 [8]),
        .R(rst));
  FDRE \tapped_delay_reg_reg[4][9] 
       (.C(clk),
        .CE(\tapped_delay_reg_reg[1][0]_0 ),
        .D(\tapped_delay_reg_next[4]_671 [9]),
        .Q(\tapped_delay_reg_reg[4]_665 [9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[0]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_27),
        .O(tmp_100[0]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[10]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_17),
        .O(tmp_100[10]));
  (* SOFT_HLUTNM = "soft_lutpair219" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[11]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_16),
        .O(tmp_100[11]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[12]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_15),
        .O(tmp_100[12]));
  (* SOFT_HLUTNM = "soft_lutpair220" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[13]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_14),
        .O(tmp_100[13]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[14]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_13),
        .O(tmp_100[14]));
  (* SOFT_HLUTNM = "soft_lutpair221" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[15]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_12),
        .O(tmp_100[15]));
  (* SOFT_HLUTNM = "soft_lutpair214" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[1]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_26),
        .O(tmp_100[1]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[2]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_25),
        .O(tmp_100[2]));
  (* SOFT_HLUTNM = "soft_lutpair215" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[3]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_24),
        .O(tmp_100[3]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[4]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_23),
        .O(tmp_100[4]));
  (* SOFT_HLUTNM = "soft_lutpair216" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[5]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_22),
        .O(tmp_100[5]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[6]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_21),
        .O(tmp_100[6]));
  (* SOFT_HLUTNM = "soft_lutpair217" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[7]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_20),
        .O(tmp_100[7]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[8]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_19),
        .O(tmp_100[8]));
  (* SOFT_HLUTNM = "soft_lutpair218" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_101[9]_i_1 
       (.I0(\v4_2_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_1_n_18),
        .O(tmp_100[9]));
  FDRE \tmp_101_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[0]),
        .Q(tmp_101[0]),
        .R(rst));
  FDRE \tmp_101_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[10]),
        .Q(tmp_101[10]),
        .R(rst));
  FDRE \tmp_101_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[11]),
        .Q(tmp_101[11]),
        .R(rst));
  FDRE \tmp_101_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[12]),
        .Q(tmp_101[12]),
        .R(rst));
  FDRE \tmp_101_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[13]),
        .Q(tmp_101[13]),
        .R(rst));
  FDRE \tmp_101_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[14]),
        .Q(tmp_101[14]),
        .R(rst));
  FDRE \tmp_101_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[15]),
        .Q(tmp_101[15]),
        .R(rst));
  FDRE \tmp_101_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[1]),
        .Q(tmp_101[1]),
        .R(rst));
  FDRE \tmp_101_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[2]),
        .Q(tmp_101[2]),
        .R(rst));
  FDRE \tmp_101_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[3]),
        .Q(tmp_101[3]),
        .R(rst));
  FDRE \tmp_101_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[4]),
        .Q(tmp_101[4]),
        .R(rst));
  FDRE \tmp_101_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[5]),
        .Q(tmp_101[5]),
        .R(rst));
  FDRE \tmp_101_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[6]),
        .Q(tmp_101[6]),
        .R(rst));
  FDRE \tmp_101_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[7]),
        .Q(tmp_101[7]),
        .R(rst));
  FDRE \tmp_101_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[8]),
        .Q(tmp_101[8]),
        .R(rst));
  FDRE \tmp_101_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_100[9]),
        .Q(tmp_101[9]),
        .R(rst));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[0]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[0]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[0]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[0]),
        .O(p_0_in[0]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[10]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[10]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[10]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[10]),
        .O(p_0_in[10]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[11]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[11]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[11]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[11]),
        .O(p_0_in[11]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[12]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[12]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[12]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[12]),
        .O(p_0_in[12]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[13]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[13]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[13]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[13]),
        .O(p_0_in[13]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[14]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[14]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[14]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[14]),
        .O(p_0_in[14]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[15]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[15]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[15]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[15]),
        .O(p_0_in[15]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[1]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[1]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[1]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[1]),
        .O(p_0_in[1]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[2]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[2]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[2]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[2]),
        .O(p_0_in[2]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[3]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[3]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[3]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[3]),
        .O(p_0_in[3]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[4]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[4]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[4]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[4]),
        .O(p_0_in[4]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[5]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[5]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[5]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[5]),
        .O(p_0_in[5]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[6]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[6]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[6]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[6]),
        .O(p_0_in[6]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[7]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[7]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[7]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[7]),
        .O(p_0_in[7]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[8]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[8]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[8]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[8]),
        .O(p_0_in[8]));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_108[9]_i_1 
       (.I0(u_simfcn1_4_n_19),
        .I1(v3_2_1[9]),
        .I2(u_simfcn1_4_n_20),
        .I3(tmp_121[9]),
        .I4(u_simfcn1_4_n_21),
        .I5(tmp_116[9]),
        .O(p_0_in[9]));
  FDRE \tmp_108_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[0]),
        .Q(tmp_121[0]),
        .R(rst));
  FDRE \tmp_108_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[10]),
        .Q(tmp_121[10]),
        .R(rst));
  FDRE \tmp_108_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[11]),
        .Q(tmp_121[11]),
        .R(rst));
  FDRE \tmp_108_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[12]),
        .Q(tmp_121[12]),
        .R(rst));
  FDRE \tmp_108_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[13]),
        .Q(tmp_121[13]),
        .R(rst));
  FDRE \tmp_108_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[14]),
        .Q(tmp_121[14]),
        .R(rst));
  FDRE \tmp_108_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[15]),
        .Q(tmp_121[15]),
        .R(rst));
  FDRE \tmp_108_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[1]),
        .Q(tmp_121[1]),
        .R(rst));
  FDRE \tmp_108_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[2]),
        .Q(tmp_121[2]),
        .R(rst));
  FDRE \tmp_108_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[3]),
        .Q(tmp_121[3]),
        .R(rst));
  FDRE \tmp_108_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[4]),
        .Q(tmp_121[4]),
        .R(rst));
  FDRE \tmp_108_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[5]),
        .Q(tmp_121[5]),
        .R(rst));
  FDRE \tmp_108_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[6]),
        .Q(tmp_121[6]),
        .R(rst));
  FDRE \tmp_108_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[7]),
        .Q(tmp_121[7]),
        .R(rst));
  FDRE \tmp_108_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[8]),
        .Q(tmp_121[8]),
        .R(rst));
  FDRE \tmp_108_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_0_in[9]),
        .Q(tmp_121[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[0]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[0]),
        .O(tmp_115[0]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[10]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[10]),
        .O(tmp_115[10]));
  (* SOFT_HLUTNM = "soft_lutpair211" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[11]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[11]),
        .O(tmp_115[11]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[12]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[12]),
        .O(tmp_115[12]));
  (* SOFT_HLUTNM = "soft_lutpair212" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[13]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[13]),
        .O(tmp_115[13]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[14]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[14]),
        .O(tmp_115[14]));
  (* SOFT_HLUTNM = "soft_lutpair213" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[15]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[15]),
        .O(tmp_115[15]));
  (* SOFT_HLUTNM = "soft_lutpair206" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[1]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[1]),
        .O(tmp_115[1]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[2]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[2]),
        .O(tmp_115[2]));
  (* SOFT_HLUTNM = "soft_lutpair207" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[3]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[3]),
        .O(tmp_115[3]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[4]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[4]),
        .O(tmp_115[4]));
  (* SOFT_HLUTNM = "soft_lutpair208" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[5]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[5]),
        .O(tmp_115[5]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[6]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[6]),
        .O(tmp_115[6]));
  (* SOFT_HLUTNM = "soft_lutpair209" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[7]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[7]),
        .O(tmp_115[7]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[8]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[8]),
        .O(tmp_115[8]));
  (* SOFT_HLUTNM = "soft_lutpair210" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_116[9]_i_1 
       (.I0(\v3_2_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(p_0_in[9]),
        .O(tmp_115[9]));
  FDRE \tmp_116_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[0]),
        .Q(tmp_116[0]),
        .R(rst));
  FDRE \tmp_116_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[10]),
        .Q(tmp_116[10]),
        .R(rst));
  FDRE \tmp_116_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[11]),
        .Q(tmp_116[11]),
        .R(rst));
  FDRE \tmp_116_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[12]),
        .Q(tmp_116[12]),
        .R(rst));
  FDRE \tmp_116_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[13]),
        .Q(tmp_116[13]),
        .R(rst));
  FDRE \tmp_116_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[14]),
        .Q(tmp_116[14]),
        .R(rst));
  FDRE \tmp_116_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[15]),
        .Q(tmp_116[15]),
        .R(rst));
  FDRE \tmp_116_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[1]),
        .Q(tmp_116[1]),
        .R(rst));
  FDRE \tmp_116_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[2]),
        .Q(tmp_116[2]),
        .R(rst));
  FDRE \tmp_116_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[3]),
        .Q(tmp_116[3]),
        .R(rst));
  FDRE \tmp_116_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[4]),
        .Q(tmp_116[4]),
        .R(rst));
  FDRE \tmp_116_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[5]),
        .Q(tmp_116[5]),
        .R(rst));
  FDRE \tmp_116_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[6]),
        .Q(tmp_116[6]),
        .R(rst));
  FDRE \tmp_116_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[7]),
        .Q(tmp_116[7]),
        .R(rst));
  FDRE \tmp_116_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[8]),
        .Q(tmp_116[8]),
        .R(rst));
  FDRE \tmp_116_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_115[9]),
        .Q(tmp_116[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT4 #(
    .INIT(16'hEEFE)) 
    \tmp_11[0]_i_1 
       (.I0(tmp_9),
        .I1(tmp_5),
        .I2(u_simfcn1_2_n_13),
        .I3(\tmp_11[4]_i_4_n_0 ),
        .O(\tmp_11[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h1111000111111101)) 
    \tmp_11[1]_i_1 
       (.I0(tmp_9),
        .I1(rst),
        .I2(u_simfcn1_2_n_16),
        .I3(\tmp_11[4]_i_4_n_0 ),
        .I4(tmp_5),
        .I5(\unitDelaySig_reg[0]_670 [0]),
        .O(\tmp_11[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT5 #(
    .INIT(32'hFCFFFDFD)) 
    \tmp_11[2]_i_1 
       (.I0(u_simfcn1_4_n_37),
        .I1(tmp_9),
        .I2(tmp_5),
        .I3(\unitDelaySig_reg[0]_670 [0]),
        .I4(\tmp_11[4]_i_4_n_0 ),
        .O(\tmp_11[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT5 #(
    .INIT(32'hFCFFFEFE)) 
    \tmp_11[3]_i_1 
       (.I0(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I1(tmp_9),
        .I2(tmp_5),
        .I3(\unitDelaySig_reg[0]_670 [0]),
        .I4(\tmp_11[4]_i_4_n_0 ),
        .O(\tmp_11[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h0000000010101100)) 
    \tmp_11[4]_i_2 
       (.I0(tmp_9),
        .I1(tmp_5),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I4(\tmp_11[4]_i_4_n_0 ),
        .I5(rst),
        .O(\tmp_11[4]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT5 #(
    .INIT(32'h00000010)) 
    \tmp_11[4]_i_3 
       (.I0(tmp_22_i_3_n_0),
        .I1(\unitDelaySig_reg[0]_670 [0]),
        .I2(\unitDelaySig_reg[0]_670 [3]),
        .I3(\unitDelaySig_reg[0]_670 [1]),
        .I4(\unitDelaySig_reg[0]_670 [2]),
        .O(tmp_5));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT3 #(
    .INIT(8'h08)) 
    \tmp_11[4]_i_4 
       (.I0(\unitDelaySig_reg[0]_670 [1]),
        .I1(\unitDelaySig_reg[0]_670 [2]),
        .I2(tmp_22_i_2_n_0),
        .O(\tmp_11[4]_i_4_n_0 ));
  FDRE \tmp_11_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_11[0]_i_1_n_0 ),
        .Q(tmp_11[0]),
        .R(rst));
  FDRE \tmp_11_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\tmp_11[1]_i_1_n_0 ),
        .Q(tmp_11[1]),
        .R(1'b0));
  FDRE \tmp_11_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_11[2]_i_1_n_0 ),
        .Q(tmp_11[2]),
        .R(rst));
  FDRE \tmp_11_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_11[3]_i_1_n_0 ),
        .Q(tmp_11[3]),
        .R(rst));
  FDRE \tmp_11_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\tmp_11[4]_i_2_n_0 ),
        .Q(tmp_11[4]),
        .R(1'b0));
  FDRE \tmp_123_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_15),
        .Q(tmp_136[0]),
        .R(rst));
  FDRE \tmp_123_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_5),
        .Q(tmp_136[10]),
        .R(rst));
  FDRE \tmp_123_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_4),
        .Q(tmp_136[11]),
        .R(rst));
  FDRE \tmp_123_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_3),
        .Q(tmp_136[12]),
        .R(rst));
  FDRE \tmp_123_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_2),
        .Q(tmp_136[13]),
        .R(rst));
  FDRE \tmp_123_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_1),
        .Q(tmp_136[14]),
        .R(rst));
  FDRE \tmp_123_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_0),
        .Q(tmp_136[15]),
        .R(rst));
  FDRE \tmp_123_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_14),
        .Q(tmp_136[1]),
        .R(rst));
  FDRE \tmp_123_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_13),
        .Q(tmp_136[2]),
        .R(rst));
  FDRE \tmp_123_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_12),
        .Q(tmp_136[3]),
        .R(rst));
  FDRE \tmp_123_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_11),
        .Q(tmp_136[4]),
        .R(rst));
  FDRE \tmp_123_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_10),
        .Q(tmp_136[5]),
        .R(rst));
  FDRE \tmp_123_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_9),
        .Q(tmp_136[6]),
        .R(rst));
  FDRE \tmp_123_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_8),
        .Q(tmp_136[7]),
        .R(rst));
  FDRE \tmp_123_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_7),
        .Q(tmp_136[8]),
        .R(rst));
  FDRE \tmp_123_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_3_n_6),
        .Q(tmp_136[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[0]_i_1 
       (.I0(D[0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_15),
        .O(tmp_130[0]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[10]_i_1 
       (.I0(D[10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_5),
        .O(tmp_130[10]));
  (* SOFT_HLUTNM = "soft_lutpair203" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[11]_i_1 
       (.I0(D[11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_4),
        .O(tmp_130[11]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[12]_i_1 
       (.I0(D[12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_3),
        .O(tmp_130[12]));
  (* SOFT_HLUTNM = "soft_lutpair204" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[13]_i_1 
       (.I0(D[13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_2),
        .O(tmp_130[13]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[14]_i_1 
       (.I0(D[14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_1),
        .O(tmp_130[14]));
  (* SOFT_HLUTNM = "soft_lutpair205" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[15]_i_1 
       (.I0(D[15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_0),
        .O(tmp_130[15]));
  (* SOFT_HLUTNM = "soft_lutpair198" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[1]_i_1 
       (.I0(D[1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_14),
        .O(tmp_130[1]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[2]_i_1 
       (.I0(D[2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_13),
        .O(tmp_130[2]));
  (* SOFT_HLUTNM = "soft_lutpair199" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[3]_i_1 
       (.I0(D[3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_12),
        .O(tmp_130[3]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[4]_i_1 
       (.I0(D[4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_11),
        .O(tmp_130[4]));
  (* SOFT_HLUTNM = "soft_lutpair200" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[5]_i_1 
       (.I0(D[5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_10),
        .O(tmp_130[5]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[6]_i_1 
       (.I0(D[6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_9),
        .O(tmp_130[6]));
  (* SOFT_HLUTNM = "soft_lutpair201" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[7]_i_1 
       (.I0(D[7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_8),
        .O(tmp_130[7]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[8]_i_1 
       (.I0(D[8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_7),
        .O(tmp_130[8]));
  (* SOFT_HLUTNM = "soft_lutpair202" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_131[9]_i_1 
       (.I0(D[9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_3_n_6),
        .O(tmp_130[9]));
  FDRE \tmp_131_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[0]),
        .Q(tmp_131[0]),
        .R(rst));
  FDRE \tmp_131_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[10]),
        .Q(tmp_131[10]),
        .R(rst));
  FDRE \tmp_131_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[11]),
        .Q(tmp_131[11]),
        .R(rst));
  FDRE \tmp_131_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[12]),
        .Q(tmp_131[12]),
        .R(rst));
  FDRE \tmp_131_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[13]),
        .Q(tmp_131[13]),
        .R(rst));
  FDRE \tmp_131_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[14]),
        .Q(tmp_131[14]),
        .R(rst));
  FDRE \tmp_131_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[15]),
        .Q(tmp_131[15]),
        .R(rst));
  FDRE \tmp_131_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[1]),
        .Q(tmp_131[1]),
        .R(rst));
  FDRE \tmp_131_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[2]),
        .Q(tmp_131[2]),
        .R(rst));
  FDRE \tmp_131_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[3]),
        .Q(tmp_131[3]),
        .R(rst));
  FDRE \tmp_131_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[4]),
        .Q(tmp_131[4]),
        .R(rst));
  FDRE \tmp_131_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[5]),
        .Q(tmp_131[5]),
        .R(rst));
  FDRE \tmp_131_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[6]),
        .Q(tmp_131[6]),
        .R(rst));
  FDRE \tmp_131_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[7]),
        .Q(tmp_131[7]),
        .R(rst));
  FDRE \tmp_131_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[8]),
        .Q(tmp_131[8]),
        .R(rst));
  FDRE \tmp_131_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_130[9]),
        .Q(tmp_131[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    tmp_13_i_1
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [2]),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(\unitDelaySig_reg[0]_670 [1]),
        .O(tmp_13_i_1_n_0));
  FDRE tmp_13_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_13_i_1_n_0),
        .Q(tmp_204),
        .R(rst));
  FDRE \tmp_141_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_36),
        .Q(tmp_154[0]),
        .R(rst));
  FDRE \tmp_141_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_26),
        .Q(tmp_154[10]),
        .R(rst));
  FDRE \tmp_141_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_25),
        .Q(tmp_154[11]),
        .R(rst));
  FDRE \tmp_141_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_24),
        .Q(tmp_154[12]),
        .R(rst));
  FDRE \tmp_141_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_23),
        .Q(tmp_154[13]),
        .R(rst));
  FDRE \tmp_141_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_22),
        .Q(tmp_154[14]),
        .R(rst));
  FDRE \tmp_141_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_18),
        .Q(tmp_154[15]),
        .R(rst));
  FDRE \tmp_141_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_35),
        .Q(tmp_154[1]),
        .R(rst));
  FDRE \tmp_141_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_34),
        .Q(tmp_154[2]),
        .R(rst));
  FDRE \tmp_141_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_33),
        .Q(tmp_154[3]),
        .R(rst));
  FDRE \tmp_141_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_32),
        .Q(tmp_154[4]),
        .R(rst));
  FDRE \tmp_141_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_31),
        .Q(tmp_154[5]),
        .R(rst));
  FDRE \tmp_141_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_30),
        .Q(tmp_154[6]),
        .R(rst));
  FDRE \tmp_141_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_29),
        .Q(tmp_154[7]),
        .R(rst));
  FDRE \tmp_141_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_28),
        .Q(tmp_154[8]),
        .R(rst));
  FDRE \tmp_141_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_4_n_27),
        .Q(tmp_154[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[0]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_36),
        .O(tmp_148[0]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[10]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_26),
        .O(tmp_148[10]));
  (* SOFT_HLUTNM = "soft_lutpair259" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[11]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_25),
        .O(tmp_148[11]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[12]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_24),
        .O(tmp_148[12]));
  (* SOFT_HLUTNM = "soft_lutpair260" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[13]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_23),
        .O(tmp_148[13]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[14]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_22),
        .O(tmp_148[14]));
  (* SOFT_HLUTNM = "soft_lutpair261" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[15]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_18),
        .O(tmp_148[15]));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFFFFFD)) 
    \tmp_149[15]_i_2 
       (.I0(p_2_out[3]),
        .I1(s_7_i_4_n_0),
        .I2(s_7_i_3_n_0),
        .I3(s_7_i_2_n_0),
        .I4(p_2_out[2]),
        .I5(s_7_i_5_n_0),
        .O(\tmp_149[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair254" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[1]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_35),
        .O(tmp_148[1]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[2]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_34),
        .O(tmp_148[2]));
  (* SOFT_HLUTNM = "soft_lutpair255" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[3]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_33),
        .O(tmp_148[3]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[4]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_32),
        .O(tmp_148[4]));
  (* SOFT_HLUTNM = "soft_lutpair256" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[5]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_31),
        .O(tmp_148[5]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[6]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_30),
        .O(tmp_148[6]));
  (* SOFT_HLUTNM = "soft_lutpair257" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[7]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_29),
        .O(tmp_148[7]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[8]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_28),
        .O(tmp_148[8]));
  (* SOFT_HLUTNM = "soft_lutpair258" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_149[9]_i_1 
       (.I0(\v2_2_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_4_n_27),
        .O(tmp_148[9]));
  FDRE \tmp_149_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[0]),
        .Q(tmp_149[0]),
        .R(rst));
  FDRE \tmp_149_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[10]),
        .Q(tmp_149[10]),
        .R(rst));
  FDRE \tmp_149_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[11]),
        .Q(tmp_149[11]),
        .R(rst));
  FDRE \tmp_149_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[12]),
        .Q(tmp_149[12]),
        .R(rst));
  FDRE \tmp_149_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[13]),
        .Q(tmp_149[13]),
        .R(rst));
  FDRE \tmp_149_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[14]),
        .Q(tmp_149[14]),
        .R(rst));
  FDRE \tmp_149_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[15]),
        .Q(tmp_149[15]),
        .R(rst));
  FDRE \tmp_149_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[1]),
        .Q(tmp_149[1]),
        .R(rst));
  FDRE \tmp_149_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[2]),
        .Q(tmp_149[2]),
        .R(rst));
  FDRE \tmp_149_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[3]),
        .Q(tmp_149[3]),
        .R(rst));
  FDRE \tmp_149_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[4]),
        .Q(tmp_149[4]),
        .R(rst));
  FDRE \tmp_149_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[5]),
        .Q(tmp_149[5]),
        .R(rst));
  FDRE \tmp_149_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[6]),
        .Q(tmp_149[6]),
        .R(rst));
  FDRE \tmp_149_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[7]),
        .Q(tmp_149[7]),
        .R(rst));
  FDRE \tmp_149_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[8]),
        .Q(tmp_149[8]),
        .R(rst));
  FDRE \tmp_149_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_148[9]),
        .Q(tmp_149[9]),
        .R(rst));
  FDRE \tmp_157_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_27),
        .Q(tmp_170[0]),
        .R(rst));
  FDRE \tmp_157_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_17),
        .Q(tmp_170[10]),
        .R(rst));
  FDRE \tmp_157_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_16),
        .Q(tmp_170[11]),
        .R(rst));
  FDRE \tmp_157_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_15),
        .Q(tmp_170[12]),
        .R(rst));
  FDRE \tmp_157_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_14),
        .Q(tmp_170[13]),
        .R(rst));
  FDRE \tmp_157_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_13),
        .Q(tmp_170[14]),
        .R(rst));
  FDRE \tmp_157_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_12),
        .Q(tmp_170[15]),
        .R(rst));
  FDRE \tmp_157_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_26),
        .Q(tmp_170[1]),
        .R(rst));
  FDRE \tmp_157_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_25),
        .Q(tmp_170[2]),
        .R(rst));
  FDRE \tmp_157_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_24),
        .Q(tmp_170[3]),
        .R(rst));
  FDRE \tmp_157_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_23),
        .Q(tmp_170[4]),
        .R(rst));
  FDRE \tmp_157_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_22),
        .Q(tmp_170[5]),
        .R(rst));
  FDRE \tmp_157_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_21),
        .Q(tmp_170[6]),
        .R(rst));
  FDRE \tmp_157_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_20),
        .Q(tmp_170[7]),
        .R(rst));
  FDRE \tmp_157_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_19),
        .Q(tmp_170[8]),
        .R(rst));
  FDRE \tmp_157_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_5_n_18),
        .Q(tmp_170[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[0]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_27),
        .O(tmp_164[0]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[10]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_17),
        .O(tmp_164[10]));
  (* SOFT_HLUTNM = "soft_lutpair251" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[11]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_16),
        .O(tmp_164[11]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[12]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_15),
        .O(tmp_164[12]));
  (* SOFT_HLUTNM = "soft_lutpair252" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[13]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_14),
        .O(tmp_164[13]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[14]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_13),
        .O(tmp_164[14]));
  (* SOFT_HLUTNM = "soft_lutpair253" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[15]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_12),
        .O(tmp_164[15]));
  (* SOFT_HLUTNM = "soft_lutpair246" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[1]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_26),
        .O(tmp_164[1]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[2]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_25),
        .O(tmp_164[2]));
  (* SOFT_HLUTNM = "soft_lutpair247" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[3]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_24),
        .O(tmp_164[3]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[4]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_23),
        .O(tmp_164[4]));
  (* SOFT_HLUTNM = "soft_lutpair248" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[5]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_22),
        .O(tmp_164[5]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[6]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_21),
        .O(tmp_164[6]));
  (* SOFT_HLUTNM = "soft_lutpair249" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[7]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_20),
        .O(tmp_164[7]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[8]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_19),
        .O(tmp_164[8]));
  (* SOFT_HLUTNM = "soft_lutpair250" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_165[9]_i_1 
       (.I0(\v2_1_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_5_n_18),
        .O(tmp_164[9]));
  FDRE \tmp_165_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[0]),
        .Q(tmp_165[0]),
        .R(rst));
  FDRE \tmp_165_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[10]),
        .Q(tmp_165[10]),
        .R(rst));
  FDRE \tmp_165_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[11]),
        .Q(tmp_165[11]),
        .R(rst));
  FDRE \tmp_165_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[12]),
        .Q(tmp_165[12]),
        .R(rst));
  FDRE \tmp_165_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[13]),
        .Q(tmp_165[13]),
        .R(rst));
  FDRE \tmp_165_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[14]),
        .Q(tmp_165[14]),
        .R(rst));
  FDRE \tmp_165_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[15]),
        .Q(tmp_165[15]),
        .R(rst));
  FDRE \tmp_165_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[1]),
        .Q(tmp_165[1]),
        .R(rst));
  FDRE \tmp_165_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[2]),
        .Q(tmp_165[2]),
        .R(rst));
  FDRE \tmp_165_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[3]),
        .Q(tmp_165[3]),
        .R(rst));
  FDRE \tmp_165_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[4]),
        .Q(tmp_165[4]),
        .R(rst));
  FDRE \tmp_165_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[5]),
        .Q(tmp_165[5]),
        .R(rst));
  FDRE \tmp_165_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[6]),
        .Q(tmp_165[6]),
        .R(rst));
  FDRE \tmp_165_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[7]),
        .Q(tmp_165[7]),
        .R(rst));
  FDRE \tmp_165_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[8]),
        .Q(tmp_165[8]),
        .R(rst));
  FDRE \tmp_165_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_164[9]),
        .Q(tmp_165[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0400)) 
    tmp_16_i_1
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [1]),
        .I2(\unitDelaySig_reg[0]_670 [2]),
        .I3(\unitDelaySig_reg[0]_670 [0]),
        .O(tmp_16_i_1_n_0));
  FDRE tmp_16_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_16_i_1_n_0),
        .Q(tmp_210),
        .R(rst));
  FDRE \tmp_173_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_27),
        .Q(tmp_186[0]),
        .R(rst));
  FDRE \tmp_173_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_17),
        .Q(tmp_186[10]),
        .R(rst));
  FDRE \tmp_173_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_16),
        .Q(tmp_186[11]),
        .R(rst));
  FDRE \tmp_173_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_15),
        .Q(tmp_186[12]),
        .R(rst));
  FDRE \tmp_173_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_14),
        .Q(tmp_186[13]),
        .R(rst));
  FDRE \tmp_173_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_13),
        .Q(tmp_186[14]),
        .R(rst));
  FDRE \tmp_173_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_12),
        .Q(tmp_186[15]),
        .R(rst));
  FDRE \tmp_173_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_26),
        .Q(tmp_186[1]),
        .R(rst));
  FDRE \tmp_173_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_25),
        .Q(tmp_186[2]),
        .R(rst));
  FDRE \tmp_173_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_24),
        .Q(tmp_186[3]),
        .R(rst));
  FDRE \tmp_173_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_23),
        .Q(tmp_186[4]),
        .R(rst));
  FDRE \tmp_173_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_22),
        .Q(tmp_186[5]),
        .R(rst));
  FDRE \tmp_173_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_21),
        .Q(tmp_186[6]),
        .R(rst));
  FDRE \tmp_173_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_20),
        .Q(tmp_186[7]),
        .R(rst));
  FDRE \tmp_173_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_19),
        .Q(tmp_186[8]),
        .R(rst));
  FDRE \tmp_173_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_6_n_18),
        .Q(tmp_186[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[0]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_27),
        .O(tmp_180[0]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[10]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_17),
        .O(tmp_180[10]));
  (* SOFT_HLUTNM = "soft_lutpair243" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[11]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_16),
        .O(tmp_180[11]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[12]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_15),
        .O(tmp_180[12]));
  (* SOFT_HLUTNM = "soft_lutpair244" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[13]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_14),
        .O(tmp_180[13]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[14]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_13),
        .O(tmp_180[14]));
  (* SOFT_HLUTNM = "soft_lutpair245" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[15]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_12),
        .O(tmp_180[15]));
  (* SOFT_HLUTNM = "soft_lutpair238" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[1]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_26),
        .O(tmp_180[1]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[2]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_25),
        .O(tmp_180[2]));
  (* SOFT_HLUTNM = "soft_lutpair239" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[3]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_24),
        .O(tmp_180[3]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[4]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_23),
        .O(tmp_180[4]));
  (* SOFT_HLUTNM = "soft_lutpair240" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[5]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_22),
        .O(tmp_180[5]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[6]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_21),
        .O(tmp_180[6]));
  (* SOFT_HLUTNM = "soft_lutpair241" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[7]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_20),
        .O(tmp_180[7]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[8]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_19),
        .O(tmp_180[8]));
  (* SOFT_HLUTNM = "soft_lutpair242" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_181[9]_i_1 
       (.I0(\v1_2_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_6_n_18),
        .O(tmp_180[9]));
  FDRE \tmp_181_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[0]),
        .Q(tmp_181[0]),
        .R(rst));
  FDRE \tmp_181_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[10]),
        .Q(tmp_181[10]),
        .R(rst));
  FDRE \tmp_181_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[11]),
        .Q(tmp_181[11]),
        .R(rst));
  FDRE \tmp_181_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[12]),
        .Q(tmp_181[12]),
        .R(rst));
  FDRE \tmp_181_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[13]),
        .Q(tmp_181[13]),
        .R(rst));
  FDRE \tmp_181_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[14]),
        .Q(tmp_181[14]),
        .R(rst));
  FDRE \tmp_181_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[15]),
        .Q(tmp_181[15]),
        .R(rst));
  FDRE \tmp_181_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[1]),
        .Q(tmp_181[1]),
        .R(rst));
  FDRE \tmp_181_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[2]),
        .Q(tmp_181[2]),
        .R(rst));
  FDRE \tmp_181_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[3]),
        .Q(tmp_181[3]),
        .R(rst));
  FDRE \tmp_181_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[4]),
        .Q(tmp_181[4]),
        .R(rst));
  FDRE \tmp_181_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[5]),
        .Q(tmp_181[5]),
        .R(rst));
  FDRE \tmp_181_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[6]),
        .Q(tmp_181[6]),
        .R(rst));
  FDRE \tmp_181_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[7]),
        .Q(tmp_181[7]),
        .R(rst));
  FDRE \tmp_181_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[8]),
        .Q(tmp_181[8]),
        .R(rst));
  FDRE \tmp_181_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_180[9]),
        .Q(tmp_181[9]),
        .R(rst));
  FDRE \tmp_189_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_27),
        .Q(tmp_202[0]),
        .R(rst));
  FDRE \tmp_189_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_17),
        .Q(tmp_202[10]),
        .R(rst));
  FDRE \tmp_189_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_16),
        .Q(tmp_202[11]),
        .R(rst));
  FDRE \tmp_189_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_15),
        .Q(tmp_202[12]),
        .R(rst));
  FDRE \tmp_189_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_14),
        .Q(tmp_202[13]),
        .R(rst));
  FDRE \tmp_189_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_13),
        .Q(tmp_202[14]),
        .R(rst));
  FDRE \tmp_189_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_12),
        .Q(tmp_202[15]),
        .R(rst));
  FDRE \tmp_189_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_26),
        .Q(tmp_202[1]),
        .R(rst));
  FDRE \tmp_189_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_25),
        .Q(tmp_202[2]),
        .R(rst));
  FDRE \tmp_189_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_24),
        .Q(tmp_202[3]),
        .R(rst));
  FDRE \tmp_189_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_23),
        .Q(tmp_202[4]),
        .R(rst));
  FDRE \tmp_189_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_22),
        .Q(tmp_202[5]),
        .R(rst));
  FDRE \tmp_189_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_21),
        .Q(tmp_202[6]),
        .R(rst));
  FDRE \tmp_189_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_20),
        .Q(tmp_202[7]),
        .R(rst));
  FDRE \tmp_189_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_19),
        .Q(tmp_202[8]),
        .R(rst));
  FDRE \tmp_189_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_7_n_18),
        .Q(tmp_202[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[0]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_27),
        .O(tmp_196[0]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[10]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_17),
        .O(tmp_196[10]));
  (* SOFT_HLUTNM = "soft_lutpair235" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[11]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_16),
        .O(tmp_196[11]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[12]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_15),
        .O(tmp_196[12]));
  (* SOFT_HLUTNM = "soft_lutpair236" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[13]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_14),
        .O(tmp_196[13]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[14]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_13),
        .O(tmp_196[14]));
  (* SOFT_HLUTNM = "soft_lutpair237" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[15]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_12),
        .O(tmp_196[15]));
  (* SOFT_HLUTNM = "soft_lutpair230" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[1]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_26),
        .O(tmp_196[1]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[2]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_25),
        .O(tmp_196[2]));
  (* SOFT_HLUTNM = "soft_lutpair231" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[3]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_24),
        .O(tmp_196[3]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[4]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_23),
        .O(tmp_196[4]));
  (* SOFT_HLUTNM = "soft_lutpair232" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[5]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_22),
        .O(tmp_196[5]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[6]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_21),
        .O(tmp_196[6]));
  (* SOFT_HLUTNM = "soft_lutpair233" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[7]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_20),
        .O(tmp_196[7]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[8]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_19),
        .O(tmp_196[8]));
  (* SOFT_HLUTNM = "soft_lutpair234" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_197[9]_i_1 
       (.I0(\v1_1_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_7_n_18),
        .O(tmp_196[9]));
  FDRE \tmp_197_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[0]),
        .Q(tmp_197[0]),
        .R(rst));
  FDRE \tmp_197_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[10]),
        .Q(tmp_197[10]),
        .R(rst));
  FDRE \tmp_197_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[11]),
        .Q(tmp_197[11]),
        .R(rst));
  FDRE \tmp_197_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[12]),
        .Q(tmp_197[12]),
        .R(rst));
  FDRE \tmp_197_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[13]),
        .Q(tmp_197[13]),
        .R(rst));
  FDRE \tmp_197_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[14]),
        .Q(tmp_197[14]),
        .R(rst));
  FDRE \tmp_197_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[15]),
        .Q(tmp_197[15]),
        .R(rst));
  FDRE \tmp_197_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[1]),
        .Q(tmp_197[1]),
        .R(rst));
  FDRE \tmp_197_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[2]),
        .Q(tmp_197[2]),
        .R(rst));
  FDRE \tmp_197_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[3]),
        .Q(tmp_197[3]),
        .R(rst));
  FDRE \tmp_197_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[4]),
        .Q(tmp_197[4]),
        .R(rst));
  FDRE \tmp_197_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[5]),
        .Q(tmp_197[5]),
        .R(rst));
  FDRE \tmp_197_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[6]),
        .Q(tmp_197[6]),
        .R(rst));
  FDRE \tmp_197_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[7]),
        .Q(tmp_197[7]),
        .R(rst));
  FDRE \tmp_197_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[8]),
        .Q(tmp_197[8]),
        .R(rst));
  FDRE \tmp_197_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_196[9]),
        .Q(tmp_197[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair182" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    tmp_19_i_1
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [1]),
        .I2(\unitDelaySig_reg[0]_670 [2]),
        .I3(\unitDelaySig_reg[0]_670 [0]),
        .O(tmp_18));
  FDRE tmp_19_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_18),
        .Q(tmp_212),
        .R(rst));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[0][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[0][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[0][0]_i_2_n_0 ),
        .O(data1));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[0][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[0][0]_i_4_n_0 ),
        .I2(\tmp_217[0][0]_i_5_n_0 ),
        .I3(\tmp_217[0][0]_i_6_n_0 ),
        .I4(\tmp_217_reg_n_0_[0][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[0][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'h00000800)) 
    \tmp_217[0][0]_i_3 
       (.I0(s_94),
        .I1(s_95),
        .I2(s_96),
        .I3(is_SPI_MNGR_41[0]),
        .I4(is_SPI_MNGR_41[1]),
        .O(\tmp_217[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[0][0]_i_4 
       (.I0(\cont_bits_17_reg[0]_302 ),
        .I1(\tmp_222_reg[0]_303 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[0][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[0][0]_i_5 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[0]_304 ),
        .I3(\cont_bits_21_reg[0]_305 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[0]_306 ),
        .O(\tmp_217[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[0][0]_i_6 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[0]_549 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[0]_483 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[0]_485 ),
        .O(\tmp_217[0][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair160" *) 
  LUT5 #(
    .INIT(32'hD9DDDDDD)) 
    \tmp_217[0][0]_i_7 
       (.I0(is_SPI_MNGR_41[1]),
        .I1(is_SPI_MNGR_41[0]),
        .I2(s_96),
        .I3(s_95),
        .I4(s_94),
        .O(\tmp_217[0][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair190" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_217[0][0]_i_8 
       (.I0(is_SPI_MNGR_41[1]),
        .I1(is_SPI_MNGR_41[0]),
        .O(\tmp_217[0][0]_i_8_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[0][0]_i_9 
       (.I0(\cont_bits_7_reg[0]_482 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[0]_480 ),
        .I3(s_54),
        .I4(\tmp_236_reg[0]_481 ),
        .O(\tmp_238[0]_549 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[10][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[10][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[10][0]_i_2_n_0 ),
        .O(\tmp_217[10][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[10][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[10][0]_i_3_n_0 ),
        .I2(\tmp_217[10][0]_i_4_n_0 ),
        .I3(\tmp_217[10][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[10][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[10][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[10][0]_i_3 
       (.I0(\cont_bits_17_reg[10]_352 ),
        .I1(\tmp_222_reg[10]_353 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[10][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[10][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[10]_354 ),
        .I3(\cont_bits_21_reg[10]_355 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[10]_356 ),
        .O(\tmp_217[10][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[10][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[10]_556 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[10]_525 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[10]_527 ),
        .O(\tmp_217[10][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[10][0]_i_6 
       (.I0(\cont_bits_7_reg[10]_524 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[10]_522 ),
        .I3(s_54),
        .I4(\tmp_236_reg[10]_523 ),
        .O(\tmp_238[10]_556 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[11][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[11][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[11][0]_i_2_n_0 ),
        .O(\tmp_217[11][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[11][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[11][0]_i_3_n_0 ),
        .I2(\tmp_217[11][0]_i_4_n_0 ),
        .I3(\tmp_217[11][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[11][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[11][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[11][0]_i_3 
       (.I0(\cont_bits_17_reg[11]_357 ),
        .I1(\tmp_222_reg[11]_358 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[11][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[11][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[11]_359 ),
        .I3(\cont_bits_21_reg[11]_360 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[11]_361 ),
        .O(\tmp_217[11][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[11][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[11]_557 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[11]_531 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[11]_533 ),
        .O(\tmp_217[11][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[11][0]_i_6 
       (.I0(\cont_bits_7_reg[11]_530 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[11]_528 ),
        .I3(s_54),
        .I4(\tmp_236_reg[11]_529 ),
        .O(\tmp_238[11]_557 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[1][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[1][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[1][0]_i_2_n_0 ),
        .O(\tmp_217[1][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[1][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[1][0]_i_3_n_0 ),
        .I2(\tmp_217[1][0]_i_4_n_0 ),
        .I3(\tmp_217[1][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[1][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[1][0]_i_3 
       (.I0(\cont_bits_17_reg[1]_312 ),
        .I1(\tmp_222_reg[1]_313 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[1][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[1]_314 ),
        .I3(\cont_bits_21_reg[1]_315 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[1]_316 ),
        .O(\tmp_217[1][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[1][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[1]_548 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[1]_477 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[1]_479 ),
        .O(\tmp_217[1][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[1][0]_i_6 
       (.I0(\cont_bits_7_reg[1]_476 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[1]_474 ),
        .I3(s_54),
        .I4(\tmp_236_reg[1]_475 ),
        .O(\tmp_238[1]_548 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[2][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[2][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[2][0]_i_2_n_0 ),
        .O(\tmp_217[2][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[2][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[2][0]_i_3_n_0 ),
        .I2(\tmp_217[2][0]_i_4_n_0 ),
        .I3(\tmp_217[2][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[2][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[2][0]_i_3 
       (.I0(\cont_bits_17_reg[2]_317 ),
        .I1(\tmp_222_reg[2]_318 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[2][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[2]_319 ),
        .I3(\cont_bits_21_reg[2]_320 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[2]_321 ),
        .O(\tmp_217[2][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[2][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[2]_547 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[2]_471 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[2]_473 ),
        .O(\tmp_217[2][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[2][0]_i_6 
       (.I0(\cont_bits_7_reg[2]_470 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[2]_468 ),
        .I3(s_54),
        .I4(\tmp_236_reg[2]_469 ),
        .O(\tmp_238[2]_547 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[3][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[3][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[3][0]_i_2_n_0 ),
        .O(\tmp_217[3][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[3][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[3][0]_i_3_n_0 ),
        .I2(\tmp_217[3][0]_i_4_n_0 ),
        .I3(\tmp_217[3][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[3][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[3][0]_i_3 
       (.I0(\cont_bits_17_reg[3]_322 ),
        .I1(\tmp_222_reg[3]_323 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[3][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[3]_324 ),
        .I3(\cont_bits_21_reg[3]_325 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[3]_326 ),
        .O(\tmp_217[3][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[3][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[3]_546 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[3]_465 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[3]_467 ),
        .O(\tmp_217[3][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[3][0]_i_6 
       (.I0(\cont_bits_7_reg[3]_464 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[3]_462 ),
        .I3(s_54),
        .I4(\tmp_236_reg[3]_463 ),
        .O(\tmp_238[3]_546 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[4][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[4][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[4][0]_i_2_n_0 ),
        .O(\tmp_217[4][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[4][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[4][0]_i_3_n_0 ),
        .I2(\tmp_217[4][0]_i_4_n_0 ),
        .I3(\tmp_217[4][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[4][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[4][0]_i_3 
       (.I0(\cont_bits_17_reg[4]_327 ),
        .I1(\tmp_222_reg[4]_328 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[4][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[4]_329 ),
        .I3(\cont_bits_21_reg[4]_330 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[4]_331 ),
        .O(\tmp_217[4][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[4][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[4]_550 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[4]_489 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[4]_491 ),
        .O(\tmp_217[4][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[4][0]_i_6 
       (.I0(\cont_bits_7_reg[4]_488 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[4]_486 ),
        .I3(s_54),
        .I4(\tmp_236_reg[4]_487 ),
        .O(\tmp_238[4]_550 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[5][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[5][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[5][0]_i_2_n_0 ),
        .O(\tmp_217[5][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[5][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[5][0]_i_3_n_0 ),
        .I2(\tmp_217[5][0]_i_4_n_0 ),
        .I3(\tmp_217[5][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[5][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[5][0]_i_3 
       (.I0(\cont_bits_17_reg[5]_332 ),
        .I1(\tmp_222_reg[5]_333 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[5][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[5]_334 ),
        .I3(\cont_bits_21_reg[5]_335 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[5]_336 ),
        .O(\tmp_217[5][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[5][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[5]_554 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[5]_513 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[5]_515 ),
        .O(\tmp_217[5][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[5][0]_i_6 
       (.I0(\cont_bits_7_reg[5]_512 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[5]_510 ),
        .I3(s_54),
        .I4(\tmp_236_reg[5]_511 ),
        .O(\tmp_238[5]_554 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[6][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[6][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[6][0]_i_2_n_0 ),
        .O(\tmp_217[6][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[6][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[6][0]_i_3_n_0 ),
        .I2(\tmp_217[6][0]_i_4_n_0 ),
        .I3(\tmp_217[6][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[6][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[6][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[6][0]_i_3 
       (.I0(\cont_bits_17_reg[6]_307 ),
        .I1(\tmp_222_reg[6]_308 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[6][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[6]_309 ),
        .I3(\cont_bits_21_reg[6]_310 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[6]_311 ),
        .O(\tmp_217[6][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[6][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[6]_555 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[6]_519 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[6]_521 ),
        .O(\tmp_217[6][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[6][0]_i_6 
       (.I0(\cont_bits_7_reg[6]_518 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[6]_516 ),
        .I3(s_54),
        .I4(\tmp_236_reg[6]_517 ),
        .O(\tmp_238[6]_555 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[7][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[7][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[7][0]_i_2_n_0 ),
        .O(\tmp_217[7][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[7][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[7][0]_i_3_n_0 ),
        .I2(\tmp_217[7][0]_i_4_n_0 ),
        .I3(\tmp_217[7][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[7][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[7][0]_i_3 
       (.I0(\cont_bits_17_reg[7]_337 ),
        .I1(\tmp_222_reg[7]_338 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[7][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[7]_339 ),
        .I3(\cont_bits_21_reg[7]_340 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[7]_341 ),
        .O(\tmp_217[7][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[7][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[7]_551 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[7]_495 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[7]_497 ),
        .O(\tmp_217[7][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[7][0]_i_6 
       (.I0(\cont_bits_7_reg[7]_494 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[7]_492 ),
        .I3(s_54),
        .I4(\tmp_236_reg[7]_493 ),
        .O(\tmp_238[7]_551 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[8][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[8][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[8][0]_i_2_n_0 ),
        .O(\tmp_217[8][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[8][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[8][0]_i_3_n_0 ),
        .I2(\tmp_217[8][0]_i_4_n_0 ),
        .I3(\tmp_217[8][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[8][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[8][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[8][0]_i_3 
       (.I0(\cont_bits_17_reg[8]_342 ),
        .I1(\tmp_222_reg[8]_343 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[8][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[8][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[8]_344 ),
        .I3(\cont_bits_21_reg[8]_345 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[8]_346 ),
        .O(\tmp_217[8][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[8][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[8]_552 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[8]_501 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[8]_503 ),
        .O(\tmp_217[8][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[8][0]_i_6 
       (.I0(\cont_bits_7_reg[8]_500 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[8]_498 ),
        .I3(s_54),
        .I4(\tmp_236_reg[8]_499 ),
        .O(\tmp_238[8]_552 ));
  LUT5 #(
    .INIT(32'hAAABAAA8)) 
    \tmp_217[9][0]_i_1 
       (.I0(\tmp_217_reg_n_0_[9][0] ),
        .I1(is_SPI_MNGR_41[2]),
        .I2(is_SPI_MNGR_41[3]),
        .I3(is_SPI_MNGR_41[4]),
        .I4(\tmp_217[9][0]_i_2_n_0 ),
        .O(\tmp_217[9][0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFA8FFA8FFA8)) 
    \tmp_217[9][0]_i_2 
       (.I0(\tmp_217[0][0]_i_3_n_0 ),
        .I1(\tmp_217[9][0]_i_3_n_0 ),
        .I2(\tmp_217[9][0]_i_4_n_0 ),
        .I3(\tmp_217[9][0]_i_5_n_0 ),
        .I4(\tmp_217_reg_n_0_[9][0] ),
        .I5(\tmp_217[0][0]_i_7_n_0 ),
        .O(\tmp_217[9][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0000000C)) 
    \tmp_217[9][0]_i_3 
       (.I0(\cont_bits_17_reg[9]_347 ),
        .I1(\tmp_222_reg[9]_348 ),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(tmp_204),
        .O(\tmp_217[9][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFEC200000EC20)) 
    \tmp_217[9][0]_i_4 
       (.I0(tmp_210),
        .I1(tmp_212),
        .I2(\cont_bits_19_reg[9]_349 ),
        .I3(\cont_bits_21_reg[9]_350 ),
        .I4(tmp_214),
        .I5(\cont_bits_23_reg[9]_351 ),
        .O(\tmp_217[9][0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA8080000A808)) 
    \tmp_217[9][0]_i_5 
       (.I0(\tmp_217[0][0]_i_8_n_0 ),
        .I1(\tmp_238[9]_553 ),
        .I2(s_84),
        .I3(\cont_bits_9_reg[9]_507 ),
        .I4(s_89),
        .I5(\cont_bits_11_reg[9]_509 ),
        .O(\tmp_217[9][0]_i_5_n_0 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \tmp_217[9][0]_i_6 
       (.I0(\cont_bits_7_reg[9]_506 ),
        .I1(s_79),
        .I2(\cont_bits_5_reg[9]_504 ),
        .I3(s_54),
        .I4(\tmp_236_reg[9]_505 ),
        .O(\tmp_238[9]_553 ));
  FDRE \tmp_217_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(data1),
        .Q(\tmp_217_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \tmp_217_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[10][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \tmp_217_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[11][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \tmp_217_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[1][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \tmp_217_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[2][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \tmp_217_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[3][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \tmp_217_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[4][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \tmp_217_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[5][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \tmp_217_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[6][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \tmp_217_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[7][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \tmp_217_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[8][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \tmp_217_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_217[9][0]_i_1_n_0 ),
        .Q(\tmp_217_reg_n_0_[9][0] ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair183" *) 
  LUT4 #(
    .INIT(16'h0040)) 
    \tmp_222[0][0]_i_2 
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [2]),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(\unitDelaySig_reg[0]_670 [1]),
        .O(tmp_9));
  LUT3 #(
    .INIT(8'h04)) 
    \tmp_222[0][0]_i_5 
       (.I0(\unitDelaySig_reg[0]_670 [0]),
        .I1(\tmp_11[4]_i_4_n_0 ),
        .I2(tmp_9),
        .O(\tmp_222[0][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair150" *) 
  LUT4 #(
    .INIT(16'h0B00)) 
    \tmp_222[0][0]_i_7 
       (.I0(\unitDelaySig_reg[0]_670 [0]),
        .I1(\tmp_11[4]_i_4_n_0 ),
        .I2(tmp_9),
        .I3(tmp_5),
        .O(\tmp_222[0][0]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair149" *) 
  LUT4 #(
    .INIT(16'h1000)) 
    \tmp_222[0][0]_i_8 
       (.I0(tmp_5),
        .I1(tmp_9),
        .I2(\unitDelaySig_reg[0]_670 [0]),
        .I3(\tmp_11[4]_i_4_n_0 ),
        .O(\tmp_222[0][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair161" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_222[0][0]_i_9 
       (.I0(tmp_5),
        .I1(tmp_9),
        .I2(\tmp_11[4]_i_4_n_0 ),
        .O(\tmp_222[0][0]_i_9_n_0 ));
  FDRE \tmp_222_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[0]_362 ),
        .Q(\tmp_222_reg[0]_303 ),
        .R(rst));
  FDRE \tmp_222_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[10]_372 ),
        .Q(\tmp_222_reg[10]_353 ),
        .R(rst));
  FDRE \tmp_222_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[11]_373 ),
        .Q(\tmp_222_reg[11]_358 ),
        .R(rst));
  FDRE \tmp_222_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[1]_363 ),
        .Q(\tmp_222_reg[1]_313 ),
        .R(rst));
  FDRE \tmp_222_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[2]_364 ),
        .Q(\tmp_222_reg[2]_318 ),
        .R(rst));
  FDRE \tmp_222_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[3]_365 ),
        .Q(\tmp_222_reg[3]_323 ),
        .R(rst));
  FDRE \tmp_222_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[4]_366 ),
        .Q(\tmp_222_reg[4]_328 ),
        .R(rst));
  FDRE \tmp_222_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[5]_367 ),
        .Q(\tmp_222_reg[5]_333 ),
        .R(rst));
  FDRE \tmp_222_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[6]_368 ),
        .Q(\tmp_222_reg[6]_308 ),
        .R(rst));
  FDRE \tmp_222_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[7]_369 ),
        .Q(\tmp_222_reg[7]_338 ),
        .R(rst));
  FDRE \tmp_222_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[8]_370 ),
        .Q(\tmp_222_reg[8]_343 ),
        .R(rst));
  FDRE \tmp_222_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_221[9]_371 ),
        .Q(\tmp_222_reg[9]_348 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair192" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    tmp_22_i_1
       (.I0(tmp_22_i_2_n_0),
        .I1(\unitDelaySig_reg[0]_670 [0]),
        .I2(\unitDelaySig_reg[0]_670 [1]),
        .I3(\unitDelaySig_reg[0]_670 [2]),
        .O(tmp_21));
  (* SOFT_HLUTNM = "soft_lutpair159" *) 
  LUT2 #(
    .INIT(4'hE)) 
    tmp_22_i_2
       (.I0(\unitDelaySig_reg[0]_670 [3]),
        .I1(tmp_22_i_3_n_0),
        .O(tmp_22_i_2_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    tmp_22_i_3
       (.I0(\unitDelaySig_reg[0]_670 [9]),
        .I1(\unitDelaySig_reg[0]_670 [13]),
        .I2(\unitDelaySig_reg[0]_670 [6]),
        .I3(\unitDelaySig_reg[0]_670 [7]),
        .I4(tmp_22_i_4_n_0),
        .I5(tmp_22_i_5_n_0),
        .O(tmp_22_i_3_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_22_i_4
       (.I0(\unitDelaySig_reg[0]_670 [8]),
        .I1(\unitDelaySig_reg[0]_670 [5]),
        .I2(\unitDelaySig_reg[0]_670 [15]),
        .I3(\unitDelaySig_reg[0]_670 [4]),
        .O(tmp_22_i_4_n_0));
  LUT4 #(
    .INIT(16'hFFFE)) 
    tmp_22_i_5
       (.I0(\unitDelaySig_reg[0]_670 [12]),
        .I1(\unitDelaySig_reg[0]_670 [10]),
        .I2(\unitDelaySig_reg[0]_670 [14]),
        .I3(\unitDelaySig_reg[0]_670 [11]),
        .O(tmp_22_i_5_n_0));
  FDRE tmp_22_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_21),
        .Q(tmp_214),
        .R(rst));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[0][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[0][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[0][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[10][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[10][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[10][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[10][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[11][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[11][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[11][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[11][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[1][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[1][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[1][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[1][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[2][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[2][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[2][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[2][0]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair196" *) 
  LUT4 #(
    .INIT(16'h0002)) 
    \tmp_236[3][0]_i_2 
       (.I0(s_181),
        .I1(s_173),
        .I2(s_172),
        .I3(\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .O(\tmp_236[3][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT3 #(
    .INIT(8'h01)) 
    \tmp_236[3][0]_i_6 
       (.I0(s_172),
        .I1(s_173),
        .I2(s_181),
        .O(\tmp_236[3][0]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[3][0]_i_7 
       (.I0(\tmp_217_reg_n_0_[3][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[3][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[3][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[4][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[4][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[4][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[4][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[5][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[5][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[5][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[5][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[6][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[6][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[6][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[6][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[7][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[7][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[7][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[7][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[8][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[8][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[8][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[8][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h00000000AAAAABA8)) 
    \tmp_236[9][0]_i_5 
       (.I0(\tmp_217_reg_n_0_[9][0] ),
        .I1(is_SPI_MNGR_41[3]),
        .I2(is_SPI_MNGR_41[2]),
        .I3(\tmp_217[9][0]_i_2_n_0 ),
        .I4(is_SPI_MNGR_41[4]),
        .I5(s_171),
        .O(\tmp_236[9][0]_i_5_n_0 ));
  FDRE \tmp_236_reg[0][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[0]_659 ),
        .Q(\tmp_236_reg[0]_481 ),
        .R(rst));
  FDRE \tmp_236_reg[10][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[10]_649 ),
        .Q(\tmp_236_reg[10]_523 ),
        .R(rst));
  FDRE \tmp_236_reg[11][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[11]_648 ),
        .Q(\tmp_236_reg[11]_529 ),
        .R(rst));
  FDRE \tmp_236_reg[1][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[1]_657 ),
        .Q(\tmp_236_reg[1]_475 ),
        .R(rst));
  FDRE \tmp_236_reg[2][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[2]_656 ),
        .Q(\tmp_236_reg[2]_469 ),
        .R(rst));
  FDRE \tmp_236_reg[3][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[3]_655 ),
        .Q(\tmp_236_reg[3]_463 ),
        .R(rst));
  FDRE \tmp_236_reg[4][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[4]_654 ),
        .Q(\tmp_236_reg[4]_487 ),
        .R(rst));
  FDRE \tmp_236_reg[5][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[5]_653 ),
        .Q(\tmp_236_reg[5]_511 ),
        .R(rst));
  FDRE \tmp_236_reg[6][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[6]_658 ),
        .Q(\tmp_236_reg[6]_517 ),
        .R(rst));
  FDRE \tmp_236_reg[7][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[7]_652 ),
        .Q(\tmp_236_reg[7]_493 ),
        .R(rst));
  FDRE \tmp_236_reg[8][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[8]_651 ),
        .Q(\tmp_236_reg[8]_499 ),
        .R(rst));
  FDRE \tmp_236_reg[9][0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_235[9]_650 ),
        .Q(\tmp_236_reg[9]_505 ),
        .R(rst));
  LUT6 #(
    .INIT(64'h00FF000000700000)) 
    \tmp_253[0]_i_1 
       (.I0(u_simfcn1_2_n_16),
        .I1(\tmp_253[0]_i_3_n_0 ),
        .I2(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I4(\tmp_253[15]_i_2_n_0 ),
        .I5(tmp_256[0]),
        .O(p_1_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair146" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_253[0]_i_3 
       (.I0(u_simfcn1_4_n_37),
        .I1(u_simfcn1_2_n_13),
        .O(\tmp_253[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[10]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[6][0]_i_1_n_0 ),
        .I5(tmp_256[10]),
        .O(p_1_out[10]));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT4 #(
    .INIT(16'hE2C0)) 
    \tmp_253[11]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(\tmp_217[7][0]_i_1_n_0 ),
        .I3(tmp_256[11]),
        .O(p_1_out[11]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[12]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[8][0]_i_1_n_0 ),
        .I5(tmp_256[12]),
        .O(p_1_out[12]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[13]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[9][0]_i_1_n_0 ),
        .I5(tmp_256[13]),
        .O(p_1_out[13]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[14]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[10][0]_i_1_n_0 ),
        .I5(tmp_256[14]),
        .O(p_1_out[14]));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \tmp_253[14]_i_2 
       (.I0(u_simfcn1_2_n_16),
        .I1(\tmp_253[0]_i_3_n_0 ),
        .I2(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .O(\tmp_253[14]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT4 #(
    .INIT(16'hE2C0)) 
    \tmp_253[15]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(\tmp_217[11][0]_i_1_n_0 ),
        .I3(tmp_256[15]),
        .O(p_1_out[15]));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT4 #(
    .INIT(16'h777F)) 
    \tmp_253[15]_i_2 
       (.I0(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I1(u_simfcn1_2_n_13),
        .I2(u_simfcn1_4_n_37),
        .I3(u_simfcn1_2_n_16),
        .O(\tmp_253[15]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair181" *) 
  LUT4 #(
    .INIT(16'hFF70)) 
    \tmp_253[15]_i_3 
       (.I0(u_simfcn1_2_n_16),
        .I1(\tmp_253[0]_i_3_n_0 ),
        .I2(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I3(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .O(\tmp_253[15]_i_3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair178" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tmp_253[1]_i_1 
       (.I0(tmp_256[1]),
        .I1(\tmp_253[15]_i_2_n_0 ),
        .I2(\tmp_253[15]_i_3_n_0 ),
        .O(p_1_out[1]));
  (* SOFT_HLUTNM = "soft_lutpair179" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tmp_253[2]_i_1 
       (.I0(tmp_256[2]),
        .I1(\tmp_253[15]_i_2_n_0 ),
        .I2(\tmp_253[15]_i_3_n_0 ),
        .O(p_1_out[2]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT3 #(
    .INIT(8'hF8)) 
    \tmp_253[3]_i_1 
       (.I0(tmp_256[3]),
        .I1(\tmp_253[15]_i_2_n_0 ),
        .I2(\tmp_253[15]_i_3_n_0 ),
        .O(p_1_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair180" *) 
  LUT4 #(
    .INIT(16'hE2C0)) 
    \tmp_253[4]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(tmp_256[4]),
        .O(p_1_out[4]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[5]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[1][0]_i_1_n_0 ),
        .I5(tmp_256[5]),
        .O(p_1_out[5]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[6]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[2][0]_i_1_n_0 ),
        .I5(tmp_256[6]),
        .O(p_1_out[6]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[7]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[3][0]_i_1_n_0 ),
        .I5(tmp_256[7]),
        .O(p_1_out[7]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[8]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[4][0]_i_1_n_0 ),
        .I5(tmp_256[8]),
        .O(p_1_out[8]));
  LUT6 #(
    .INIT(64'hEEE222E2CCC000C0)) 
    \tmp_253[9]_i_1 
       (.I0(\tmp_253[15]_i_2_n_0 ),
        .I1(\tmp_253[15]_i_3_n_0 ),
        .I2(data1),
        .I3(\tmp_253[14]_i_2_n_0 ),
        .I4(\tmp_217[5][0]_i_1_n_0 ),
        .I5(tmp_256[9]),
        .O(p_1_out[9]));
  FDRE \tmp_253_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[0]),
        .Q(tmp_256[0]),
        .R(rst));
  FDRE \tmp_253_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[10]),
        .Q(tmp_256[10]),
        .R(rst));
  FDRE \tmp_253_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[11]),
        .Q(tmp_256[11]),
        .R(rst));
  FDRE \tmp_253_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[12]),
        .Q(tmp_256[12]),
        .R(rst));
  FDRE \tmp_253_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[13]),
        .Q(tmp_256[13]),
        .R(rst));
  FDRE \tmp_253_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[14]),
        .Q(tmp_256[14]),
        .R(rst));
  FDRE \tmp_253_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[15]),
        .Q(tmp_256[15]),
        .R(rst));
  FDRE \tmp_253_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[1]),
        .Q(tmp_256[1]),
        .R(rst));
  FDRE \tmp_253_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[2]),
        .Q(tmp_256[2]),
        .R(rst));
  FDRE \tmp_253_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[3]),
        .Q(tmp_256[3]),
        .R(rst));
  FDRE \tmp_253_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[4]),
        .Q(tmp_256[4]),
        .R(rst));
  FDRE \tmp_253_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[5]),
        .Q(tmp_256[5]),
        .R(rst));
  FDRE \tmp_253_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[6]),
        .Q(tmp_256[6]),
        .R(rst));
  FDRE \tmp_253_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[7]),
        .Q(tmp_256[7]),
        .R(rst));
  FDRE \tmp_253_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[8]),
        .Q(tmp_256[8]),
        .R(rst));
  FDRE \tmp_253_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_1_out[9]),
        .Q(tmp_256[9]),
        .R(rst));
  LUT4 #(
    .INIT(16'hFBC8)) 
    \tmp_25[0]_i_1 
       (.I0(u_simfcn1_2_n_13),
        .I1(enb_1_12_0),
        .I2(s_181),
        .I3(tmp_25[0]),
        .O(\tmp_25[0]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hF7C4)) 
    \tmp_25[1]_i_1 
       (.I0(u_simfcn1_2_n_16),
        .I1(enb_1_12_0),
        .I2(s_181),
        .I3(tmp_25[1]),
        .O(\tmp_25[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h000003AA)) 
    \tmp_25[2]_i_1 
       (.I0(tmp_25[2]),
        .I1(u_simfcn1_4_n_37),
        .I2(s_181),
        .I3(enb_1_12_0),
        .I4(rst),
        .O(\tmp_25[2]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    \tmp_25[3]_i_1 
       (.I0(tmp_25[3]),
        .I1(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I2(s_181),
        .I3(enb_1_12_0),
        .I4(rst),
        .O(\tmp_25[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00000CAA)) 
    \tmp_25[4]_i_1 
       (.I0(tmp_25[4]),
        .I1(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I2(s_181),
        .I3(enb_1_12_0),
        .I4(rst),
        .O(\tmp_25[4]_i_1_n_0 ));
  FDRE \tmp_25_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_25[0]_i_1_n_0 ),
        .Q(tmp_25[0]),
        .R(rst));
  FDRE \tmp_25_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_25[1]_i_1_n_0 ),
        .Q(tmp_25[1]),
        .R(rst));
  FDRE \tmp_25_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_25[2]_i_1_n_0 ),
        .Q(tmp_25[2]),
        .R(1'b0));
  FDRE \tmp_25_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_25[3]_i_1_n_0 ),
        .Q(tmp_25[3]),
        .R(1'b0));
  FDRE \tmp_25_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_25[4]_i_1_n_0 ),
        .Q(tmp_25[4]),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT4 #(
    .INIT(16'h00B8)) 
    tmp_282_i_1
       (.I0(tmp_291),
        .I1(enb_1_12_0),
        .I2(tmp_282),
        .I3(rst),
        .O(tmp_282_i_1_n_0));
  FDRE tmp_282_reg
       (.C(clk),
        .CE(1'b1),
        .D(tmp_282_i_1_n_0),
        .Q(tmp_282),
        .R(1'b0));
  LUT2 #(
    .INIT(4'h1)) 
    tmp_285_i_1
       (.I0(rst),
        .I1(tmp_291),
        .O(tmp_285_i_1_n_0));
  FDRE tmp_285_reg
       (.C(clk),
        .CE(E),
        .D(tmp_285_i_1_n_0),
        .Q(tmp_285_reg_n_0),
        .R(1'b0));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT1 #(
    .INIT(2'h1)) 
    tmp_289_i_1
       (.I0(tmp_291),
        .O(p_19_in));
  FDRE tmp_289_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_19_in),
        .Q(s_53),
        .R(rst));
  LUT6 #(
    .INIT(64'h00000000D0DDD000)) 
    tmp_298_i_1
       (.I0(\tmp_58[15]_i_3_n_0 ),
        .I1(s_12),
        .I2(SCK_1),
        .I3(enb_1_12_0),
        .I4(tmp_298),
        .I5(rst),
        .O(tmp_298_i_1_n_0));
  FDRE tmp_298_reg
       (.C(clk),
        .CE(1'b1),
        .D(tmp_298_i_1_n_0),
        .Q(tmp_298),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h00000000FFAA0CAA)) 
    \tmp_2[0]_i_1 
       (.I0(\tmp_2_reg_n_0_[0] ),
        .I1(u_simfcn1_2_n_13),
        .I2(s_53),
        .I3(enb_1_12_0),
        .I4(s_182),
        .I5(rst),
        .O(\tmp_2[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA03AA)) 
    \tmp_2[2]_i_1 
       (.I0(\tmp_2_reg_n_0_[2] ),
        .I1(u_simfcn1_4_n_37),
        .I2(s_53),
        .I3(enb_1_12_0),
        .I4(s_182),
        .I5(rst),
        .O(\tmp_2[2]_i_1_n_0 ));
  FDRE \tmp_2_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_2[0]_i_1_n_0 ),
        .Q(\tmp_2_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \tmp_2_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_2[2]_i_1_n_0 ),
        .Q(\tmp_2_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_2_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .Q(\tmp_2_reg_n_0_[4] ),
        .R(tmp_45));
  FDRE tmp_301_reg
       (.C(clk),
        .CE(enb_1_12_0),
        .D(1'b1),
        .Q(tmp_382),
        .R(rst));
  LUT6 #(
    .INIT(64'h00000000FFFF00F2)) 
    \tmp_34[0]_i_1 
       (.I0(u_simfcn1_2_n_13),
        .I1(s_171),
        .I2(s_181),
        .I3(s_172),
        .I4(s_173),
        .I5(\tmp_34[0]_i_2_n_0 ),
        .O(\tmp_34[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair184" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_34[0]_i_2 
       (.I0(rst),
        .I1(s_174),
        .O(\tmp_34[0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h000000000000FFF1)) 
    \tmp_34[1]_i_1 
       (.I0(s_171),
        .I1(u_simfcn1_2_n_16),
        .I2(s_181),
        .I3(s_172),
        .I4(\tmp_34[1]_i_2_n_0 ),
        .I5(rst),
        .O(\tmp_34[1]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_34[1]_i_2 
       (.I0(s_173),
        .I1(s_174),
        .O(\tmp_34[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF1)) 
    \tmp_34[2]_i_1 
       (.I0(u_simfcn1_4_n_37),
        .I1(s_171),
        .I2(s_173),
        .I3(s_174),
        .I4(s_181),
        .I5(s_172),
        .O(\tmp_34[2]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFF4)) 
    \tmp_34[3]_i_1 
       (.I0(s_171),
        .I1(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I2(s_173),
        .I3(s_174),
        .I4(s_181),
        .I5(s_172),
        .O(\tmp_34[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair189" *) 
  LUT4 #(
    .INIT(16'h00E0)) 
    \tmp_34[4]_i_1 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(s_171),
        .I2(\tmp_34[4]_i_2_n_0 ),
        .I3(rst),
        .O(\tmp_34[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair193" *) 
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_34[4]_i_2 
       (.I0(s_172),
        .I1(s_181),
        .I2(s_174),
        .I3(s_173),
        .O(\tmp_34[4]_i_2_n_0 ));
  FDRE \tmp_34_reg[0] 
       (.C(clk),
        .CE(E),
        .D(\tmp_34[0]_i_1_n_0 ),
        .Q(tmp_34[0]),
        .R(1'b0));
  FDRE \tmp_34_reg[1] 
       (.C(clk),
        .CE(E),
        .D(\tmp_34[1]_i_1_n_0 ),
        .Q(tmp_34[1]),
        .R(1'b0));
  FDRE \tmp_34_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_34[2]_i_1_n_0 ),
        .Q(tmp_34[2]),
        .R(rst));
  FDRE \tmp_34_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_34[3]_i_1_n_0 ),
        .Q(tmp_34[3]),
        .R(rst));
  FDRE \tmp_34_reg[4] 
       (.C(clk),
        .CE(E),
        .D(\tmp_34[4]_i_1_n_0 ),
        .Q(tmp_34[4]),
        .R(1'b0));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \tmp_39[1]_i_1 
       (.I0(\cnt_2[13]_i_1_n_0 ),
        .I1(\cnt_2[5]_i_1_n_0 ),
        .I2(\cnt_2[8]_i_1_n_0 ),
        .I3(\cnt_2[7]_i_1_n_0 ),
        .I4(s_46_i_3_n_0),
        .I5(s_46_i_2_n_0),
        .O(\tmp_39[1]_i_1_n_0 ));
  FDRE \tmp_39_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_39[1]_i_1_n_0 ),
        .Q(tmp_39),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair264" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_42[0]_i_1 
       (.I0(u_simfcn1_2_n_13),
        .I1(s_182),
        .O(\tmp_42[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair263" *) 
  LUT3 #(
    .INIT(8'h8B)) 
    \tmp_42[1]_i_1 
       (.I0(tmp_39),
        .I1(s_182),
        .I2(u_simfcn1_2_n_16),
        .O(tmp_41[1]));
  LUT6 #(
    .INIT(64'hCFFFC5FFCF00C500)) 
    \tmp_42[2]_i_1 
       (.I0(u_simfcn1_4_n_37),
        .I1(tmp_39),
        .I2(s_182),
        .I3(enb_1_12_0),
        .I4(s_53),
        .I5(\tmp_42_reg_n_0_[2] ),
        .O(\tmp_42[2]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_42[3]_i_1 
       (.I0(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .I1(s_182),
        .O(tmp_41[3]));
  LUT4 #(
    .INIT(16'hBAAA)) 
    \tmp_42[4]_i_1 
       (.I0(rst),
        .I1(s_182),
        .I2(enb_1_12_0),
        .I3(s_53),
        .O(tmp_42));
  (* SOFT_HLUTNM = "soft_lutpair268" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_42[4]_i_2 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(s_182),
        .O(tmp_41[4]));
  FDRE \tmp_42_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_42[0]_i_1_n_0 ),
        .Q(\tmp_42_reg_n_0_[0] ),
        .R(tmp_42));
  FDRE \tmp_42_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_41[1]),
        .Q(\tmp_42_reg_n_0_[1] ),
        .R(tmp_42));
  FDRE \tmp_42_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_42[2]_i_1_n_0 ),
        .Q(\tmp_42_reg_n_0_[2] ),
        .R(rst));
  FDRE \tmp_42_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_41[3]),
        .Q(\tmp_42_reg_n_0_[3] ),
        .R(tmp_42));
  FDRE \tmp_42_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_41[4]),
        .Q(\tmp_42_reg_n_0_[4] ),
        .R(tmp_42));
  LUT5 #(
    .INIT(32'hFFFBCCC8)) 
    \tmp_45[0]_i_1 
       (.I0(u_simfcn1_2_n_13),
        .I1(enb_1_12_0),
        .I2(s_53),
        .I3(s_182),
        .I4(\tmp_45_reg_n_0_[0] ),
        .O(\tmp_45[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA03AA)) 
    \tmp_45[2]_i_1 
       (.I0(\tmp_45_reg_n_0_[2] ),
        .I1(u_simfcn1_4_n_37),
        .I2(s_182),
        .I3(enb_1_12_0),
        .I4(s_53),
        .I5(rst),
        .O(\tmp_45[2]_i_1_n_0 ));
  LUT4 #(
    .INIT(16'hEEEA)) 
    \tmp_45[3]_i_1 
       (.I0(rst),
        .I1(enb_1_12_0),
        .I2(s_53),
        .I3(s_182),
        .O(tmp_45));
  FDRE \tmp_45_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_45[0]_i_1_n_0 ),
        .Q(\tmp_45_reg_n_0_[0] ),
        .R(rst));
  FDRE \tmp_45_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[1]_i_1_n_0 ),
        .Q(\tmp_45_reg_n_0_[1] ),
        .R(tmp_45));
  FDRE \tmp_45_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_45[2]_i_1_n_0 ),
        .Q(\tmp_45_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \tmp_45_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\is_SPI_MNGR_39[3]_i_1_n_0 ),
        .Q(\tmp_45_reg_n_0_[3] ),
        .R(tmp_45));
  LUT4 #(
    .INIT(16'hBFB0)) 
    \tmp_50[0]_i_1 
       (.I0(\cnt_clk_6[0]_i_1_n_0 ),
        .I1(s_12),
        .I2(enb_1_12_0),
        .I3(\tmp_50_reg_n_0_[0] ),
        .O(\tmp_50[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hBA)) 
    \tmp_50[15]_i_1 
       (.I0(rst),
        .I1(s_12),
        .I2(enb_1_12_0),
        .O(tmp_50));
  FDRE \tmp_50_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_50[0]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[0] ),
        .R(rst));
  FDRE \tmp_50_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[10]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[10] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[11]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[11] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[12]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[12] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[13]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[13] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[14]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[14] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[15]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[15] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[1]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[1] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[2]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[2] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[3]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[3] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[4]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[4] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[5]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[5] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[6]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[6] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[7]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[7] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[8]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[8] ),
        .R(tmp_50));
  FDRE \tmp_50_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\cnt_clk_6[9]_i_1_n_0 ),
        .Q(\tmp_50_reg_n_0_[9] ),
        .R(tmp_50));
  (* SOFT_HLUTNM = "soft_lutpair194" *) 
  LUT4 #(
    .INIT(16'hFBF8)) 
    \tmp_58[0]_i_1 
       (.I0(p_2_out[0]),
        .I1(enb_1_12_0),
        .I2(\tmp_58[15]_i_3_n_0 ),
        .I3(\tmp_58_reg_n_0_[0] ),
        .O(\tmp_58[0]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[10]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[10]),
        .I3(\tmp_58[10]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[10]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[10]_i_2 
       (.I0(\tmp_58_reg_n_0_[10] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [10]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[10]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[11]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[11]),
        .I3(\tmp_58[11]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[11]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[11]_i_2 
       (.I0(\tmp_58_reg_n_0_[11] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [11]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[11]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[12]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[12]),
        .I3(\tmp_58[12]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[12]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[12]_i_2 
       (.I0(\tmp_58_reg_n_0_[12] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [12]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[12]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[13]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[13]),
        .I3(\tmp_58[13]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[13]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[13]_i_2 
       (.I0(\tmp_58_reg_n_0_[13] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [13]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[13]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[14]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[14]),
        .I3(\tmp_58[14]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[14]));
  LUT5 #(
    .INIT(32'hFFFFB8FF)) 
    \tmp_58[14]_i_2 
       (.I0(\unitDelaySig_reg[0]_670 [14]),
        .I1(s_180),
        .I2(\tmp_58_reg_n_0_[14] ),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[14]_i_2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_58[15]_i_1 
       (.I0(rst),
        .I1(\tmp_58[15]_i_3_n_0 ),
        .O(tmp_58));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[15]_i_2 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[15]),
        .I3(\tmp_58[15]_i_4_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[15]));
  LUT6 #(
    .INIT(64'h0000000000000002)) 
    \tmp_58[15]_i_3 
       (.I0(enb_1_12_0),
        .I1(s_7_i_5_n_0),
        .I2(\tmp_58[15]_i_6_n_0 ),
        .I3(s_7_i_4_n_0),
        .I4(s_7_i_3_n_0),
        .I5(s_7_i_2_n_0),
        .O(\tmp_58[15]_i_3_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[15]_i_4 
       (.I0(\tmp_58_reg_n_0_[15] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [15]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[15]_i_4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair195" *) 
  LUT3 #(
    .INIT(8'hF7)) 
    \tmp_58[15]_i_5 
       (.I0(u_simfcn1_2_n_13),
        .I1(u_simfcn1_2_n_16),
        .I2(\tmp_58[15]_i_7_n_0 ),
        .O(\tmp_58[15]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_58[15]_i_6 
       (.I0(p_2_out[2]),
        .I1(p_2_out[3]),
        .O(\tmp_58[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hEEEFEEEFEEEEEEEF)) 
    \tmp_58[15]_i_7 
       (.I0(u_simfcn1_4_n_16),
        .I1(u_simfcn1_4_n_15),
        .I2(u_simfcn1_4_n_40),
        .I3(is_SPI_MNGR_41[3]),
        .I4(u_simfcn1_4_n_44),
        .I5(u_simfcn1_4_n_43),
        .O(\tmp_58[15]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[1]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[1]),
        .I3(\tmp_58[1]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[1]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[1]_i_2 
       (.I0(\tmp_58_reg_n_0_[1] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [1]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[1]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[2]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[2]),
        .I3(\tmp_58[2]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[2]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[2]_i_2 
       (.I0(\tmp_58_reg_n_0_[2] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [2]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[2]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[3]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[3]),
        .I3(\tmp_58[3]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[3]));
  (* SOFT_HLUTNM = "soft_lutpair157" *) 
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[3]_i_2 
       (.I0(\tmp_58_reg_n_0_[3] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [3]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[3]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[4]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[4]),
        .I3(\tmp_58[4]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[4]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[4]_i_2 
       (.I0(\tmp_58_reg_n_0_[4] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [4]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[4]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[5]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[5]),
        .I3(\tmp_58[5]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[5]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[5]_i_2 
       (.I0(\tmp_58_reg_n_0_[5] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [5]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[5]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[6]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[6]),
        .I3(\tmp_58[6]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[6]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[6]_i_2 
       (.I0(\tmp_58_reg_n_0_[6] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [6]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[7]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[7]),
        .I3(\tmp_58[7]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[7]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[7]_i_2 
       (.I0(\tmp_58_reg_n_0_[7] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [7]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[7]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[8]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[8]),
        .I3(\tmp_58[8]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[8]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[8]_i_2 
       (.I0(\tmp_58_reg_n_0_[8] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [8]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[8]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hF0F0F0F0F0F0F400)) 
    \tmp_58[9]_i_1 
       (.I0(s_178),
        .I1(s_179),
        .I2(selector_4[9]),
        .I3(\tmp_58[9]_i_2_n_0 ),
        .I4(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I5(\tmp_58[15]_i_5_n_0 ),
        .O(p_2_out[9]));
  LUT5 #(
    .INIT(32'hFFFFE2FF)) 
    \tmp_58[9]_i_2 
       (.I0(\tmp_58_reg_n_0_[9] ),
        .I1(s_180),
        .I2(\unitDelaySig_reg[0]_670 [9]),
        .I3(s_179),
        .I4(s_178),
        .O(\tmp_58[9]_i_2_n_0 ));
  FDRE \tmp_58_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_58[0]_i_1_n_0 ),
        .Q(\tmp_58_reg_n_0_[0] ),
        .R(rst));
  FDRE \tmp_58_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[10]),
        .Q(\tmp_58_reg_n_0_[10] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[11]),
        .Q(\tmp_58_reg_n_0_[11] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[12]),
        .Q(\tmp_58_reg_n_0_[12] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[13]),
        .Q(\tmp_58_reg_n_0_[13] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[14]),
        .Q(\tmp_58_reg_n_0_[14] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[15]),
        .Q(\tmp_58_reg_n_0_[15] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[1]),
        .Q(\tmp_58_reg_n_0_[1] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[2]),
        .Q(\tmp_58_reg_n_0_[2] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[3]),
        .Q(\tmp_58_reg_n_0_[3] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[4]),
        .Q(\tmp_58_reg_n_0_[4] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[5]),
        .Q(\tmp_58_reg_n_0_[5] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[6]),
        .Q(\tmp_58_reg_n_0_[6] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[7]),
        .Q(\tmp_58_reg_n_0_[7] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[8]),
        .Q(\tmp_58_reg_n_0_[8] ),
        .R(tmp_58));
  FDRE \tmp_58_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(p_2_out[9]),
        .Q(\tmp_58_reg_n_0_[9] ),
        .R(tmp_58));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_66[0]_i_1 
       (.I0(\cnt_clk_6[0]_i_1_n_0 ),
        .I1(tmp_291),
        .O(tmp_65[0]));
  (* SOFT_HLUTNM = "soft_lutpair276" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \tmp_66[1]_i_1 
       (.I0(\cnt_clk_6[1]_i_1_n_0 ),
        .I1(tmp_291),
        .O(tmp_65[1]));
  FDRE \tmp_66_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_65[0]),
        .Q(tmp_66[0]),
        .R(rst));
  FDRE \tmp_66_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_65[1]),
        .Q(tmp_66[1]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair197" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \tmp_71[0]_i_1 
       (.I0(tmp_291),
        .I1(\cnt_clk_6[0]_i_1_n_0 ),
        .I2(p_0_in1_out[16]),
        .O(\tmp_71[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[10]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[10]),
        .O(\tmp_71[10]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair271" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[11]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[11]),
        .O(\tmp_71[11]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[12]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[12]),
        .O(\tmp_71[12]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[12]_i_3 
       (.I0(\cnt_clk_6[12]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[12]_i_3_n_0 ),
        .I4(cnt_clk_8[12]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[12]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \tmp_71[12]_i_4 
       (.I0(\cnt_clk_6[11]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[11]_i_3_n_0 ),
        .I3(\cnt_clk_6[11]_i_4_n_0 ),
        .I4(cnt_clk_8[11]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[12]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[12]_i_5 
       (.I0(\cnt_clk_6[10]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[10]_i_3_n_0 ),
        .I4(cnt_clk_8[10]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[12]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \tmp_71[12]_i_6 
       (.I0(\cnt_clk_6[9]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[9]_i_3_n_0 ),
        .I3(\cnt_clk_6[9]_i_4_n_0 ),
        .I4(cnt_clk_8[9]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[12]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair270" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[13]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[13]),
        .O(\tmp_71[13]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[14]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[14]),
        .O(\tmp_71[14]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair269" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[15]_i_2 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[15]),
        .O(\tmp_71[15]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \tmp_71[15]_i_4 
       (.I0(\cnt_clk_6[15]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[15]_i_4_n_0 ),
        .I3(\cnt_clk_6[15]_i_5_n_0 ),
        .I4(cnt_clk_8[15]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[15]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[15]_i_5 
       (.I0(\cnt_clk_6[14]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[14]_i_4_n_0 ),
        .I4(cnt_clk_8[14]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[15]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[15]_i_6 
       (.I0(\cnt_clk_6[13]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[13]_i_3_n_0 ),
        .I4(cnt_clk_8[13]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[15]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[1]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[1]),
        .O(\tmp_71[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[2]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[2]),
        .O(\tmp_71[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair275" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[3]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[3]),
        .O(\tmp_71[3]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[4]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[4]),
        .O(\tmp_71[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[4]_i_3 
       (.I0(\cnt_clk_6[4]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[4]_i_3_n_0 ),
        .I4(cnt_clk_8[4]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[4]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[4]_i_4 
       (.I0(\cnt_clk_6[3]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[3]_i_3_n_0 ),
        .I4(cnt_clk_8[3]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[4]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[4]_i_5 
       (.I0(\cnt_clk_6[2]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[2]_i_3_n_0 ),
        .I4(cnt_clk_8[2]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[4]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[4]_i_6 
       (.I0(\cnt_clk_6[1]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[1]_i_3_n_0 ),
        .I4(cnt_clk_8[1]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair274" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[5]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[5]),
        .O(\tmp_71[5]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[6]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[6]),
        .O(\tmp_71[6]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair273" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[7]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[7]),
        .O(\tmp_71[7]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[8]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[8]),
        .O(\tmp_71[8]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[8]_i_3 
       (.I0(\cnt_clk_6[8]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[8]_i_3_n_0 ),
        .I4(cnt_clk_8[8]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[8]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[8]_i_4 
       (.I0(\cnt_clk_6[7]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[7]_i_3_n_0 ),
        .I4(cnt_clk_8[7]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[8]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h7773444077774440)) 
    \tmp_71[8]_i_5 
       (.I0(\cnt_clk_6[6]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_12),
        .I2(\cnt_clk_6[6]_i_3_n_0 ),
        .I3(\cnt_clk_6[6]_i_4_n_0 ),
        .I4(cnt_clk_8[6]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[8]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hBF8FB080BFBFB080)) 
    \tmp_71[8]_i_6 
       (.I0(\cnt_clk_6[5]_i_2_n_0 ),
        .I1(u_simfcn1_4_n_38),
        .I2(u_simfcn1_4_n_12),
        .I3(\cnt_clk_6[5]_i_3_n_0 ),
        .I4(cnt_clk_8[5]),
        .I5(\cnt_clk_6[15]_i_6_n_0 ),
        .O(\tmp_71[8]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair272" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \tmp_71[9]_i_1 
       (.I0(p_0_in1_out[16]),
        .I1(p_0_in1_out[9]),
        .O(\tmp_71[9]_i_1_n_0 ));
  FDRE \tmp_71_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[0]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[0] ),
        .R(rst));
  FDRE \tmp_71_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[10]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[10] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[11]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[11] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[12]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[12] ),
        .R(\tmp_71_reg[1]_0 ));
  CARRY4 \tmp_71_reg[12]_i_2 
       (.CI(\tmp_71_reg[8]_i_2_n_0 ),
        .CO({\tmp_71_reg[12]_i_2_n_0 ,\tmp_71_reg[12]_i_2_n_1 ,\tmp_71_reg[12]_i_2_n_2 ,\tmp_71_reg[12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_out[12:9]),
        .S({\tmp_71[12]_i_3_n_0 ,\tmp_71[12]_i_4_n_0 ,\tmp_71[12]_i_5_n_0 ,\tmp_71[12]_i_6_n_0 }));
  FDRE \tmp_71_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[13]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[13] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[14]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[14] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[15]_i_2_n_0 ),
        .Q(\tmp_71_reg_n_0_[15] ),
        .R(\tmp_71_reg[1]_0 ));
  CARRY4 \tmp_71_reg[15]_i_3 
       (.CI(\tmp_71_reg[12]_i_2_n_0 ),
        .CO({p_0_in1_out[16],\NLW_tmp_71_reg[15]_i_3_CO_UNCONNECTED [2],\tmp_71_reg[15]_i_3_n_2 ,\tmp_71_reg[15]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_tmp_71_reg[15]_i_3_O_UNCONNECTED [3],p_0_in1_out[15:13]}),
        .S({1'b1,\tmp_71[15]_i_4_n_0 ,\tmp_71[15]_i_5_n_0 ,\tmp_71[15]_i_6_n_0 }));
  FDRE \tmp_71_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[1]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[1] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[2]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[2] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[3]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[3] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[4]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[4] ),
        .R(\tmp_71_reg[1]_0 ));
  CARRY4 \tmp_71_reg[4]_i_2 
       (.CI(1'b0),
        .CO({\tmp_71_reg[4]_i_2_n_0 ,\tmp_71_reg[4]_i_2_n_1 ,\tmp_71_reg[4]_i_2_n_2 ,\tmp_71_reg[4]_i_2_n_3 }),
        .CYINIT(\cnt_clk_6[0]_i_1_n_0 ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_out[4:1]),
        .S({\tmp_71[4]_i_3_n_0 ,\tmp_71[4]_i_4_n_0 ,\tmp_71[4]_i_5_n_0 ,\tmp_71[4]_i_6_n_0 }));
  FDRE \tmp_71_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[5]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[5] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[6]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[6] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[7]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[7] ),
        .R(\tmp_71_reg[1]_0 ));
  FDRE \tmp_71_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[8]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[8] ),
        .R(\tmp_71_reg[1]_0 ));
  CARRY4 \tmp_71_reg[8]_i_2 
       (.CI(\tmp_71_reg[4]_i_2_n_0 ),
        .CO({\tmp_71_reg[8]_i_2_n_0 ,\tmp_71_reg[8]_i_2_n_1 ,\tmp_71_reg[8]_i_2_n_2 ,\tmp_71_reg[8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_0_in1_out[8:5]),
        .S({\tmp_71[8]_i_3_n_0 ,\tmp_71[8]_i_4_n_0 ,\tmp_71[8]_i_5_n_0 ,\tmp_71[8]_i_6_n_0 }));
  FDRE \tmp_71_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\tmp_71[9]_i_1_n_0 ),
        .Q(\tmp_71_reg_n_0_[9] ),
        .R(\tmp_71_reg[1]_0 ));
  LUT6 #(
    .INIT(64'h00000000FFAA03AA)) 
    \tmp_74[1]_i_1 
       (.I0(\tmp_74_reg_n_0_[1] ),
        .I1(u_simfcn1_2_n_16),
        .I2(s_182),
        .I3(enb_1_12_0),
        .I4(s_53),
        .I5(rst),
        .O(\tmp_74[1]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'hFFF7CCC4)) 
    \tmp_74[2]_i_1 
       (.I0(u_simfcn1_4_n_37),
        .I1(enb_1_12_0),
        .I2(s_53),
        .I3(s_182),
        .I4(\tmp_74_reg_n_0_[2] ),
        .O(\tmp_74[2]_i_1_n_0 ));
  FDRE \tmp_74_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_2_n_13),
        .Q(\tmp_74_reg_n_0_[0] ),
        .R(tmp_45));
  FDRE \tmp_74_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_74[1]_i_1_n_0 ),
        .Q(\tmp_74_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \tmp_74_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\tmp_74[2]_i_1_n_0 ),
        .Q(\tmp_74_reg_n_0_[2] ),
        .R(rst));
  FDRE \tmp_77_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_15),
        .Q(tmp_90[0]),
        .R(rst));
  FDRE \tmp_77_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_5),
        .Q(tmp_90[10]),
        .R(rst));
  FDRE \tmp_77_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_4),
        .Q(tmp_90[11]),
        .R(rst));
  FDRE \tmp_77_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_3),
        .Q(tmp_90[12]),
        .R(rst));
  FDRE \tmp_77_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_2),
        .Q(tmp_90[13]),
        .R(rst));
  FDRE \tmp_77_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_1),
        .Q(tmp_90[14]),
        .R(rst));
  FDRE \tmp_77_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_0),
        .Q(tmp_90[15]),
        .R(rst));
  FDRE \tmp_77_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_14),
        .Q(tmp_90[1]),
        .R(rst));
  FDRE \tmp_77_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_13),
        .Q(tmp_90[2]),
        .R(rst));
  FDRE \tmp_77_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_12),
        .Q(tmp_90[3]),
        .R(rst));
  FDRE \tmp_77_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_11),
        .Q(tmp_90[4]),
        .R(rst));
  FDRE \tmp_77_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_10),
        .Q(tmp_90[5]),
        .R(rst));
  FDRE \tmp_77_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_9),
        .Q(tmp_90[6]),
        .R(rst));
  FDRE \tmp_77_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_8),
        .Q(tmp_90[7]),
        .R(rst));
  FDRE \tmp_77_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_7),
        .Q(tmp_90[8]),
        .R(rst));
  FDRE \tmp_77_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_n_6),
        .Q(tmp_90[9]),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[0]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [0]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_15),
        .O(tmp_84[0]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[10]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [10]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_5),
        .O(tmp_84[10]));
  (* SOFT_HLUTNM = "soft_lutpair227" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[11]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [11]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_4),
        .O(tmp_84[11]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[12]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [12]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_3),
        .O(tmp_84[12]));
  (* SOFT_HLUTNM = "soft_lutpair228" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[13]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [13]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_2),
        .O(tmp_84[13]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[14]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [14]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_1),
        .O(tmp_84[14]));
  (* SOFT_HLUTNM = "soft_lutpair229" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[15]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [15]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_0),
        .O(tmp_84[15]));
  (* SOFT_HLUTNM = "soft_lutpair222" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[1]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [1]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_14),
        .O(tmp_84[1]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[2]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [2]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_13),
        .O(tmp_84[2]));
  (* SOFT_HLUTNM = "soft_lutpair223" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[3]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [3]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_12),
        .O(tmp_84[3]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[4]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [4]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_11),
        .O(tmp_84[4]));
  (* SOFT_HLUTNM = "soft_lutpair224" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[5]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [5]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_10),
        .O(tmp_84[5]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[6]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [6]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_9),
        .O(tmp_84[6]));
  (* SOFT_HLUTNM = "soft_lutpair225" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[7]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [7]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_8),
        .O(tmp_84[7]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[8]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [8]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_7),
        .O(tmp_84[8]));
  (* SOFT_HLUTNM = "soft_lutpair226" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_85[9]_i_1 
       (.I0(\v4_1_1_reg[15]_0 [9]),
        .I1(\tmp_149[15]_i_2_n_0 ),
        .I2(u_simfcn1_n_6),
        .O(tmp_84[9]));
  FDRE \tmp_85_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[0]),
        .Q(tmp_85[0]),
        .R(rst));
  FDRE \tmp_85_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[10]),
        .Q(tmp_85[10]),
        .R(rst));
  FDRE \tmp_85_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[11]),
        .Q(tmp_85[11]),
        .R(rst));
  FDRE \tmp_85_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[12]),
        .Q(tmp_85[12]),
        .R(rst));
  FDRE \tmp_85_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[13]),
        .Q(tmp_85[13]),
        .R(rst));
  FDRE \tmp_85_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[14]),
        .Q(tmp_85[14]),
        .R(rst));
  FDRE \tmp_85_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[15]),
        .Q(tmp_85[15]),
        .R(rst));
  FDRE \tmp_85_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[1]),
        .Q(tmp_85[1]),
        .R(rst));
  FDRE \tmp_85_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[2]),
        .Q(tmp_85[2]),
        .R(rst));
  FDRE \tmp_85_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[3]),
        .Q(tmp_85[3]),
        .R(rst));
  FDRE \tmp_85_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[4]),
        .Q(tmp_85[4]),
        .R(rst));
  FDRE \tmp_85_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[5]),
        .Q(tmp_85[5]),
        .R(rst));
  FDRE \tmp_85_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[6]),
        .Q(tmp_85[6]),
        .R(rst));
  FDRE \tmp_85_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[7]),
        .Q(tmp_85[7]),
        .R(rst));
  FDRE \tmp_85_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[8]),
        .Q(tmp_85[8]),
        .R(rst));
  FDRE \tmp_85_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(tmp_84[9]),
        .Q(tmp_85[9]),
        .R(rst));
  FDRE \tmp_93_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_27),
        .Q(tmp_106[0]),
        .R(rst));
  FDRE \tmp_93_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_17),
        .Q(tmp_106[10]),
        .R(rst));
  FDRE \tmp_93_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_16),
        .Q(tmp_106[11]),
        .R(rst));
  FDRE \tmp_93_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_15),
        .Q(tmp_106[12]),
        .R(rst));
  FDRE \tmp_93_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_14),
        .Q(tmp_106[13]),
        .R(rst));
  FDRE \tmp_93_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_13),
        .Q(tmp_106[14]),
        .R(rst));
  FDRE \tmp_93_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_12),
        .Q(tmp_106[15]),
        .R(rst));
  FDRE \tmp_93_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_26),
        .Q(tmp_106[1]),
        .R(rst));
  FDRE \tmp_93_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_25),
        .Q(tmp_106[2]),
        .R(rst));
  FDRE \tmp_93_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_24),
        .Q(tmp_106[3]),
        .R(rst));
  FDRE \tmp_93_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_23),
        .Q(tmp_106[4]),
        .R(rst));
  FDRE \tmp_93_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_22),
        .Q(tmp_106[5]),
        .R(rst));
  FDRE \tmp_93_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_21),
        .Q(tmp_106[6]),
        .R(rst));
  FDRE \tmp_93_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_20),
        .Q(tmp_106[7]),
        .R(rst));
  FDRE \tmp_93_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_19),
        .Q(tmp_106[8]),
        .R(rst));
  FDRE \tmp_93_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(u_simfcn1_1_n_18),
        .Q(tmp_106[9]),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1 u_simfcn1
       (.Q(v4_1_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_n_27),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_n_17),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_n_16),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_n_25),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_n_24),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_n_23),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_n_22),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_n_21),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_n_26),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_n_20),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_n_19),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_n_18),
        .rst(rst),
        .s_171(s_171),
        .\tmp_236_reg[0][0] (\tmp_236[3][0]_i_6_n_0 ),
        .\tmp_236_reg[0][0]_0 (\tmp_236[0][0]_i_5_n_0 ),
        .\tmp_236_reg[10][0] (\tmp_236[10][0]_i_5_n_0 ),
        .\tmp_236_reg[11][0] (\tmp_236[11][0]_i_5_n_0 ),
        .\tmp_236_reg[1][0] (\tmp_236[1][0]_i_5_n_0 ),
        .\tmp_236_reg[2][0] (\tmp_236[2][0]_i_5_n_0 ),
        .\tmp_236_reg[3][0] (\tmp_236[3][0]_i_7_n_0 ),
        .\tmp_236_reg[4][0] (\tmp_236[4][0]_i_5_n_0 ),
        .\tmp_236_reg[5][0] (\tmp_236[5][0]_i_5_n_0 ),
        .\tmp_236_reg[6][0] (\tmp_236[6][0]_i_5_n_0 ),
        .\tmp_236_reg[7][0] (\tmp_236[7][0]_i_5_n_0 ),
        .\tmp_236_reg[8][0] (\tmp_236[8][0]_i_5_n_0 ),
        .\tmp_236_reg[9][0] (\tmp_236[9][0]_i_5_n_0 ),
        .\tmp_77_reg[0] (u_simfcn1_4_n_19),
        .\tmp_77_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_77_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_77_reg[15] (tmp_90),
        .\tmp_77_reg[15]_0 (tmp_85),
        .\v4_1_1_reg[0] (u_simfcn1_n_15),
        .\v4_1_1_reg[10] (u_simfcn1_n_5),
        .\v4_1_1_reg[11] (u_simfcn1_n_4),
        .\v4_1_1_reg[12] (u_simfcn1_n_3),
        .\v4_1_1_reg[13] (u_simfcn1_n_2),
        .\v4_1_1_reg[14] (u_simfcn1_n_1),
        .\v4_1_1_reg[15] (u_simfcn1_n_0),
        .\v4_1_1_reg[1] (u_simfcn1_n_14),
        .\v4_1_1_reg[2] (u_simfcn1_n_13),
        .\v4_1_1_reg[3] (u_simfcn1_n_12),
        .\v4_1_1_reg[4] (u_simfcn1_n_11),
        .\v4_1_1_reg[5] (u_simfcn1_n_10),
        .\v4_1_1_reg[6] (u_simfcn1_n_9),
        .\v4_1_1_reg[7] (u_simfcn1_n_8),
        .\v4_1_1_reg[8] (u_simfcn1_n_7),
        .\v4_1_1_reg[9] (u_simfcn1_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_0 u_simfcn1_1
       (.Q(v4_2_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_604 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_614 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_615 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_605 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_606 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_607 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_608 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_609 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_610 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_611 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_612 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_613 ),
        .\cont_bits2_downsample_bypass_reg_reg[5][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .rst(rst),
        .\tmp_235[0] (\tmp_235[0]_659 ),
        .\tmp_235[10] (\tmp_235[10]_649 ),
        .\tmp_235[11] (\tmp_235[11]_648 ),
        .\tmp_235[1] (\tmp_235[1]_657 ),
        .\tmp_235[2] (\tmp_235[2]_656 ),
        .\tmp_235[3] (\tmp_235[3]_655 ),
        .\tmp_235[4] (\tmp_235[4]_654 ),
        .\tmp_235[5] (\tmp_235[5]_653 ),
        .\tmp_235[6] (\tmp_235[6]_658 ),
        .\tmp_235[7] (\tmp_235[7]_652 ),
        .\tmp_235[8] (\tmp_235[8]_651 ),
        .\tmp_235[9] (\tmp_235[9]_650 ),
        .\tmp_236_reg[0][0] (u_simfcn1_n_27),
        .\tmp_236_reg[0][0]_0 (u_simfcn1_2_n_24),
        .\tmp_236_reg[0][0]_1 (u_simfcn1_3_n_21),
        .\tmp_236_reg[10][0] (u_simfcn1_n_17),
        .\tmp_236_reg[10][0]_0 (u_simfcn1_2_n_20),
        .\tmp_236_reg[10][0]_1 (u_simfcn1_3_n_17),
        .\tmp_236_reg[11][0] (\tmp_236[3][0]_i_2_n_0 ),
        .\tmp_236_reg[11][0]_0 (u_simfcn1_n_16),
        .\tmp_236_reg[11][0]_1 (u_simfcn1_2_n_19),
        .\tmp_236_reg[11][0]_2 (u_simfcn1_3_n_16),
        .\tmp_236_reg[1][0] (u_simfcn1_n_25),
        .\tmp_236_reg[1][0]_0 (u_simfcn1_2_n_26),
        .\tmp_236_reg[1][0]_1 (u_simfcn1_3_n_23),
        .\tmp_236_reg[2][0] (u_simfcn1_n_24),
        .\tmp_236_reg[2][0]_0 (u_simfcn1_2_n_27),
        .\tmp_236_reg[2][0]_1 (u_simfcn1_3_n_24),
        .\tmp_236_reg[3][0] (u_simfcn1_n_23),
        .\tmp_236_reg[3][0]_0 (u_simfcn1_2_n_28),
        .\tmp_236_reg[3][0]_1 (u_simfcn1_3_n_25),
        .\tmp_236_reg[4][0] (u_simfcn1_n_22),
        .\tmp_236_reg[4][0]_0 (u_simfcn1_2_n_29),
        .\tmp_236_reg[4][0]_1 (u_simfcn1_3_n_26),
        .\tmp_236_reg[5][0] (u_simfcn1_n_21),
        .\tmp_236_reg[5][0]_0 (u_simfcn1_2_n_30),
        .\tmp_236_reg[5][0]_1 (u_simfcn1_3_n_27),
        .\tmp_236_reg[6][0] (u_simfcn1_n_26),
        .\tmp_236_reg[6][0]_0 (u_simfcn1_2_n_25),
        .\tmp_236_reg[6][0]_1 (u_simfcn1_3_n_22),
        .\tmp_236_reg[7][0] (u_simfcn1_n_20),
        .\tmp_236_reg[7][0]_0 (u_simfcn1_2_n_23),
        .\tmp_236_reg[7][0]_1 (u_simfcn1_3_n_20),
        .\tmp_236_reg[8][0] (u_simfcn1_n_19),
        .\tmp_236_reg[8][0]_0 (u_simfcn1_2_n_22),
        .\tmp_236_reg[8][0]_1 (u_simfcn1_3_n_19),
        .\tmp_236_reg[9][0] (u_simfcn1_n_18),
        .\tmp_236_reg[9][0]_0 (u_simfcn1_2_n_21),
        .\tmp_236_reg[9][0]_1 (u_simfcn1_3_n_18),
        .\tmp_93_reg[0] (u_simfcn1_4_n_19),
        .\tmp_93_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_93_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_93_reg[15] (tmp_106),
        .\tmp_93_reg[15]_0 (tmp_101),
        .\v4_2_1_reg[0] (u_simfcn1_1_n_27),
        .\v4_2_1_reg[10] (u_simfcn1_1_n_17),
        .\v4_2_1_reg[11] (u_simfcn1_1_n_16),
        .\v4_2_1_reg[12] (u_simfcn1_1_n_15),
        .\v4_2_1_reg[13] (u_simfcn1_1_n_14),
        .\v4_2_1_reg[14] (u_simfcn1_1_n_13),
        .\v4_2_1_reg[15] (u_simfcn1_1_n_12),
        .\v4_2_1_reg[1] (u_simfcn1_1_n_26),
        .\v4_2_1_reg[2] (u_simfcn1_1_n_25),
        .\v4_2_1_reg[3] (u_simfcn1_1_n_24),
        .\v4_2_1_reg[4] (u_simfcn1_1_n_23),
        .\v4_2_1_reg[5] (u_simfcn1_1_n_22),
        .\v4_2_1_reg[6] (u_simfcn1_1_n_21),
        .\v4_2_1_reg[7] (u_simfcn1_1_n_20),
        .\v4_2_1_reg[8] (u_simfcn1_1_n_19),
        .\v4_2_1_reg[9] (u_simfcn1_1_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_1 u_simfcn1_10
       (.Q(tmp_121[7:4]),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__1 (u_simfcn1_2_n_56),
        .\cont_bits2_reg_reg[0][0]_i_2__1_0 (u_simfcn1_2_n_43),
        .\cont_bits2_reg_reg[0][0]_i_2__1_1 (tmp_116[7:4]),
        .\cont_bits2_reg_reg[0][0]_i_2__1_2 (u_simfcn1_2_n_50),
        .\cont_bits2_reg_reg[0][0]_i_2__1_3 (u_simfcn1_2_n_58),
        .\cont_bits2_reg_reg[0][0]_i_2__1_4 (u_simfcn1_2_n_55),
        .\cont_bits2_reg_reg[0][0]_i_2__1_5 (u_simfcn1_2_n_57),
        .\cont_bits2_reg_reg[0][0]_i_3 (u_simfcn1_2_n_48),
        .\cont_bits2_reg_reg[0][0]_i_3_0 (u_simfcn1_2_n_39),
        .\cont_bits2_reg_reg[0][0]_i_3_1 (u_simfcn1_2_n_63),
        .\cont_bits2_reg_reg[0][0]_i_3_2 (u_simfcn1_2_n_40),
        .\cont_bits2_reg_reg[0][0]_i_3_3 (u_simfcn1_2_n_64),
        .\cont_bits2_reg_reg[0][0]_i_3_4 (u_simfcn1_2_n_49),
        .\cont_bits2_reg_reg[0][0]_i_3_5 (u_simfcn1_2_n_41),
        .\cont_bits2_reg_reg[0][0]_i_3_6 (u_simfcn1_2_n_65),
        .\cont_bits2_reg_reg[0][0]_i_3_7 (u_simfcn1_2_n_42),
        .\cont_bits2_reg_reg[0][0]_i_3_8 (u_simfcn1_2_n_66),
        .\cont_bits2_reg_reg[0][0]_i_4__1 (u_simfcn1_2_n_44),
        .\cont_bits2_reg_reg[0][0]_i_4__1_0 (u_simfcn1_2_n_31),
        .\cont_bits2_reg_reg[0][0]_i_4__1_1 (u_simfcn1_2_n_51),
        .\cont_bits2_reg_reg[0][0]_i_4__1_2 (u_simfcn1_2_n_32),
        .\cont_bits2_reg_reg[0][0]_i_4__1_3 (u_simfcn1_2_n_52),
        .\cont_bits2_reg_reg[0][0]_i_4__1_4 (u_simfcn1_2_n_45),
        .\cont_bits2_reg_reg[0][0]_i_4__1_5 (u_simfcn1_2_n_33),
        .\cont_bits2_reg_reg[0][0]_i_4__1_6 (u_simfcn1_2_n_53),
        .\cont_bits2_reg_reg[0][0]_i_4__1_7 (u_simfcn1_2_n_34),
        .\cont_bits2_reg_reg[0][0]_i_4__1_8 (u_simfcn1_2_n_54),
        .\cont_bits2_reg_reg[0][0]_i_5__1 (u_simfcn1_2_n_46),
        .\cont_bits2_reg_reg[0][0]_i_5__1_0 (u_simfcn1_2_n_35),
        .\cont_bits2_reg_reg[0][0]_i_5__1_1 (u_simfcn1_2_n_59),
        .\cont_bits2_reg_reg[0][0]_i_5__1_2 (u_simfcn1_2_n_36),
        .\cont_bits2_reg_reg[0][0]_i_5__1_3 (u_simfcn1_2_n_60),
        .\cont_bits2_reg_reg[0][0]_i_5__1_4 (u_simfcn1_2_n_47),
        .\cont_bits2_reg_reg[0][0]_i_5__1_5 (u_simfcn1_2_n_37),
        .\cont_bits2_reg_reg[0][0]_i_5__1_6 (u_simfcn1_2_n_61),
        .\cont_bits2_reg_reg[0][0]_i_5__1_7 (u_simfcn1_2_n_38),
        .\cont_bits2_reg_reg[0][0]_i_5__1_8 (u_simfcn1_2_n_62),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_10_n_0),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_10_n_10),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_10_n_11),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_10_n_1),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_10_n_2),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_10_n_3),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_10_n_4),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_10_n_5),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_10_n_6),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_10_n_7),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_10_n_8),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_10_n_9),
        .rst(rst),
        .tmp_0_9(tmp_0_9),
        .tmp_10_10(tmp_10_10),
        .tmp_11_10(tmp_11_10),
        .tmp_1_10(tmp_1_10),
        .\tmp_222_reg[11][0] (\tmp_222[0][0]_i_5_n_0 ),
        .\tmp_222_reg[11][0]_0 (\tmp_222[0][0]_i_7_n_0 ),
        .tmp_2_10(tmp_2_10),
        .tmp_3_10(tmp_3_10),
        .tmp_4_10(tmp_4_10),
        .tmp_5_10(tmp_5_10),
        .tmp_6_10(tmp_6_10),
        .tmp_7_10(tmp_7_10),
        .tmp_8_10(tmp_8_10),
        .tmp_9_10(tmp_9_10));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_2 u_simfcn1_11
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[10][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__2 (u_simfcn1_3_n_1),
        .\cont_bits2_reg_reg[0][0]_i_2__2_0 (u_simfcn1_3_n_0),
        .\cont_bits2_reg_reg[0][0]_i_2__2_1 (u_simfcn1_3_n_3),
        .\cont_bits2_reg_reg[0][0]_i_2__2_10 (u_simfcn1_3_n_6),
        .\cont_bits2_reg_reg[0][0]_i_2__2_11 (u_simfcn1_3_n_13),
        .\cont_bits2_reg_reg[0][0]_i_2__2_12 (u_simfcn1_3_n_12),
        .\cont_bits2_reg_reg[0][0]_i_2__2_13 (u_simfcn1_3_n_15),
        .\cont_bits2_reg_reg[0][0]_i_2__2_14 (u_simfcn1_3_n_14),
        .\cont_bits2_reg_reg[0][0]_i_2__2_2 (u_simfcn1_3_n_2),
        .\cont_bits2_reg_reg[0][0]_i_2__2_3 (u_simfcn1_3_n_11),
        .\cont_bits2_reg_reg[0][0]_i_2__2_4 (u_simfcn1_3_n_9),
        .\cont_bits2_reg_reg[0][0]_i_2__2_5 (u_simfcn1_3_n_10),
        .\cont_bits2_reg_reg[0][0]_i_2__2_6 (u_simfcn1_3_n_8),
        .\cont_bits2_reg_reg[0][0]_i_2__2_7 (u_simfcn1_3_n_5),
        .\cont_bits2_reg_reg[0][0]_i_2__2_8 (u_simfcn1_3_n_4),
        .\cont_bits2_reg_reg[0][0]_i_2__2_9 (u_simfcn1_3_n_7),
        .rst(rst),
        .\tmp_221[0]_362 (\tmp_221[0]_362 ),
        .\tmp_221[10]_372 (\tmp_221[10]_372 ),
        .\tmp_221[11]_373 (\tmp_221[11]_373 ),
        .\tmp_221[1]_363 (\tmp_221[1]_363 ),
        .\tmp_221[2]_364 (\tmp_221[2]_364 ),
        .\tmp_221[3]_365 (\tmp_221[3]_365 ),
        .\tmp_221[4]_366 (\tmp_221[4]_366 ),
        .\tmp_221[5]_367 (\tmp_221[5]_367 ),
        .\tmp_221[6]_368 (\tmp_221[6]_368 ),
        .\tmp_221[7]_369 (\tmp_221[7]_369 ),
        .\tmp_221[8]_370 (\tmp_221[8]_370 ),
        .\tmp_221[9]_371 (\tmp_221[9]_371 ),
        .\tmp_222_reg[0][0] (u_simfcn1_10_n_0),
        .\tmp_222_reg[0][0]_0 (u_simfcn1_8_n_0),
        .\tmp_222_reg[10][0] (u_simfcn1_10_n_10),
        .\tmp_222_reg[10][0]_0 (u_simfcn1_8_n_10),
        .\tmp_222_reg[11][0] (u_simfcn1_10_n_11),
        .\tmp_222_reg[11][0]_0 (u_simfcn1_8_n_11),
        .\tmp_222_reg[1][0] (u_simfcn1_10_n_1),
        .\tmp_222_reg[1][0]_0 (u_simfcn1_8_n_1),
        .\tmp_222_reg[2][0] (u_simfcn1_10_n_2),
        .\tmp_222_reg[2][0]_0 (u_simfcn1_8_n_2),
        .\tmp_222_reg[3][0] (u_simfcn1_10_n_3),
        .\tmp_222_reg[3][0]_0 (u_simfcn1_8_n_3),
        .\tmp_222_reg[4][0] (u_simfcn1_10_n_4),
        .\tmp_222_reg[4][0]_0 (u_simfcn1_8_n_4),
        .\tmp_222_reg[5][0] (u_simfcn1_10_n_5),
        .\tmp_222_reg[5][0]_0 (u_simfcn1_8_n_5),
        .\tmp_222_reg[6][0] (u_simfcn1_10_n_6),
        .\tmp_222_reg[6][0]_0 (u_simfcn1_8_n_6),
        .\tmp_222_reg[7][0] (u_simfcn1_10_n_7),
        .\tmp_222_reg[7][0]_0 (u_simfcn1_8_n_7),
        .\tmp_222_reg[8][0] (u_simfcn1_10_n_8),
        .\tmp_222_reg[8][0]_0 (u_simfcn1_8_n_8),
        .\tmp_222_reg[9][0] (u_simfcn1_10_n_9),
        .\tmp_222_reg[9][0]_0 (u_simfcn1_8_n_9),
        .tmp_9(tmp_9));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_3 u_simfcn1_12
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__3 (u_simfcn1_4_n_22),
        .\cont_bits2_reg_reg[0][0]_i_2__3_0 (u_simfcn1_4_n_18),
        .\cont_bits2_reg_reg[0][0]_i_2__3_1 (u_simfcn1_4_n_24),
        .\cont_bits2_reg_reg[0][0]_i_2__3_10 (u_simfcn1_4_n_27),
        .\cont_bits2_reg_reg[0][0]_i_2__3_11 (u_simfcn1_4_n_34),
        .\cont_bits2_reg_reg[0][0]_i_2__3_12 (u_simfcn1_4_n_33),
        .\cont_bits2_reg_reg[0][0]_i_2__3_13 (u_simfcn1_4_n_36),
        .\cont_bits2_reg_reg[0][0]_i_2__3_14 (u_simfcn1_4_n_35),
        .\cont_bits2_reg_reg[0][0]_i_2__3_2 (u_simfcn1_4_n_23),
        .\cont_bits2_reg_reg[0][0]_i_2__3_3 (u_simfcn1_4_n_32),
        .\cont_bits2_reg_reg[0][0]_i_2__3_4 (u_simfcn1_4_n_30),
        .\cont_bits2_reg_reg[0][0]_i_2__3_5 (u_simfcn1_4_n_31),
        .\cont_bits2_reg_reg[0][0]_i_2__3_6 (u_simfcn1_4_n_29),
        .\cont_bits2_reg_reg[0][0]_i_2__3_7 (u_simfcn1_4_n_26),
        .\cont_bits2_reg_reg[0][0]_i_2__3_8 (u_simfcn1_4_n_25),
        .\cont_bits2_reg_reg[0][0]_i_2__3_9 (u_simfcn1_4_n_28),
        .rst(rst),
        .tmp_0_12(tmp_0_12),
        .tmp_10_13(tmp_10_13),
        .tmp_11_13(tmp_11_13),
        .tmp_1_13(tmp_1_13),
        .tmp_2_13(tmp_2_13),
        .tmp_3_13(tmp_3_13),
        .tmp_4_13(tmp_4_13),
        .tmp_5_13(tmp_5_13),
        .tmp_6_13(tmp_6_13),
        .tmp_7_13(tmp_7_13),
        .tmp_8_13(tmp_8_13),
        .tmp_9_13(tmp_9_13));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_4 u_simfcn1_13
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[10][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__4 (u_simfcn1_5_n_13),
        .\cont_bits2_reg_reg[0][0]_i_2__4_0 (u_simfcn1_5_n_12),
        .\cont_bits2_reg_reg[0][0]_i_2__4_1 (u_simfcn1_5_n_15),
        .\cont_bits2_reg_reg[0][0]_i_2__4_10 (u_simfcn1_5_n_18),
        .\cont_bits2_reg_reg[0][0]_i_2__4_11 (u_simfcn1_5_n_25),
        .\cont_bits2_reg_reg[0][0]_i_2__4_12 (u_simfcn1_5_n_24),
        .\cont_bits2_reg_reg[0][0]_i_2__4_13 (u_simfcn1_5_n_27),
        .\cont_bits2_reg_reg[0][0]_i_2__4_14 (u_simfcn1_5_n_26),
        .\cont_bits2_reg_reg[0][0]_i_2__4_2 (u_simfcn1_5_n_14),
        .\cont_bits2_reg_reg[0][0]_i_2__4_3 (u_simfcn1_5_n_23),
        .\cont_bits2_reg_reg[0][0]_i_2__4_4 (u_simfcn1_5_n_21),
        .\cont_bits2_reg_reg[0][0]_i_2__4_5 (u_simfcn1_5_n_22),
        .\cont_bits2_reg_reg[0][0]_i_2__4_6 (u_simfcn1_5_n_20),
        .\cont_bits2_reg_reg[0][0]_i_2__4_7 (u_simfcn1_5_n_17),
        .\cont_bits2_reg_reg[0][0]_i_2__4_8 (u_simfcn1_5_n_16),
        .\cont_bits2_reg_reg[0][0]_i_2__4_9 (u_simfcn1_5_n_19),
        .rst(rst),
        .tmp_0_13(tmp_0_13),
        .tmp_10_14(tmp_10_14),
        .tmp_11_14(tmp_11_14),
        .tmp_1_14(tmp_1_14),
        .tmp_2_14(tmp_2_14),
        .tmp_3_14(tmp_3_14),
        .tmp_4_14(tmp_4_14),
        .tmp_5_14(tmp_5_14),
        .tmp_6_14(tmp_6_14),
        .tmp_7_14(tmp_7_14),
        .tmp_8_14(tmp_8_14),
        .tmp_9_14(tmp_9_14));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_5 u_simfcn1_14
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__5 (u_simfcn1_6_n_13),
        .\cont_bits2_reg_reg[0][0]_i_2__5_0 (u_simfcn1_6_n_12),
        .\cont_bits2_reg_reg[0][0]_i_2__5_1 (u_simfcn1_6_n_15),
        .\cont_bits2_reg_reg[0][0]_i_2__5_10 (u_simfcn1_6_n_18),
        .\cont_bits2_reg_reg[0][0]_i_2__5_11 (u_simfcn1_6_n_25),
        .\cont_bits2_reg_reg[0][0]_i_2__5_12 (u_simfcn1_6_n_24),
        .\cont_bits2_reg_reg[0][0]_i_2__5_13 (u_simfcn1_6_n_27),
        .\cont_bits2_reg_reg[0][0]_i_2__5_14 (u_simfcn1_6_n_26),
        .\cont_bits2_reg_reg[0][0]_i_2__5_2 (u_simfcn1_6_n_14),
        .\cont_bits2_reg_reg[0][0]_i_2__5_3 (u_simfcn1_6_n_23),
        .\cont_bits2_reg_reg[0][0]_i_2__5_4 (u_simfcn1_6_n_21),
        .\cont_bits2_reg_reg[0][0]_i_2__5_5 (u_simfcn1_6_n_22),
        .\cont_bits2_reg_reg[0][0]_i_2__5_6 (u_simfcn1_6_n_20),
        .\cont_bits2_reg_reg[0][0]_i_2__5_7 (u_simfcn1_6_n_17),
        .\cont_bits2_reg_reg[0][0]_i_2__5_8 (u_simfcn1_6_n_16),
        .\cont_bits2_reg_reg[0][0]_i_2__5_9 (u_simfcn1_6_n_19),
        .rst(rst),
        .tmp_0_14(tmp_0_14),
        .tmp_10_15(tmp_10_15),
        .tmp_11_15(tmp_11_15),
        .tmp_1_15(tmp_1_15),
        .tmp_2_15(tmp_2_15),
        .tmp_3_15(tmp_3_15),
        .tmp_4_15(tmp_4_15),
        .tmp_5_15(tmp_5_15),
        .tmp_6_15(tmp_6_15),
        .tmp_7_15(tmp_7_15),
        .tmp_8_15(tmp_8_15),
        .tmp_9_15(tmp_9_15));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_6 u_simfcn1_15
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[10][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg[0][0]_i_2__6 (u_simfcn1_7_n_13),
        .\cont_bits2_reg_reg[0][0]_i_2__6_0 (u_simfcn1_7_n_12),
        .\cont_bits2_reg_reg[0][0]_i_2__6_1 (u_simfcn1_7_n_15),
        .\cont_bits2_reg_reg[0][0]_i_2__6_10 (u_simfcn1_7_n_18),
        .\cont_bits2_reg_reg[0][0]_i_2__6_11 (u_simfcn1_7_n_25),
        .\cont_bits2_reg_reg[0][0]_i_2__6_12 (u_simfcn1_7_n_24),
        .\cont_bits2_reg_reg[0][0]_i_2__6_13 (u_simfcn1_7_n_27),
        .\cont_bits2_reg_reg[0][0]_i_2__6_14 (u_simfcn1_7_n_26),
        .\cont_bits2_reg_reg[0][0]_i_2__6_2 (u_simfcn1_7_n_14),
        .\cont_bits2_reg_reg[0][0]_i_2__6_3 (u_simfcn1_7_n_23),
        .\cont_bits2_reg_reg[0][0]_i_2__6_4 (u_simfcn1_7_n_21),
        .\cont_bits2_reg_reg[0][0]_i_2__6_5 (u_simfcn1_7_n_22),
        .\cont_bits2_reg_reg[0][0]_i_2__6_6 (u_simfcn1_7_n_20),
        .\cont_bits2_reg_reg[0][0]_i_2__6_7 (u_simfcn1_7_n_17),
        .\cont_bits2_reg_reg[0][0]_i_2__6_8 (u_simfcn1_7_n_16),
        .\cont_bits2_reg_reg[0][0]_i_2__6_9 (u_simfcn1_7_n_19),
        .rst(rst),
        .tmp_0_15(tmp_0_15),
        .tmp_10_16(tmp_10_16),
        .tmp_11_16(tmp_11_16),
        .tmp_1_16(tmp_1_16),
        .tmp_2_16(tmp_2_16),
        .tmp_3_16(tmp_3_16),
        .tmp_4_16(tmp_4_16),
        .tmp_5_16(tmp_5_16),
        .tmp_6_16(tmp_6_16),
        .tmp_7_16(tmp_7_16),
        .tmp_8_16(tmp_8_16),
        .tmp_9_16(tmp_9_16));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_7 u_simfcn1_2
       (.Q(is_SPI_MNGR_41),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cnt_clk_6[14]_i_13 (tmp_34[0]),
        .cont_bits2_0_1(\cont_bits2_12[0]_580 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_590 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_591 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_581 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_582 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_583 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_584 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_585 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_586 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_587 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_588 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_589 ),
        .\cont_bits2_downsample_bypass_reg_reg[0][0]_0 (u_simfcn1_2_n_24),
        .\cont_bits2_downsample_bypass_reg_reg[10][0]_0 (u_simfcn1_2_n_20),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (u_simfcn1_2_n_19),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_1 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_downsample_bypass_reg_reg[1][0]_0 (u_simfcn1_2_n_26),
        .\cont_bits2_downsample_bypass_reg_reg[2][0]_0 (u_simfcn1_2_n_27),
        .\cont_bits2_downsample_bypass_reg_reg[3][0]_0 (u_simfcn1_2_n_28),
        .\cont_bits2_downsample_bypass_reg_reg[4][0]_0 (u_simfcn1_2_n_29),
        .\cont_bits2_downsample_bypass_reg_reg[5][0]_0 (u_simfcn1_2_n_30),
        .\cont_bits2_downsample_bypass_reg_reg[6][0]_0 (u_simfcn1_2_n_25),
        .\cont_bits2_downsample_bypass_reg_reg[7][0]_0 (u_simfcn1_2_n_23),
        .\cont_bits2_downsample_bypass_reg_reg[8][0]_0 (u_simfcn1_2_n_22),
        .\cont_bits2_downsample_bypass_reg_reg[9][0]_0 (u_simfcn1_2_n_21),
        .\cont_bits2_reg_reg[0][0]_i_14__1 (tmp_121),
        .\cont_bits2_reg_reg[0][0]_i_14__1_0 (tmp_116),
        .\cont_bits2_reg_reg[0][0]_i_14__1_1 (v3_2_1),
        .\cont_bits2_reg_reg[0][0]_i_45__0 (u_simfcn1_4_n_37),
        .\cont_bits2_reg_reg[0][0]_i_45__0_0 (u_simfcn1_4_n_12),
        .\is_SPI_MNGR_39_reg[0] (u_simfcn1_2_n_17),
        .\is_SPI_MNGR_39_reg[0]_0 (\tmp_2_reg_n_0_[0] ),
        .\is_SPI_MNGR_39_reg[0]_1 (\tmp_45_reg_n_0_[0] ),
        .\is_SPI_MNGR_39_reg[0]_2 (\tmp_42_reg_n_0_[0] ),
        .\is_SPI_MNGR_39_reg[0]_3 (\tmp_74_reg_n_0_[0] ),
        .\is_SPI_MNGR_39_reg[3] (u_simfcn1_2_n_13),
        .\is_SPI_MNGR_39_reg[3]_0 (u_simfcn1_2_n_16),
        .\is_SPI_MNGR_39_reg[4] (u_simfcn1_2_n_14),
        .rst(rst),
        .s_172(s_172),
        .s_173(s_173),
        .s_174(s_174),
        .s_175(s_175),
        .s_176(s_176),
        .s_177(s_177),
        .s_181(s_181),
        .s_23_reg(u_simfcn1_2_n_18),
        .s_57_reg(u_simfcn1_2_n_31),
        .s_57_reg_0(u_simfcn1_2_n_33),
        .s_57_reg_1(u_simfcn1_2_n_35),
        .s_57_reg_10(u_simfcn1_2_n_49),
        .s_57_reg_2(u_simfcn1_2_n_37),
        .s_57_reg_3(u_simfcn1_2_n_39),
        .s_57_reg_4(u_simfcn1_2_n_41),
        .s_57_reg_5(u_simfcn1_2_n_44),
        .s_57_reg_6(u_simfcn1_2_n_45),
        .s_57_reg_7(u_simfcn1_2_n_46),
        .s_57_reg_8(u_simfcn1_2_n_47),
        .s_57_reg_9(u_simfcn1_2_n_48),
        .s_58_reg(u_simfcn1_2_n_43),
        .s_58_reg_0(u_simfcn1_2_n_50),
        .s_79(s_79),
        .s_84(s_84),
        .s_89(s_89),
        .s_94(s_94),
        .s_95(s_95),
        .s_96(s_96),
        .\tmp_108_reg[11] (u_simfcn1_2_n_38),
        .\tmp_108_reg[13] (u_simfcn1_2_n_40),
        .\tmp_108_reg[15] (u_simfcn1_2_n_42),
        .\tmp_108_reg[1] (u_simfcn1_2_n_32),
        .\tmp_108_reg[3] (u_simfcn1_2_n_34),
        .\tmp_108_reg[9] (u_simfcn1_2_n_36),
        .tmp_11(tmp_11[0]),
        .\tmp_11_reg[0] (u_simfcn1_2_n_12),
        .tmp_204(tmp_204),
        .tmp_210(tmp_210),
        .tmp_212(tmp_212),
        .tmp_214(tmp_214),
        .\tmp_236_reg[0][0] (\cont_bits2_12[0]_604 ),
        .\tmp_236_reg[10][0] (\cont_bits2_12[10]_614 ),
        .\tmp_236_reg[11][0] (\cont_bits2_12[11]_615 ),
        .\tmp_236_reg[1][0] (\cont_bits2_12[1]_605 ),
        .\tmp_236_reg[2][0] (\cont_bits2_12[2]_606 ),
        .\tmp_236_reg[3][0] (\cont_bits2_12[3]_607 ),
        .\tmp_236_reg[4][0] (\cont_bits2_12[4]_608 ),
        .\tmp_236_reg[5][0] (\cont_bits2_12[5]_609 ),
        .\tmp_236_reg[6][0] (\cont_bits2_12[6]_610 ),
        .\tmp_236_reg[7][0] (\cont_bits2_12[7]_611 ),
        .\tmp_236_reg[8][0] (\cont_bits2_12[8]_612 ),
        .\tmp_236_reg[9][0] (\cont_bits2_12[9]_613 ),
        .tmp_25(tmp_25[1:0]),
        .\tmp_253[0]_i_2 (u_simfcn1_4_n_17),
        .\tmp_253_reg[0] (u_simfcn1_4_n_15),
        .\tmp_253_reg[0]_0 (u_simfcn1_4_n_41),
        .\tmp_253_reg[0]_1 (u_simfcn1_4_n_47),
        .\tmp_253_reg[0]_2 (u_simfcn1_4_n_46),
        .\tmp_45_reg[0] (u_simfcn1_2_n_15),
        .\v3_2_1_reg[0] (u_simfcn1_2_n_51),
        .\v3_2_1_reg[10] (u_simfcn1_2_n_61),
        .\v3_2_1_reg[11] (u_simfcn1_2_n_62),
        .\v3_2_1_reg[12] (u_simfcn1_2_n_63),
        .\v3_2_1_reg[13] (u_simfcn1_2_n_64),
        .\v3_2_1_reg[14] (u_simfcn1_2_n_65),
        .\v3_2_1_reg[15] (u_simfcn1_2_n_66),
        .\v3_2_1_reg[1] (u_simfcn1_2_n_52),
        .\v3_2_1_reg[2] (u_simfcn1_2_n_53),
        .\v3_2_1_reg[3] (u_simfcn1_2_n_54),
        .\v3_2_1_reg[4] (u_simfcn1_2_n_55),
        .\v3_2_1_reg[5] (u_simfcn1_2_n_56),
        .\v3_2_1_reg[6] (u_simfcn1_2_n_57),
        .\v3_2_1_reg[7] (u_simfcn1_2_n_58),
        .\v3_2_1_reg[8] (u_simfcn1_2_n_59),
        .\v3_2_1_reg[9] (u_simfcn1_2_n_60));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_8 u_simfcn1_3
       (.Q(v3_1_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_580 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_590 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_591 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_581 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_582 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_583 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_584 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_585 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_586 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_587 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_588 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_589 ),
        .\cont_bits2_downsample_bypass_reg_reg[5][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .rst(rst),
        .s_172(s_172),
        .s_173(s_173),
        .s_19_reg(u_simfcn1_3_n_16),
        .s_19_reg_0(u_simfcn1_3_n_17),
        .s_19_reg_1(u_simfcn1_3_n_18),
        .s_19_reg_10(u_simfcn1_3_n_27),
        .s_19_reg_2(u_simfcn1_3_n_19),
        .s_19_reg_3(u_simfcn1_3_n_20),
        .s_19_reg_4(u_simfcn1_3_n_21),
        .s_19_reg_5(u_simfcn1_3_n_22),
        .s_19_reg_6(u_simfcn1_3_n_23),
        .s_19_reg_7(u_simfcn1_3_n_24),
        .s_19_reg_8(u_simfcn1_3_n_25),
        .s_19_reg_9(u_simfcn1_3_n_26),
        .\tmp_123_reg[0] (u_simfcn1_4_n_19),
        .\tmp_123_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_123_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_123_reg[15] (tmp_136),
        .\tmp_123_reg[15]_0 (tmp_131),
        .\v3_1_1_reg[0] (u_simfcn1_3_n_15),
        .\v3_1_1_reg[10] (u_simfcn1_3_n_5),
        .\v3_1_1_reg[11] (u_simfcn1_3_n_4),
        .\v3_1_1_reg[12] (u_simfcn1_3_n_3),
        .\v3_1_1_reg[13] (u_simfcn1_3_n_2),
        .\v3_1_1_reg[14] (u_simfcn1_3_n_1),
        .\v3_1_1_reg[15] (u_simfcn1_3_n_0),
        .\v3_1_1_reg[1] (u_simfcn1_3_n_14),
        .\v3_1_1_reg[2] (u_simfcn1_3_n_13),
        .\v3_1_1_reg[3] (u_simfcn1_3_n_12),
        .\v3_1_1_reg[4] (u_simfcn1_3_n_11),
        .\v3_1_1_reg[5] (u_simfcn1_3_n_10),
        .\v3_1_1_reg[6] (u_simfcn1_3_n_9),
        .\v3_1_1_reg[7] (u_simfcn1_3_n_8),
        .\v3_1_1_reg[8] (u_simfcn1_3_n_7),
        .\v3_1_1_reg[9] (u_simfcn1_3_n_6));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_9 u_simfcn1_4
       (.Q(is_SPI_MNGR_41),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cnt_clk_6[14]_i_11 (\tmp_74_reg_n_0_[1] ),
        .\cont_bits2_13[10]_544 (\cont_bits2_13[10]_544 ),
        .\cont_bits2_13[11]_545 (\cont_bits2_13[11]_545 ),
        .\cont_bits2_13[4]_538 (\cont_bits2_13[4]_538 ),
        .\cont_bits2_13[5]_542 (\cont_bits2_13[5]_542 ),
        .\cont_bits2_13[6]_543 (\cont_bits2_13[6]_543 ),
        .\cont_bits2_13[7]_539 (\cont_bits2_13[7]_539 ),
        .\cont_bits2_13[8]_540 (\cont_bits2_13[8]_540 ),
        .\cont_bits2_13[9]_541 (\cont_bits2_13[9]_541 ),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_4_n_3),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_4_n_2),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_4_n_1),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_4_n_0),
        .\is_SPI_MNGR_39[3]_i_2 (\tmp_45_reg_n_0_[3] ),
        .\is_SPI_MNGR_39_reg[0] (u_simfcn1_4_n_47),
        .\is_SPI_MNGR_39_reg[1] (u_simfcn1_4_n_39),
        .\is_SPI_MNGR_39_reg[1]_0 (u_simfcn1_4_n_42),
        .\is_SPI_MNGR_39_reg[2] (u_simfcn1_4_n_16),
        .\is_SPI_MNGR_39_reg[2]_0 (u_simfcn1_4_n_40),
        .\is_SPI_MNGR_39_reg[2]_1 (u_simfcn1_4_n_41),
        .\is_SPI_MNGR_39_reg[2]_2 (u_simfcn1_4_n_45),
        .\is_SPI_MNGR_39_reg[2]_3 (u_simfcn1_4_n_46),
        .\is_SPI_MNGR_39_reg[3] (u_simfcn1_4_n_19),
        .\is_SPI_MNGR_39_reg[3]_0 (u_simfcn1_4_n_20),
        .\is_SPI_MNGR_39_reg[3]_1 (u_simfcn1_4_n_37),
        .\is_SPI_MNGR_39_reg[3]_2 (u_simfcn1_4_n_38),
        .\is_SPI_MNGR_39_reg[4] (u_simfcn1_4_n_15),
        .rst(rst),
        .s_174(s_174),
        .s_175(s_175),
        .s_176(s_176),
        .s_177(s_177),
        .s_57_reg(u_simfcn1_4_n_21),
        .s_79(s_79),
        .s_84(s_84),
        .s_89(s_89),
        .s_94(s_94),
        .s_95(s_95),
        .s_96(s_96),
        .tmp_11(tmp_11[4:1]),
        .\tmp_11_reg[4] (u_simfcn1_4_n_12),
        .\tmp_11_reg[4]_0 (u_simfcn1_4_n_13),
        .tmp_13_reg(u_simfcn1_4_n_43),
        .\tmp_141_reg[0] (u_simfcn1_2_n_13),
        .\tmp_141_reg[15] (v2_2_1),
        .\tmp_141_reg[15]_0 (tmp_154),
        .\tmp_141_reg[15]_1 (tmp_149),
        .tmp_19_reg(u_simfcn1_4_n_17),
        .tmp_204(tmp_204),
        .tmp_210(tmp_210),
        .tmp_212(tmp_212),
        .tmp_214(tmp_214),
        .tmp_25(tmp_25[4:1]),
        .\tmp_253[0]_i_2 (\tmp_45_reg_n_0_[1] ),
        .\tmp_2_reg[4] (u_simfcn1_4_n_14),
        .\tmp_2_reg[4]_0 ({\tmp_42_reg_n_0_[4] ,\tmp_42_reg_n_0_[3] ,\tmp_42_reg_n_0_[1] }),
        .\tmp_2_reg[4]_1 (\tmp_2_reg_n_0_[4] ),
        .tmp_34(tmp_34[4:1]),
        .\tmp_34_reg[2] (u_simfcn1_4_n_44),
        .\tmp_58[15]_i_7 (\tmp_2_reg_n_0_[2] ),
        .\tmp_58[15]_i_7_0 (\tmp_42_reg_n_0_[2] ),
        .\tmp_58[15]_i_7_1 (\tmp_45_reg_n_0_[2] ),
        .\tmp_58[15]_i_7_2 (\tmp_74_reg_n_0_[2] ),
        .\v2_2_1_reg[0] (u_simfcn1_4_n_36),
        .\v2_2_1_reg[10] (u_simfcn1_4_n_26),
        .\v2_2_1_reg[11] (u_simfcn1_4_n_25),
        .\v2_2_1_reg[12] (u_simfcn1_4_n_24),
        .\v2_2_1_reg[13] (u_simfcn1_4_n_23),
        .\v2_2_1_reg[14] (u_simfcn1_4_n_22),
        .\v2_2_1_reg[15] (u_simfcn1_4_n_18),
        .\v2_2_1_reg[1] (u_simfcn1_4_n_35),
        .\v2_2_1_reg[2] (u_simfcn1_4_n_34),
        .\v2_2_1_reg[3] (u_simfcn1_4_n_33),
        .\v2_2_1_reg[4] (u_simfcn1_4_n_32),
        .\v2_2_1_reg[5] (u_simfcn1_4_n_31),
        .\v2_2_1_reg[6] (u_simfcn1_4_n_30),
        .\v2_2_1_reg[7] (u_simfcn1_4_n_29),
        .\v2_2_1_reg[8] (u_simfcn1_4_n_28),
        .\v2_2_1_reg[9] (u_simfcn1_4_n_27));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_10 u_simfcn1_5
       (.Q(v2_1_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_13[3]_534 (\cont_bits2_13[3]_534 ),
        .\cont_bits2_downsample_bypass_reg_reg[3][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_5_n_3),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_5_n_10),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_5_n_11),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_5_n_2),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_5_n_1),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_5_n_4),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_5_n_8),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_5_n_9),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_5_n_5),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_5_n_6),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_5_n_7),
        .rst(rst),
        .\tmp_157_reg[0] (u_simfcn1_4_n_19),
        .\tmp_157_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_157_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_157_reg[15] (tmp_170),
        .\tmp_157_reg[15]_0 (tmp_165),
        .\v2_1_1_reg[0] (u_simfcn1_5_n_27),
        .\v2_1_1_reg[10] (u_simfcn1_5_n_17),
        .\v2_1_1_reg[11] (u_simfcn1_5_n_16),
        .\v2_1_1_reg[12] (u_simfcn1_5_n_15),
        .\v2_1_1_reg[13] (u_simfcn1_5_n_14),
        .\v2_1_1_reg[14] (u_simfcn1_5_n_13),
        .\v2_1_1_reg[15] (u_simfcn1_5_n_12),
        .\v2_1_1_reg[1] (u_simfcn1_5_n_26),
        .\v2_1_1_reg[2] (u_simfcn1_5_n_25),
        .\v2_1_1_reg[3] (u_simfcn1_5_n_24),
        .\v2_1_1_reg[4] (u_simfcn1_5_n_23),
        .\v2_1_1_reg[5] (u_simfcn1_5_n_22),
        .\v2_1_1_reg[6] (u_simfcn1_5_n_21),
        .\v2_1_1_reg[7] (u_simfcn1_5_n_20),
        .\v2_1_1_reg[8] (u_simfcn1_5_n_19),
        .\v2_1_1_reg[9] (u_simfcn1_5_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_11 u_simfcn1_6
       (.Q(v1_2_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_6_n_3),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_6_n_10),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_6_n_11),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_6_n_2),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_6_n_1),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_6_n_0),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_6_n_4),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_6_n_8),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_6_n_9),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_6_n_5),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_6_n_6),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_6_n_7),
        .rst(rst),
        .\tmp_173_reg[0] (u_simfcn1_4_n_19),
        .\tmp_173_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_173_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_173_reg[15] (tmp_186),
        .\tmp_173_reg[15]_0 (tmp_181),
        .\v1_2_1_reg[0] (u_simfcn1_6_n_27),
        .\v1_2_1_reg[10] (u_simfcn1_6_n_17),
        .\v1_2_1_reg[11] (u_simfcn1_6_n_16),
        .\v1_2_1_reg[12] (u_simfcn1_6_n_15),
        .\v1_2_1_reg[13] (u_simfcn1_6_n_14),
        .\v1_2_1_reg[14] (u_simfcn1_6_n_13),
        .\v1_2_1_reg[15] (u_simfcn1_6_n_12),
        .\v1_2_1_reg[1] (u_simfcn1_6_n_26),
        .\v1_2_1_reg[2] (u_simfcn1_6_n_25),
        .\v1_2_1_reg[3] (u_simfcn1_6_n_24),
        .\v1_2_1_reg[4] (u_simfcn1_6_n_23),
        .\v1_2_1_reg[5] (u_simfcn1_6_n_22),
        .\v1_2_1_reg[6] (u_simfcn1_6_n_21),
        .\v1_2_1_reg[7] (u_simfcn1_6_n_20),
        .\v1_2_1_reg[8] (u_simfcn1_6_n_19),
        .\v1_2_1_reg[9] (u_simfcn1_6_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_12 u_simfcn1_7
       (.Q(v1_1_1),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_13[0]_537 (\cont_bits2_13[0]_537 ),
        .\cont_bits2_13[1]_536 (\cont_bits2_13[1]_536 ),
        .\cont_bits2_13[2]_535 (\cont_bits2_13[2]_535 ),
        .\cont_bits2_downsample_bypass_reg_reg[3][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_7_n_10),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_7_n_11),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_7_n_0),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_7_n_4),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_7_n_8),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_7_n_9),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_7_n_5),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_7_n_6),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_7_n_7),
        .rst(rst),
        .\tmp_189_reg[0] (u_simfcn1_4_n_19),
        .\tmp_189_reg[0]_0 (u_simfcn1_4_n_20),
        .\tmp_189_reg[0]_1 (u_simfcn1_4_n_21),
        .\tmp_189_reg[15] (tmp_202),
        .\tmp_189_reg[15]_0 (tmp_197),
        .\v1_1_1_reg[0] (u_simfcn1_7_n_27),
        .\v1_1_1_reg[10] (u_simfcn1_7_n_17),
        .\v1_1_1_reg[11] (u_simfcn1_7_n_16),
        .\v1_1_1_reg[12] (u_simfcn1_7_n_15),
        .\v1_1_1_reg[13] (u_simfcn1_7_n_14),
        .\v1_1_1_reg[14] (u_simfcn1_7_n_13),
        .\v1_1_1_reg[15] (u_simfcn1_7_n_12),
        .\v1_1_1_reg[1] (u_simfcn1_7_n_26),
        .\v1_1_1_reg[2] (u_simfcn1_7_n_25),
        .\v1_1_1_reg[3] (u_simfcn1_7_n_24),
        .\v1_1_1_reg[4] (u_simfcn1_7_n_23),
        .\v1_1_1_reg[5] (u_simfcn1_7_n_22),
        .\v1_1_1_reg[6] (u_simfcn1_7_n_21),
        .\v1_1_1_reg[7] (u_simfcn1_7_n_20),
        .\v1_1_1_reg[8] (u_simfcn1_7_n_19),
        .\v1_1_1_reg[9] (u_simfcn1_7_n_18));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_13 u_simfcn1_8
       (.D({u_simfcn1_n_0,u_simfcn1_n_1,u_simfcn1_n_2,u_simfcn1_n_3,u_simfcn1_n_4,u_simfcn1_n_5,u_simfcn1_n_6,u_simfcn1_n_7,u_simfcn1_n_8,u_simfcn1_n_9,u_simfcn1_n_10,u_simfcn1_n_11,u_simfcn1_n_12,u_simfcn1_n_13,u_simfcn1_n_14,u_simfcn1_n_15}),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[0][0] (u_simfcn1_8_n_0),
        .\cont_bits2_reg_reg_reg[10][0] (u_simfcn1_8_n_10),
        .\cont_bits2_reg_reg_reg[11][0] (u_simfcn1_8_n_11),
        .\cont_bits2_reg_reg_reg[1][0] (u_simfcn1_8_n_1),
        .\cont_bits2_reg_reg_reg[2][0] (u_simfcn1_8_n_2),
        .\cont_bits2_reg_reg_reg[3][0] (u_simfcn1_8_n_3),
        .\cont_bits2_reg_reg_reg[4][0] (u_simfcn1_8_n_4),
        .\cont_bits2_reg_reg_reg[5][0] (u_simfcn1_8_n_5),
        .\cont_bits2_reg_reg_reg[6][0] (u_simfcn1_8_n_6),
        .\cont_bits2_reg_reg_reg[7][0] (u_simfcn1_8_n_7),
        .\cont_bits2_reg_reg_reg[8][0] (u_simfcn1_8_n_8),
        .\cont_bits2_reg_reg_reg[9][0] (u_simfcn1_8_n_9),
        .data1(data1),
        .rst(rst),
        .\tmp_222_reg[10][0] (\tmp_217[10][0]_i_1_n_0 ),
        .\tmp_222_reg[11][0] (\tmp_222[0][0]_i_8_n_0 ),
        .\tmp_222_reg[11][0]_0 (\tmp_222[0][0]_i_9_n_0 ),
        .\tmp_222_reg[11][0]_1 (\tmp_217[11][0]_i_1_n_0 ),
        .\tmp_222_reg[1][0] (\tmp_217[1][0]_i_1_n_0 ),
        .\tmp_222_reg[2][0] (\tmp_217[2][0]_i_1_n_0 ),
        .\tmp_222_reg[3][0] (\tmp_217[3][0]_i_1_n_0 ),
        .\tmp_222_reg[4][0] (\tmp_217[4][0]_i_1_n_0 ),
        .\tmp_222_reg[5][0] (\tmp_217[5][0]_i_1_n_0 ),
        .\tmp_222_reg[6][0] (\tmp_217[6][0]_i_1_n_0 ),
        .\tmp_222_reg[7][0] (\tmp_217[7][0]_i_1_n_0 ),
        .\tmp_222_reg[8][0] (\tmp_217[8][0]_i_1_n_0 ),
        .\tmp_222_reg[9][0] (\tmp_217[9][0]_i_1_n_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_14 u_simfcn1_9
       (.D({u_simfcn1_1_n_12,u_simfcn1_1_n_13,u_simfcn1_1_n_14,u_simfcn1_1_n_15,u_simfcn1_1_n_16,u_simfcn1_1_n_17,u_simfcn1_1_n_18,u_simfcn1_1_n_19,u_simfcn1_1_n_20,u_simfcn1_1_n_21,u_simfcn1_1_n_22,u_simfcn1_1_n_23,u_simfcn1_1_n_24,u_simfcn1_1_n_25,u_simfcn1_1_n_26,u_simfcn1_1_n_27}),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_downsample_bypass_reg_reg[10][0]_0 (\cont_bits2_downsample_bypass_reg_reg[10][0] ),
        .rst(rst),
        .tmp_0_9(tmp_0_9),
        .tmp_10_10(tmp_10_10),
        .tmp_11_10(tmp_11_10),
        .tmp_1_10(tmp_1_10),
        .tmp_2_10(tmp_2_10),
        .tmp_3_10(tmp_3_10),
        .tmp_4_10(tmp_4_10),
        .tmp_5_10(tmp_5_10),
        .tmp_6_10(tmp_6_10),
        .tmp_7_10(tmp_7_10),
        .tmp_8_10(tmp_8_10),
        .tmp_9_10(tmp_9_10));
  LUT5 #(
    .INIT(32'h00008000)) 
    \unitDelaySig[1][15]_i_1 
       (.I0(phase_0),
        .I1(clk_enable),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\counterSig_reg_n_0_[0] ),
        .I4(\counterSig_reg_n_0_[1] ),
        .O(p_20_out));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hB)) 
    \unitDelaySig[5][0]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_5_out[0]),
        .O(\tapped_delay_reg_next[4]_671 [0]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][0]_i_2 
       (.I0(\cnt_clk_6[0]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[0]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[0]),
        .O(p_5_out[0]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][10]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[10]),
        .O(\tapped_delay_reg_next[4]_671 [10]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][11]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[11]),
        .O(\tapped_delay_reg_next[4]_671 [11]));
  (* SOFT_HLUTNM = "soft_lutpair280" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][12]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[12]),
        .O(\tapped_delay_reg_next[4]_671 [12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][12]_i_3 
       (.I0(\cnt_clk_6[12]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[12]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[12]),
        .O(p_5_out[12]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][12]_i_4 
       (.I0(\cnt_clk_6[11]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[11]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[11]),
        .O(p_5_out[11]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][12]_i_5 
       (.I0(\cnt_clk_6[10]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[10]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[10]),
        .O(p_5_out[10]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][12]_i_6 
       (.I0(\cnt_clk_6[9]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[9]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[9]),
        .O(p_5_out[9]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][13]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[13]),
        .O(\tapped_delay_reg_next[4]_671 [13]));
  (* SOFT_HLUTNM = "soft_lutpair279" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][14]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[14]),
        .O(\tapped_delay_reg_next[4]_671 [14]));
  (* SOFT_HLUTNM = "soft_lutpair277" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][15]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[15]),
        .O(\tapped_delay_reg_next[4]_671 [15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][15]_i_3 
       (.I0(\cnt_clk_6[15]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[15]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[15]),
        .O(p_5_out[15]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][15]_i_4 
       (.I0(\cnt_clk_6[14]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[14]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[14]),
        .O(p_5_out[14]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][15]_i_5 
       (.I0(\cnt_clk_6[13]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[13]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[13]),
        .O(p_5_out[13]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][1]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[1]),
        .O(\tapped_delay_reg_next[4]_671 [1]));
  (* SOFT_HLUTNM = "soft_lutpair285" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][2]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[2]),
        .O(\tapped_delay_reg_next[4]_671 [2]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][3]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[3]),
        .O(\tapped_delay_reg_next[4]_671 [3]));
  (* SOFT_HLUTNM = "soft_lutpair284" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][4]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[4]),
        .O(\tapped_delay_reg_next[4]_671 [4]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][4]_i_3 
       (.I0(\cnt_clk_6[4]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[4]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[4]),
        .O(p_5_out[4]));
  LUT6 #(
    .INIT(64'hA8ABABABA8ABA8A8)) 
    \unitDelaySig[5][4]_i_4 
       (.I0(\cnt_clk_6[3]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\unitDelaySig[5][4]_i_7_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[3]),
        .O(p_5_out[3]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][4]_i_5 
       (.I0(\cnt_clk_6[2]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[2]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[2]),
        .O(p_5_out[2]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][4]_i_6 
       (.I0(\cnt_clk_6[1]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[1]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[1]),
        .O(p_5_out[1]));
  LUT6 #(
    .INIT(64'h44040000FFBFFFFF)) 
    \unitDelaySig[5][4]_i_7 
       (.I0(\is_SPI_MNGR_39[4]_i_1_n_0 ),
        .I1(\cnt_2[15]_i_2_n_0 ),
        .I2(\unitDelaySig_reg[1]_660 [3]),
        .I3(s_169),
        .I4(s_182),
        .I5(cnt_3[3]),
        .O(\unitDelaySig[5][4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][5]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[5]),
        .O(\tapped_delay_reg_next[4]_671 [5]));
  (* SOFT_HLUTNM = "soft_lutpair283" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][6]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[6]),
        .O(\tapped_delay_reg_next[4]_671 [6]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][7]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[7]),
        .O(\tapped_delay_reg_next[4]_671 [7]));
  (* SOFT_HLUTNM = "soft_lutpair282" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][8]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[8]),
        .O(\tapped_delay_reg_next[4]_671 [8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][8]_i_3 
       (.I0(\cnt_clk_6[8]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[8]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[8]),
        .O(p_5_out[8]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][8]_i_4 
       (.I0(\cnt_clk_6[7]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[7]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[7]),
        .O(p_5_out[7]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][8]_i_5 
       (.I0(\cnt_clk_6[6]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[6]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[6]),
        .O(p_5_out[6]));
  LUT6 #(
    .INIT(64'hABA8ABABABA8A8A8)) 
    \unitDelaySig[5][8]_i_6 
       (.I0(\cnt_clk_6[5]_i_1_n_0 ),
        .I1(\counterSig_reg_n_0_[1] ),
        .I2(\counterSig_reg_n_0_[2] ),
        .I3(\cnt_2[5]_i_1_n_0 ),
        .I4(\counterSig_reg_n_0_[0] ),
        .I5(p_2_out[5]),
        .O(p_5_out[5]));
  (* SOFT_HLUTNM = "soft_lutpair281" *) 
  LUT2 #(
    .INIT(4'hE)) 
    \unitDelaySig[5][9]_i_1 
       (.I0(p_1_in[16]),
        .I1(p_1_in[9]),
        .O(\tapped_delay_reg_next[4]_671 [9]));
  FDRE \unitDelaySig_reg[0][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [0]),
        .Q(\unitDelaySig_reg[0]_670 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [10]),
        .Q(\unitDelaySig_reg[0]_670 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [11]),
        .Q(\unitDelaySig_reg[0]_670 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [12]),
        .Q(\unitDelaySig_reg[0]_670 [12]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [13]),
        .Q(\unitDelaySig_reg[0]_670 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [14]),
        .Q(\unitDelaySig_reg[0]_670 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [15]),
        .Q(\unitDelaySig_reg[0]_670 [15]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [1]),
        .Q(\unitDelaySig_reg[0]_670 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [2]),
        .Q(\unitDelaySig_reg[0]_670 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [3]),
        .Q(\unitDelaySig_reg[0]_670 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [4]),
        .Q(\unitDelaySig_reg[0]_670 [4]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [5]),
        .Q(\unitDelaySig_reg[0]_670 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [6]),
        .Q(\unitDelaySig_reg[0]_670 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [7]),
        .Q(\unitDelaySig_reg[0]_670 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [8]),
        .Q(\unitDelaySig_reg[0]_670 [8]),
        .R(rst));
  FDRE \unitDelaySig_reg[0][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[0]_669 [9]),
        .Q(\unitDelaySig_reg[0]_670 [9]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [0]),
        .Q(\unitDelaySig_reg[1]_660 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [10]),
        .Q(\unitDelaySig_reg[1]_660 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [11]),
        .Q(\unitDelaySig_reg[1]_660 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [12]),
        .Q(\unitDelaySig_reg[1]_660 [12]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [13]),
        .Q(\unitDelaySig_reg[1]_660 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [14]),
        .Q(\unitDelaySig_reg[1]_660 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [15]),
        .Q(\unitDelaySig_reg[1]_660 [15]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [1]),
        .Q(\unitDelaySig_reg[1]_660 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [2]),
        .Q(\unitDelaySig_reg[1]_660 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [3]),
        .Q(\unitDelaySig_reg[1]_660 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [4]),
        .Q(\unitDelaySig_reg[1]_660 [4]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [5]),
        .Q(\unitDelaySig_reg[1]_660 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [6]),
        .Q(\unitDelaySig_reg[1]_660 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [7]),
        .Q(\unitDelaySig_reg[1]_660 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [8]),
        .Q(\unitDelaySig_reg[1]_660 [8]),
        .R(rst));
  FDRE \unitDelaySig_reg[1][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[1]_668 [9]),
        .Q(\unitDelaySig_reg[1]_660 [9]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [0]),
        .Q(\unitDelaySig_reg[2]_661 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [10]),
        .Q(\unitDelaySig_reg[2]_661 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [11]),
        .Q(\unitDelaySig_reg[2]_661 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [12]),
        .Q(\unitDelaySig_reg[2]_661 [12]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [13]),
        .Q(\unitDelaySig_reg[2]_661 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [14]),
        .Q(\unitDelaySig_reg[2]_661 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [15]),
        .Q(\unitDelaySig_reg[2]_661 [15]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [1]),
        .Q(\unitDelaySig_reg[2]_661 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [2]),
        .Q(\unitDelaySig_reg[2]_661 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [3]),
        .Q(\unitDelaySig_reg[2]_661 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [4]),
        .Q(\unitDelaySig_reg[2]_661 [4]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [5]),
        .Q(\unitDelaySig_reg[2]_661 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [6]),
        .Q(\unitDelaySig_reg[2]_661 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [7]),
        .Q(\unitDelaySig_reg[2]_661 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [8]),
        .Q(\unitDelaySig_reg[2]_661 [8]),
        .R(rst));
  FDRE \unitDelaySig_reg[2][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[2]_667 [9]),
        .Q(\unitDelaySig_reg[2]_661 [9]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [0]),
        .Q(\unitDelaySig_reg[3]_662 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [10]),
        .Q(\unitDelaySig_reg[3]_662 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [11]),
        .Q(\unitDelaySig_reg[3]_662 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [12]),
        .Q(\unitDelaySig_reg[3]_662 [12]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [13]),
        .Q(\unitDelaySig_reg[3]_662 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [14]),
        .Q(\unitDelaySig_reg[3]_662 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [15]),
        .Q(\unitDelaySig_reg[3]_662 [15]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [1]),
        .Q(\unitDelaySig_reg[3]_662 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [2]),
        .Q(\unitDelaySig_reg[3]_662 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [3]),
        .Q(\unitDelaySig_reg[3]_662 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [4]),
        .Q(\unitDelaySig_reg[3]_662 [4]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [5]),
        .Q(\unitDelaySig_reg[3]_662 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [6]),
        .Q(\unitDelaySig_reg[3]_662 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [7]),
        .Q(\unitDelaySig_reg[3]_662 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [8]),
        .Q(\unitDelaySig_reg[3]_662 [8]),
        .R(rst));
  FDRE \unitDelaySig_reg[3][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[3]_666 [9]),
        .Q(\unitDelaySig_reg[3]_662 [9]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [0]),
        .Q(\unitDelaySig_reg[4]_663 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [10]),
        .Q(\unitDelaySig_reg[4]_663 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [11]),
        .Q(\unitDelaySig_reg[4]_663 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [12]),
        .Q(\unitDelaySig_reg[4]_663 [12]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [13]),
        .Q(\unitDelaySig_reg[4]_663 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [14]),
        .Q(\unitDelaySig_reg[4]_663 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [15]),
        .Q(\unitDelaySig_reg[4]_663 [15]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [1]),
        .Q(\unitDelaySig_reg[4]_663 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [2]),
        .Q(\unitDelaySig_reg[4]_663 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [3]),
        .Q(\unitDelaySig_reg[4]_663 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [4]),
        .Q(\unitDelaySig_reg[4]_663 [4]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [5]),
        .Q(\unitDelaySig_reg[4]_663 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [6]),
        .Q(\unitDelaySig_reg[4]_663 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [7]),
        .Q(\unitDelaySig_reg[4]_663 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [8]),
        .Q(\unitDelaySig_reg[4]_663 [8]),
        .R(rst));
  FDRE \unitDelaySig_reg[4][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_reg[4]_665 [9]),
        .Q(\unitDelaySig_reg[4]_663 [9]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][0] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [0]),
        .Q(\unitDelaySig_reg[5]_664 [0]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][10] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [10]),
        .Q(\unitDelaySig_reg[5]_664 [10]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][11] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [11]),
        .Q(\unitDelaySig_reg[5]_664 [11]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][12] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [12]),
        .Q(\unitDelaySig_reg[5]_664 [12]),
        .R(rst));
  CARRY4 \unitDelaySig_reg[5][12]_i_2 
       (.CI(\unitDelaySig_reg[5][8]_i_2_n_0 ),
        .CO({\unitDelaySig_reg[5][12]_i_2_n_0 ,\unitDelaySig_reg[5][12]_i_2_n_1 ,\unitDelaySig_reg[5][12]_i_2_n_2 ,\unitDelaySig_reg[5][12]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S(p_5_out[12:9]));
  FDRE \unitDelaySig_reg[5][13] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [13]),
        .Q(\unitDelaySig_reg[5]_664 [13]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][14] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [14]),
        .Q(\unitDelaySig_reg[5]_664 [14]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][15] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [15]),
        .Q(\unitDelaySig_reg[5]_664 [15]),
        .R(rst));
  CARRY4 \unitDelaySig_reg[5][15]_i_2 
       (.CI(\unitDelaySig_reg[5][12]_i_2_n_0 ),
        .CO({p_1_in[16],\NLW_unitDelaySig_reg[5][15]_i_2_CO_UNCONNECTED [2],\unitDelaySig_reg[5][15]_i_2_n_2 ,\unitDelaySig_reg[5][15]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_unitDelaySig_reg[5][15]_i_2_O_UNCONNECTED [3],p_1_in[15:13]}),
        .S({1'b1,p_5_out[15:13]}));
  FDRE \unitDelaySig_reg[5][1] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [1]),
        .Q(\unitDelaySig_reg[5]_664 [1]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][2] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [2]),
        .Q(\unitDelaySig_reg[5]_664 [2]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][3] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [3]),
        .Q(\unitDelaySig_reg[5]_664 [3]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][4] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [4]),
        .Q(\unitDelaySig_reg[5]_664 [4]),
        .R(rst));
  CARRY4 \unitDelaySig_reg[5][4]_i_2 
       (.CI(1'b0),
        .CO({\unitDelaySig_reg[5][4]_i_2_n_0 ,\unitDelaySig_reg[5][4]_i_2_n_1 ,\unitDelaySig_reg[5][4]_i_2_n_2 ,\unitDelaySig_reg[5][4]_i_2_n_3 }),
        .CYINIT(p_5_out[0]),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S(p_5_out[4:1]));
  FDRE \unitDelaySig_reg[5][5] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [5]),
        .Q(\unitDelaySig_reg[5]_664 [5]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][6] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [6]),
        .Q(\unitDelaySig_reg[5]_664 [6]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][7] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [7]),
        .Q(\unitDelaySig_reg[5]_664 [7]),
        .R(rst));
  FDRE \unitDelaySig_reg[5][8] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [8]),
        .Q(\unitDelaySig_reg[5]_664 [8]),
        .R(rst));
  CARRY4 \unitDelaySig_reg[5][8]_i_2 
       (.CI(\unitDelaySig_reg[5][4]_i_2_n_0 ),
        .CO({\unitDelaySig_reg[5][8]_i_2_n_0 ,\unitDelaySig_reg[5][8]_i_2_n_1 ,\unitDelaySig_reg[5][8]_i_2_n_2 ,\unitDelaySig_reg[5][8]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S(p_5_out[8:5]));
  FDRE \unitDelaySig_reg[5][9] 
       (.C(clk),
        .CE(p_20_out),
        .D(\tapped_delay_reg_next[4]_671 [9]),
        .Q(\unitDelaySig_reg[5]_664 [9]),
        .R(rst));
  FDRE \v1_1_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [0]),
        .Q(v1_1_1[0]),
        .R(rst));
  FDRE \v1_1_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [10]),
        .Q(v1_1_1[10]),
        .R(rst));
  FDRE \v1_1_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [11]),
        .Q(v1_1_1[11]),
        .R(rst));
  FDRE \v1_1_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [12]),
        .Q(v1_1_1[12]),
        .R(rst));
  FDRE \v1_1_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [13]),
        .Q(v1_1_1[13]),
        .R(rst));
  FDRE \v1_1_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [14]),
        .Q(v1_1_1[14]),
        .R(rst));
  FDRE \v1_1_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [15]),
        .Q(v1_1_1[15]),
        .R(rst));
  FDRE \v1_1_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [1]),
        .Q(v1_1_1[1]),
        .R(rst));
  FDRE \v1_1_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [2]),
        .Q(v1_1_1[2]),
        .R(rst));
  FDRE \v1_1_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [3]),
        .Q(v1_1_1[3]),
        .R(rst));
  FDRE \v1_1_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [4]),
        .Q(v1_1_1[4]),
        .R(rst));
  FDRE \v1_1_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [5]),
        .Q(v1_1_1[5]),
        .R(rst));
  FDRE \v1_1_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [6]),
        .Q(v1_1_1[6]),
        .R(rst));
  FDRE \v1_1_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [7]),
        .Q(v1_1_1[7]),
        .R(rst));
  FDRE \v1_1_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [8]),
        .Q(v1_1_1[8]),
        .R(rst));
  FDRE \v1_1_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_1_1_reg[15]_0 [9]),
        .Q(v1_1_1[9]),
        .R(rst));
  FDRE \v1_2_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [0]),
        .Q(v1_2_1[0]),
        .R(rst));
  FDRE \v1_2_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [10]),
        .Q(v1_2_1[10]),
        .R(rst));
  FDRE \v1_2_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [11]),
        .Q(v1_2_1[11]),
        .R(rst));
  FDRE \v1_2_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [12]),
        .Q(v1_2_1[12]),
        .R(rst));
  FDRE \v1_2_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [13]),
        .Q(v1_2_1[13]),
        .R(rst));
  FDRE \v1_2_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [14]),
        .Q(v1_2_1[14]),
        .R(rst));
  FDRE \v1_2_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [15]),
        .Q(v1_2_1[15]),
        .R(rst));
  FDRE \v1_2_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [1]),
        .Q(v1_2_1[1]),
        .R(rst));
  FDRE \v1_2_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [2]),
        .Q(v1_2_1[2]),
        .R(rst));
  FDRE \v1_2_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [3]),
        .Q(v1_2_1[3]),
        .R(rst));
  FDRE \v1_2_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [4]),
        .Q(v1_2_1[4]),
        .R(rst));
  FDRE \v1_2_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [5]),
        .Q(v1_2_1[5]),
        .R(rst));
  FDRE \v1_2_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [6]),
        .Q(v1_2_1[6]),
        .R(rst));
  FDRE \v1_2_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [7]),
        .Q(v1_2_1[7]),
        .R(rst));
  FDRE \v1_2_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [8]),
        .Q(v1_2_1[8]),
        .R(rst));
  FDRE \v1_2_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v1_2_1_reg[15]_0 [9]),
        .Q(v1_2_1[9]),
        .R(rst));
  FDRE \v2_1_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [0]),
        .Q(v2_1_1[0]),
        .R(rst));
  FDRE \v2_1_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [10]),
        .Q(v2_1_1[10]),
        .R(rst));
  FDRE \v2_1_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [11]),
        .Q(v2_1_1[11]),
        .R(rst));
  FDRE \v2_1_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [12]),
        .Q(v2_1_1[12]),
        .R(rst));
  FDRE \v2_1_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [13]),
        .Q(v2_1_1[13]),
        .R(rst));
  FDRE \v2_1_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [14]),
        .Q(v2_1_1[14]),
        .R(rst));
  FDRE \v2_1_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [15]),
        .Q(v2_1_1[15]),
        .R(rst));
  FDRE \v2_1_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [1]),
        .Q(v2_1_1[1]),
        .R(rst));
  FDRE \v2_1_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [2]),
        .Q(v2_1_1[2]),
        .R(rst));
  FDRE \v2_1_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [3]),
        .Q(v2_1_1[3]),
        .R(rst));
  FDRE \v2_1_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [4]),
        .Q(v2_1_1[4]),
        .R(rst));
  FDRE \v2_1_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [5]),
        .Q(v2_1_1[5]),
        .R(rst));
  FDRE \v2_1_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [6]),
        .Q(v2_1_1[6]),
        .R(rst));
  FDRE \v2_1_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [7]),
        .Q(v2_1_1[7]),
        .R(rst));
  FDRE \v2_1_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [8]),
        .Q(v2_1_1[8]),
        .R(rst));
  FDRE \v2_1_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_1_1_reg[15]_0 [9]),
        .Q(v2_1_1[9]),
        .R(rst));
  FDRE \v2_2_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [0]),
        .Q(v2_2_1[0]),
        .R(rst));
  FDRE \v2_2_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [10]),
        .Q(v2_2_1[10]),
        .R(rst));
  FDRE \v2_2_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [11]),
        .Q(v2_2_1[11]),
        .R(rst));
  FDRE \v2_2_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [12]),
        .Q(v2_2_1[12]),
        .R(rst));
  FDRE \v2_2_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [13]),
        .Q(v2_2_1[13]),
        .R(rst));
  FDRE \v2_2_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [14]),
        .Q(v2_2_1[14]),
        .R(rst));
  FDRE \v2_2_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [15]),
        .Q(v2_2_1[15]),
        .R(rst));
  FDRE \v2_2_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [1]),
        .Q(v2_2_1[1]),
        .R(rst));
  FDRE \v2_2_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [2]),
        .Q(v2_2_1[2]),
        .R(rst));
  FDRE \v2_2_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [3]),
        .Q(v2_2_1[3]),
        .R(rst));
  FDRE \v2_2_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [4]),
        .Q(v2_2_1[4]),
        .R(rst));
  FDRE \v2_2_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [5]),
        .Q(v2_2_1[5]),
        .R(rst));
  FDRE \v2_2_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [6]),
        .Q(v2_2_1[6]),
        .R(rst));
  FDRE \v2_2_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [7]),
        .Q(v2_2_1[7]),
        .R(rst));
  FDRE \v2_2_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [8]),
        .Q(v2_2_1[8]),
        .R(rst));
  FDRE \v2_2_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v2_2_1_reg[15]_0 [9]),
        .Q(v2_2_1[9]),
        .R(rst));
  FDRE \v3_1_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[0]),
        .Q(v3_1_1[0]),
        .R(rst));
  FDRE \v3_1_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[10]),
        .Q(v3_1_1[10]),
        .R(rst));
  FDRE \v3_1_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[11]),
        .Q(v3_1_1[11]),
        .R(rst));
  FDRE \v3_1_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[12]),
        .Q(v3_1_1[12]),
        .R(rst));
  FDRE \v3_1_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[13]),
        .Q(v3_1_1[13]),
        .R(rst));
  FDRE \v3_1_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[14]),
        .Q(v3_1_1[14]),
        .R(rst));
  FDRE \v3_1_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[15]),
        .Q(v3_1_1[15]),
        .R(rst));
  FDRE \v3_1_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[1]),
        .Q(v3_1_1[1]),
        .R(rst));
  FDRE \v3_1_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[2]),
        .Q(v3_1_1[2]),
        .R(rst));
  FDRE \v3_1_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[3]),
        .Q(v3_1_1[3]),
        .R(rst));
  FDRE \v3_1_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[4]),
        .Q(v3_1_1[4]),
        .R(rst));
  FDRE \v3_1_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[5]),
        .Q(v3_1_1[5]),
        .R(rst));
  FDRE \v3_1_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[6]),
        .Q(v3_1_1[6]),
        .R(rst));
  FDRE \v3_1_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[7]),
        .Q(v3_1_1[7]),
        .R(rst));
  FDRE \v3_1_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[8]),
        .Q(v3_1_1[8]),
        .R(rst));
  FDRE \v3_1_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(D[9]),
        .Q(v3_1_1[9]),
        .R(rst));
  FDRE \v3_2_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [0]),
        .Q(v3_2_1[0]),
        .R(rst));
  FDRE \v3_2_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [10]),
        .Q(v3_2_1[10]),
        .R(rst));
  FDRE \v3_2_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [11]),
        .Q(v3_2_1[11]),
        .R(rst));
  FDRE \v3_2_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [12]),
        .Q(v3_2_1[12]),
        .R(rst));
  FDRE \v3_2_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [13]),
        .Q(v3_2_1[13]),
        .R(rst));
  FDRE \v3_2_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [14]),
        .Q(v3_2_1[14]),
        .R(rst));
  FDRE \v3_2_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [15]),
        .Q(v3_2_1[15]),
        .R(rst));
  FDRE \v3_2_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [1]),
        .Q(v3_2_1[1]),
        .R(rst));
  FDRE \v3_2_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [2]),
        .Q(v3_2_1[2]),
        .R(rst));
  FDRE \v3_2_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [3]),
        .Q(v3_2_1[3]),
        .R(rst));
  FDRE \v3_2_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [4]),
        .Q(v3_2_1[4]),
        .R(rst));
  FDRE \v3_2_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [5]),
        .Q(v3_2_1[5]),
        .R(rst));
  FDRE \v3_2_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [6]),
        .Q(v3_2_1[6]),
        .R(rst));
  FDRE \v3_2_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [7]),
        .Q(v3_2_1[7]),
        .R(rst));
  FDRE \v3_2_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [8]),
        .Q(v3_2_1[8]),
        .R(rst));
  FDRE \v3_2_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v3_2_1_reg[15]_0 [9]),
        .Q(v3_2_1[9]),
        .R(rst));
  FDRE \v4_1_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [0]),
        .Q(v4_1_1[0]),
        .R(rst));
  FDRE \v4_1_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [10]),
        .Q(v4_1_1[10]),
        .R(rst));
  FDRE \v4_1_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [11]),
        .Q(v4_1_1[11]),
        .R(rst));
  FDRE \v4_1_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [12]),
        .Q(v4_1_1[12]),
        .R(rst));
  FDRE \v4_1_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [13]),
        .Q(v4_1_1[13]),
        .R(rst));
  FDRE \v4_1_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [14]),
        .Q(v4_1_1[14]),
        .R(rst));
  FDRE \v4_1_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [15]),
        .Q(v4_1_1[15]),
        .R(rst));
  FDRE \v4_1_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [1]),
        .Q(v4_1_1[1]),
        .R(rst));
  FDRE \v4_1_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [2]),
        .Q(v4_1_1[2]),
        .R(rst));
  FDRE \v4_1_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [3]),
        .Q(v4_1_1[3]),
        .R(rst));
  FDRE \v4_1_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [4]),
        .Q(v4_1_1[4]),
        .R(rst));
  FDRE \v4_1_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [5]),
        .Q(v4_1_1[5]),
        .R(rst));
  FDRE \v4_1_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [6]),
        .Q(v4_1_1[6]),
        .R(rst));
  FDRE \v4_1_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [7]),
        .Q(v4_1_1[7]),
        .R(rst));
  FDRE \v4_1_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [8]),
        .Q(v4_1_1[8]),
        .R(rst));
  FDRE \v4_1_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_1_1_reg[15]_0 [9]),
        .Q(v4_1_1[9]),
        .R(rst));
  FDRE \v4_2_1_reg[0] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [0]),
        .Q(v4_2_1[0]),
        .R(rst));
  FDRE \v4_2_1_reg[10] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [10]),
        .Q(v4_2_1[10]),
        .R(rst));
  FDRE \v4_2_1_reg[11] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [11]),
        .Q(v4_2_1[11]),
        .R(rst));
  FDRE \v4_2_1_reg[12] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [12]),
        .Q(v4_2_1[12]),
        .R(rst));
  FDRE \v4_2_1_reg[13] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [13]),
        .Q(v4_2_1[13]),
        .R(rst));
  FDRE \v4_2_1_reg[14] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [14]),
        .Q(v4_2_1[14]),
        .R(rst));
  FDRE \v4_2_1_reg[15] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [15]),
        .Q(v4_2_1[15]),
        .R(rst));
  FDRE \v4_2_1_reg[1] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [1]),
        .Q(v4_2_1[1]),
        .R(rst));
  FDRE \v4_2_1_reg[2] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [2]),
        .Q(v4_2_1[2]),
        .R(rst));
  FDRE \v4_2_1_reg[3] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [3]),
        .Q(v4_2_1[3]),
        .R(rst));
  FDRE \v4_2_1_reg[4] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [4]),
        .Q(v4_2_1[4]),
        .R(rst));
  FDRE \v4_2_1_reg[5] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [5]),
        .Q(v4_2_1[5]),
        .R(rst));
  FDRE \v4_2_1_reg[6] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [6]),
        .Q(v4_2_1[6]),
        .R(rst));
  FDRE \v4_2_1_reg[7] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [7]),
        .Q(v4_2_1[7]),
        .R(rst));
  FDRE \v4_2_1_reg[8] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [8]),
        .Q(v4_2_1[8]),
        .R(rst));
  FDRE \v4_2_1_reg[9] 
       (.C(clk),
        .CE(enb_1_12_0),
        .D(\v4_2_1_reg[15]_0 [9]),
        .Q(v4_2_1[9]),
        .R(rst));
endmodule

(* CHECK_LICENSE_TYPE = "design_1_MCP_DRIVER_0_0,SPI_DAC,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "package_project" *) 
(* X_CORE_INFO = "SPI_DAC,Vivado 2024.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    rst,
    clk_enable,
    v1_1,
    v1_2,
    v2_1,
    v2_2,
    v3_2,
    v3_1,
    v4_1,
    v4_2,
    ce_out,
    SDI,
    SCK,
    nCS1,
    nCS2,
    nCS3,
    nCS4);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, ASSOCIATED_RESET rst, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_clk_out1, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst RST" *) (* X_INTERFACE_MODE = "slave" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *) input rst;
  input clk_enable;
  input [15:0]v1_1;
  input [15:0]v1_2;
  input [15:0]v2_1;
  input [15:0]v2_2;
  input [15:0]v3_2;
  input [15:0]v3_1;
  input [15:0]v4_1;
  input [15:0]v4_2;
  output ce_out;
  output SDI;
  output SCK;
  output nCS1;
  output nCS2;
  output nCS3;
  output nCS4;

  wire SCK;
  wire SDI;
  wire ce_out;
  wire clk;
  wire clk_enable;
  wire nCS1;
  wire nCS2;
  wire nCS3;
  wire nCS4;
  wire rst;
  wire [15:0]v1_1;
  wire [15:0]v1_2;
  wire [15:0]v2_1;
  wire [15:0]v2_2;
  wire [15:0]v3_1;
  wire [15:0]v3_2;
  wire [15:0]v4_1;
  wire [15:0]v4_2;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_SPI_DAC inst
       (.SCK(SCK),
        .SDI(SDI),
        .clk(clk),
        .clk_enable(clk_enable),
        .nCS1(nCS1),
        .nCS2(nCS2),
        .nCS3(nCS3),
        .nCS4(nCS4),
        .phase_1_reg(ce_out),
        .rst(rst),
        .v1_1(v1_1),
        .v1_2(v1_2),
        .v2_1(v2_1),
        .v2_2(v2_2),
        .v3_1(v3_1),
        .v3_2(v3_2),
        .v4_1(v4_1),
        .v4_2(v4_2));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1
   (\v4_1_1_reg[15] ,
    \v4_1_1_reg[14] ,
    \v4_1_1_reg[13] ,
    \v4_1_1_reg[12] ,
    \v4_1_1_reg[11] ,
    \v4_1_1_reg[10] ,
    \v4_1_1_reg[9] ,
    \v4_1_1_reg[8] ,
    \v4_1_1_reg[7] ,
    \v4_1_1_reg[6] ,
    \v4_1_1_reg[5] ,
    \v4_1_1_reg[4] ,
    \v4_1_1_reg[3] ,
    \v4_1_1_reg[2] ,
    \v4_1_1_reg[1] ,
    \v4_1_1_reg[0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[0][0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    clk,
    \tmp_77_reg[0] ,
    Q,
    \tmp_77_reg[0]_0 ,
    \tmp_77_reg[15] ,
    \tmp_77_reg[0]_1 ,
    \tmp_77_reg[15]_0 ,
    \tmp_236_reg[0][0] ,
    \tmp_236_reg[11][0] ,
    s_171,
    \tmp_236_reg[10][0] ,
    \tmp_236_reg[9][0] ,
    \tmp_236_reg[8][0] ,
    \tmp_236_reg[7][0] ,
    \tmp_236_reg[5][0] ,
    \tmp_236_reg[4][0] ,
    \tmp_236_reg[3][0] ,
    \tmp_236_reg[2][0] ,
    \tmp_236_reg[1][0] ,
    \tmp_236_reg[6][0] ,
    \tmp_236_reg[0][0]_0 ,
    clk_enable);
  output \v4_1_1_reg[15] ;
  output \v4_1_1_reg[14] ;
  output \v4_1_1_reg[13] ;
  output \v4_1_1_reg[12] ;
  output \v4_1_1_reg[11] ;
  output \v4_1_1_reg[10] ;
  output \v4_1_1_reg[9] ;
  output \v4_1_1_reg[8] ;
  output \v4_1_1_reg[7] ;
  output \v4_1_1_reg[6] ;
  output \v4_1_1_reg[5] ;
  output \v4_1_1_reg[4] ;
  output \v4_1_1_reg[3] ;
  output \v4_1_1_reg[2] ;
  output \v4_1_1_reg[1] ;
  output \v4_1_1_reg[0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[3][0] ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[0][0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input clk;
  input \tmp_77_reg[0] ;
  input [15:0]Q;
  input \tmp_77_reg[0]_0 ;
  input [15:0]\tmp_77_reg[15] ;
  input \tmp_77_reg[0]_1 ;
  input [15:0]\tmp_77_reg[15]_0 ;
  input \tmp_236_reg[0][0] ;
  input \tmp_236_reg[11][0] ;
  input s_171;
  input \tmp_236_reg[10][0] ;
  input \tmp_236_reg[9][0] ;
  input \tmp_236_reg[8][0] ;
  input \tmp_236_reg[7][0] ;
  input \tmp_236_reg[5][0] ;
  input \tmp_236_reg[4][0] ;
  input \tmp_236_reg[3][0] ;
  input \tmp_236_reg[2][0] ;
  input \tmp_236_reg[1][0] ;
  input \tmp_236_reg[6][0] ;
  input \tmp_236_reg[0][0]_0 ;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_626 ;
  wire [0:0]\cont_bits2_12[10]_636 ;
  wire [0:0]\cont_bits2_12[11]_637 ;
  wire [0:0]\cont_bits2_12[1]_627 ;
  wire [0:0]\cont_bits2_12[2]_628 ;
  wire [0:0]\cont_bits2_12[3]_629 ;
  wire [0:0]\cont_bits2_12[4]_630 ;
  wire [0:0]\cont_bits2_12[5]_631 ;
  wire [0:0]\cont_bits2_12[6]_632 ;
  wire [0:0]\cont_bits2_12[7]_633 ;
  wire [0:0]\cont_bits2_12[8]_634 ;
  wire [0:0]\cont_bits2_12[9]_635 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire rst;
  wire s_171;
  wire \tmp_236_reg[0][0] ;
  wire \tmp_236_reg[0][0]_0 ;
  wire \tmp_236_reg[10][0] ;
  wire \tmp_236_reg[11][0] ;
  wire \tmp_236_reg[1][0] ;
  wire \tmp_236_reg[2][0] ;
  wire \tmp_236_reg[3][0] ;
  wire \tmp_236_reg[4][0] ;
  wire \tmp_236_reg[5][0] ;
  wire \tmp_236_reg[6][0] ;
  wire \tmp_236_reg[7][0] ;
  wire \tmp_236_reg[8][0] ;
  wire \tmp_236_reg[9][0] ;
  wire \tmp_77_reg[0] ;
  wire \tmp_77_reg[0]_0 ;
  wire \tmp_77_reg[0]_1 ;
  wire [15:0]\tmp_77_reg[15] ;
  wire [15:0]\tmp_77_reg[15]_0 ;
  wire \v4_1_1_reg[0] ;
  wire \v4_1_1_reg[10] ;
  wire \v4_1_1_reg[11] ;
  wire \v4_1_1_reg[12] ;
  wire \v4_1_1_reg[13] ;
  wire \v4_1_1_reg[14] ;
  wire \v4_1_1_reg[15] ;
  wire \v4_1_1_reg[1] ;
  wire \v4_1_1_reg[2] ;
  wire \v4_1_1_reg[3] ;
  wire \v4_1_1_reg[4] ;
  wire \v4_1_1_reg[5] ;
  wire \v4_1_1_reg[6] ;
  wire \v4_1_1_reg[7] ;
  wire \v4_1_1_reg[8] ;
  wire \v4_1_1_reg[9] ;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_626 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_636 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_637 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_627 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_628 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_629 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_630 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_631 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_632 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_633 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_634 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_635 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_29 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_626 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_636 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_637 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_627 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_628 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_629 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_630 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_631 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_632 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_633 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_634 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_635 ),
        .\cont_bits2_reg_reg_reg[0][0]_0 (\cont_bits2_reg_reg_reg[0][0] ),
        .\cont_bits2_reg_reg_reg[10][0]_0 (\cont_bits2_reg_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[11][0]_0 (\cont_bits2_reg_reg_reg[11][0] ),
        .\cont_bits2_reg_reg_reg[1][0]_0 (\cont_bits2_reg_reg_reg[1][0] ),
        .\cont_bits2_reg_reg_reg[2][0]_0 (\cont_bits2_reg_reg_reg[2][0] ),
        .\cont_bits2_reg_reg_reg[3][0]_0 (\cont_bits2_reg_reg_reg[3][0] ),
        .\cont_bits2_reg_reg_reg[4][0]_0 (\cont_bits2_reg_reg_reg[4][0] ),
        .\cont_bits2_reg_reg_reg[5][0]_0 (\cont_bits2_reg_reg_reg[5][0] ),
        .\cont_bits2_reg_reg_reg[6][0]_0 (\cont_bits2_reg_reg_reg[6][0] ),
        .\cont_bits2_reg_reg_reg[7][0]_0 (\cont_bits2_reg_reg_reg[7][0] ),
        .\cont_bits2_reg_reg_reg[8][0]_0 (\cont_bits2_reg_reg_reg[8][0] ),
        .\cont_bits2_reg_reg_reg[9][0]_0 (\cont_bits2_reg_reg_reg[9][0] ),
        .rst(rst),
        .s_171(s_171),
        .\tmp_236_reg[0][0] (\tmp_236_reg[0][0] ),
        .\tmp_236_reg[0][0]_0 (\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .\tmp_236_reg[0][0]_1 (\tmp_236_reg[0][0]_0 ),
        .\tmp_236_reg[0][0]_2 (\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .\tmp_236_reg[10][0] (\tmp_236_reg[10][0] ),
        .\tmp_236_reg[10][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .\tmp_236_reg[11][0] (\tmp_236_reg[11][0] ),
        .\tmp_236_reg[11][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .\tmp_236_reg[1][0] (\tmp_236_reg[1][0] ),
        .\tmp_236_reg[1][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .\tmp_236_reg[2][0] (\tmp_236_reg[2][0] ),
        .\tmp_236_reg[2][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .\tmp_236_reg[3][0] (\tmp_236_reg[3][0] ),
        .\tmp_236_reg[3][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .\tmp_236_reg[4][0] (\tmp_236_reg[4][0] ),
        .\tmp_236_reg[4][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .\tmp_236_reg[5][0] (\tmp_236_reg[5][0] ),
        .\tmp_236_reg[5][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .\tmp_236_reg[6][0] (\tmp_236_reg[6][0] ),
        .\tmp_236_reg[6][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .\tmp_236_reg[7][0] (\tmp_236_reg[7][0] ),
        .\tmp_236_reg[7][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .\tmp_236_reg[8][0] (\tmp_236_reg[8][0] ),
        .\tmp_236_reg[8][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .\tmp_236_reg[9][0] (\tmp_236_reg[9][0] ),
        .\tmp_236_reg[9][0]_0 (\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .\tmp_77_reg[0] (\tmp_77_reg[0] ),
        .\tmp_77_reg[0]_0 (\tmp_77_reg[0]_0 ),
        .\tmp_77_reg[0]_1 (\tmp_77_reg[0]_1 ),
        .\tmp_77_reg[15] (\tmp_77_reg[15] ),
        .\tmp_77_reg[15]_0 (\tmp_77_reg[15]_0 ),
        .\v4_1_1_reg[0] (\v4_1_1_reg[0] ),
        .\v4_1_1_reg[10] (\v4_1_1_reg[10] ),
        .\v4_1_1_reg[11] (\v4_1_1_reg[11] ),
        .\v4_1_1_reg[12] (\v4_1_1_reg[12] ),
        .\v4_1_1_reg[13] (\v4_1_1_reg[13] ),
        .\v4_1_1_reg[14] (\v4_1_1_reg[14] ),
        .\v4_1_1_reg[15] (\v4_1_1_reg[15] ),
        .\v4_1_1_reg[1] (\v4_1_1_reg[1] ),
        .\v4_1_1_reg[2] (\v4_1_1_reg[2] ),
        .\v4_1_1_reg[3] (\v4_1_1_reg[3] ),
        .\v4_1_1_reg[4] (\v4_1_1_reg[4] ),
        .\v4_1_1_reg[5] (\v4_1_1_reg[5] ),
        .\v4_1_1_reg[6] (\v4_1_1_reg[6] ),
        .\v4_1_1_reg[7] (\v4_1_1_reg[7] ),
        .\v4_1_1_reg[8] (\v4_1_1_reg[8] ),
        .\v4_1_1_reg[9] (\v4_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_0
   (cont_bits2_5_1,
    cont_bits2_4_1,
    cont_bits2_3_1,
    cont_bits2_2_1,
    cont_bits2_1_1,
    cont_bits2_6_1,
    cont_bits2_0_1,
    cont_bits2_7_1,
    cont_bits2_8_1,
    cont_bits2_9_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \v4_2_1_reg[15] ,
    \v4_2_1_reg[14] ,
    \v4_2_1_reg[13] ,
    \v4_2_1_reg[12] ,
    \v4_2_1_reg[11] ,
    \v4_2_1_reg[10] ,
    \v4_2_1_reg[9] ,
    \v4_2_1_reg[8] ,
    \v4_2_1_reg[7] ,
    \v4_2_1_reg[6] ,
    \v4_2_1_reg[5] ,
    \v4_2_1_reg[4] ,
    \v4_2_1_reg[3] ,
    \v4_2_1_reg[2] ,
    \v4_2_1_reg[1] ,
    \v4_2_1_reg[0] ,
    \tmp_235[11] ,
    \tmp_235[10] ,
    \tmp_235[9] ,
    \tmp_235[8] ,
    \tmp_235[7] ,
    \tmp_235[5] ,
    \tmp_235[4] ,
    \tmp_235[3] ,
    \tmp_235[2] ,
    \tmp_235[1] ,
    \tmp_235[6] ,
    \tmp_235[0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ,
    clk,
    \tmp_93_reg[0] ,
    Q,
    \tmp_93_reg[0]_0 ,
    \tmp_93_reg[15] ,
    \tmp_93_reg[0]_1 ,
    \tmp_93_reg[15]_0 ,
    \tmp_236_reg[11][0] ,
    \tmp_236_reg[11][0]_0 ,
    \tmp_236_reg[11][0]_1 ,
    \tmp_236_reg[11][0]_2 ,
    \tmp_236_reg[10][0] ,
    \tmp_236_reg[10][0]_0 ,
    \tmp_236_reg[10][0]_1 ,
    \tmp_236_reg[9][0] ,
    \tmp_236_reg[9][0]_0 ,
    \tmp_236_reg[9][0]_1 ,
    \tmp_236_reg[8][0] ,
    \tmp_236_reg[8][0]_0 ,
    \tmp_236_reg[8][0]_1 ,
    \tmp_236_reg[7][0] ,
    \tmp_236_reg[7][0]_0 ,
    \tmp_236_reg[7][0]_1 ,
    \tmp_236_reg[5][0] ,
    \tmp_236_reg[5][0]_0 ,
    \tmp_236_reg[5][0]_1 ,
    \tmp_236_reg[4][0] ,
    \tmp_236_reg[4][0]_0 ,
    \tmp_236_reg[4][0]_1 ,
    \tmp_236_reg[3][0] ,
    \tmp_236_reg[3][0]_0 ,
    \tmp_236_reg[3][0]_1 ,
    \tmp_236_reg[2][0] ,
    \tmp_236_reg[2][0]_0 ,
    \tmp_236_reg[2][0]_1 ,
    \tmp_236_reg[1][0] ,
    \tmp_236_reg[1][0]_0 ,
    \tmp_236_reg[1][0]_1 ,
    \tmp_236_reg[6][0] ,
    \tmp_236_reg[6][0]_0 ,
    \tmp_236_reg[6][0]_1 ,
    \tmp_236_reg[0][0] ,
    \tmp_236_reg[0][0]_0 ,
    \tmp_236_reg[0][0]_1 ,
    clk_enable);
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_7_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  output \v4_2_1_reg[15] ;
  output \v4_2_1_reg[14] ;
  output \v4_2_1_reg[13] ;
  output \v4_2_1_reg[12] ;
  output \v4_2_1_reg[11] ;
  output \v4_2_1_reg[10] ;
  output \v4_2_1_reg[9] ;
  output \v4_2_1_reg[8] ;
  output \v4_2_1_reg[7] ;
  output \v4_2_1_reg[6] ;
  output \v4_2_1_reg[5] ;
  output \v4_2_1_reg[4] ;
  output \v4_2_1_reg[3] ;
  output \v4_2_1_reg[2] ;
  output \v4_2_1_reg[1] ;
  output \v4_2_1_reg[0] ;
  output [0:0]\tmp_235[11] ;
  output [0:0]\tmp_235[10] ;
  output [0:0]\tmp_235[9] ;
  output [0:0]\tmp_235[8] ;
  output [0:0]\tmp_235[7] ;
  output [0:0]\tmp_235[5] ;
  output [0:0]\tmp_235[4] ;
  output [0:0]\tmp_235[3] ;
  output [0:0]\tmp_235[2] ;
  output [0:0]\tmp_235[1] ;
  output [0:0]\tmp_235[6] ;
  output [0:0]\tmp_235[0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  input clk;
  input \tmp_93_reg[0] ;
  input [15:0]Q;
  input \tmp_93_reg[0]_0 ;
  input [15:0]\tmp_93_reg[15] ;
  input \tmp_93_reg[0]_1 ;
  input [15:0]\tmp_93_reg[15]_0 ;
  input \tmp_236_reg[11][0] ;
  input \tmp_236_reg[11][0]_0 ;
  input \tmp_236_reg[11][0]_1 ;
  input \tmp_236_reg[11][0]_2 ;
  input \tmp_236_reg[10][0] ;
  input \tmp_236_reg[10][0]_0 ;
  input \tmp_236_reg[10][0]_1 ;
  input \tmp_236_reg[9][0] ;
  input \tmp_236_reg[9][0]_0 ;
  input \tmp_236_reg[9][0]_1 ;
  input \tmp_236_reg[8][0] ;
  input \tmp_236_reg[8][0]_0 ;
  input \tmp_236_reg[8][0]_1 ;
  input \tmp_236_reg[7][0] ;
  input \tmp_236_reg[7][0]_0 ;
  input \tmp_236_reg[7][0]_1 ;
  input \tmp_236_reg[5][0] ;
  input \tmp_236_reg[5][0]_0 ;
  input \tmp_236_reg[5][0]_1 ;
  input \tmp_236_reg[4][0] ;
  input \tmp_236_reg[4][0]_0 ;
  input \tmp_236_reg[4][0]_1 ;
  input \tmp_236_reg[3][0] ;
  input \tmp_236_reg[3][0]_0 ;
  input \tmp_236_reg[3][0]_1 ;
  input \tmp_236_reg[2][0] ;
  input \tmp_236_reg[2][0]_0 ;
  input \tmp_236_reg[2][0]_1 ;
  input \tmp_236_reg[1][0] ;
  input \tmp_236_reg[1][0]_0 ;
  input \tmp_236_reg[1][0]_1 ;
  input \tmp_236_reg[6][0] ;
  input \tmp_236_reg[6][0]_0 ;
  input \tmp_236_reg[6][0]_1 ;
  input \tmp_236_reg[0][0] ;
  input \tmp_236_reg[0][0]_0 ;
  input \tmp_236_reg[0][0]_1 ;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire rst;
  wire [0:0]\tmp_235[0] ;
  wire [0:0]\tmp_235[10] ;
  wire [0:0]\tmp_235[11] ;
  wire [0:0]\tmp_235[1] ;
  wire [0:0]\tmp_235[2] ;
  wire [0:0]\tmp_235[3] ;
  wire [0:0]\tmp_235[4] ;
  wire [0:0]\tmp_235[5] ;
  wire [0:0]\tmp_235[6] ;
  wire [0:0]\tmp_235[7] ;
  wire [0:0]\tmp_235[8] ;
  wire [0:0]\tmp_235[9] ;
  wire \tmp_236_reg[0][0] ;
  wire \tmp_236_reg[0][0]_0 ;
  wire \tmp_236_reg[0][0]_1 ;
  wire \tmp_236_reg[10][0] ;
  wire \tmp_236_reg[10][0]_0 ;
  wire \tmp_236_reg[10][0]_1 ;
  wire \tmp_236_reg[11][0] ;
  wire \tmp_236_reg[11][0]_0 ;
  wire \tmp_236_reg[11][0]_1 ;
  wire \tmp_236_reg[11][0]_2 ;
  wire \tmp_236_reg[1][0] ;
  wire \tmp_236_reg[1][0]_0 ;
  wire \tmp_236_reg[1][0]_1 ;
  wire \tmp_236_reg[2][0] ;
  wire \tmp_236_reg[2][0]_0 ;
  wire \tmp_236_reg[2][0]_1 ;
  wire \tmp_236_reg[3][0] ;
  wire \tmp_236_reg[3][0]_0 ;
  wire \tmp_236_reg[3][0]_1 ;
  wire \tmp_236_reg[4][0] ;
  wire \tmp_236_reg[4][0]_0 ;
  wire \tmp_236_reg[4][0]_1 ;
  wire \tmp_236_reg[5][0] ;
  wire \tmp_236_reg[5][0]_0 ;
  wire \tmp_236_reg[5][0]_1 ;
  wire \tmp_236_reg[6][0] ;
  wire \tmp_236_reg[6][0]_0 ;
  wire \tmp_236_reg[6][0]_1 ;
  wire \tmp_236_reg[7][0] ;
  wire \tmp_236_reg[7][0]_0 ;
  wire \tmp_236_reg[7][0]_1 ;
  wire \tmp_236_reg[8][0] ;
  wire \tmp_236_reg[8][0]_0 ;
  wire \tmp_236_reg[8][0]_1 ;
  wire \tmp_236_reg[9][0] ;
  wire \tmp_236_reg[9][0]_0 ;
  wire \tmp_236_reg[9][0]_1 ;
  wire \tmp_93_reg[0] ;
  wire \tmp_93_reg[0]_0 ;
  wire \tmp_93_reg[0]_1 ;
  wire [15:0]\tmp_93_reg[15] ;
  wire [15:0]\tmp_93_reg[15]_0 ;
  wire \v4_2_1_reg[0] ;
  wire \v4_2_1_reg[10] ;
  wire \v4_2_1_reg[11] ;
  wire \v4_2_1_reg[12] ;
  wire \v4_2_1_reg[13] ;
  wire \v4_2_1_reg[14] ;
  wire \v4_2_1_reg[15] ;
  wire \v4_2_1_reg[1] ;
  wire \v4_2_1_reg[2] ;
  wire \v4_2_1_reg[3] ;
  wire \v4_2_1_reg[4] ;
  wire \v4_2_1_reg[5] ;
  wire \v4_2_1_reg[6] ;
  wire \v4_2_1_reg[7] ;
  wire \v4_2_1_reg[8] ;
  wire \v4_2_1_reg[9] ;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_0_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_10_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_11_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_1_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_2_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_3_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_4_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_5_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_6_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_7_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_8_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(cont_bits2_9_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[0][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[0][0] ),
        .I3(\tmp_236_reg[0][0]_0 ),
        .I4(\tmp_236_reg[0][0]_1 ),
        .O(\tmp_235[0] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[10][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[10][0] ),
        .I3(\tmp_236_reg[10][0]_0 ),
        .I4(\tmp_236_reg[10][0]_1 ),
        .O(\tmp_235[10] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[11][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[11][0]_0 ),
        .I3(\tmp_236_reg[11][0]_1 ),
        .I4(\tmp_236_reg[11][0]_2 ),
        .O(\tmp_235[11] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[1][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[1][0] ),
        .I3(\tmp_236_reg[1][0]_0 ),
        .I4(\tmp_236_reg[1][0]_1 ),
        .O(\tmp_235[1] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[2][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[2][0] ),
        .I3(\tmp_236_reg[2][0]_0 ),
        .I4(\tmp_236_reg[2][0]_1 ),
        .O(\tmp_235[2] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[3][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[3][0] ),
        .I3(\tmp_236_reg[3][0]_0 ),
        .I4(\tmp_236_reg[3][0]_1 ),
        .O(\tmp_235[3] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[4][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[4][0] ),
        .I3(\tmp_236_reg[4][0]_0 ),
        .I4(\tmp_236_reg[4][0]_1 ),
        .O(\tmp_235[4] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[5][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[5][0] ),
        .I3(\tmp_236_reg[5][0]_0 ),
        .I4(\tmp_236_reg[5][0]_1 ),
        .O(\tmp_235[5] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[6][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[6][0] ),
        .I3(\tmp_236_reg[6][0]_0 ),
        .I4(\tmp_236_reg[6][0]_1 ),
        .O(\tmp_235[6] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[7][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[7][0] ),
        .I3(\tmp_236_reg[7][0]_0 ),
        .I4(\tmp_236_reg[7][0]_1 ),
        .O(\tmp_235[7] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[8][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[8][0] ),
        .I3(\tmp_236_reg[8][0]_0 ),
        .I4(\tmp_236_reg[8][0]_1 ),
        .O(\tmp_235[8] ));
  LUT5 #(
    .INIT(32'hFFFFFFF8)) 
    \tmp_236[9][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(\tmp_236_reg[9][0] ),
        .I3(\tmp_236_reg[9][0]_0 ),
        .I4(\tmp_236_reg[9][0]_1 ),
        .O(\tmp_235[9] ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_28 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(cont_bits2_0_1),
        .cont_bits2_10_1(cont_bits2_10_1),
        .cont_bits2_11_1(cont_bits2_11_1),
        .cont_bits2_1_1(cont_bits2_1_1),
        .cont_bits2_2_1(cont_bits2_2_1),
        .cont_bits2_3_1(cont_bits2_3_1),
        .cont_bits2_4_1(cont_bits2_4_1),
        .cont_bits2_5_1(cont_bits2_5_1),
        .cont_bits2_6_1(cont_bits2_6_1),
        .cont_bits2_7_1(cont_bits2_7_1),
        .cont_bits2_8_1(cont_bits2_8_1),
        .cont_bits2_9_1(cont_bits2_9_1),
        .rst(rst),
        .\tmp_93_reg[0] (\tmp_93_reg[0] ),
        .\tmp_93_reg[0]_0 (\tmp_93_reg[0]_0 ),
        .\tmp_93_reg[0]_1 (\tmp_93_reg[0]_1 ),
        .\tmp_93_reg[15] (\tmp_93_reg[15] ),
        .\tmp_93_reg[15]_0 (\tmp_93_reg[15]_0 ),
        .\v4_2_1_reg[0] (\v4_2_1_reg[0] ),
        .\v4_2_1_reg[10] (\v4_2_1_reg[10] ),
        .\v4_2_1_reg[11] (\v4_2_1_reg[11] ),
        .\v4_2_1_reg[12] (\v4_2_1_reg[12] ),
        .\v4_2_1_reg[13] (\v4_2_1_reg[13] ),
        .\v4_2_1_reg[14] (\v4_2_1_reg[14] ),
        .\v4_2_1_reg[15] (\v4_2_1_reg[15] ),
        .\v4_2_1_reg[1] (\v4_2_1_reg[1] ),
        .\v4_2_1_reg[2] (\v4_2_1_reg[2] ),
        .\v4_2_1_reg[3] (\v4_2_1_reg[3] ),
        .\v4_2_1_reg[4] (\v4_2_1_reg[4] ),
        .\v4_2_1_reg[5] (\v4_2_1_reg[5] ),
        .\v4_2_1_reg[6] (\v4_2_1_reg[6] ),
        .\v4_2_1_reg[7] (\v4_2_1_reg[7] ),
        .\v4_2_1_reg[8] (\v4_2_1_reg[8] ),
        .\v4_2_1_reg[9] (\v4_2_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_1
   (\cont_bits2_reg_reg_reg[0][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    \tmp_222_reg[11][0] ,
    tmp_0_9,
    \tmp_222_reg[11][0]_0 ,
    tmp_1_10,
    tmp_2_10,
    tmp_3_10,
    tmp_4_10,
    tmp_5_10,
    tmp_6_10,
    tmp_7_10,
    tmp_8_10,
    tmp_9_10,
    tmp_10_10,
    tmp_11_10,
    clk_enable,
    clk,
    rst,
    \cont_bits2_reg_reg[0][0]_i_4__1 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_6 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_7 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_8 ,
    \cont_bits2_reg_reg[0][0]_i_5__1 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_6 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_7 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__1 ,
    Q,
    \cont_bits2_reg_reg[0][0]_i_2__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_3 ,
    \cont_bits2_reg_reg[0][0]_i_3_0 ,
    \cont_bits2_reg_reg[0][0]_i_3_1 ,
    \cont_bits2_reg_reg[0][0]_i_3_2 ,
    \cont_bits2_reg_reg[0][0]_i_3_3 ,
    \cont_bits2_reg_reg[0][0]_i_3_4 ,
    \cont_bits2_reg_reg[0][0]_i_3_5 ,
    \cont_bits2_reg_reg[0][0]_i_3_6 ,
    \cont_bits2_reg_reg[0][0]_i_3_7 ,
    \cont_bits2_reg_reg[0][0]_i_3_8 );
  output \cont_bits2_reg_reg_reg[0][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[3][0] ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input \tmp_222_reg[11][0] ;
  input [0:0]tmp_0_9;
  input \tmp_222_reg[11][0]_0 ;
  input [0:0]tmp_1_10;
  input [0:0]tmp_2_10;
  input [0:0]tmp_3_10;
  input [0:0]tmp_4_10;
  input [0:0]tmp_5_10;
  input [0:0]tmp_6_10;
  input [0:0]tmp_7_10;
  input [0:0]tmp_8_10;
  input [0:0]tmp_9_10;
  input [0:0]tmp_10_10;
  input [0:0]tmp_11_10;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_reg_reg[0][0]_i_4__1 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_0 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_6 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_7 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_8 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_0 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_6 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_7 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1 ;
  input [3:0]Q;
  input \cont_bits2_reg_reg[0][0]_i_2__1_0 ;
  input [3:0]\cont_bits2_reg_reg[0][0]_i_2__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_3 ;
  input \cont_bits2_reg_reg[0][0]_i_3_0 ;
  input \cont_bits2_reg_reg[0][0]_i_3_1 ;
  input \cont_bits2_reg_reg[0][0]_i_3_2 ;
  input \cont_bits2_reg_reg[0][0]_i_3_3 ;
  input \cont_bits2_reg_reg[0][0]_i_3_4 ;
  input \cont_bits2_reg_reg[0][0]_i_3_5 ;
  input \cont_bits2_reg_reg[0][0]_i_3_6 ;
  input \cont_bits2_reg_reg[0][0]_i_3_7 ;
  input \cont_bits2_reg_reg[0][0]_i_3_8 ;

  wire [3:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_96 ;
  wire [0:0]\cont_bits2_12[10]_106 ;
  wire [0:0]\cont_bits2_12[11]_107 ;
  wire [0:0]\cont_bits2_12[1]_97 ;
  wire [0:0]\cont_bits2_12[2]_98 ;
  wire [0:0]\cont_bits2_12[3]_99 ;
  wire [0:0]\cont_bits2_12[4]_100 ;
  wire [0:0]\cont_bits2_12[5]_101 ;
  wire [0:0]\cont_bits2_12[6]_102 ;
  wire [0:0]\cont_bits2_12[7]_103 ;
  wire [0:0]\cont_bits2_12[8]_104 ;
  wire [0:0]\cont_bits2_12[9]_105 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_108 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_118 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_119 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_109 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_110 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_111 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_112 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_113 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_114 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_115 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_116 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_117 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_0 ;
  wire [3:0]\cont_bits2_reg_reg[0][0]_i_2__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_8 ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire rst;
  wire [0:0]tmp_0_9;
  wire [0:0]tmp_10_10;
  wire [0:0]tmp_11_10;
  wire [0:0]tmp_1_10;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire [0:0]tmp_2_10;
  wire [0:0]tmp_3_10;
  wire [0:0]tmp_4_10;
  wire [0:0]tmp_5_10;
  wire [0:0]tmp_6_10;
  wire [0:0]tmp_7_10;
  wire [0:0]tmp_8_10;
  wire [0:0]tmp_9_10;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_96 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_108 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_106 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_118 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_107 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_119 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_97 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_109 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_98 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_110 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_99 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_111 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_100 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_112 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_101 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_113 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_102 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_114 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_103 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_115 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_104 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_116 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_105 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_117 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_27 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_96 (\cont_bits2_12[0]_96 ),
        .\cont_bits2_12[10]_106 (\cont_bits2_12[10]_106 ),
        .\cont_bits2_12[11]_107 (\cont_bits2_12[11]_107 ),
        .\cont_bits2_12[1]_97 (\cont_bits2_12[1]_97 ),
        .\cont_bits2_12[2]_98 (\cont_bits2_12[2]_98 ),
        .\cont_bits2_12[3]_99 (\cont_bits2_12[3]_99 ),
        .\cont_bits2_12[4]_100 (\cont_bits2_12[4]_100 ),
        .\cont_bits2_12[5]_101 (\cont_bits2_12[5]_101 ),
        .\cont_bits2_12[6]_102 (\cont_bits2_12[6]_102 ),
        .\cont_bits2_12[7]_103 (\cont_bits2_12[7]_103 ),
        .\cont_bits2_12[8]_104 (\cont_bits2_12[8]_104 ),
        .\cont_bits2_12[9]_105 (\cont_bits2_12[9]_105 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_108 (\cont_bits2_downsample_bypass_reg_reg[0]_108 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_118 (\cont_bits2_downsample_bypass_reg_reg[10]_118 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_119 (\cont_bits2_downsample_bypass_reg_reg[11]_119 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_109 (\cont_bits2_downsample_bypass_reg_reg[1]_109 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_110 (\cont_bits2_downsample_bypass_reg_reg[2]_110 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_111 (\cont_bits2_downsample_bypass_reg_reg[3]_111 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_112 (\cont_bits2_downsample_bypass_reg_reg[4]_112 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_113 (\cont_bits2_downsample_bypass_reg_reg[5]_113 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_114 (\cont_bits2_downsample_bypass_reg_reg[6]_114 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_115 (\cont_bits2_downsample_bypass_reg_reg[7]_115 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_116 (\cont_bits2_downsample_bypass_reg_reg[8]_116 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_117 (\cont_bits2_downsample_bypass_reg_reg[9]_117 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_0 (\cont_bits2_reg_reg[0][0]_i_2__1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_1 (\cont_bits2_reg_reg[0][0]_i_2__1_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_2 (\cont_bits2_reg_reg[0][0]_i_2__1_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_3 (\cont_bits2_reg_reg[0][0]_i_2__1_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_4 (\cont_bits2_reg_reg[0][0]_i_2__1_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_5 (\cont_bits2_reg_reg[0][0]_i_2__1_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__1_6 (\cont_bits2_reg_reg[0][0]_i_2__1_5 ),
        .\cont_bits2_reg_reg[0][0]_i_3_0 (\cont_bits2_reg_reg[0][0]_i_3 ),
        .\cont_bits2_reg_reg[0][0]_i_3_1 (\cont_bits2_reg_reg[0][0]_i_3_0 ),
        .\cont_bits2_reg_reg[0][0]_i_3_2 (\cont_bits2_reg_reg[0][0]_i_3_1 ),
        .\cont_bits2_reg_reg[0][0]_i_3_3 (\cont_bits2_reg_reg[0][0]_i_3_2 ),
        .\cont_bits2_reg_reg[0][0]_i_3_4 (\cont_bits2_reg_reg[0][0]_i_3_3 ),
        .\cont_bits2_reg_reg[0][0]_i_3_5 (\cont_bits2_reg_reg[0][0]_i_3_4 ),
        .\cont_bits2_reg_reg[0][0]_i_3_6 (\cont_bits2_reg_reg[0][0]_i_3_5 ),
        .\cont_bits2_reg_reg[0][0]_i_3_7 (\cont_bits2_reg_reg[0][0]_i_3_6 ),
        .\cont_bits2_reg_reg[0][0]_i_3_8 (\cont_bits2_reg_reg[0][0]_i_3_7 ),
        .\cont_bits2_reg_reg[0][0]_i_3_9 (\cont_bits2_reg_reg[0][0]_i_3_8 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_0 (\cont_bits2_reg_reg[0][0]_i_4__1 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_1 (\cont_bits2_reg_reg[0][0]_i_4__1_0 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_2 (\cont_bits2_reg_reg[0][0]_i_4__1_1 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_3 (\cont_bits2_reg_reg[0][0]_i_4__1_2 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_4 (\cont_bits2_reg_reg[0][0]_i_4__1_3 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_5 (\cont_bits2_reg_reg[0][0]_i_4__1_4 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_6 (\cont_bits2_reg_reg[0][0]_i_4__1_5 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_7 (\cont_bits2_reg_reg[0][0]_i_4__1_6 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_8 (\cont_bits2_reg_reg[0][0]_i_4__1_7 ),
        .\cont_bits2_reg_reg[0][0]_i_4__1_9 (\cont_bits2_reg_reg[0][0]_i_4__1_8 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_0 (\cont_bits2_reg_reg[0][0]_i_5__1 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_1 (\cont_bits2_reg_reg[0][0]_i_5__1_0 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_2 (\cont_bits2_reg_reg[0][0]_i_5__1_1 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_3 (\cont_bits2_reg_reg[0][0]_i_5__1_2 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_4 (\cont_bits2_reg_reg[0][0]_i_5__1_3 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_5 (\cont_bits2_reg_reg[0][0]_i_5__1_4 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_6 (\cont_bits2_reg_reg[0][0]_i_5__1_5 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_7 (\cont_bits2_reg_reg[0][0]_i_5__1_6 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_8 (\cont_bits2_reg_reg[0][0]_i_5__1_7 ),
        .\cont_bits2_reg_reg[0][0]_i_5__1_9 (\cont_bits2_reg_reg[0][0]_i_5__1_8 ),
        .\cont_bits2_reg_reg_reg[0][0]_0 (\cont_bits2_reg_reg_reg[0][0] ),
        .\cont_bits2_reg_reg_reg[10][0]_0 (\cont_bits2_reg_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[11][0]_0 (\cont_bits2_reg_reg_reg[11][0] ),
        .\cont_bits2_reg_reg_reg[1][0]_0 (\cont_bits2_reg_reg_reg[1][0] ),
        .\cont_bits2_reg_reg_reg[2][0]_0 (\cont_bits2_reg_reg_reg[2][0] ),
        .\cont_bits2_reg_reg_reg[3][0]_0 (\cont_bits2_reg_reg_reg[3][0] ),
        .\cont_bits2_reg_reg_reg[4][0]_0 (\cont_bits2_reg_reg_reg[4][0] ),
        .\cont_bits2_reg_reg_reg[5][0]_0 (\cont_bits2_reg_reg_reg[5][0] ),
        .\cont_bits2_reg_reg_reg[6][0]_0 (\cont_bits2_reg_reg_reg[6][0] ),
        .\cont_bits2_reg_reg_reg[7][0]_0 (\cont_bits2_reg_reg_reg[7][0] ),
        .\cont_bits2_reg_reg_reg[8][0]_0 (\cont_bits2_reg_reg_reg[8][0] ),
        .\cont_bits2_reg_reg_reg[9][0]_0 (\cont_bits2_reg_reg_reg[9][0] ),
        .rst(rst),
        .tmp_0_9(tmp_0_9),
        .tmp_10_10(tmp_10_10),
        .tmp_11_10(tmp_11_10),
        .tmp_1_10(tmp_1_10),
        .\tmp_222_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .\tmp_222_reg[11][0]_0 (\tmp_222_reg[11][0] ),
        .\tmp_222_reg[11][0]_1 (\tmp_222_reg[11][0]_0 ),
        .tmp_2_10(tmp_2_10),
        .tmp_3_10(tmp_3_10),
        .tmp_4_10(tmp_4_10),
        .tmp_5_10(tmp_5_10),
        .tmp_6_10(tmp_6_10),
        .tmp_7_10(tmp_7_10),
        .tmp_8_10(tmp_8_10),
        .tmp_9_10(tmp_9_10));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_10
   (\cont_bits2_13[3]_534 ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[0][0] ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \v2_1_1_reg[15] ,
    \v2_1_1_reg[14] ,
    \v2_1_1_reg[13] ,
    \v2_1_1_reg[12] ,
    \v2_1_1_reg[11] ,
    \v2_1_1_reg[10] ,
    \v2_1_1_reg[9] ,
    \v2_1_1_reg[8] ,
    \v2_1_1_reg[7] ,
    \v2_1_1_reg[6] ,
    \v2_1_1_reg[5] ,
    \v2_1_1_reg[4] ,
    \v2_1_1_reg[3] ,
    \v2_1_1_reg[2] ,
    \v2_1_1_reg[1] ,
    \v2_1_1_reg[0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ,
    clk,
    \tmp_157_reg[0] ,
    Q,
    \tmp_157_reg[0]_0 ,
    \tmp_157_reg[15] ,
    \tmp_157_reg[0]_1 ,
    \tmp_157_reg[15]_0 ,
    clk_enable);
  output [0:0]\cont_bits2_13[3]_534 ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[0][0] ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  output \v2_1_1_reg[15] ;
  output \v2_1_1_reg[14] ;
  output \v2_1_1_reg[13] ;
  output \v2_1_1_reg[12] ;
  output \v2_1_1_reg[11] ;
  output \v2_1_1_reg[10] ;
  output \v2_1_1_reg[9] ;
  output \v2_1_1_reg[8] ;
  output \v2_1_1_reg[7] ;
  output \v2_1_1_reg[6] ;
  output \v2_1_1_reg[5] ;
  output \v2_1_1_reg[4] ;
  output \v2_1_1_reg[3] ;
  output \v2_1_1_reg[2] ;
  output \v2_1_1_reg[1] ;
  output \v2_1_1_reg[0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  input clk;
  input \tmp_157_reg[0] ;
  input [15:0]Q;
  input \tmp_157_reg[0]_0 ;
  input [15:0]\tmp_157_reg[15] ;
  input \tmp_157_reg[0]_1 ;
  input [15:0]\tmp_157_reg[15]_0 ;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_418 ;
  wire [0:0]\cont_bits2_12[10]_428 ;
  wire [0:0]\cont_bits2_12[11]_429 ;
  wire [0:0]\cont_bits2_12[1]_419 ;
  wire [0:0]\cont_bits2_12[2]_420 ;
  wire [0:0]\cont_bits2_12[3]_421 ;
  wire [0:0]\cont_bits2_12[4]_422 ;
  wire [0:0]\cont_bits2_12[5]_423 ;
  wire [0:0]\cont_bits2_12[6]_424 ;
  wire [0:0]\cont_bits2_12[7]_425 ;
  wire [0:0]\cont_bits2_12[8]_426 ;
  wire [0:0]\cont_bits2_12[9]_427 ;
  wire [0:0]\cont_bits2_13[3]_534 ;
  wire \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire rst;
  wire \tmp_157_reg[0] ;
  wire \tmp_157_reg[0]_0 ;
  wire \tmp_157_reg[0]_1 ;
  wire [15:0]\tmp_157_reg[15] ;
  wire [15:0]\tmp_157_reg[15]_0 ;
  wire \v2_1_1_reg[0] ;
  wire \v2_1_1_reg[10] ;
  wire \v2_1_1_reg[11] ;
  wire \v2_1_1_reg[12] ;
  wire \v2_1_1_reg[13] ;
  wire \v2_1_1_reg[14] ;
  wire \v2_1_1_reg[15] ;
  wire \v2_1_1_reg[1] ;
  wire \v2_1_1_reg[2] ;
  wire \v2_1_1_reg[3] ;
  wire \v2_1_1_reg[4] ;
  wire \v2_1_1_reg[5] ;
  wire \v2_1_1_reg[6] ;
  wire \v2_1_1_reg[7] ;
  wire \v2_1_1_reg[8] ;
  wire \v2_1_1_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    cont_bits2_13
       (.I0(\cont_bits2_12[3]_421 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_13[3]_534 ));
  (* SOFT_HLUTNM = "soft_lutpair101" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__0/i_ 
       (.I0(\cont_bits2_12[2]_420 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__1/i_ 
       (.I0(\cont_bits2_12[1]_419 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__10/i_ 
       (.I0(\cont_bits2_12[11]_429 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair102" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__2/i_ 
       (.I0(\cont_bits2_12[0]_418 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__3/i_ 
       (.I0(\cont_bits2_12[4]_422 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair103" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__4/i_ 
       (.I0(\cont_bits2_12[7]_425 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__5/i_ 
       (.I0(\cont_bits2_12[8]_426 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair104" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__6/i_ 
       (.I0(\cont_bits2_12[9]_427 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[9][0] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__7/i_ 
       (.I0(\cont_bits2_12[5]_423 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair105" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__8/i_ 
       (.I0(\cont_bits2_12[6]_424 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair106" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__9/i_ 
       (.I0(\cont_bits2_12[10]_428 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[10][0] ));
  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[0]_418 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[10]_428 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[11]_429 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[1]_419 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[2]_420 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[3]_421 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[4]_422 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[5]_423 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[6]_424 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[7]_425 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[8]_426 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[9]_427 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_18 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_418 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_428 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_429 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_419 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_420 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_421 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_422 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_423 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_424 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_425 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_426 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_427 ),
        .rst(rst),
        .\tmp_157_reg[0] (\tmp_157_reg[0] ),
        .\tmp_157_reg[0]_0 (\tmp_157_reg[0]_0 ),
        .\tmp_157_reg[0]_1 (\tmp_157_reg[0]_1 ),
        .\tmp_157_reg[15] (\tmp_157_reg[15] ),
        .\tmp_157_reg[15]_0 (\tmp_157_reg[15]_0 ),
        .\v2_1_1_reg[0] (\v2_1_1_reg[0] ),
        .\v2_1_1_reg[10] (\v2_1_1_reg[10] ),
        .\v2_1_1_reg[11] (\v2_1_1_reg[11] ),
        .\v2_1_1_reg[12] (\v2_1_1_reg[12] ),
        .\v2_1_1_reg[13] (\v2_1_1_reg[13] ),
        .\v2_1_1_reg[14] (\v2_1_1_reg[14] ),
        .\v2_1_1_reg[15] (\v2_1_1_reg[15] ),
        .\v2_1_1_reg[1] (\v2_1_1_reg[1] ),
        .\v2_1_1_reg[2] (\v2_1_1_reg[2] ),
        .\v2_1_1_reg[3] (\v2_1_1_reg[3] ),
        .\v2_1_1_reg[4] (\v2_1_1_reg[4] ),
        .\v2_1_1_reg[5] (\v2_1_1_reg[5] ),
        .\v2_1_1_reg[6] (\v2_1_1_reg[6] ),
        .\v2_1_1_reg[7] (\v2_1_1_reg[7] ),
        .\v2_1_1_reg[8] (\v2_1_1_reg[8] ),
        .\v2_1_1_reg[9] (\v2_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_11
   (\cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[0][0] ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \v1_2_1_reg[15] ,
    \v1_2_1_reg[14] ,
    \v1_2_1_reg[13] ,
    \v1_2_1_reg[12] ,
    \v1_2_1_reg[11] ,
    \v1_2_1_reg[10] ,
    \v1_2_1_reg[9] ,
    \v1_2_1_reg[8] ,
    \v1_2_1_reg[7] ,
    \v1_2_1_reg[6] ,
    \v1_2_1_reg[5] ,
    \v1_2_1_reg[4] ,
    \v1_2_1_reg[3] ,
    \v1_2_1_reg[2] ,
    \v1_2_1_reg[1] ,
    \v1_2_1_reg[0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    clk,
    \tmp_173_reg[0] ,
    Q,
    \tmp_173_reg[0]_0 ,
    \tmp_173_reg[15] ,
    \tmp_173_reg[0]_1 ,
    \tmp_173_reg[15]_0 ,
    clk_enable);
  output \cont_bits2_reg_reg_reg[3][0] ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[0][0] ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  output \v1_2_1_reg[15] ;
  output \v1_2_1_reg[14] ;
  output \v1_2_1_reg[13] ;
  output \v1_2_1_reg[12] ;
  output \v1_2_1_reg[11] ;
  output \v1_2_1_reg[10] ;
  output \v1_2_1_reg[9] ;
  output \v1_2_1_reg[8] ;
  output \v1_2_1_reg[7] ;
  output \v1_2_1_reg[6] ;
  output \v1_2_1_reg[5] ;
  output \v1_2_1_reg[4] ;
  output \v1_2_1_reg[3] ;
  output \v1_2_1_reg[2] ;
  output \v1_2_1_reg[1] ;
  output \v1_2_1_reg[0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input clk;
  input \tmp_173_reg[0] ;
  input [15:0]Q;
  input \tmp_173_reg[0]_0 ;
  input [15:0]\tmp_173_reg[15] ;
  input \tmp_173_reg[0]_1 ;
  input [15:0]\tmp_173_reg[15]_0 ;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_396 ;
  wire [0:0]\cont_bits2_12[10]_406 ;
  wire [0:0]\cont_bits2_12[11]_407 ;
  wire [0:0]\cont_bits2_12[1]_397 ;
  wire [0:0]\cont_bits2_12[2]_398 ;
  wire [0:0]\cont_bits2_12[3]_399 ;
  wire [0:0]\cont_bits2_12[4]_400 ;
  wire [0:0]\cont_bits2_12[5]_401 ;
  wire [0:0]\cont_bits2_12[6]_402 ;
  wire [0:0]\cont_bits2_12[7]_403 ;
  wire [0:0]\cont_bits2_12[8]_404 ;
  wire [0:0]\cont_bits2_12[9]_405 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire rst;
  wire \tmp_173_reg[0] ;
  wire \tmp_173_reg[0]_0 ;
  wire \tmp_173_reg[0]_1 ;
  wire [15:0]\tmp_173_reg[15] ;
  wire [15:0]\tmp_173_reg[15]_0 ;
  wire \v1_2_1_reg[0] ;
  wire \v1_2_1_reg[10] ;
  wire \v1_2_1_reg[11] ;
  wire \v1_2_1_reg[12] ;
  wire \v1_2_1_reg[13] ;
  wire \v1_2_1_reg[14] ;
  wire \v1_2_1_reg[15] ;
  wire \v1_2_1_reg[1] ;
  wire \v1_2_1_reg[2] ;
  wire \v1_2_1_reg[3] ;
  wire \v1_2_1_reg[4] ;
  wire \v1_2_1_reg[5] ;
  wire \v1_2_1_reg[6] ;
  wire \v1_2_1_reg[7] ;
  wire \v1_2_1_reg[8] ;
  wire \v1_2_1_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    cont_bits2_13
       (.I0(\cont_bits2_12[3]_399 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair112" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__0/i_ 
       (.I0(\cont_bits2_12[2]_398 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__1/i_ 
       (.I0(\cont_bits2_12[1]_397 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__10/i_ 
       (.I0(\cont_bits2_12[11]_407 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair113" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__2/i_ 
       (.I0(\cont_bits2_12[0]_396 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__3/i_ 
       (.I0(\cont_bits2_12[4]_400 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair114" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__4/i_ 
       (.I0(\cont_bits2_12[7]_403 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__5/i_ 
       (.I0(\cont_bits2_12[8]_404 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair115" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__6/i_ 
       (.I0(\cont_bits2_12[9]_405 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[9][0] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__7/i_ 
       (.I0(\cont_bits2_12[5]_401 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair116" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__8/i_ 
       (.I0(\cont_bits2_12[6]_402 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair117" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__9/i_ 
       (.I0(\cont_bits2_12[10]_406 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[10][0] ));
  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_396 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_406 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_407 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_397 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_398 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_399 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_400 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_401 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_402 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_403 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_404 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_405 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_17 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_396 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_406 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_407 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_397 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_398 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_399 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_400 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_401 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_402 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_403 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_404 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_405 ),
        .rst(rst),
        .\tmp_173_reg[0] (\tmp_173_reg[0] ),
        .\tmp_173_reg[0]_0 (\tmp_173_reg[0]_0 ),
        .\tmp_173_reg[0]_1 (\tmp_173_reg[0]_1 ),
        .\tmp_173_reg[15] (\tmp_173_reg[15] ),
        .\tmp_173_reg[15]_0 (\tmp_173_reg[15]_0 ),
        .\v1_2_1_reg[0] (\v1_2_1_reg[0] ),
        .\v1_2_1_reg[10] (\v1_2_1_reg[10] ),
        .\v1_2_1_reg[11] (\v1_2_1_reg[11] ),
        .\v1_2_1_reg[12] (\v1_2_1_reg[12] ),
        .\v1_2_1_reg[13] (\v1_2_1_reg[13] ),
        .\v1_2_1_reg[14] (\v1_2_1_reg[14] ),
        .\v1_2_1_reg[15] (\v1_2_1_reg[15] ),
        .\v1_2_1_reg[1] (\v1_2_1_reg[1] ),
        .\v1_2_1_reg[2] (\v1_2_1_reg[2] ),
        .\v1_2_1_reg[3] (\v1_2_1_reg[3] ),
        .\v1_2_1_reg[4] (\v1_2_1_reg[4] ),
        .\v1_2_1_reg[5] (\v1_2_1_reg[5] ),
        .\v1_2_1_reg[6] (\v1_2_1_reg[6] ),
        .\v1_2_1_reg[7] (\v1_2_1_reg[7] ),
        .\v1_2_1_reg[8] (\v1_2_1_reg[8] ),
        .\v1_2_1_reg[9] (\v1_2_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_12
   (\cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_13[2]_535 ,
    \cont_bits2_13[1]_536 ,
    \cont_bits2_13[0]_537 ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \v1_1_1_reg[15] ,
    \v1_1_1_reg[14] ,
    \v1_1_1_reg[13] ,
    \v1_1_1_reg[12] ,
    \v1_1_1_reg[11] ,
    \v1_1_1_reg[10] ,
    \v1_1_1_reg[9] ,
    \v1_1_1_reg[8] ,
    \v1_1_1_reg[7] ,
    \v1_1_1_reg[6] ,
    \v1_1_1_reg[5] ,
    \v1_1_1_reg[4] ,
    \v1_1_1_reg[3] ,
    \v1_1_1_reg[2] ,
    \v1_1_1_reg[1] ,
    \v1_1_1_reg[0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ,
    clk,
    \tmp_189_reg[0] ,
    Q,
    \tmp_189_reg[0]_0 ,
    \tmp_189_reg[15] ,
    \tmp_189_reg[0]_1 ,
    \tmp_189_reg[15]_0 ,
    clk_enable);
  output \cont_bits2_reg_reg_reg[3][0] ;
  output [0:0]\cont_bits2_13[2]_535 ;
  output [0:0]\cont_bits2_13[1]_536 ;
  output [0:0]\cont_bits2_13[0]_537 ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  output \v1_1_1_reg[15] ;
  output \v1_1_1_reg[14] ;
  output \v1_1_1_reg[13] ;
  output \v1_1_1_reg[12] ;
  output \v1_1_1_reg[11] ;
  output \v1_1_1_reg[10] ;
  output \v1_1_1_reg[9] ;
  output \v1_1_1_reg[8] ;
  output \v1_1_1_reg[7] ;
  output \v1_1_1_reg[6] ;
  output \v1_1_1_reg[5] ;
  output \v1_1_1_reg[4] ;
  output \v1_1_1_reg[3] ;
  output \v1_1_1_reg[2] ;
  output \v1_1_1_reg[1] ;
  output \v1_1_1_reg[0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  input clk;
  input \tmp_189_reg[0] ;
  input [15:0]Q;
  input \tmp_189_reg[0]_0 ;
  input [15:0]\tmp_189_reg[15] ;
  input \tmp_189_reg[0]_1 ;
  input [15:0]\tmp_189_reg[15]_0 ;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_374 ;
  wire [0:0]\cont_bits2_12[10]_384 ;
  wire [0:0]\cont_bits2_12[11]_385 ;
  wire [0:0]\cont_bits2_12[1]_375 ;
  wire [0:0]\cont_bits2_12[2]_376 ;
  wire [0:0]\cont_bits2_12[3]_377 ;
  wire [0:0]\cont_bits2_12[4]_378 ;
  wire [0:0]\cont_bits2_12[5]_379 ;
  wire [0:0]\cont_bits2_12[6]_380 ;
  wire [0:0]\cont_bits2_12[7]_381 ;
  wire [0:0]\cont_bits2_12[8]_382 ;
  wire [0:0]\cont_bits2_12[9]_383 ;
  wire [0:0]\cont_bits2_13[0]_537 ;
  wire [0:0]\cont_bits2_13[1]_536 ;
  wire [0:0]\cont_bits2_13[2]_535 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_484 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_526 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_532 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_478 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_472 ;
  wire \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_466 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_490 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_514 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_520 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_496 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_502 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_508 ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire rst;
  wire \tmp_189_reg[0] ;
  wire \tmp_189_reg[0]_0 ;
  wire \tmp_189_reg[0]_1 ;
  wire [15:0]\tmp_189_reg[15] ;
  wire [15:0]\tmp_189_reg[15]_0 ;
  wire \v1_1_1_reg[0] ;
  wire \v1_1_1_reg[10] ;
  wire \v1_1_1_reg[11] ;
  wire \v1_1_1_reg[12] ;
  wire \v1_1_1_reg[13] ;
  wire \v1_1_1_reg[14] ;
  wire \v1_1_1_reg[15] ;
  wire \v1_1_1_reg[1] ;
  wire \v1_1_1_reg[2] ;
  wire \v1_1_1_reg[3] ;
  wire \v1_1_1_reg[4] ;
  wire \v1_1_1_reg[5] ;
  wire \v1_1_1_reg[6] ;
  wire \v1_1_1_reg[7] ;
  wire \v1_1_1_reg[8] ;
  wire \v1_1_1_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    cont_bits2_13
       (.I0(\cont_bits2_12[3]_377 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[3]_466 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair123" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__0/i_ 
       (.I0(\cont_bits2_12[2]_376 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[2]_472 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_13[2]_535 ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__1/i_ 
       (.I0(\cont_bits2_12[1]_375 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[1]_478 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_13[1]_536 ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__10/i_ 
       (.I0(\cont_bits2_12[11]_385 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[11]_532 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[11][0] ));
  (* SOFT_HLUTNM = "soft_lutpair124" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__2/i_ 
       (.I0(\cont_bits2_12[0]_374 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[0]_484 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_13[0]_537 ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__3/i_ 
       (.I0(\cont_bits2_12[4]_378 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[4]_490 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[4][0] ));
  (* SOFT_HLUTNM = "soft_lutpair125" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__4/i_ 
       (.I0(\cont_bits2_12[7]_381 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[7]_496 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[7][0] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__5/i_ 
       (.I0(\cont_bits2_12[8]_382 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[8]_502 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[8][0] ));
  (* SOFT_HLUTNM = "soft_lutpair126" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__6/i_ 
       (.I0(\cont_bits2_12[9]_383 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[9]_508 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[9][0] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__7/i_ 
       (.I0(\cont_bits2_12[5]_379 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[5]_514 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[5][0] ));
  (* SOFT_HLUTNM = "soft_lutpair127" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__8/i_ 
       (.I0(\cont_bits2_12[6]_380 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[6]_520 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[6][0] ));
  (* SOFT_HLUTNM = "soft_lutpair128" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__9/i_ 
       (.I0(\cont_bits2_12[10]_384 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg[10]_526 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[10][0] ));
  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[0]_374 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_484 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[10]_384 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_526 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[11]_385 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_532 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[1]_375 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_478 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[2]_376 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_472 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[3]_377 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_466 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[4]_378 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_490 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[5]_379 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_514 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[6]_380 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_520 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[7]_381 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_496 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[8]_382 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_502 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ),
        .D(\cont_bits2_12[9]_383 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_508 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_16 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(\cont_bits2_12[0]_374 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_384 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_385 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_375 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_376 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_377 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_378 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_379 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_380 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_381 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_382 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_383 ),
        .rst(rst),
        .\tmp_189_reg[0] (\tmp_189_reg[0] ),
        .\tmp_189_reg[0]_0 (\tmp_189_reg[0]_0 ),
        .\tmp_189_reg[0]_1 (\tmp_189_reg[0]_1 ),
        .\tmp_189_reg[15] (\tmp_189_reg[15] ),
        .\tmp_189_reg[15]_0 (\tmp_189_reg[15]_0 ),
        .\v1_1_1_reg[0] (\v1_1_1_reg[0] ),
        .\v1_1_1_reg[10] (\v1_1_1_reg[10] ),
        .\v1_1_1_reg[11] (\v1_1_1_reg[11] ),
        .\v1_1_1_reg[12] (\v1_1_1_reg[12] ),
        .\v1_1_1_reg[13] (\v1_1_1_reg[13] ),
        .\v1_1_1_reg[14] (\v1_1_1_reg[14] ),
        .\v1_1_1_reg[15] (\v1_1_1_reg[15] ),
        .\v1_1_1_reg[1] (\v1_1_1_reg[1] ),
        .\v1_1_1_reg[2] (\v1_1_1_reg[2] ),
        .\v1_1_1_reg[3] (\v1_1_1_reg[3] ),
        .\v1_1_1_reg[4] (\v1_1_1_reg[4] ),
        .\v1_1_1_reg[5] (\v1_1_1_reg[5] ),
        .\v1_1_1_reg[6] (\v1_1_1_reg[6] ),
        .\v1_1_1_reg[7] (\v1_1_1_reg[7] ),
        .\v1_1_1_reg[8] (\v1_1_1_reg[8] ),
        .\v1_1_1_reg[9] (\v1_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_13
   (\cont_bits2_reg_reg_reg[0][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_reg_reg_reg[4][0] ,
    \cont_bits2_reg_reg_reg[5][0] ,
    \cont_bits2_reg_reg_reg[6][0] ,
    \cont_bits2_reg_reg_reg[7][0] ,
    \cont_bits2_reg_reg_reg[8][0] ,
    \cont_bits2_reg_reg_reg[9][0] ,
    \cont_bits2_reg_reg_reg[10][0] ,
    \cont_bits2_reg_reg_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    \tmp_222_reg[11][0] ,
    data1,
    \tmp_222_reg[11][0]_0 ,
    \tmp_222_reg[1][0] ,
    \tmp_222_reg[2][0] ,
    \tmp_222_reg[3][0] ,
    \tmp_222_reg[4][0] ,
    \tmp_222_reg[5][0] ,
    \tmp_222_reg[6][0] ,
    \tmp_222_reg[7][0] ,
    \tmp_222_reg[8][0] ,
    \tmp_222_reg[9][0] ,
    \tmp_222_reg[10][0] ,
    \tmp_222_reg[11][0]_1 ,
    clk_enable,
    clk,
    rst,
    D);
  output \cont_bits2_reg_reg_reg[0][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[3][0] ;
  output \cont_bits2_reg_reg_reg[4][0] ;
  output \cont_bits2_reg_reg_reg[5][0] ;
  output \cont_bits2_reg_reg_reg[6][0] ;
  output \cont_bits2_reg_reg_reg[7][0] ;
  output \cont_bits2_reg_reg_reg[8][0] ;
  output \cont_bits2_reg_reg_reg[9][0] ;
  output \cont_bits2_reg_reg_reg[10][0] ;
  output \cont_bits2_reg_reg_reg[11][0] ;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input \tmp_222_reg[11][0] ;
  input [0:0]data1;
  input \tmp_222_reg[11][0]_0 ;
  input \tmp_222_reg[1][0] ;
  input \tmp_222_reg[2][0] ;
  input \tmp_222_reg[3][0] ;
  input \tmp_222_reg[4][0] ;
  input \tmp_222_reg[5][0] ;
  input \tmp_222_reg[6][0] ;
  input \tmp_222_reg[7][0] ;
  input \tmp_222_reg[8][0] ;
  input \tmp_222_reg[9][0] ;
  input \tmp_222_reg[10][0] ;
  input \tmp_222_reg[11][0]_1 ;
  input clk_enable;
  input clk;
  input rst;
  input [15:0]D;

  wire [15:0]D;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_28 ;
  wire [0:0]\cont_bits2_12[10]_38 ;
  wire [0:0]\cont_bits2_12[11]_39 ;
  wire [0:0]\cont_bits2_12[1]_29 ;
  wire [0:0]\cont_bits2_12[2]_30 ;
  wire [0:0]\cont_bits2_12[3]_31 ;
  wire [0:0]\cont_bits2_12[4]_32 ;
  wire [0:0]\cont_bits2_12[5]_33 ;
  wire [0:0]\cont_bits2_12[6]_34 ;
  wire [0:0]\cont_bits2_12[7]_35 ;
  wire [0:0]\cont_bits2_12[8]_36 ;
  wire [0:0]\cont_bits2_12[9]_37 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_40 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_50 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_51 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_41 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_42 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_43 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_44 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_45 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_46 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_47 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_48 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_49 ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[10][0] ;
  wire \cont_bits2_reg_reg_reg[11][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \cont_bits2_reg_reg_reg[4][0] ;
  wire \cont_bits2_reg_reg_reg[5][0] ;
  wire \cont_bits2_reg_reg_reg[6][0] ;
  wire \cont_bits2_reg_reg_reg[7][0] ;
  wire \cont_bits2_reg_reg_reg[8][0] ;
  wire \cont_bits2_reg_reg_reg[9][0] ;
  wire [0:0]data1;
  wire rst;
  wire \tmp_222_reg[10][0] ;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire \tmp_222_reg[11][0]_1 ;
  wire \tmp_222_reg[1][0] ;
  wire \tmp_222_reg[2][0] ;
  wire \tmp_222_reg[3][0] ;
  wire \tmp_222_reg[4][0] ;
  wire \tmp_222_reg[5][0] ;
  wire \tmp_222_reg[6][0] ;
  wire \tmp_222_reg[7][0] ;
  wire \tmp_222_reg[8][0] ;
  wire \tmp_222_reg[9][0] ;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_28 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_40 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_38 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_50 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_39 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_51 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_29 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_41 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_30 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_42 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_31 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_43 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_32 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_44 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_33 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_45 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_34 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_46 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_35 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_47 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_36 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_48 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_37 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_49 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_15 u_simfcn1p2
       (.D(D),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_28 (\cont_bits2_12[0]_28 ),
        .\cont_bits2_12[10]_38 (\cont_bits2_12[10]_38 ),
        .\cont_bits2_12[11]_39 (\cont_bits2_12[11]_39 ),
        .\cont_bits2_12[1]_29 (\cont_bits2_12[1]_29 ),
        .\cont_bits2_12[2]_30 (\cont_bits2_12[2]_30 ),
        .\cont_bits2_12[3]_31 (\cont_bits2_12[3]_31 ),
        .\cont_bits2_12[4]_32 (\cont_bits2_12[4]_32 ),
        .\cont_bits2_12[5]_33 (\cont_bits2_12[5]_33 ),
        .\cont_bits2_12[6]_34 (\cont_bits2_12[6]_34 ),
        .\cont_bits2_12[7]_35 (\cont_bits2_12[7]_35 ),
        .\cont_bits2_12[8]_36 (\cont_bits2_12[8]_36 ),
        .\cont_bits2_12[9]_37 (\cont_bits2_12[9]_37 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_40 (\cont_bits2_downsample_bypass_reg_reg[0]_40 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_50 (\cont_bits2_downsample_bypass_reg_reg[10]_50 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_51 (\cont_bits2_downsample_bypass_reg_reg[11]_51 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_41 (\cont_bits2_downsample_bypass_reg_reg[1]_41 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_42 (\cont_bits2_downsample_bypass_reg_reg[2]_42 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_43 (\cont_bits2_downsample_bypass_reg_reg[3]_43 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_44 (\cont_bits2_downsample_bypass_reg_reg[4]_44 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_45 (\cont_bits2_downsample_bypass_reg_reg[5]_45 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_46 (\cont_bits2_downsample_bypass_reg_reg[6]_46 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_47 (\cont_bits2_downsample_bypass_reg_reg[7]_47 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_48 (\cont_bits2_downsample_bypass_reg_reg[8]_48 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_49 (\cont_bits2_downsample_bypass_reg_reg[9]_49 ),
        .\cont_bits2_reg_reg_reg[0][0]_0 (\cont_bits2_reg_reg_reg[0][0] ),
        .\cont_bits2_reg_reg_reg[10][0]_0 (\cont_bits2_reg_reg_reg[10][0] ),
        .\cont_bits2_reg_reg_reg[11][0]_0 (\cont_bits2_reg_reg_reg[11][0] ),
        .\cont_bits2_reg_reg_reg[1][0]_0 (\cont_bits2_reg_reg_reg[1][0] ),
        .\cont_bits2_reg_reg_reg[2][0]_0 (\cont_bits2_reg_reg_reg[2][0] ),
        .\cont_bits2_reg_reg_reg[3][0]_0 (\cont_bits2_reg_reg_reg[3][0] ),
        .\cont_bits2_reg_reg_reg[4][0]_0 (\cont_bits2_reg_reg_reg[4][0] ),
        .\cont_bits2_reg_reg_reg[5][0]_0 (\cont_bits2_reg_reg_reg[5][0] ),
        .\cont_bits2_reg_reg_reg[6][0]_0 (\cont_bits2_reg_reg_reg[6][0] ),
        .\cont_bits2_reg_reg_reg[7][0]_0 (\cont_bits2_reg_reg_reg[7][0] ),
        .\cont_bits2_reg_reg_reg[8][0]_0 (\cont_bits2_reg_reg_reg[8][0] ),
        .\cont_bits2_reg_reg_reg[9][0]_0 (\cont_bits2_reg_reg_reg[9][0] ),
        .data1(data1),
        .rst(rst),
        .\tmp_222_reg[10][0] (\tmp_222_reg[10][0] ),
        .\tmp_222_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .\tmp_222_reg[11][0]_0 (\tmp_222_reg[11][0] ),
        .\tmp_222_reg[11][0]_1 (\tmp_222_reg[11][0]_0 ),
        .\tmp_222_reg[11][0]_2 (\tmp_222_reg[11][0]_1 ),
        .\tmp_222_reg[1][0] (\tmp_222_reg[1][0] ),
        .\tmp_222_reg[2][0] (\tmp_222_reg[2][0] ),
        .\tmp_222_reg[3][0] (\tmp_222_reg[3][0] ),
        .\tmp_222_reg[4][0] (\tmp_222_reg[4][0] ),
        .\tmp_222_reg[5][0] (\tmp_222_reg[5][0] ),
        .\tmp_222_reg[6][0] (\tmp_222_reg[6][0] ),
        .\tmp_222_reg[7][0] (\tmp_222_reg[7][0] ),
        .\tmp_222_reg[8][0] (\tmp_222_reg[8][0] ),
        .\tmp_222_reg[9][0] (\tmp_222_reg[9][0] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_14
   (tmp_0_9,
    tmp_1_10,
    tmp_2_10,
    tmp_3_10,
    tmp_4_10,
    tmp_5_10,
    tmp_6_10,
    tmp_7_10,
    tmp_8_10,
    tmp_9_10,
    tmp_10_10,
    tmp_11_10,
    clk_enable,
    clk,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ,
    D);
  output [0:0]tmp_0_9;
  output [0:0]tmp_1_10;
  output [0:0]tmp_2_10;
  output [0:0]tmp_3_10;
  output [0:0]tmp_4_10;
  output [0:0]tmp_5_10;
  output [0:0]tmp_6_10;
  output [0:0]tmp_7_10;
  output [0:0]tmp_8_10;
  output [0:0]tmp_9_10;
  output [0:0]tmp_10_10;
  output [0:0]tmp_11_10;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  input [15:0]D;

  wire [15:0]D;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_62 ;
  wire [0:0]\cont_bits2_12[10]_72 ;
  wire [0:0]\cont_bits2_12[11]_73 ;
  wire [0:0]\cont_bits2_12[1]_63 ;
  wire [0:0]\cont_bits2_12[2]_64 ;
  wire [0:0]\cont_bits2_12[3]_65 ;
  wire [0:0]\cont_bits2_12[4]_66 ;
  wire [0:0]\cont_bits2_12[5]_67 ;
  wire [0:0]\cont_bits2_12[6]_68 ;
  wire [0:0]\cont_bits2_12[7]_69 ;
  wire [0:0]\cont_bits2_12[8]_70 ;
  wire [0:0]\cont_bits2_12[9]_71 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_74 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_84 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_85 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_75 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_76 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_77 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_78 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_79 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_80 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_81 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_82 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_83 ;
  wire rst;
  wire [0:0]tmp_0_9;
  wire [0:0]tmp_10_10;
  wire [0:0]tmp_11_10;
  wire [0:0]tmp_1_10;
  wire [0:0]tmp_2_10;
  wire [0:0]tmp_3_10;
  wire [0:0]tmp_4_10;
  wire [0:0]tmp_5_10;
  wire [0:0]tmp_6_10;
  wire [0:0]tmp_7_10;
  wire [0:0]tmp_8_10;
  wire [0:0]tmp_9_10;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[0]_62 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_74 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[10]_72 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_84 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[11]_73 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_85 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[1]_63 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_75 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[2]_64 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_76 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[3]_65 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_77 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[4]_66 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_78 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[5]_67 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_79 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[6]_68 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_80 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[7]_69 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_81 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[8]_70 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_82 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[9]_71 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_83 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2 u_simfcn1p2
       (.D(D),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_62 (\cont_bits2_12[0]_62 ),
        .\cont_bits2_12[10]_72 (\cont_bits2_12[10]_72 ),
        .\cont_bits2_12[11]_73 (\cont_bits2_12[11]_73 ),
        .\cont_bits2_12[1]_63 (\cont_bits2_12[1]_63 ),
        .\cont_bits2_12[2]_64 (\cont_bits2_12[2]_64 ),
        .\cont_bits2_12[3]_65 (\cont_bits2_12[3]_65 ),
        .\cont_bits2_12[4]_66 (\cont_bits2_12[4]_66 ),
        .\cont_bits2_12[5]_67 (\cont_bits2_12[5]_67 ),
        .\cont_bits2_12[6]_68 (\cont_bits2_12[6]_68 ),
        .\cont_bits2_12[7]_69 (\cont_bits2_12[7]_69 ),
        .\cont_bits2_12[8]_70 (\cont_bits2_12[8]_70 ),
        .\cont_bits2_12[9]_71 (\cont_bits2_12[9]_71 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_74 (\cont_bits2_downsample_bypass_reg_reg[0]_74 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_84 (\cont_bits2_downsample_bypass_reg_reg[10]_84 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_85 (\cont_bits2_downsample_bypass_reg_reg[11]_85 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_75 (\cont_bits2_downsample_bypass_reg_reg[1]_75 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_76 (\cont_bits2_downsample_bypass_reg_reg[2]_76 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_77 (\cont_bits2_downsample_bypass_reg_reg[3]_77 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_78 (\cont_bits2_downsample_bypass_reg_reg[4]_78 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_79 (\cont_bits2_downsample_bypass_reg_reg[5]_79 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_80 (\cont_bits2_downsample_bypass_reg_reg[6]_80 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_81 (\cont_bits2_downsample_bypass_reg_reg[7]_81 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_82 (\cont_bits2_downsample_bypass_reg_reg[8]_82 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_83 (\cont_bits2_downsample_bypass_reg_reg[9]_83 ),
        .rst(rst),
        .tmp_0_9(tmp_0_9),
        .tmp_10_10(tmp_10_10),
        .tmp_11_10(tmp_11_10),
        .tmp_1_10(tmp_1_10),
        .\tmp_222[0][0]_i_3 (\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .tmp_2_10(tmp_2_10),
        .tmp_3_10(tmp_3_10),
        .tmp_4_10(tmp_4_10),
        .tmp_5_10(tmp_5_10),
        .tmp_6_10(tmp_6_10),
        .tmp_7_10(tmp_7_10),
        .tmp_8_10(tmp_8_10),
        .tmp_9_10(tmp_9_10));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_2
   (\tmp_221[0]_362 ,
    \tmp_221[1]_363 ,
    \tmp_221[2]_364 ,
    \tmp_221[3]_365 ,
    \tmp_221[4]_366 ,
    \tmp_221[5]_367 ,
    \tmp_221[6]_368 ,
    \tmp_221[7]_369 ,
    \tmp_221[8]_370 ,
    \tmp_221[9]_371 ,
    \tmp_221[10]_372 ,
    \tmp_221[11]_373 ,
    \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ,
    tmp_9,
    \tmp_222_reg[0][0] ,
    \tmp_222_reg[0][0]_0 ,
    \tmp_222_reg[1][0] ,
    \tmp_222_reg[1][0]_0 ,
    \tmp_222_reg[2][0] ,
    \tmp_222_reg[2][0]_0 ,
    \tmp_222_reg[3][0] ,
    \tmp_222_reg[3][0]_0 ,
    \tmp_222_reg[4][0] ,
    \tmp_222_reg[4][0]_0 ,
    \tmp_222_reg[5][0] ,
    \tmp_222_reg[5][0]_0 ,
    \tmp_222_reg[6][0] ,
    \tmp_222_reg[6][0]_0 ,
    \tmp_222_reg[7][0] ,
    \tmp_222_reg[7][0]_0 ,
    \tmp_222_reg[8][0] ,
    \tmp_222_reg[8][0]_0 ,
    \tmp_222_reg[9][0] ,
    \tmp_222_reg[9][0]_0 ,
    \tmp_222_reg[10][0] ,
    \tmp_222_reg[10][0]_0 ,
    \tmp_222_reg[11][0] ,
    \tmp_222_reg[11][0]_0 ,
    clk_enable,
    clk,
    rst,
    \cont_bits2_reg_reg[0][0]_i_2__2 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_14 );
  output [0:0]\tmp_221[0]_362 ;
  output [0:0]\tmp_221[1]_363 ;
  output [0:0]\tmp_221[2]_364 ;
  output [0:0]\tmp_221[3]_365 ;
  output [0:0]\tmp_221[4]_366 ;
  output [0:0]\tmp_221[5]_367 ;
  output [0:0]\tmp_221[6]_368 ;
  output [0:0]\tmp_221[7]_369 ;
  output [0:0]\tmp_221[8]_370 ;
  output [0:0]\tmp_221[9]_371 ;
  output [0:0]\tmp_221[10]_372 ;
  output [0:0]\tmp_221[11]_373 ;
  input \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  input tmp_9;
  input \tmp_222_reg[0][0] ;
  input \tmp_222_reg[0][0]_0 ;
  input \tmp_222_reg[1][0] ;
  input \tmp_222_reg[1][0]_0 ;
  input \tmp_222_reg[2][0] ;
  input \tmp_222_reg[2][0]_0 ;
  input \tmp_222_reg[3][0] ;
  input \tmp_222_reg[3][0]_0 ;
  input \tmp_222_reg[4][0] ;
  input \tmp_222_reg[4][0]_0 ;
  input \tmp_222_reg[5][0] ;
  input \tmp_222_reg[5][0]_0 ;
  input \tmp_222_reg[6][0] ;
  input \tmp_222_reg[6][0]_0 ;
  input \tmp_222_reg[7][0] ;
  input \tmp_222_reg[7][0]_0 ;
  input \tmp_222_reg[8][0] ;
  input \tmp_222_reg[8][0]_0 ;
  input \tmp_222_reg[9][0] ;
  input \tmp_222_reg[9][0]_0 ;
  input \tmp_222_reg[10][0] ;
  input \tmp_222_reg[10][0]_0 ;
  input \tmp_222_reg[11][0] ;
  input \tmp_222_reg[11][0]_0 ;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_reg_reg[0][0]_i_2__2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_14 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_132 ;
  wire [0:0]\cont_bits2_12[10]_142 ;
  wire [0:0]\cont_bits2_12[11]_143 ;
  wire [0:0]\cont_bits2_12[1]_133 ;
  wire [0:0]\cont_bits2_12[2]_134 ;
  wire [0:0]\cont_bits2_12[3]_135 ;
  wire [0:0]\cont_bits2_12[4]_136 ;
  wire [0:0]\cont_bits2_12[5]_137 ;
  wire [0:0]\cont_bits2_12[6]_138 ;
  wire [0:0]\cont_bits2_12[7]_139 ;
  wire [0:0]\cont_bits2_12[8]_140 ;
  wire [0:0]\cont_bits2_12[9]_141 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_144 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_154 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_155 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_145 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_146 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_147 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_148 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_149 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_150 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_151 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_152 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_153 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_9 ;
  wire rst;
  wire [0:0]\tmp_221[0]_362 ;
  wire [0:0]\tmp_221[10]_372 ;
  wire [0:0]\tmp_221[11]_373 ;
  wire [0:0]\tmp_221[1]_363 ;
  wire [0:0]\tmp_221[2]_364 ;
  wire [0:0]\tmp_221[3]_365 ;
  wire [0:0]\tmp_221[4]_366 ;
  wire [0:0]\tmp_221[5]_367 ;
  wire [0:0]\tmp_221[6]_368 ;
  wire [0:0]\tmp_221[7]_369 ;
  wire [0:0]\tmp_221[8]_370 ;
  wire [0:0]\tmp_221[9]_371 ;
  wire \tmp_222_reg[0][0] ;
  wire \tmp_222_reg[0][0]_0 ;
  wire \tmp_222_reg[10][0] ;
  wire \tmp_222_reg[10][0]_0 ;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire \tmp_222_reg[1][0] ;
  wire \tmp_222_reg[1][0]_0 ;
  wire \tmp_222_reg[2][0] ;
  wire \tmp_222_reg[2][0]_0 ;
  wire \tmp_222_reg[3][0] ;
  wire \tmp_222_reg[3][0]_0 ;
  wire \tmp_222_reg[4][0] ;
  wire \tmp_222_reg[4][0]_0 ;
  wire \tmp_222_reg[5][0] ;
  wire \tmp_222_reg[5][0]_0 ;
  wire \tmp_222_reg[6][0] ;
  wire \tmp_222_reg[6][0]_0 ;
  wire \tmp_222_reg[7][0] ;
  wire \tmp_222_reg[7][0]_0 ;
  wire \tmp_222_reg[8][0] ;
  wire \tmp_222_reg[8][0]_0 ;
  wire \tmp_222_reg[9][0] ;
  wire \tmp_222_reg[9][0]_0 ;
  wire tmp_9;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[0]_132 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_144 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[10]_142 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_154 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[11]_143 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_155 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[1]_133 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_145 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[2]_134 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_146 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[3]_135 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_147 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[4]_136 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_148 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[5]_137 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_149 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[6]_138 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_150 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[7]_139 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_151 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[8]_140 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_152 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[9]_141 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_153 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_26 u_simfcn1p2
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_132 (\cont_bits2_12[0]_132 ),
        .\cont_bits2_12[10]_142 (\cont_bits2_12[10]_142 ),
        .\cont_bits2_12[11]_143 (\cont_bits2_12[11]_143 ),
        .\cont_bits2_12[1]_133 (\cont_bits2_12[1]_133 ),
        .\cont_bits2_12[2]_134 (\cont_bits2_12[2]_134 ),
        .\cont_bits2_12[3]_135 (\cont_bits2_12[3]_135 ),
        .\cont_bits2_12[4]_136 (\cont_bits2_12[4]_136 ),
        .\cont_bits2_12[5]_137 (\cont_bits2_12[5]_137 ),
        .\cont_bits2_12[6]_138 (\cont_bits2_12[6]_138 ),
        .\cont_bits2_12[7]_139 (\cont_bits2_12[7]_139 ),
        .\cont_bits2_12[8]_140 (\cont_bits2_12[8]_140 ),
        .\cont_bits2_12[9]_141 (\cont_bits2_12[9]_141 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_144 (\cont_bits2_downsample_bypass_reg_reg[0]_144 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_154 (\cont_bits2_downsample_bypass_reg_reg[10]_154 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_155 (\cont_bits2_downsample_bypass_reg_reg[11]_155 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_145 (\cont_bits2_downsample_bypass_reg_reg[1]_145 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_146 (\cont_bits2_downsample_bypass_reg_reg[2]_146 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_147 (\cont_bits2_downsample_bypass_reg_reg[3]_147 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_148 (\cont_bits2_downsample_bypass_reg_reg[4]_148 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_149 (\cont_bits2_downsample_bypass_reg_reg[5]_149 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_150 (\cont_bits2_downsample_bypass_reg_reg[6]_150 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_151 (\cont_bits2_downsample_bypass_reg_reg[7]_151 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_152 (\cont_bits2_downsample_bypass_reg_reg[8]_152 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_153 (\cont_bits2_downsample_bypass_reg_reg[9]_153 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_0 (\cont_bits2_reg_reg[0][0]_i_2__2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_1 (\cont_bits2_reg_reg[0][0]_i_2__2_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_10 (\cont_bits2_reg_reg[0][0]_i_2__2_9 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_11 (\cont_bits2_reg_reg[0][0]_i_2__2_10 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_12 (\cont_bits2_reg_reg[0][0]_i_2__2_11 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_13 (\cont_bits2_reg_reg[0][0]_i_2__2_12 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_14 (\cont_bits2_reg_reg[0][0]_i_2__2_13 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_15 (\cont_bits2_reg_reg[0][0]_i_2__2_14 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_2 (\cont_bits2_reg_reg[0][0]_i_2__2_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_3 (\cont_bits2_reg_reg[0][0]_i_2__2_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_4 (\cont_bits2_reg_reg[0][0]_i_2__2_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_5 (\cont_bits2_reg_reg[0][0]_i_2__2_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_6 (\cont_bits2_reg_reg[0][0]_i_2__2_5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_7 (\cont_bits2_reg_reg[0][0]_i_2__2_6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_8 (\cont_bits2_reg_reg[0][0]_i_2__2_7 ),
        .\cont_bits2_reg_reg[0][0]_i_2__2_9 (\cont_bits2_reg_reg[0][0]_i_2__2_8 ),
        .rst(rst),
        .\tmp_221[0]_362 (\tmp_221[0]_362 ),
        .\tmp_221[10]_372 (\tmp_221[10]_372 ),
        .\tmp_221[11]_373 (\tmp_221[11]_373 ),
        .\tmp_221[1]_363 (\tmp_221[1]_363 ),
        .\tmp_221[2]_364 (\tmp_221[2]_364 ),
        .\tmp_221[3]_365 (\tmp_221[3]_365 ),
        .\tmp_221[4]_366 (\tmp_221[4]_366 ),
        .\tmp_221[5]_367 (\tmp_221[5]_367 ),
        .\tmp_221[6]_368 (\tmp_221[6]_368 ),
        .\tmp_221[7]_369 (\tmp_221[7]_369 ),
        .\tmp_221[8]_370 (\tmp_221[8]_370 ),
        .\tmp_221[9]_371 (\tmp_221[9]_371 ),
        .\tmp_222_reg[0][0] (\tmp_222_reg[0][0] ),
        .\tmp_222_reg[0][0]_0 (\tmp_222_reg[0][0]_0 ),
        .\tmp_222_reg[10][0] (\tmp_222_reg[10][0] ),
        .\tmp_222_reg[10][0]_0 (\tmp_222_reg[10][0]_0 ),
        .\tmp_222_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .\tmp_222_reg[11][0]_0 (\tmp_222_reg[11][0] ),
        .\tmp_222_reg[11][0]_1 (\tmp_222_reg[11][0]_0 ),
        .\tmp_222_reg[1][0] (\tmp_222_reg[1][0] ),
        .\tmp_222_reg[1][0]_0 (\tmp_222_reg[1][0]_0 ),
        .\tmp_222_reg[2][0] (\tmp_222_reg[2][0] ),
        .\tmp_222_reg[2][0]_0 (\tmp_222_reg[2][0]_0 ),
        .\tmp_222_reg[3][0] (\tmp_222_reg[3][0] ),
        .\tmp_222_reg[3][0]_0 (\tmp_222_reg[3][0]_0 ),
        .\tmp_222_reg[4][0] (\tmp_222_reg[4][0] ),
        .\tmp_222_reg[4][0]_0 (\tmp_222_reg[4][0]_0 ),
        .\tmp_222_reg[5][0] (\tmp_222_reg[5][0] ),
        .\tmp_222_reg[5][0]_0 (\tmp_222_reg[5][0]_0 ),
        .\tmp_222_reg[6][0] (\tmp_222_reg[6][0] ),
        .\tmp_222_reg[6][0]_0 (\tmp_222_reg[6][0]_0 ),
        .\tmp_222_reg[7][0] (\tmp_222_reg[7][0] ),
        .\tmp_222_reg[7][0]_0 (\tmp_222_reg[7][0]_0 ),
        .\tmp_222_reg[8][0] (\tmp_222_reg[8][0] ),
        .\tmp_222_reg[8][0]_0 (\tmp_222_reg[8][0]_0 ),
        .\tmp_222_reg[9][0] (\tmp_222_reg[9][0] ),
        .\tmp_222_reg[9][0]_0 (\tmp_222_reg[9][0]_0 ),
        .tmp_9(tmp_9));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_3
   (tmp_0_12,
    tmp_1_13,
    tmp_2_13,
    tmp_3_13,
    tmp_4_13,
    tmp_5_13,
    tmp_6_13,
    tmp_7_13,
    tmp_8_13,
    tmp_9_13,
    tmp_10_13,
    tmp_11_13,
    clk_enable,
    clk,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__3 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_14 );
  output [0:0]tmp_0_12;
  output [0:0]tmp_1_13;
  output [0:0]tmp_2_13;
  output [0:0]tmp_3_13;
  output [0:0]tmp_4_13;
  output [0:0]tmp_5_13;
  output [0:0]tmp_6_13;
  output [0:0]tmp_7_13;
  output [0:0]tmp_8_13;
  output [0:0]tmp_9_13;
  output [0:0]tmp_10_13;
  output [0:0]tmp_11_13;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_14 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_166 ;
  wire [0:0]\cont_bits2_12[10]_176 ;
  wire [0:0]\cont_bits2_12[11]_177 ;
  wire [0:0]\cont_bits2_12[1]_167 ;
  wire [0:0]\cont_bits2_12[2]_168 ;
  wire [0:0]\cont_bits2_12[3]_169 ;
  wire [0:0]\cont_bits2_12[4]_170 ;
  wire [0:0]\cont_bits2_12[5]_171 ;
  wire [0:0]\cont_bits2_12[6]_172 ;
  wire [0:0]\cont_bits2_12[7]_173 ;
  wire [0:0]\cont_bits2_12[8]_174 ;
  wire [0:0]\cont_bits2_12[9]_175 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_178 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_188 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_189 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_179 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_180 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_181 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_182 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_183 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_184 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_185 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_186 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_187 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_9 ;
  wire rst;
  wire [0:0]tmp_0_12;
  wire [0:0]tmp_10_13;
  wire [0:0]tmp_11_13;
  wire [0:0]tmp_1_13;
  wire [0:0]tmp_2_13;
  wire [0:0]tmp_3_13;
  wire [0:0]tmp_4_13;
  wire [0:0]tmp_5_13;
  wire [0:0]tmp_6_13;
  wire [0:0]tmp_7_13;
  wire [0:0]tmp_8_13;
  wire [0:0]tmp_9_13;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_166 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_178 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_176 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_188 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_177 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_189 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_167 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_179 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_168 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_180 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_169 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_181 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_170 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_182 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_171 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_183 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_172 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_184 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_173 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_185 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_174 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_186 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_175 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_187 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_25 u_simfcn1p2
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_166 (\cont_bits2_12[0]_166 ),
        .\cont_bits2_12[10]_176 (\cont_bits2_12[10]_176 ),
        .\cont_bits2_12[11]_177 (\cont_bits2_12[11]_177 ),
        .\cont_bits2_12[1]_167 (\cont_bits2_12[1]_167 ),
        .\cont_bits2_12[2]_168 (\cont_bits2_12[2]_168 ),
        .\cont_bits2_12[3]_169 (\cont_bits2_12[3]_169 ),
        .\cont_bits2_12[4]_170 (\cont_bits2_12[4]_170 ),
        .\cont_bits2_12[5]_171 (\cont_bits2_12[5]_171 ),
        .\cont_bits2_12[6]_172 (\cont_bits2_12[6]_172 ),
        .\cont_bits2_12[7]_173 (\cont_bits2_12[7]_173 ),
        .\cont_bits2_12[8]_174 (\cont_bits2_12[8]_174 ),
        .\cont_bits2_12[9]_175 (\cont_bits2_12[9]_175 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_178 (\cont_bits2_downsample_bypass_reg_reg[0]_178 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_188 (\cont_bits2_downsample_bypass_reg_reg[10]_188 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_189 (\cont_bits2_downsample_bypass_reg_reg[11]_189 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_179 (\cont_bits2_downsample_bypass_reg_reg[1]_179 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_180 (\cont_bits2_downsample_bypass_reg_reg[2]_180 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_181 (\cont_bits2_downsample_bypass_reg_reg[3]_181 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_182 (\cont_bits2_downsample_bypass_reg_reg[4]_182 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_183 (\cont_bits2_downsample_bypass_reg_reg[5]_183 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_184 (\cont_bits2_downsample_bypass_reg_reg[6]_184 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_185 (\cont_bits2_downsample_bypass_reg_reg[7]_185 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_186 (\cont_bits2_downsample_bypass_reg_reg[8]_186 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_187 (\cont_bits2_downsample_bypass_reg_reg[9]_187 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_0 (\cont_bits2_reg_reg[0][0]_i_2__3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_1 (\cont_bits2_reg_reg[0][0]_i_2__3_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_10 (\cont_bits2_reg_reg[0][0]_i_2__3_9 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_11 (\cont_bits2_reg_reg[0][0]_i_2__3_10 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_12 (\cont_bits2_reg_reg[0][0]_i_2__3_11 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_13 (\cont_bits2_reg_reg[0][0]_i_2__3_12 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_14 (\cont_bits2_reg_reg[0][0]_i_2__3_13 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_15 (\cont_bits2_reg_reg[0][0]_i_2__3_14 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_2 (\cont_bits2_reg_reg[0][0]_i_2__3_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_3 (\cont_bits2_reg_reg[0][0]_i_2__3_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_4 (\cont_bits2_reg_reg[0][0]_i_2__3_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_5 (\cont_bits2_reg_reg[0][0]_i_2__3_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_6 (\cont_bits2_reg_reg[0][0]_i_2__3_5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_7 (\cont_bits2_reg_reg[0][0]_i_2__3_6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_8 (\cont_bits2_reg_reg[0][0]_i_2__3_7 ),
        .\cont_bits2_reg_reg[0][0]_i_2__3_9 (\cont_bits2_reg_reg[0][0]_i_2__3_8 ),
        .\cont_bits_17_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .rst(rst),
        .tmp_0_12(tmp_0_12),
        .tmp_10_13(tmp_10_13),
        .tmp_11_13(tmp_11_13),
        .tmp_1_13(tmp_1_13),
        .tmp_2_13(tmp_2_13),
        .tmp_3_13(tmp_3_13),
        .tmp_4_13(tmp_4_13),
        .tmp_5_13(tmp_5_13),
        .tmp_6_13(tmp_6_13),
        .tmp_7_13(tmp_7_13),
        .tmp_8_13(tmp_8_13),
        .tmp_9_13(tmp_9_13));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_4
   (tmp_0_13,
    tmp_1_14,
    tmp_2_14,
    tmp_3_14,
    tmp_4_14,
    tmp_5_14,
    tmp_6_14,
    tmp_7_14,
    tmp_8_14,
    tmp_9_14,
    tmp_10_14,
    tmp_11_14,
    clk_enable,
    clk,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__4 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_14 );
  output [0:0]tmp_0_13;
  output [0:0]tmp_1_14;
  output [0:0]tmp_2_14;
  output [0:0]tmp_3_14;
  output [0:0]tmp_4_14;
  output [0:0]tmp_5_14;
  output [0:0]tmp_6_14;
  output [0:0]tmp_7_14;
  output [0:0]tmp_8_14;
  output [0:0]tmp_9_14;
  output [0:0]tmp_10_14;
  output [0:0]tmp_11_14;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_14 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_200 ;
  wire [0:0]\cont_bits2_12[10]_210 ;
  wire [0:0]\cont_bits2_12[11]_211 ;
  wire [0:0]\cont_bits2_12[1]_201 ;
  wire [0:0]\cont_bits2_12[2]_202 ;
  wire [0:0]\cont_bits2_12[3]_203 ;
  wire [0:0]\cont_bits2_12[4]_204 ;
  wire [0:0]\cont_bits2_12[5]_205 ;
  wire [0:0]\cont_bits2_12[6]_206 ;
  wire [0:0]\cont_bits2_12[7]_207 ;
  wire [0:0]\cont_bits2_12[8]_208 ;
  wire [0:0]\cont_bits2_12[9]_209 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_212 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_222 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_223 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_213 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_214 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_215 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_216 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_217 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_218 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_219 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_220 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_221 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_9 ;
  wire rst;
  wire [0:0]tmp_0_13;
  wire [0:0]tmp_10_14;
  wire [0:0]tmp_11_14;
  wire [0:0]tmp_1_14;
  wire [0:0]tmp_2_14;
  wire [0:0]tmp_3_14;
  wire [0:0]tmp_4_14;
  wire [0:0]tmp_5_14;
  wire [0:0]tmp_6_14;
  wire [0:0]tmp_7_14;
  wire [0:0]tmp_8_14;
  wire [0:0]tmp_9_14;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[0]_200 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_212 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[10]_210 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_222 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[11]_211 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_223 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[1]_201 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_213 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[2]_202 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_214 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[3]_203 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_215 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[4]_204 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_216 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[5]_205 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_217 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[6]_206 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_218 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[7]_207 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_219 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[8]_208 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_220 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[9]_209 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_221 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_24 u_simfcn1p2
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_200 (\cont_bits2_12[0]_200 ),
        .\cont_bits2_12[10]_210 (\cont_bits2_12[10]_210 ),
        .\cont_bits2_12[11]_211 (\cont_bits2_12[11]_211 ),
        .\cont_bits2_12[1]_201 (\cont_bits2_12[1]_201 ),
        .\cont_bits2_12[2]_202 (\cont_bits2_12[2]_202 ),
        .\cont_bits2_12[3]_203 (\cont_bits2_12[3]_203 ),
        .\cont_bits2_12[4]_204 (\cont_bits2_12[4]_204 ),
        .\cont_bits2_12[5]_205 (\cont_bits2_12[5]_205 ),
        .\cont_bits2_12[6]_206 (\cont_bits2_12[6]_206 ),
        .\cont_bits2_12[7]_207 (\cont_bits2_12[7]_207 ),
        .\cont_bits2_12[8]_208 (\cont_bits2_12[8]_208 ),
        .\cont_bits2_12[9]_209 (\cont_bits2_12[9]_209 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_212 (\cont_bits2_downsample_bypass_reg_reg[0]_212 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_222 (\cont_bits2_downsample_bypass_reg_reg[10]_222 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_223 (\cont_bits2_downsample_bypass_reg_reg[11]_223 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_213 (\cont_bits2_downsample_bypass_reg_reg[1]_213 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_214 (\cont_bits2_downsample_bypass_reg_reg[2]_214 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_215 (\cont_bits2_downsample_bypass_reg_reg[3]_215 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_216 (\cont_bits2_downsample_bypass_reg_reg[4]_216 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_217 (\cont_bits2_downsample_bypass_reg_reg[5]_217 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_218 (\cont_bits2_downsample_bypass_reg_reg[6]_218 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_219 (\cont_bits2_downsample_bypass_reg_reg[7]_219 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_220 (\cont_bits2_downsample_bypass_reg_reg[8]_220 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_221 (\cont_bits2_downsample_bypass_reg_reg[9]_221 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_0 (\cont_bits2_reg_reg[0][0]_i_2__4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_1 (\cont_bits2_reg_reg[0][0]_i_2__4_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_10 (\cont_bits2_reg_reg[0][0]_i_2__4_9 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_11 (\cont_bits2_reg_reg[0][0]_i_2__4_10 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_12 (\cont_bits2_reg_reg[0][0]_i_2__4_11 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_13 (\cont_bits2_reg_reg[0][0]_i_2__4_12 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_14 (\cont_bits2_reg_reg[0][0]_i_2__4_13 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_15 (\cont_bits2_reg_reg[0][0]_i_2__4_14 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_2 (\cont_bits2_reg_reg[0][0]_i_2__4_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_3 (\cont_bits2_reg_reg[0][0]_i_2__4_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_4 (\cont_bits2_reg_reg[0][0]_i_2__4_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_5 (\cont_bits2_reg_reg[0][0]_i_2__4_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_6 (\cont_bits2_reg_reg[0][0]_i_2__4_5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_7 (\cont_bits2_reg_reg[0][0]_i_2__4_6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_8 (\cont_bits2_reg_reg[0][0]_i_2__4_7 ),
        .\cont_bits2_reg_reg[0][0]_i_2__4_9 (\cont_bits2_reg_reg[0][0]_i_2__4_8 ),
        .\cont_bits_19_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .rst(rst),
        .tmp_0_13(tmp_0_13),
        .tmp_10_14(tmp_10_14),
        .tmp_11_14(tmp_11_14),
        .tmp_1_14(tmp_1_14),
        .tmp_2_14(tmp_2_14),
        .tmp_3_14(tmp_3_14),
        .tmp_4_14(tmp_4_14),
        .tmp_5_14(tmp_5_14),
        .tmp_6_14(tmp_6_14),
        .tmp_7_14(tmp_7_14),
        .tmp_8_14(tmp_8_14),
        .tmp_9_14(tmp_9_14));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_5
   (tmp_0_14,
    tmp_1_15,
    tmp_2_15,
    tmp_3_15,
    tmp_4_15,
    tmp_5_15,
    tmp_6_15,
    tmp_7_15,
    tmp_8_15,
    tmp_9_15,
    tmp_10_15,
    tmp_11_15,
    clk_enable,
    clk,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__5 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_14 );
  output [0:0]tmp_0_14;
  output [0:0]tmp_1_15;
  output [0:0]tmp_2_15;
  output [0:0]tmp_3_15;
  output [0:0]tmp_4_15;
  output [0:0]tmp_5_15;
  output [0:0]tmp_6_15;
  output [0:0]tmp_7_15;
  output [0:0]tmp_8_15;
  output [0:0]tmp_9_15;
  output [0:0]tmp_10_15;
  output [0:0]tmp_11_15;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_14 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_234 ;
  wire [0:0]\cont_bits2_12[10]_244 ;
  wire [0:0]\cont_bits2_12[11]_245 ;
  wire [0:0]\cont_bits2_12[1]_235 ;
  wire [0:0]\cont_bits2_12[2]_236 ;
  wire [0:0]\cont_bits2_12[3]_237 ;
  wire [0:0]\cont_bits2_12[4]_238 ;
  wire [0:0]\cont_bits2_12[5]_239 ;
  wire [0:0]\cont_bits2_12[6]_240 ;
  wire [0:0]\cont_bits2_12[7]_241 ;
  wire [0:0]\cont_bits2_12[8]_242 ;
  wire [0:0]\cont_bits2_12[9]_243 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_246 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_256 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_257 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_247 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_248 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_249 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_250 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_251 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_252 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_253 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_254 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_255 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_9 ;
  wire rst;
  wire [0:0]tmp_0_14;
  wire [0:0]tmp_10_15;
  wire [0:0]tmp_11_15;
  wire [0:0]tmp_1_15;
  wire [0:0]tmp_2_15;
  wire [0:0]tmp_3_15;
  wire [0:0]tmp_4_15;
  wire [0:0]tmp_5_15;
  wire [0:0]tmp_6_15;
  wire [0:0]tmp_7_15;
  wire [0:0]tmp_8_15;
  wire [0:0]tmp_9_15;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_234 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_246 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_244 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_256 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_245 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_257 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_235 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_247 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_236 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_248 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_237 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_249 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_238 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_250 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_239 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_251 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_240 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_252 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_241 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_253 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_242 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_254 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_243 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_255 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_23 u_simfcn1p2
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_234 (\cont_bits2_12[0]_234 ),
        .\cont_bits2_12[10]_244 (\cont_bits2_12[10]_244 ),
        .\cont_bits2_12[11]_245 (\cont_bits2_12[11]_245 ),
        .\cont_bits2_12[1]_235 (\cont_bits2_12[1]_235 ),
        .\cont_bits2_12[2]_236 (\cont_bits2_12[2]_236 ),
        .\cont_bits2_12[3]_237 (\cont_bits2_12[3]_237 ),
        .\cont_bits2_12[4]_238 (\cont_bits2_12[4]_238 ),
        .\cont_bits2_12[5]_239 (\cont_bits2_12[5]_239 ),
        .\cont_bits2_12[6]_240 (\cont_bits2_12[6]_240 ),
        .\cont_bits2_12[7]_241 (\cont_bits2_12[7]_241 ),
        .\cont_bits2_12[8]_242 (\cont_bits2_12[8]_242 ),
        .\cont_bits2_12[9]_243 (\cont_bits2_12[9]_243 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_246 (\cont_bits2_downsample_bypass_reg_reg[0]_246 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_256 (\cont_bits2_downsample_bypass_reg_reg[10]_256 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_257 (\cont_bits2_downsample_bypass_reg_reg[11]_257 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_247 (\cont_bits2_downsample_bypass_reg_reg[1]_247 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_248 (\cont_bits2_downsample_bypass_reg_reg[2]_248 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_249 (\cont_bits2_downsample_bypass_reg_reg[3]_249 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_250 (\cont_bits2_downsample_bypass_reg_reg[4]_250 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_251 (\cont_bits2_downsample_bypass_reg_reg[5]_251 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_252 (\cont_bits2_downsample_bypass_reg_reg[6]_252 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_253 (\cont_bits2_downsample_bypass_reg_reg[7]_253 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_254 (\cont_bits2_downsample_bypass_reg_reg[8]_254 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_255 (\cont_bits2_downsample_bypass_reg_reg[9]_255 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_0 (\cont_bits2_reg_reg[0][0]_i_2__5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_1 (\cont_bits2_reg_reg[0][0]_i_2__5_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_10 (\cont_bits2_reg_reg[0][0]_i_2__5_9 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_11 (\cont_bits2_reg_reg[0][0]_i_2__5_10 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_12 (\cont_bits2_reg_reg[0][0]_i_2__5_11 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_13 (\cont_bits2_reg_reg[0][0]_i_2__5_12 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_14 (\cont_bits2_reg_reg[0][0]_i_2__5_13 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_15 (\cont_bits2_reg_reg[0][0]_i_2__5_14 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_2 (\cont_bits2_reg_reg[0][0]_i_2__5_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_3 (\cont_bits2_reg_reg[0][0]_i_2__5_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_4 (\cont_bits2_reg_reg[0][0]_i_2__5_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_5 (\cont_bits2_reg_reg[0][0]_i_2__5_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_6 (\cont_bits2_reg_reg[0][0]_i_2__5_5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_7 (\cont_bits2_reg_reg[0][0]_i_2__5_6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_8 (\cont_bits2_reg_reg[0][0]_i_2__5_7 ),
        .\cont_bits2_reg_reg[0][0]_i_2__5_9 (\cont_bits2_reg_reg[0][0]_i_2__5_8 ),
        .\cont_bits_21_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .rst(rst),
        .tmp_0_14(tmp_0_14),
        .tmp_10_15(tmp_10_15),
        .tmp_11_15(tmp_11_15),
        .tmp_1_15(tmp_1_15),
        .tmp_2_15(tmp_2_15),
        .tmp_3_15(tmp_3_15),
        .tmp_4_15(tmp_4_15),
        .tmp_5_15(tmp_5_15),
        .tmp_6_15(tmp_6_15),
        .tmp_7_15(tmp_7_15),
        .tmp_8_15(tmp_8_15),
        .tmp_9_15(tmp_9_15));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_6
   (tmp_0_15,
    tmp_1_16,
    tmp_2_16,
    tmp_3_16,
    tmp_4_16,
    tmp_5_16,
    tmp_6_16,
    tmp_7_16,
    tmp_8_16,
    tmp_9_16,
    tmp_10_16,
    tmp_11_16,
    clk_enable,
    clk,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__6 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_14 );
  output [0:0]tmp_0_15;
  output [0:0]tmp_1_16;
  output [0:0]tmp_2_16;
  output [0:0]tmp_3_16;
  output [0:0]tmp_4_16;
  output [0:0]tmp_5_16;
  output [0:0]tmp_6_16;
  output [0:0]tmp_7_16;
  output [0:0]tmp_8_16;
  output [0:0]tmp_9_16;
  output [0:0]tmp_10_16;
  output [0:0]tmp_11_16;
  input clk_enable;
  input clk;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_14 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_268 ;
  wire [0:0]\cont_bits2_12[10]_278 ;
  wire [0:0]\cont_bits2_12[11]_279 ;
  wire [0:0]\cont_bits2_12[1]_269 ;
  wire [0:0]\cont_bits2_12[2]_270 ;
  wire [0:0]\cont_bits2_12[3]_271 ;
  wire [0:0]\cont_bits2_12[4]_272 ;
  wire [0:0]\cont_bits2_12[5]_273 ;
  wire [0:0]\cont_bits2_12[6]_274 ;
  wire [0:0]\cont_bits2_12[7]_275 ;
  wire [0:0]\cont_bits2_12[8]_276 ;
  wire [0:0]\cont_bits2_12[9]_277 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_280 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_290 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_291 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_281 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_282 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_283 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_284 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_285 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_286 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_287 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_288 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_289 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_9 ;
  wire rst;
  wire [0:0]tmp_0_15;
  wire [0:0]tmp_10_16;
  wire [0:0]tmp_11_16;
  wire [0:0]tmp_1_16;
  wire [0:0]tmp_2_16;
  wire [0:0]tmp_3_16;
  wire [0:0]tmp_4_16;
  wire [0:0]tmp_5_16;
  wire [0:0]tmp_6_16;
  wire [0:0]tmp_7_16;
  wire [0:0]tmp_8_16;
  wire [0:0]tmp_9_16;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[0]_268 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]_280 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[10]_278 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]_290 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[11]_279 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]_291 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[1]_269 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]_281 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[2]_270 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]_282 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[3]_271 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]_283 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[4]_272 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]_284 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[5]_273 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]_285 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[6]_274 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]_286 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[7]_275 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]_287 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[8]_276 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]_288 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .D(\cont_bits2_12[9]_277 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]_289 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_22 u_simfcn1p2
       (.clk(clk),
        .clk_enable(clk_enable),
        .\cont_bits2_12[0]_268 (\cont_bits2_12[0]_268 ),
        .\cont_bits2_12[10]_278 (\cont_bits2_12[10]_278 ),
        .\cont_bits2_12[11]_279 (\cont_bits2_12[11]_279 ),
        .\cont_bits2_12[1]_269 (\cont_bits2_12[1]_269 ),
        .\cont_bits2_12[2]_270 (\cont_bits2_12[2]_270 ),
        .\cont_bits2_12[3]_271 (\cont_bits2_12[3]_271 ),
        .\cont_bits2_12[4]_272 (\cont_bits2_12[4]_272 ),
        .\cont_bits2_12[5]_273 (\cont_bits2_12[5]_273 ),
        .\cont_bits2_12[6]_274 (\cont_bits2_12[6]_274 ),
        .\cont_bits2_12[7]_275 (\cont_bits2_12[7]_275 ),
        .\cont_bits2_12[8]_276 (\cont_bits2_12[8]_276 ),
        .\cont_bits2_12[9]_277 (\cont_bits2_12[9]_277 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]_280 (\cont_bits2_downsample_bypass_reg_reg[0]_280 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]_290 (\cont_bits2_downsample_bypass_reg_reg[10]_290 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]_291 (\cont_bits2_downsample_bypass_reg_reg[11]_291 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]_281 (\cont_bits2_downsample_bypass_reg_reg[1]_281 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]_282 (\cont_bits2_downsample_bypass_reg_reg[2]_282 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]_283 (\cont_bits2_downsample_bypass_reg_reg[3]_283 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]_284 (\cont_bits2_downsample_bypass_reg_reg[4]_284 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]_285 (\cont_bits2_downsample_bypass_reg_reg[5]_285 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]_286 (\cont_bits2_downsample_bypass_reg_reg[6]_286 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]_287 (\cont_bits2_downsample_bypass_reg_reg[7]_287 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]_288 (\cont_bits2_downsample_bypass_reg_reg[8]_288 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]_289 (\cont_bits2_downsample_bypass_reg_reg[9]_289 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_0 (\cont_bits2_reg_reg[0][0]_i_2__6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_1 (\cont_bits2_reg_reg[0][0]_i_2__6_0 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_10 (\cont_bits2_reg_reg[0][0]_i_2__6_9 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_11 (\cont_bits2_reg_reg[0][0]_i_2__6_10 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_12 (\cont_bits2_reg_reg[0][0]_i_2__6_11 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_13 (\cont_bits2_reg_reg[0][0]_i_2__6_12 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_14 (\cont_bits2_reg_reg[0][0]_i_2__6_13 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_15 (\cont_bits2_reg_reg[0][0]_i_2__6_14 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_2 (\cont_bits2_reg_reg[0][0]_i_2__6_1 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_3 (\cont_bits2_reg_reg[0][0]_i_2__6_2 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_4 (\cont_bits2_reg_reg[0][0]_i_2__6_3 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_5 (\cont_bits2_reg_reg[0][0]_i_2__6_4 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_6 (\cont_bits2_reg_reg[0][0]_i_2__6_5 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_7 (\cont_bits2_reg_reg[0][0]_i_2__6_6 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_8 (\cont_bits2_reg_reg[0][0]_i_2__6_7 ),
        .\cont_bits2_reg_reg[0][0]_i_2__6_9 (\cont_bits2_reg_reg[0][0]_i_2__6_8 ),
        .\cont_bits_23_reg[11][0] (\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ),
        .rst(rst),
        .tmp_0_15(tmp_0_15),
        .tmp_10_16(tmp_10_16),
        .tmp_11_16(tmp_11_16),
        .tmp_1_16(tmp_1_16),
        .tmp_2_16(tmp_2_16),
        .tmp_3_16(tmp_3_16),
        .tmp_4_16(tmp_4_16),
        .tmp_5_16(tmp_5_16),
        .tmp_6_16(tmp_6_16),
        .tmp_7_16(tmp_7_16),
        .tmp_8_16(tmp_8_16),
        .tmp_9_16(tmp_9_16));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_7
   (cont_bits2_5_1,
    cont_bits2_4_1,
    cont_bits2_3_1,
    cont_bits2_2_1,
    cont_bits2_1_1,
    cont_bits2_6_1,
    cont_bits2_0_1,
    cont_bits2_7_1,
    cont_bits2_8_1,
    cont_bits2_9_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \tmp_11_reg[0] ,
    \is_SPI_MNGR_39_reg[3] ,
    \is_SPI_MNGR_39_reg[4] ,
    \tmp_45_reg[0] ,
    \is_SPI_MNGR_39_reg[3]_0 ,
    \is_SPI_MNGR_39_reg[0] ,
    s_23_reg,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[9][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[8][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[7][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[0][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[6][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[1][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[2][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[4][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ,
    s_57_reg,
    \tmp_108_reg[1] ,
    s_57_reg_0,
    \tmp_108_reg[3] ,
    s_57_reg_1,
    \tmp_108_reg[9] ,
    s_57_reg_2,
    \tmp_108_reg[11] ,
    s_57_reg_3,
    \tmp_108_reg[13] ,
    s_57_reg_4,
    \tmp_108_reg[15] ,
    s_58_reg,
    s_57_reg_5,
    s_57_reg_6,
    s_57_reg_7,
    s_57_reg_8,
    s_57_reg_9,
    s_57_reg_10,
    s_58_reg_0,
    \v3_2_1_reg[0] ,
    \v3_2_1_reg[1] ,
    \v3_2_1_reg[2] ,
    \v3_2_1_reg[3] ,
    \v3_2_1_reg[4] ,
    \v3_2_1_reg[5] ,
    \v3_2_1_reg[6] ,
    \v3_2_1_reg[7] ,
    \v3_2_1_reg[8] ,
    \v3_2_1_reg[9] ,
    \v3_2_1_reg[10] ,
    \v3_2_1_reg[11] ,
    \v3_2_1_reg[12] ,
    \v3_2_1_reg[13] ,
    \v3_2_1_reg[14] ,
    \v3_2_1_reg[15] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_1 ,
    clk,
    Q,
    s_95,
    tmp_25,
    \tmp_253[0]_i_2 ,
    tmp_11,
    tmp_204,
    tmp_210,
    tmp_212,
    tmp_214,
    s_94,
    s_96,
    \tmp_253_reg[0] ,
    \tmp_253_reg[0]_0 ,
    \tmp_253_reg[0]_1 ,
    \tmp_253_reg[0]_2 ,
    \is_SPI_MNGR_39_reg[0]_0 ,
    s_79,
    \cnt_clk_6[14]_i_13 ,
    s_84,
    s_89,
    \is_SPI_MNGR_39_reg[0]_1 ,
    \is_SPI_MNGR_39_reg[0]_2 ,
    \is_SPI_MNGR_39_reg[0]_3 ,
    s_174,
    s_175,
    \tmp_236_reg[11][0] ,
    s_181,
    s_173,
    s_172,
    \tmp_236_reg[10][0] ,
    \tmp_236_reg[9][0] ,
    \tmp_236_reg[8][0] ,
    \tmp_236_reg[7][0] ,
    \tmp_236_reg[0][0] ,
    \tmp_236_reg[6][0] ,
    \tmp_236_reg[1][0] ,
    \tmp_236_reg[2][0] ,
    \tmp_236_reg[3][0] ,
    \tmp_236_reg[4][0] ,
    \tmp_236_reg[5][0] ,
    s_177,
    s_176,
    \cont_bits2_reg_reg[0][0]_i_14__1 ,
    \cont_bits2_reg_reg[0][0]_i_14__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_14__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_45__0 ,
    \cont_bits2_reg_reg[0][0]_i_45__0_0 ,
    clk_enable);
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_7_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  output \tmp_11_reg[0] ;
  output \is_SPI_MNGR_39_reg[3] ;
  output \is_SPI_MNGR_39_reg[4] ;
  output \tmp_45_reg[0] ;
  output \is_SPI_MNGR_39_reg[3]_0 ;
  output \is_SPI_MNGR_39_reg[0] ;
  output s_23_reg;
  output \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[9][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[8][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[7][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[0][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[6][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[1][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[2][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[4][0]_0 ;
  output \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  output s_57_reg;
  output \tmp_108_reg[1] ;
  output s_57_reg_0;
  output \tmp_108_reg[3] ;
  output s_57_reg_1;
  output \tmp_108_reg[9] ;
  output s_57_reg_2;
  output \tmp_108_reg[11] ;
  output s_57_reg_3;
  output \tmp_108_reg[13] ;
  output s_57_reg_4;
  output \tmp_108_reg[15] ;
  output s_58_reg;
  output s_57_reg_5;
  output s_57_reg_6;
  output s_57_reg_7;
  output s_57_reg_8;
  output s_57_reg_9;
  output s_57_reg_10;
  output s_58_reg_0;
  output \v3_2_1_reg[0] ;
  output \v3_2_1_reg[1] ;
  output \v3_2_1_reg[2] ;
  output \v3_2_1_reg[3] ;
  output \v3_2_1_reg[4] ;
  output \v3_2_1_reg[5] ;
  output \v3_2_1_reg[6] ;
  output \v3_2_1_reg[7] ;
  output \v3_2_1_reg[8] ;
  output \v3_2_1_reg[9] ;
  output \v3_2_1_reg[10] ;
  output \v3_2_1_reg[11] ;
  output \v3_2_1_reg[12] ;
  output \v3_2_1_reg[13] ;
  output \v3_2_1_reg[14] ;
  output \v3_2_1_reg[15] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_1 ;
  input clk;
  input [4:0]Q;
  input s_95;
  input [1:0]tmp_25;
  input \tmp_253[0]_i_2 ;
  input [0:0]tmp_11;
  input tmp_204;
  input tmp_210;
  input tmp_212;
  input tmp_214;
  input s_94;
  input s_96;
  input \tmp_253_reg[0] ;
  input \tmp_253_reg[0]_0 ;
  input \tmp_253_reg[0]_1 ;
  input \tmp_253_reg[0]_2 ;
  input \is_SPI_MNGR_39_reg[0]_0 ;
  input s_79;
  input [0:0]\cnt_clk_6[14]_i_13 ;
  input s_84;
  input s_89;
  input \is_SPI_MNGR_39_reg[0]_1 ;
  input [0:0]\is_SPI_MNGR_39_reg[0]_2 ;
  input \is_SPI_MNGR_39_reg[0]_3 ;
  input s_174;
  input s_175;
  input [0:0]\tmp_236_reg[11][0] ;
  input s_181;
  input s_173;
  input s_172;
  input [0:0]\tmp_236_reg[10][0] ;
  input [0:0]\tmp_236_reg[9][0] ;
  input [0:0]\tmp_236_reg[8][0] ;
  input [0:0]\tmp_236_reg[7][0] ;
  input [0:0]\tmp_236_reg[0][0] ;
  input [0:0]\tmp_236_reg[6][0] ;
  input [0:0]\tmp_236_reg[1][0] ;
  input [0:0]\tmp_236_reg[2][0] ;
  input [0:0]\tmp_236_reg[3][0] ;
  input [0:0]\tmp_236_reg[4][0] ;
  input [0:0]\tmp_236_reg[5][0] ;
  input s_177;
  input s_176;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1 ;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_0 ;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_45__0 ;
  input \cont_bits2_reg_reg[0][0]_i_45__0_0 ;
  input clk_enable;

  wire [4:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cnt_clk_6[14]_i_13 ;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_downsample_bypass_reg_reg[0][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[10][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_1 ;
  wire \cont_bits2_downsample_bypass_reg_reg[1][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[2][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[3][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[4][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[6][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[7][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[8][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[9][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1 ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_0 ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_45__0 ;
  wire \cont_bits2_reg_reg[0][0]_i_45__0_0 ;
  wire \is_SPI_MNGR_39_reg[0] ;
  wire \is_SPI_MNGR_39_reg[0]_0 ;
  wire \is_SPI_MNGR_39_reg[0]_1 ;
  wire [0:0]\is_SPI_MNGR_39_reg[0]_2 ;
  wire \is_SPI_MNGR_39_reg[0]_3 ;
  wire \is_SPI_MNGR_39_reg[3] ;
  wire \is_SPI_MNGR_39_reg[3]_0 ;
  wire \is_SPI_MNGR_39_reg[4] ;
  wire rst;
  wire s_172;
  wire s_173;
  wire s_174;
  wire s_175;
  wire s_176;
  wire s_177;
  wire s_181;
  wire s_23_reg;
  wire s_57_reg;
  wire s_57_reg_0;
  wire s_57_reg_1;
  wire s_57_reg_10;
  wire s_57_reg_2;
  wire s_57_reg_3;
  wire s_57_reg_4;
  wire s_57_reg_5;
  wire s_57_reg_6;
  wire s_57_reg_7;
  wire s_57_reg_8;
  wire s_57_reg_9;
  wire s_58_reg;
  wire s_58_reg_0;
  wire s_79;
  wire s_84;
  wire s_89;
  wire s_94;
  wire s_95;
  wire s_96;
  wire \tmp_108_reg[11] ;
  wire \tmp_108_reg[13] ;
  wire \tmp_108_reg[15] ;
  wire \tmp_108_reg[1] ;
  wire \tmp_108_reg[3] ;
  wire \tmp_108_reg[9] ;
  wire [0:0]tmp_11;
  wire \tmp_11_reg[0] ;
  wire tmp_204;
  wire tmp_210;
  wire tmp_212;
  wire tmp_214;
  wire [0:0]\tmp_236_reg[0][0] ;
  wire [0:0]\tmp_236_reg[10][0] ;
  wire [0:0]\tmp_236_reg[11][0] ;
  wire [0:0]\tmp_236_reg[1][0] ;
  wire [0:0]\tmp_236_reg[2][0] ;
  wire [0:0]\tmp_236_reg[3][0] ;
  wire [0:0]\tmp_236_reg[4][0] ;
  wire [0:0]\tmp_236_reg[5][0] ;
  wire [0:0]\tmp_236_reg[6][0] ;
  wire [0:0]\tmp_236_reg[7][0] ;
  wire [0:0]\tmp_236_reg[8][0] ;
  wire [0:0]\tmp_236_reg[9][0] ;
  wire [1:0]tmp_25;
  wire \tmp_253[0]_i_2 ;
  wire \tmp_253_reg[0] ;
  wire \tmp_253_reg[0]_0 ;
  wire \tmp_253_reg[0]_1 ;
  wire \tmp_253_reg[0]_2 ;
  wire \tmp_45_reg[0] ;
  wire \v3_2_1_reg[0] ;
  wire \v3_2_1_reg[10] ;
  wire \v3_2_1_reg[11] ;
  wire \v3_2_1_reg[12] ;
  wire \v3_2_1_reg[13] ;
  wire \v3_2_1_reg[14] ;
  wire \v3_2_1_reg[15] ;
  wire \v3_2_1_reg[1] ;
  wire \v3_2_1_reg[2] ;
  wire \v3_2_1_reg[3] ;
  wire \v3_2_1_reg[4] ;
  wire \v3_2_1_reg[5] ;
  wire \v3_2_1_reg[6] ;
  wire \v3_2_1_reg[7] ;
  wire \v3_2_1_reg[8] ;
  wire \v3_2_1_reg[9] ;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_0_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_10_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_11_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_1_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_2_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_3_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_4_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_5_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_6_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_7_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_8_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .D(cont_bits2_9_1),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[0][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .I1(\tmp_236_reg[0][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[10][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .I1(\tmp_236_reg[10][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[11][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[1][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .I1(\tmp_236_reg[1][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[2][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .I1(\tmp_236_reg[2][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[3][0]_i_4 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .I1(\tmp_236_reg[3][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[4][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .I1(\tmp_236_reg[4][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[5][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .I1(\tmp_236_reg[5][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[6][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .I1(\tmp_236_reg[6][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[6][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[7][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .I1(\tmp_236_reg[7][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[7][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[8][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .I1(\tmp_236_reg[8][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'h000000C000AA0000)) 
    \tmp_236[9][0]_i_3 
       (.I0(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .I1(\tmp_236_reg[9][0] ),
        .I2(s_181),
        .I3(s_173),
        .I4(s_172),
        .I5(\cont_bits2_downsample_bypass_reg_reg[11][0]_1 ),
        .O(\cont_bits2_downsample_bypass_reg_reg[9][0]_0 ));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_21 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cnt_clk_6[14]_i_13 (\cnt_clk_6[14]_i_13 ),
        .cont_bits2_0_1(cont_bits2_0_1),
        .cont_bits2_10_1(cont_bits2_10_1),
        .cont_bits2_11_1(cont_bits2_11_1),
        .cont_bits2_1_1(cont_bits2_1_1),
        .cont_bits2_2_1(cont_bits2_2_1),
        .cont_bits2_3_1(cont_bits2_3_1),
        .cont_bits2_4_1(cont_bits2_4_1),
        .cont_bits2_5_1(cont_bits2_5_1),
        .cont_bits2_6_1(cont_bits2_6_1),
        .cont_bits2_7_1(cont_bits2_7_1),
        .cont_bits2_8_1(cont_bits2_8_1),
        .cont_bits2_9_1(cont_bits2_9_1),
        .\cont_bits2_reg_reg[0][0]_i_14__1 (\cont_bits2_reg_reg[0][0]_i_14__1 ),
        .\cont_bits2_reg_reg[0][0]_i_14__1_0 (\cont_bits2_reg_reg[0][0]_i_14__1_0 ),
        .\cont_bits2_reg_reg[0][0]_i_14__1_1 (\cont_bits2_reg_reg[0][0]_i_14__1_1 ),
        .\cont_bits2_reg_reg[0][0]_i_45__0_0 (\cont_bits2_reg_reg[0][0]_i_45__0 ),
        .\cont_bits2_reg_reg[0][0]_i_45__0_1 (\cont_bits2_reg_reg[0][0]_i_45__0_0 ),
        .\is_SPI_MNGR_39_reg[0] (\is_SPI_MNGR_39_reg[0] ),
        .\is_SPI_MNGR_39_reg[0]_0 (\is_SPI_MNGR_39_reg[0]_0 ),
        .\is_SPI_MNGR_39_reg[0]_1 (\is_SPI_MNGR_39_reg[0]_1 ),
        .\is_SPI_MNGR_39_reg[0]_2 (\is_SPI_MNGR_39_reg[0]_2 ),
        .\is_SPI_MNGR_39_reg[0]_3 (\is_SPI_MNGR_39_reg[0]_3 ),
        .\is_SPI_MNGR_39_reg[3] (\is_SPI_MNGR_39_reg[3] ),
        .\is_SPI_MNGR_39_reg[3]_0 (\is_SPI_MNGR_39_reg[3]_0 ),
        .\is_SPI_MNGR_39_reg[4] (\is_SPI_MNGR_39_reg[4] ),
        .rst(rst),
        .s_174(s_174),
        .s_175(s_175),
        .s_176(s_176),
        .s_177(s_177),
        .s_23_reg(s_23_reg),
        .s_57_reg(s_57_reg),
        .s_57_reg_0(s_57_reg_0),
        .s_57_reg_1(s_57_reg_1),
        .s_57_reg_10(s_57_reg_10),
        .s_57_reg_2(s_57_reg_2),
        .s_57_reg_3(s_57_reg_3),
        .s_57_reg_4(s_57_reg_4),
        .s_57_reg_5(s_57_reg_5),
        .s_57_reg_6(s_57_reg_6),
        .s_57_reg_7(s_57_reg_7),
        .s_57_reg_8(s_57_reg_8),
        .s_57_reg_9(s_57_reg_9),
        .s_58_reg(s_58_reg),
        .s_58_reg_0(s_58_reg_0),
        .s_79(s_79),
        .s_84(s_84),
        .s_89(s_89),
        .s_94(s_94),
        .s_95(s_95),
        .s_96(s_96),
        .\tmp_108_reg[11] (\tmp_108_reg[11] ),
        .\tmp_108_reg[13] (\tmp_108_reg[13] ),
        .\tmp_108_reg[15] (\tmp_108_reg[15] ),
        .\tmp_108_reg[1] (\tmp_108_reg[1] ),
        .\tmp_108_reg[3] (\tmp_108_reg[3] ),
        .\tmp_108_reg[9] (\tmp_108_reg[9] ),
        .tmp_11(tmp_11),
        .\tmp_11_reg[0] (\tmp_11_reg[0] ),
        .tmp_204(tmp_204),
        .tmp_210(tmp_210),
        .tmp_212(tmp_212),
        .tmp_214(tmp_214),
        .tmp_25(tmp_25),
        .\tmp_253[0]_i_2_0 (\tmp_253[0]_i_2 ),
        .\tmp_253_reg[0] (\tmp_253_reg[0] ),
        .\tmp_253_reg[0]_0 (\tmp_253_reg[0]_0 ),
        .\tmp_253_reg[0]_1 (\tmp_253_reg[0]_1 ),
        .\tmp_253_reg[0]_2 (\tmp_253_reg[0]_2 ),
        .\tmp_45_reg[0] (\tmp_45_reg[0] ),
        .\v3_2_1_reg[0] (\v3_2_1_reg[0] ),
        .\v3_2_1_reg[10] (\v3_2_1_reg[10] ),
        .\v3_2_1_reg[11] (\v3_2_1_reg[11] ),
        .\v3_2_1_reg[12] (\v3_2_1_reg[12] ),
        .\v3_2_1_reg[13] (\v3_2_1_reg[13] ),
        .\v3_2_1_reg[14] (\v3_2_1_reg[14] ),
        .\v3_2_1_reg[15] (\v3_2_1_reg[15] ),
        .\v3_2_1_reg[1] (\v3_2_1_reg[1] ),
        .\v3_2_1_reg[2] (\v3_2_1_reg[2] ),
        .\v3_2_1_reg[3] (\v3_2_1_reg[3] ),
        .\v3_2_1_reg[4] (\v3_2_1_reg[4] ),
        .\v3_2_1_reg[5] (\v3_2_1_reg[5] ),
        .\v3_2_1_reg[6] (\v3_2_1_reg[6] ),
        .\v3_2_1_reg[7] (\v3_2_1_reg[7] ),
        .\v3_2_1_reg[8] (\v3_2_1_reg[8] ),
        .\v3_2_1_reg[9] (\v3_2_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_8
   (\v3_1_1_reg[15] ,
    \v3_1_1_reg[14] ,
    \v3_1_1_reg[13] ,
    \v3_1_1_reg[12] ,
    \v3_1_1_reg[11] ,
    \v3_1_1_reg[10] ,
    \v3_1_1_reg[9] ,
    \v3_1_1_reg[8] ,
    \v3_1_1_reg[7] ,
    \v3_1_1_reg[6] ,
    \v3_1_1_reg[5] ,
    \v3_1_1_reg[4] ,
    \v3_1_1_reg[3] ,
    \v3_1_1_reg[2] ,
    \v3_1_1_reg[1] ,
    \v3_1_1_reg[0] ,
    s_19_reg,
    s_19_reg_0,
    s_19_reg_1,
    s_19_reg_2,
    s_19_reg_3,
    s_19_reg_4,
    s_19_reg_5,
    s_19_reg_6,
    s_19_reg_7,
    s_19_reg_8,
    s_19_reg_9,
    s_19_reg_10,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ,
    clk,
    \tmp_123_reg[0] ,
    Q,
    \tmp_123_reg[0]_0 ,
    \tmp_123_reg[15] ,
    \tmp_123_reg[0]_1 ,
    \tmp_123_reg[15]_0 ,
    s_172,
    cont_bits2_11_1,
    s_173,
    cont_bits2_10_1,
    cont_bits2_9_1,
    cont_bits2_8_1,
    cont_bits2_7_1,
    cont_bits2_0_1,
    cont_bits2_6_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    clk_enable);
  output \v3_1_1_reg[15] ;
  output \v3_1_1_reg[14] ;
  output \v3_1_1_reg[13] ;
  output \v3_1_1_reg[12] ;
  output \v3_1_1_reg[11] ;
  output \v3_1_1_reg[10] ;
  output \v3_1_1_reg[9] ;
  output \v3_1_1_reg[8] ;
  output \v3_1_1_reg[7] ;
  output \v3_1_1_reg[6] ;
  output \v3_1_1_reg[5] ;
  output \v3_1_1_reg[4] ;
  output \v3_1_1_reg[3] ;
  output \v3_1_1_reg[2] ;
  output \v3_1_1_reg[1] ;
  output \v3_1_1_reg[0] ;
  output s_19_reg;
  output s_19_reg_0;
  output s_19_reg_1;
  output s_19_reg_2;
  output s_19_reg_3;
  output s_19_reg_4;
  output s_19_reg_5;
  output s_19_reg_6;
  output s_19_reg_7;
  output s_19_reg_8;
  output s_19_reg_9;
  output s_19_reg_10;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  input clk;
  input \tmp_123_reg[0] ;
  input [15:0]Q;
  input \tmp_123_reg[0]_0 ;
  input [15:0]\tmp_123_reg[15] ;
  input \tmp_123_reg[0]_1 ;
  input [15:0]\tmp_123_reg[15]_0 ;
  input s_172;
  input [0:0]cont_bits2_11_1;
  input s_173;
  input [0:0]cont_bits2_10_1;
  input [0:0]cont_bits2_9_1;
  input [0:0]cont_bits2_8_1;
  input [0:0]cont_bits2_7_1;
  input [0:0]cont_bits2_0_1;
  input [0:0]cont_bits2_6_1;
  input [0:0]cont_bits2_1_1;
  input [0:0]cont_bits2_2_1;
  input [0:0]cont_bits2_3_1;
  input [0:0]cont_bits2_4_1;
  input [0:0]cont_bits2_5_1;
  input clk_enable;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_12[0]_558 ;
  wire [0:0]\cont_bits2_12[10]_568 ;
  wire [0:0]\cont_bits2_12[11]_569 ;
  wire [0:0]\cont_bits2_12[1]_559 ;
  wire [0:0]\cont_bits2_12[2]_560 ;
  wire [0:0]\cont_bits2_12[3]_561 ;
  wire [0:0]\cont_bits2_12[4]_562 ;
  wire [0:0]\cont_bits2_12[5]_563 ;
  wire [0:0]\cont_bits2_12[6]_564 ;
  wire [0:0]\cont_bits2_12[7]_565 ;
  wire [0:0]\cont_bits2_12[8]_566 ;
  wire [0:0]\cont_bits2_12[9]_567 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]__0 ;
  wire \cont_bits2_downsample_bypass_reg_reg[5][0]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]__0 ;
  wire rst;
  wire s_172;
  wire s_173;
  wire s_19_reg;
  wire s_19_reg_0;
  wire s_19_reg_1;
  wire s_19_reg_10;
  wire s_19_reg_2;
  wire s_19_reg_3;
  wire s_19_reg_4;
  wire s_19_reg_5;
  wire s_19_reg_6;
  wire s_19_reg_7;
  wire s_19_reg_8;
  wire s_19_reg_9;
  wire \tmp_123_reg[0] ;
  wire \tmp_123_reg[0]_0 ;
  wire \tmp_123_reg[0]_1 ;
  wire [15:0]\tmp_123_reg[15] ;
  wire [15:0]\tmp_123_reg[15]_0 ;
  wire \v3_1_1_reg[0] ;
  wire \v3_1_1_reg[10] ;
  wire \v3_1_1_reg[11] ;
  wire \v3_1_1_reg[12] ;
  wire \v3_1_1_reg[13] ;
  wire \v3_1_1_reg[14] ;
  wire \v3_1_1_reg[15] ;
  wire \v3_1_1_reg[1] ;
  wire \v3_1_1_reg[2] ;
  wire \v3_1_1_reg[3] ;
  wire \v3_1_1_reg[4] ;
  wire \v3_1_1_reg[5] ;
  wire \v3_1_1_reg[6] ;
  wire \v3_1_1_reg[7] ;
  wire \v3_1_1_reg[8] ;
  wire \v3_1_1_reg[9] ;

  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[0]_558 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[0]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[10]_568 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[10]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[11]_569 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[11]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[1]_559 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[1]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[2]_560 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[2]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[3]_561 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[3]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[4]_562 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[4]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[5]_563 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[5]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[6]_564 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[6]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[7]_565 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[7]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[8]_566 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[8]__0 ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .D(\cont_bits2_12[9]_567 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg[9]__0 ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_20 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .cont_bits2_0_1(cont_bits2_0_1),
        .cont_bits2_10_1(cont_bits2_10_1),
        .cont_bits2_11_1(cont_bits2_11_1),
        .cont_bits2_1_1(cont_bits2_1_1),
        .cont_bits2_2_1(cont_bits2_2_1),
        .cont_bits2_3_1(cont_bits2_3_1),
        .cont_bits2_4_1(cont_bits2_4_1),
        .cont_bits2_5_1(cont_bits2_5_1),
        .cont_bits2_6_1(cont_bits2_6_1),
        .cont_bits2_7_1(\cont_bits2_12[7]_565 ),
        .cont_bits2_8_1(cont_bits2_8_1),
        .cont_bits2_9_1(\cont_bits2_12[9]_567 ),
        .\cont_bits2_downsample_bypass_reg_reg[0]__0 (\cont_bits2_downsample_bypass_reg_reg[0]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[10]__0 (\cont_bits2_downsample_bypass_reg_reg[10]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[11]__0 (\cont_bits2_downsample_bypass_reg_reg[11]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[1]__0 (\cont_bits2_downsample_bypass_reg_reg[1]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[2]__0 (\cont_bits2_downsample_bypass_reg_reg[2]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[3]__0 (\cont_bits2_downsample_bypass_reg_reg[3]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[4]__0 (\cont_bits2_downsample_bypass_reg_reg[4]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[5]__0 (\cont_bits2_downsample_bypass_reg_reg[5]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[6]__0 (\cont_bits2_downsample_bypass_reg_reg[6]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[7]__0 (\cont_bits2_downsample_bypass_reg_reg[7]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[8]__0 (\cont_bits2_downsample_bypass_reg_reg[8]__0 ),
        .\cont_bits2_downsample_bypass_reg_reg[9]__0 (\cont_bits2_downsample_bypass_reg_reg[9]__0 ),
        .\cont_bits2_reg_reg_reg[0][0]_0 (\cont_bits2_12[0]_558 ),
        .\cont_bits2_reg_reg_reg[10][0]_0 (\cont_bits2_12[10]_568 ),
        .\cont_bits2_reg_reg_reg[11][0]_0 (\cont_bits2_12[11]_569 ),
        .\cont_bits2_reg_reg_reg[1][0]_0 (\cont_bits2_12[1]_559 ),
        .\cont_bits2_reg_reg_reg[2][0]_0 (\cont_bits2_12[2]_560 ),
        .\cont_bits2_reg_reg_reg[3][0]_0 (\cont_bits2_12[3]_561 ),
        .\cont_bits2_reg_reg_reg[4][0]_0 (\cont_bits2_12[4]_562 ),
        .\cont_bits2_reg_reg_reg[5][0]_0 (\cont_bits2_12[5]_563 ),
        .\cont_bits2_reg_reg_reg[6][0]_0 (\cont_bits2_12[6]_564 ),
        .\cont_bits2_reg_reg_reg[8][0]_0 (\cont_bits2_12[8]_566 ),
        .rst(rst),
        .s_172(s_172),
        .s_173(s_173),
        .s_19_reg(s_19_reg),
        .s_19_reg_0(s_19_reg_0),
        .s_19_reg_1(s_19_reg_1),
        .s_19_reg_10(s_19_reg_10),
        .s_19_reg_2(s_19_reg_2),
        .s_19_reg_3(s_19_reg_3),
        .s_19_reg_4(s_19_reg_4),
        .s_19_reg_5(s_19_reg_5),
        .s_19_reg_6(s_19_reg_6),
        .s_19_reg_7(s_19_reg_7),
        .s_19_reg_8(s_19_reg_8),
        .s_19_reg_9(s_19_reg_9),
        .\tmp_123_reg[0] (\tmp_123_reg[0] ),
        .\tmp_123_reg[0]_0 (\tmp_123_reg[0]_0 ),
        .\tmp_123_reg[0]_1 (\tmp_123_reg[0]_1 ),
        .\tmp_123_reg[15] (\tmp_123_reg[15] ),
        .\tmp_123_reg[15]_0 (\tmp_123_reg[15]_0 ),
        .\tmp_236_reg[5][0] (\cont_bits2_downsample_bypass_reg_reg[5][0]_0 ),
        .\tmp_236_reg[7][0] (cont_bits2_7_1),
        .\tmp_236_reg[9][0] (cont_bits2_9_1),
        .\v3_1_1_reg[0] (\v3_1_1_reg[0] ),
        .\v3_1_1_reg[10] (\v3_1_1_reg[10] ),
        .\v3_1_1_reg[11] (\v3_1_1_reg[11] ),
        .\v3_1_1_reg[12] (\v3_1_1_reg[12] ),
        .\v3_1_1_reg[13] (\v3_1_1_reg[13] ),
        .\v3_1_1_reg[14] (\v3_1_1_reg[14] ),
        .\v3_1_1_reg[15] (\v3_1_1_reg[15] ),
        .\v3_1_1_reg[1] (\v3_1_1_reg[1] ),
        .\v3_1_1_reg[2] (\v3_1_1_reg[2] ),
        .\v3_1_1_reg[3] (\v3_1_1_reg[3] ),
        .\v3_1_1_reg[4] (\v3_1_1_reg[4] ),
        .\v3_1_1_reg[5] (\v3_1_1_reg[5] ),
        .\v3_1_1_reg[6] (\v3_1_1_reg[6] ),
        .\v3_1_1_reg[7] (\v3_1_1_reg[7] ),
        .\v3_1_1_reg[8] (\v3_1_1_reg[8] ),
        .\v3_1_1_reg[9] (\v3_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1_9
   (\cont_bits2_reg_reg_reg[3][0] ,
    \cont_bits2_reg_reg_reg[2][0] ,
    \cont_bits2_reg_reg_reg[1][0] ,
    \cont_bits2_reg_reg_reg[0][0] ,
    \cont_bits2_13[4]_538 ,
    \cont_bits2_13[7]_539 ,
    \cont_bits2_13[8]_540 ,
    \cont_bits2_13[9]_541 ,
    \cont_bits2_13[5]_542 ,
    \cont_bits2_13[6]_543 ,
    \cont_bits2_13[10]_544 ,
    \cont_bits2_13[11]_545 ,
    \tmp_11_reg[4] ,
    \tmp_11_reg[4]_0 ,
    \tmp_2_reg[4] ,
    \is_SPI_MNGR_39_reg[4] ,
    \is_SPI_MNGR_39_reg[2] ,
    tmp_19_reg,
    \v2_2_1_reg[15] ,
    \is_SPI_MNGR_39_reg[3] ,
    \is_SPI_MNGR_39_reg[3]_0 ,
    s_57_reg,
    \v2_2_1_reg[14] ,
    \v2_2_1_reg[13] ,
    \v2_2_1_reg[12] ,
    \v2_2_1_reg[11] ,
    \v2_2_1_reg[10] ,
    \v2_2_1_reg[9] ,
    \v2_2_1_reg[8] ,
    \v2_2_1_reg[7] ,
    \v2_2_1_reg[6] ,
    \v2_2_1_reg[5] ,
    \v2_2_1_reg[4] ,
    \v2_2_1_reg[3] ,
    \v2_2_1_reg[2] ,
    \v2_2_1_reg[1] ,
    \v2_2_1_reg[0] ,
    \is_SPI_MNGR_39_reg[3]_1 ,
    \is_SPI_MNGR_39_reg[3]_2 ,
    \is_SPI_MNGR_39_reg[1] ,
    \is_SPI_MNGR_39_reg[2]_0 ,
    \is_SPI_MNGR_39_reg[2]_1 ,
    \is_SPI_MNGR_39_reg[1]_0 ,
    tmp_13_reg,
    \tmp_34_reg[2] ,
    \is_SPI_MNGR_39_reg[2]_2 ,
    \is_SPI_MNGR_39_reg[2]_3 ,
    \is_SPI_MNGR_39_reg[0] ,
    rst,
    \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ,
    clk,
    tmp_212,
    tmp_210,
    tmp_204,
    tmp_11,
    tmp_214,
    s_95,
    s_79,
    s_84,
    s_89,
    Q,
    tmp_34,
    \tmp_141_reg[15] ,
    \tmp_141_reg[15]_0 ,
    \tmp_141_reg[15]_1 ,
    \tmp_141_reg[0] ,
    tmp_25,
    s_96,
    s_94,
    \tmp_2_reg[4]_0 ,
    \tmp_2_reg[4]_1 ,
    \is_SPI_MNGR_39[3]_i_2 ,
    \tmp_58[15]_i_7 ,
    \tmp_253[0]_i_2 ,
    \cnt_clk_6[14]_i_11 ,
    \tmp_58[15]_i_7_0 ,
    \tmp_58[15]_i_7_1 ,
    \tmp_58[15]_i_7_2 ,
    s_177,
    s_176,
    s_175,
    s_174,
    clk_enable);
  output \cont_bits2_reg_reg_reg[3][0] ;
  output \cont_bits2_reg_reg_reg[2][0] ;
  output \cont_bits2_reg_reg_reg[1][0] ;
  output \cont_bits2_reg_reg_reg[0][0] ;
  output [0:0]\cont_bits2_13[4]_538 ;
  output [0:0]\cont_bits2_13[7]_539 ;
  output [0:0]\cont_bits2_13[8]_540 ;
  output [0:0]\cont_bits2_13[9]_541 ;
  output [0:0]\cont_bits2_13[5]_542 ;
  output [0:0]\cont_bits2_13[6]_543 ;
  output [0:0]\cont_bits2_13[10]_544 ;
  output [0:0]\cont_bits2_13[11]_545 ;
  output \tmp_11_reg[4] ;
  output \tmp_11_reg[4]_0 ;
  output \tmp_2_reg[4] ;
  output \is_SPI_MNGR_39_reg[4] ;
  output \is_SPI_MNGR_39_reg[2] ;
  output tmp_19_reg;
  output \v2_2_1_reg[15] ;
  output \is_SPI_MNGR_39_reg[3] ;
  output \is_SPI_MNGR_39_reg[3]_0 ;
  output s_57_reg;
  output \v2_2_1_reg[14] ;
  output \v2_2_1_reg[13] ;
  output \v2_2_1_reg[12] ;
  output \v2_2_1_reg[11] ;
  output \v2_2_1_reg[10] ;
  output \v2_2_1_reg[9] ;
  output \v2_2_1_reg[8] ;
  output \v2_2_1_reg[7] ;
  output \v2_2_1_reg[6] ;
  output \v2_2_1_reg[5] ;
  output \v2_2_1_reg[4] ;
  output \v2_2_1_reg[3] ;
  output \v2_2_1_reg[2] ;
  output \v2_2_1_reg[1] ;
  output \v2_2_1_reg[0] ;
  output \is_SPI_MNGR_39_reg[3]_1 ;
  output \is_SPI_MNGR_39_reg[3]_2 ;
  output \is_SPI_MNGR_39_reg[1] ;
  output \is_SPI_MNGR_39_reg[2]_0 ;
  output \is_SPI_MNGR_39_reg[2]_1 ;
  output \is_SPI_MNGR_39_reg[1]_0 ;
  output tmp_13_reg;
  output \tmp_34_reg[2] ;
  output \is_SPI_MNGR_39_reg[2]_2 ;
  output \is_SPI_MNGR_39_reg[2]_3 ;
  output \is_SPI_MNGR_39_reg[0] ;
  input rst;
  input \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  input clk;
  input tmp_212;
  input tmp_210;
  input tmp_204;
  input [3:0]tmp_11;
  input tmp_214;
  input s_95;
  input s_79;
  input s_84;
  input s_89;
  input [4:0]Q;
  input [3:0]tmp_34;
  input [15:0]\tmp_141_reg[15] ;
  input [15:0]\tmp_141_reg[15]_0 ;
  input [15:0]\tmp_141_reg[15]_1 ;
  input \tmp_141_reg[0] ;
  input [3:0]tmp_25;
  input s_96;
  input s_94;
  input [2:0]\tmp_2_reg[4]_0 ;
  input \tmp_2_reg[4]_1 ;
  input \is_SPI_MNGR_39[3]_i_2 ;
  input \tmp_58[15]_i_7 ;
  input \tmp_253[0]_i_2 ;
  input \cnt_clk_6[14]_i_11 ;
  input \tmp_58[15]_i_7_0 ;
  input \tmp_58[15]_i_7_1 ;
  input \tmp_58[15]_i_7_2 ;
  input s_177;
  input s_176;
  input s_175;
  input s_174;
  input clk_enable;

  wire [4:0]Q;
  wire clk;
  wire clk_enable;
  wire \cnt_clk_6[14]_i_11 ;
  wire [0:0]\cont_bits2_12[0]_440 ;
  wire [0:0]\cont_bits2_12[10]_450 ;
  wire [0:0]\cont_bits2_12[11]_451 ;
  wire [0:0]\cont_bits2_12[1]_441 ;
  wire [0:0]\cont_bits2_12[2]_442 ;
  wire [0:0]\cont_bits2_12[3]_443 ;
  wire [0:0]\cont_bits2_12[4]_444 ;
  wire [0:0]\cont_bits2_12[5]_445 ;
  wire [0:0]\cont_bits2_12[6]_446 ;
  wire [0:0]\cont_bits2_12[7]_447 ;
  wire [0:0]\cont_bits2_12[8]_448 ;
  wire [0:0]\cont_bits2_12[9]_449 ;
  wire [0:0]\cont_bits2_13[10]_544 ;
  wire [0:0]\cont_bits2_13[11]_545 ;
  wire [0:0]\cont_bits2_13[4]_538 ;
  wire [0:0]\cont_bits2_13[5]_542 ;
  wire [0:0]\cont_bits2_13[6]_543 ;
  wire [0:0]\cont_bits2_13[7]_539 ;
  wire [0:0]\cont_bits2_13[8]_540 ;
  wire [0:0]\cont_bits2_13[9]_541 ;
  wire \cont_bits2_downsample_bypass_reg_reg[11][0]_0 ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ;
  wire \cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ;
  wire \cont_bits2_reg_reg_reg[0][0] ;
  wire \cont_bits2_reg_reg_reg[1][0] ;
  wire \cont_bits2_reg_reg_reg[2][0] ;
  wire \cont_bits2_reg_reg_reg[3][0] ;
  wire \is_SPI_MNGR_39[3]_i_2 ;
  wire \is_SPI_MNGR_39_reg[0] ;
  wire \is_SPI_MNGR_39_reg[1] ;
  wire \is_SPI_MNGR_39_reg[1]_0 ;
  wire \is_SPI_MNGR_39_reg[2] ;
  wire \is_SPI_MNGR_39_reg[2]_0 ;
  wire \is_SPI_MNGR_39_reg[2]_1 ;
  wire \is_SPI_MNGR_39_reg[2]_2 ;
  wire \is_SPI_MNGR_39_reg[2]_3 ;
  wire \is_SPI_MNGR_39_reg[3] ;
  wire \is_SPI_MNGR_39_reg[3]_0 ;
  wire \is_SPI_MNGR_39_reg[3]_1 ;
  wire \is_SPI_MNGR_39_reg[3]_2 ;
  wire \is_SPI_MNGR_39_reg[4] ;
  wire rst;
  wire s_174;
  wire s_175;
  wire s_176;
  wire s_177;
  wire s_57_reg;
  wire s_79;
  wire s_84;
  wire s_89;
  wire s_94;
  wire s_95;
  wire s_96;
  wire [3:0]tmp_11;
  wire \tmp_11_reg[4] ;
  wire \tmp_11_reg[4]_0 ;
  wire tmp_13_reg;
  wire \tmp_141_reg[0] ;
  wire [15:0]\tmp_141_reg[15] ;
  wire [15:0]\tmp_141_reg[15]_0 ;
  wire [15:0]\tmp_141_reg[15]_1 ;
  wire tmp_19_reg;
  wire tmp_204;
  wire tmp_210;
  wire tmp_212;
  wire tmp_214;
  wire [3:0]tmp_25;
  wire \tmp_253[0]_i_2 ;
  wire \tmp_2_reg[4] ;
  wire [2:0]\tmp_2_reg[4]_0 ;
  wire \tmp_2_reg[4]_1 ;
  wire [3:0]tmp_34;
  wire \tmp_34_reg[2] ;
  wire \tmp_58[15]_i_7 ;
  wire \tmp_58[15]_i_7_0 ;
  wire \tmp_58[15]_i_7_1 ;
  wire \tmp_58[15]_i_7_2 ;
  wire \v2_2_1_reg[0] ;
  wire \v2_2_1_reg[10] ;
  wire \v2_2_1_reg[11] ;
  wire \v2_2_1_reg[12] ;
  wire \v2_2_1_reg[13] ;
  wire \v2_2_1_reg[14] ;
  wire \v2_2_1_reg[15] ;
  wire \v2_2_1_reg[1] ;
  wire \v2_2_1_reg[2] ;
  wire \v2_2_1_reg[3] ;
  wire \v2_2_1_reg[4] ;
  wire \v2_2_1_reg[5] ;
  wire \v2_2_1_reg[6] ;
  wire \v2_2_1_reg[7] ;
  wire \v2_2_1_reg[8] ;
  wire \v2_2_1_reg[9] ;

  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    cont_bits2_13
       (.I0(\cont_bits2_12[3]_443 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[3][0] ));
  (* SOFT_HLUTNM = "soft_lutpair90" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__0/i_ 
       (.I0(\cont_bits2_12[2]_442 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[2][0] ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__1/i_ 
       (.I0(\cont_bits2_12[1]_441 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[1][0] ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__10/i_ 
       (.I0(\cont_bits2_12[11]_451 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[11]_545 ));
  (* SOFT_HLUTNM = "soft_lutpair91" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__2/i_ 
       (.I0(\cont_bits2_12[0]_440 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[0][0] ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__3/i_ 
       (.I0(\cont_bits2_12[4]_444 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[4]_538 ));
  (* SOFT_HLUTNM = "soft_lutpair92" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__4/i_ 
       (.I0(\cont_bits2_12[7]_447 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[7]_539 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__5/i_ 
       (.I0(\cont_bits2_12[8]_448 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[8]_540 ));
  (* SOFT_HLUTNM = "soft_lutpair93" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__6/i_ 
       (.I0(\cont_bits2_12[9]_449 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[9]_541 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__7/i_ 
       (.I0(\cont_bits2_12[5]_445 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[5]_542 ));
  (* SOFT_HLUTNM = "soft_lutpair94" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__8/i_ 
       (.I0(\cont_bits2_12[6]_446 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[6]_543 ));
  (* SOFT_HLUTNM = "soft_lutpair95" *) 
  LUT3 #(
    .INIT(8'hAC)) 
    \cont_bits2_13_inferred__9/i_ 
       (.I0(\cont_bits2_12[10]_450 ),
        .I1(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .O(\cont_bits2_13[10]_544 ));
  FDRE \cont_bits2_downsample_bypass_reg_reg[0][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[0]_440 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[0][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[10][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[10]_450 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[10][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[11][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[11]_451 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[11][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[1][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[1]_441 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[1][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[2][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[2]_442 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[2][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[3][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[3]_443 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[3][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[4][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[4]_444 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[4][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[5][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[5]_445 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[5][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[6][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[6]_446 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[6][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[7][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[7]_447 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[7][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[8][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[8]_448 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[8][0] ),
        .R(rst));
  FDRE \cont_bits2_downsample_bypass_reg_reg[9][0] 
       (.C(clk),
        .CE(\cont_bits2_downsample_bypass_reg_reg[11][0]_0 ),
        .D(\cont_bits2_12[9]_449 ),
        .Q(\cont_bits2_downsample_bypass_reg_reg_n_0_[9][0] ),
        .R(rst));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_19 u_simfcn1p2
       (.Q(Q),
        .clk(clk),
        .clk_enable(clk_enable),
        .\cnt_clk_6[14]_i_11 (\cnt_clk_6[14]_i_11 ),
        .cont_bits2_0_1(\cont_bits2_12[0]_440 ),
        .cont_bits2_10_1(\cont_bits2_12[10]_450 ),
        .cont_bits2_11_1(\cont_bits2_12[11]_451 ),
        .cont_bits2_1_1(\cont_bits2_12[1]_441 ),
        .cont_bits2_2_1(\cont_bits2_12[2]_442 ),
        .cont_bits2_3_1(\cont_bits2_12[3]_443 ),
        .cont_bits2_4_1(\cont_bits2_12[4]_444 ),
        .cont_bits2_5_1(\cont_bits2_12[5]_445 ),
        .cont_bits2_6_1(\cont_bits2_12[6]_446 ),
        .cont_bits2_7_1(\cont_bits2_12[7]_447 ),
        .cont_bits2_8_1(\cont_bits2_12[8]_448 ),
        .cont_bits2_9_1(\cont_bits2_12[9]_449 ),
        .\is_SPI_MNGR_39[3]_i_2_0 (\is_SPI_MNGR_39[3]_i_2 ),
        .\is_SPI_MNGR_39_reg[0] (\is_SPI_MNGR_39_reg[0] ),
        .\is_SPI_MNGR_39_reg[1] (\is_SPI_MNGR_39_reg[1] ),
        .\is_SPI_MNGR_39_reg[1]_0 (\is_SPI_MNGR_39_reg[1]_0 ),
        .\is_SPI_MNGR_39_reg[2] (\is_SPI_MNGR_39_reg[2] ),
        .\is_SPI_MNGR_39_reg[2]_0 (\is_SPI_MNGR_39_reg[2]_0 ),
        .\is_SPI_MNGR_39_reg[2]_1 (\is_SPI_MNGR_39_reg[2]_1 ),
        .\is_SPI_MNGR_39_reg[2]_2 (\is_SPI_MNGR_39_reg[2]_2 ),
        .\is_SPI_MNGR_39_reg[2]_3 (\is_SPI_MNGR_39_reg[2]_3 ),
        .\is_SPI_MNGR_39_reg[3] (\is_SPI_MNGR_39_reg[3] ),
        .\is_SPI_MNGR_39_reg[3]_0 (\is_SPI_MNGR_39_reg[3]_0 ),
        .\is_SPI_MNGR_39_reg[3]_1 (\is_SPI_MNGR_39_reg[3]_1 ),
        .\is_SPI_MNGR_39_reg[3]_2 (\is_SPI_MNGR_39_reg[3]_2 ),
        .\is_SPI_MNGR_39_reg[4] (\is_SPI_MNGR_39_reg[4] ),
        .rst(rst),
        .s_174(s_174),
        .s_175(s_175),
        .s_176(s_176),
        .s_177(s_177),
        .s_57_reg(s_57_reg),
        .s_79(s_79),
        .s_84(s_84),
        .s_89(s_89),
        .s_94(s_94),
        .s_95(s_95),
        .s_96(s_96),
        .tmp_11(tmp_11),
        .\tmp_11_reg[4] (\tmp_11_reg[4] ),
        .\tmp_11_reg[4]_0 (\tmp_11_reg[4]_0 ),
        .tmp_13_reg(tmp_13_reg),
        .\tmp_141_reg[0] (\tmp_141_reg[0] ),
        .\tmp_141_reg[15] (\tmp_141_reg[15] ),
        .\tmp_141_reg[15]_0 (\tmp_141_reg[15]_0 ),
        .\tmp_141_reg[15]_1 (\tmp_141_reg[15]_1 ),
        .tmp_19_reg(tmp_19_reg),
        .tmp_204(tmp_204),
        .tmp_210(tmp_210),
        .tmp_212(tmp_212),
        .tmp_214(tmp_214),
        .tmp_25(tmp_25),
        .\tmp_253[0]_i_2 (\tmp_253[0]_i_2 ),
        .\tmp_2_reg[4] (\tmp_2_reg[4] ),
        .\tmp_2_reg[4]_0 (\tmp_2_reg[4]_0 ),
        .\tmp_2_reg[4]_1 (\tmp_2_reg[4]_1 ),
        .tmp_34(tmp_34),
        .\tmp_34_reg[2] (\tmp_34_reg[2] ),
        .\tmp_58[15]_i_7 (\tmp_58[15]_i_7 ),
        .\tmp_58[15]_i_7_0 (\tmp_58[15]_i_7_0 ),
        .\tmp_58[15]_i_7_1 (\tmp_58[15]_i_7_1 ),
        .\tmp_58[15]_i_7_2 (\tmp_58[15]_i_7_2 ),
        .\v2_2_1_reg[0] (\v2_2_1_reg[0] ),
        .\v2_2_1_reg[10] (\v2_2_1_reg[10] ),
        .\v2_2_1_reg[11] (\v2_2_1_reg[11] ),
        .\v2_2_1_reg[12] (\v2_2_1_reg[12] ),
        .\v2_2_1_reg[13] (\v2_2_1_reg[13] ),
        .\v2_2_1_reg[14] (\v2_2_1_reg[14] ),
        .\v2_2_1_reg[15] (\v2_2_1_reg[15] ),
        .\v2_2_1_reg[1] (\v2_2_1_reg[1] ),
        .\v2_2_1_reg[2] (\v2_2_1_reg[2] ),
        .\v2_2_1_reg[3] (\v2_2_1_reg[3] ),
        .\v2_2_1_reg[4] (\v2_2_1_reg[4] ),
        .\v2_2_1_reg[5] (\v2_2_1_reg[5] ),
        .\v2_2_1_reg[6] (\v2_2_1_reg[6] ),
        .\v2_2_1_reg[7] (\v2_2_1_reg[7] ),
        .\v2_2_1_reg[8] (\v2_2_1_reg[8] ),
        .\v2_2_1_reg[9] (\v2_2_1_reg[9] ));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2
   (\cont_bits2_12[0]_62 ,
    \cont_bits2_12[1]_63 ,
    \cont_bits2_12[2]_64 ,
    \cont_bits2_12[3]_65 ,
    \cont_bits2_12[4]_66 ,
    \cont_bits2_12[5]_67 ,
    \cont_bits2_12[6]_68 ,
    \cont_bits2_12[7]_69 ,
    \cont_bits2_12[8]_70 ,
    \cont_bits2_12[9]_71 ,
    \cont_bits2_12[10]_72 ,
    \cont_bits2_12[11]_73 ,
    tmp_0_9,
    tmp_1_10,
    tmp_2_10,
    tmp_3_10,
    tmp_4_10,
    tmp_5_10,
    tmp_6_10,
    tmp_7_10,
    tmp_8_10,
    tmp_9_10,
    tmp_10_10,
    tmp_11_10,
    rst,
    clk_enable,
    clk,
    D,
    \tmp_222[0][0]_i_3 ,
    \cont_bits2_downsample_bypass_reg_reg[0]_74 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_75 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_76 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_77 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_78 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_79 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_80 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_81 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_82 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_83 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_84 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_85 );
  output [0:0]\cont_bits2_12[0]_62 ;
  output [0:0]\cont_bits2_12[1]_63 ;
  output [0:0]\cont_bits2_12[2]_64 ;
  output [0:0]\cont_bits2_12[3]_65 ;
  output [0:0]\cont_bits2_12[4]_66 ;
  output [0:0]\cont_bits2_12[5]_67 ;
  output [0:0]\cont_bits2_12[6]_68 ;
  output [0:0]\cont_bits2_12[7]_69 ;
  output [0:0]\cont_bits2_12[8]_70 ;
  output [0:0]\cont_bits2_12[9]_71 ;
  output [0:0]\cont_bits2_12[10]_72 ;
  output [0:0]\cont_bits2_12[11]_73 ;
  output [0:0]tmp_0_9;
  output [0:0]tmp_1_10;
  output [0:0]tmp_2_10;
  output [0:0]tmp_3_10;
  output [0:0]tmp_4_10;
  output [0:0]tmp_5_10;
  output [0:0]tmp_6_10;
  output [0:0]tmp_7_10;
  output [0:0]tmp_8_10;
  output [0:0]tmp_9_10;
  output [0:0]tmp_10_10;
  output [0:0]tmp_11_10;
  input rst;
  input clk_enable;
  input clk;
  input [15:0]D;
  input \tmp_222[0][0]_i_3 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_74 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_75 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_76 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_77 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_78 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_79 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_80 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_81 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_82 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_83 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_84 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_85 ;

  wire [15:0]D;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_62 ;
  wire [0:0]\cont_bits2_12[10]_72 ;
  wire [0:0]\cont_bits2_12[11]_73 ;
  wire [0:0]\cont_bits2_12[1]_63 ;
  wire [0:0]\cont_bits2_12[2]_64 ;
  wire [0:0]\cont_bits2_12[3]_65 ;
  wire [0:0]\cont_bits2_12[4]_66 ;
  wire [0:0]\cont_bits2_12[5]_67 ;
  wire [0:0]\cont_bits2_12[6]_68 ;
  wire [0:0]\cont_bits2_12[7]_69 ;
  wire [0:0]\cont_bits2_12[8]_70 ;
  wire [0:0]\cont_bits2_12[9]_71 ;
  wire [0:0]\cont_bits2_16_reg[0]_95 ;
  wire [0:0]\cont_bits2_16_reg[10]_87 ;
  wire [0:0]\cont_bits2_16_reg[11]_86 ;
  wire [0:0]\cont_bits2_16_reg[1]_94 ;
  wire [0:0]\cont_bits2_16_reg[2]_93 ;
  wire [0:0]\cont_bits2_16_reg[3]_92 ;
  wire [0:0]\cont_bits2_16_reg[4]_91 ;
  wire [0:0]\cont_bits2_16_reg[5]_90 ;
  wire [0:0]\cont_bits2_16_reg[6]_89 ;
  wire [0:0]\cont_bits2_16_reg[7]_3 ;
  wire [0:0]\cont_bits2_16_reg[8]_88 ;
  wire [0:0]\cont_bits2_16_reg[9]_2 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_74 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_84 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_85 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_75 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_76 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_77 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_78 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_79 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_80 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_81 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_82 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_83 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__0_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__0_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__0_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__0_n_3 ;
  wire [1:1]k;
  wire k1_carry__0_i_1__0_n_0;
  wire k1_carry__0_i_2__0_n_0;
  wire k1_carry__0_i_3__0_n_0;
  wire k1_carry__0_i_4__0_n_0;
  wire k1_carry__0_i_5__0_n_0;
  wire k1_carry__0_i_6__0_n_0;
  wire k1_carry__0_i_7__0_n_0;
  wire k1_carry__0_i_8__0_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__0_n_0;
  wire k1_carry__1_i_2__0_n_0;
  wire k1_carry__1_i_3__0_n_0;
  wire k1_carry__1_i_4__0_n_0;
  wire k1_carry__1_i_5__0_n_0;
  wire k1_carry__1_i_6__0_n_0;
  wire k1_carry__1_i_7__0_n_0;
  wire k1_carry__1_i_8__0_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__0_n_0;
  wire k1_carry__2_i_2__0_n_0;
  wire k1_carry__2_i_3__0_n_0;
  wire k1_carry__2_i_4__0_n_0;
  wire k1_carry__2_i_5__0_n_0;
  wire k1_carry__2_i_6__0_n_0;
  wire k1_carry__2_i_7__0_n_0;
  wire k1_carry__2_i_8__0_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__0_n_0;
  wire k1_carry_i_2__0_n_0;
  wire k1_carry_i_3__0_n_0;
  wire k1_carry_i_4__0_n_0;
  wire k1_carry_i_5__0_n_0;
  wire k1_carry_i_6__0_n_0;
  wire k1_carry_i_7__0_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__0_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__0_n_0 ;
  wire \k_reg[12]_i_1__0_n_1 ;
  wire \k_reg[12]_i_1__0_n_2 ;
  wire \k_reg[12]_i_1__0_n_3 ;
  wire \k_reg[16]_i_1__0_n_0 ;
  wire \k_reg[16]_i_1__0_n_1 ;
  wire \k_reg[16]_i_1__0_n_2 ;
  wire \k_reg[16]_i_1__0_n_3 ;
  wire \k_reg[20]_i_1__0_n_0 ;
  wire \k_reg[20]_i_1__0_n_1 ;
  wire \k_reg[20]_i_1__0_n_2 ;
  wire \k_reg[20]_i_1__0_n_3 ;
  wire \k_reg[24]_i_1__0_n_0 ;
  wire \k_reg[24]_i_1__0_n_1 ;
  wire \k_reg[24]_i_1__0_n_2 ;
  wire \k_reg[24]_i_1__0_n_3 ;
  wire \k_reg[28]_i_1__0_n_0 ;
  wire \k_reg[28]_i_1__0_n_1 ;
  wire \k_reg[28]_i_1__0_n_2 ;
  wire \k_reg[28]_i_1__0_n_3 ;
  wire \k_reg[31]_i_2__0_n_2 ;
  wire \k_reg[31]_i_2__0_n_3 ;
  wire \k_reg[4]_i_1__0_n_0 ;
  wire \k_reg[4]_i_1__0_n_1 ;
  wire \k_reg[4]_i_1__0_n_2 ;
  wire \k_reg[4]_i_1__0_n_3 ;
  wire \k_reg[8]_i_1__0_n_0 ;
  wire \k_reg[8]_i_1__0_n_1 ;
  wire \k_reg[8]_i_1__0_n_2 ;
  wire \k_reg[8]_i_1__0_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_9;
  wire [0:0]tmp_10_10;
  wire [0:0]tmp_11_10;
  wire [0:0]tmp_1_10;
  wire \tmp_222[0][0]_i_3 ;
  wire [0:0]tmp_2_10;
  wire tmp_3;
  wire [0:0]tmp_3_10;
  wire [0:0]tmp_4_10;
  wire [0:0]tmp_5_10;
  wire [0:0]tmp_6_10;
  wire [0:0]tmp_7_10;
  wire [0:0]tmp_8_10;
  wire [0:0]tmp_9_10;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__0_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__0_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__0 
       (.I0(D[10]),
        .I1(D[11]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[8]),
        .I5(D[9]),
        .O(\cont_bits2_reg_reg[0][0]_i_10__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__0_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__0_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__0 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__0 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__0 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__0 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__0 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__0 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__2_n_0 ),
        .I2(\cont_bits2_12[0]_62 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_95 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__0 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__0 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__0 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__0 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__0 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__0 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__0 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__0 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__0 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__0_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__0_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__0_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__0_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__0_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__0 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__0 
       (.I0(D[4]),
        .I1(D[6]),
        .I2(D[5]),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(D[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_5__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__0 
       (.I0(D[14]),
        .I1(D[15]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[12]),
        .I5(D[13]),
        .O(\cont_bits2_reg_reg[0][0]_i_6__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__0 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__0_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__0 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[0]),
        .I5(D[1]),
        .O(\cont_bits2_reg_reg[0][0]_i_8__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair137" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__0 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__0 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__0_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .I4(\cont_bits2_12[10]_72 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_87 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__0 
       (.I0(\cont_bits2_12[11]_73 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_86 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__0 
       (.I0(\cont_bits2_12[1]_63 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__2_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_94 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__0 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__0_n_0 ),
        .I2(\cont_bits2_12[2]_64 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_93 ));
  (* SOFT_HLUTNM = "soft_lutpair135" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__0 
       (.I0(\cont_bits2_12[3]_65 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__2_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_92 ));
  (* SOFT_HLUTNM = "soft_lutpair136" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__2_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__0 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__0 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__0 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__0 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__0_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__0 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__0_n_0 ),
        .I2(\cont_bits2_12[4]_66 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_91 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__0 
       (.I0(\cont_bits2_12[5]_67 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__2_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_90 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__0 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__0_n_0 ),
        .I2(\cont_bits2_12[6]_68 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_89 ));
  (* SOFT_HLUTNM = "soft_lutpair134" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__0 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__0 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__0_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__0 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__0 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__0 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__0 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__0 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__0 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__0_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__2 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__2_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__0_n_0 ),
        .I3(\cont_bits2_12[7]_69 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_3 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__0 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__0 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__0 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__0 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__0 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__0 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__0 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__2 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__0_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__2_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__0_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__0 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__0_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__0_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__0 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__0 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__0 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__0_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__0 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__0_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ),
        .I4(\cont_bits2_12[8]_70 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_88 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__0 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__0_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__2 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__2_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__0_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_71 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_2 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_95 ),
        .Q(\cont_bits2_12[0]_62 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__0 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__0_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__0_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__0_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__0 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__0_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__0_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__0_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__0 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__0_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__0_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__0_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__0_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_87 ),
        .Q(\cont_bits2_12[10]_72 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_86 ),
        .Q(\cont_bits2_12[11]_73 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_94 ),
        .Q(\cont_bits2_12[1]_63 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_93 ),
        .Q(\cont_bits2_12[2]_64 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_92 ),
        .Q(\cont_bits2_12[3]_65 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__0 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__0_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__0_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__0_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__0_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__0_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__0_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__0_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_91 ),
        .Q(\cont_bits2_12[4]_66 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_90 ),
        .Q(\cont_bits2_12[5]_67 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_89 ),
        .Q(\cont_bits2_12[6]_68 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_3 ),
        .Q(\cont_bits2_12[7]_69 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__0 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__0_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__0_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__0_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__0 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__0_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__0_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__0_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__0 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__0_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__0_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__0_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__0_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__0 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__0_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__0_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__0_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__0_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__0_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_88 ),
        .Q(\cont_bits2_12[8]_70 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_2 ),
        .Q(\cont_bits2_12[9]_71 ),
        .R(rst));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__0_n_0,k1_carry_i_2__0_n_0,1'b0,k1_carry_i_3__0_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__0_n_0,k1_carry_i_5__0_n_0,k1_carry_i_6__0_n_0,k1_carry_i_7__0_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__0_n_0,k1_carry__0_i_2__0_n_0,k1_carry__0_i_3__0_n_0,k1_carry__0_i_4__0_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__0_n_0,k1_carry__0_i_6__0_n_0,k1_carry__0_i_7__0_n_0,k1_carry__0_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__0
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__0
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__0
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__0
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__0
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__0
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__0
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__0
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__0_n_0,k1_carry__1_i_2__0_n_0,k1_carry__1_i_3__0_n_0,k1_carry__1_i_4__0_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__0_n_0,k1_carry__1_i_6__0_n_0,k1_carry__1_i_7__0_n_0,k1_carry__1_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__0
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__0
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__0
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__0
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__0
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__0
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__0
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__0
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__0_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__0_n_0,k1_carry__2_i_2__0_n_0,k1_carry__2_i_3__0_n_0,k1_carry__2_i_4__0_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__0_n_0,k1_carry__2_i_6__0_n_0,k1_carry__2_i_7__0_n_0,k1_carry__2_i_8__0_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__0
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__0
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__0
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__0
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__0
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__0
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__0
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__0
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__0
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__0
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__0_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__0
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__0
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__0
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__0_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__0
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__0_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__0
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__0_n_0));
  (* SOFT_HLUTNM = "soft_lutpair138" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__0 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__0 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__0_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__0 
       (.CI(\k_reg[8]_i_1__0_n_0 ),
        .CO({\k_reg[12]_i_1__0_n_0 ,\k_reg[12]_i_1__0_n_1 ,\k_reg[12]_i_1__0_n_2 ,\k_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__0 
       (.CI(\k_reg[12]_i_1__0_n_0 ),
        .CO({\k_reg[16]_i_1__0_n_0 ,\k_reg[16]_i_1__0_n_1 ,\k_reg[16]_i_1__0_n_2 ,\k_reg[16]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__0 
       (.CI(\k_reg[16]_i_1__0_n_0 ),
        .CO({\k_reg[20]_i_1__0_n_0 ,\k_reg[20]_i_1__0_n_1 ,\k_reg[20]_i_1__0_n_2 ,\k_reg[20]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__0 
       (.CI(\k_reg[20]_i_1__0_n_0 ),
        .CO({\k_reg[24]_i_1__0_n_0 ,\k_reg[24]_i_1__0_n_1 ,\k_reg[24]_i_1__0_n_2 ,\k_reg[24]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__0 
       (.CI(\k_reg[24]_i_1__0_n_0 ),
        .CO({\k_reg[28]_i_1__0_n_0 ,\k_reg[28]_i_1__0_n_1 ,\k_reg[28]_i_1__0_n_2 ,\k_reg[28]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__0 
       (.CI(\k_reg[28]_i_1__0_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__0_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__0_n_2 ,\k_reg[31]_i_2__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__0_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__0 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__0_n_0 ,\k_reg[4]_i_1__0_n_1 ,\k_reg[4]_i_1__0_n_2 ,\k_reg[4]_i_1__0_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__0 
       (.CI(\k_reg[4]_i_1__0_n_0 ),
        .CO({\k_reg[8]_i_1__0_n_0 ,\k_reg[8]_i_1__0_n_1 ,\k_reg[8]_i_1__0_n_2 ,\k_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[0][0]_i_6 
       (.I0(\cont_bits2_12[0]_62 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_74 ),
        .O(tmp_0_9));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[10][0]_i_4 
       (.I0(\cont_bits2_12[10]_72 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_84 ),
        .O(tmp_10_10));
  (* SOFT_HLUTNM = "soft_lutpair144" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[11][0]_i_4 
       (.I0(\cont_bits2_12[11]_73 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_85 ),
        .O(tmp_11_10));
  (* SOFT_HLUTNM = "soft_lutpair139" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[1][0]_i_4 
       (.I0(\cont_bits2_12[1]_63 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_75 ),
        .O(tmp_1_10));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[2][0]_i_4 
       (.I0(\cont_bits2_12[2]_64 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_76 ),
        .O(tmp_2_10));
  (* SOFT_HLUTNM = "soft_lutpair140" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[3][0]_i_4 
       (.I0(\cont_bits2_12[3]_65 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_77 ),
        .O(tmp_3_10));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[4][0]_i_4 
       (.I0(\cont_bits2_12[4]_66 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_78 ),
        .O(tmp_4_10));
  (* SOFT_HLUTNM = "soft_lutpair141" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[5][0]_i_4 
       (.I0(\cont_bits2_12[5]_67 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_79 ),
        .O(tmp_5_10));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[6][0]_i_4 
       (.I0(\cont_bits2_12[6]_68 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_80 ),
        .O(tmp_6_10));
  (* SOFT_HLUTNM = "soft_lutpair142" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[7][0]_i_4 
       (.I0(\cont_bits2_12[7]_69 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_81 ),
        .O(tmp_7_10));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[8][0]_i_4 
       (.I0(\cont_bits2_12[8]_70 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_82 ),
        .O(tmp_8_10));
  (* SOFT_HLUTNM = "soft_lutpair143" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \tmp_222[9][0]_i_4 
       (.I0(\cont_bits2_12[9]_71 ),
        .I1(\tmp_222[0][0]_i_3 ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_83 ),
        .O(tmp_9_10));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_15
   (\cont_bits2_12[0]_28 ,
    \cont_bits2_12[1]_29 ,
    \cont_bits2_12[2]_30 ,
    \cont_bits2_12[3]_31 ,
    \cont_bits2_12[4]_32 ,
    \cont_bits2_12[5]_33 ,
    \cont_bits2_12[6]_34 ,
    \cont_bits2_12[7]_35 ,
    \cont_bits2_12[8]_36 ,
    \cont_bits2_12[9]_37 ,
    \cont_bits2_12[10]_38 ,
    \cont_bits2_12[11]_39 ,
    \cont_bits2_reg_reg_reg[0][0]_0 ,
    \cont_bits2_reg_reg_reg[1][0]_0 ,
    \cont_bits2_reg_reg_reg[2][0]_0 ,
    \cont_bits2_reg_reg_reg[3][0]_0 ,
    \cont_bits2_reg_reg_reg[4][0]_0 ,
    \cont_bits2_reg_reg_reg[5][0]_0 ,
    \cont_bits2_reg_reg_reg[6][0]_0 ,
    \cont_bits2_reg_reg_reg[7][0]_0 ,
    \cont_bits2_reg_reg_reg[8][0]_0 ,
    \cont_bits2_reg_reg_reg[9][0]_0 ,
    \cont_bits2_reg_reg_reg[10][0]_0 ,
    \cont_bits2_reg_reg_reg[11][0]_0 ,
    rst,
    clk_enable,
    clk,
    \tmp_222_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_40 ,
    \tmp_222_reg[11][0]_0 ,
    data1,
    \tmp_222_reg[11][0]_1 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_41 ,
    \tmp_222_reg[1][0] ,
    \cont_bits2_downsample_bypass_reg_reg[2]_42 ,
    \tmp_222_reg[2][0] ,
    \cont_bits2_downsample_bypass_reg_reg[3]_43 ,
    \tmp_222_reg[3][0] ,
    \cont_bits2_downsample_bypass_reg_reg[4]_44 ,
    \tmp_222_reg[4][0] ,
    \cont_bits2_downsample_bypass_reg_reg[5]_45 ,
    \tmp_222_reg[5][0] ,
    \cont_bits2_downsample_bypass_reg_reg[6]_46 ,
    \tmp_222_reg[6][0] ,
    \cont_bits2_downsample_bypass_reg_reg[7]_47 ,
    \tmp_222_reg[7][0] ,
    \cont_bits2_downsample_bypass_reg_reg[8]_48 ,
    \tmp_222_reg[8][0] ,
    \cont_bits2_downsample_bypass_reg_reg[9]_49 ,
    \tmp_222_reg[9][0] ,
    \cont_bits2_downsample_bypass_reg_reg[10]_50 ,
    \tmp_222_reg[10][0] ,
    \cont_bits2_downsample_bypass_reg_reg[11]_51 ,
    \tmp_222_reg[11][0]_2 ,
    D);
  output [0:0]\cont_bits2_12[0]_28 ;
  output [0:0]\cont_bits2_12[1]_29 ;
  output [0:0]\cont_bits2_12[2]_30 ;
  output [0:0]\cont_bits2_12[3]_31 ;
  output [0:0]\cont_bits2_12[4]_32 ;
  output [0:0]\cont_bits2_12[5]_33 ;
  output [0:0]\cont_bits2_12[6]_34 ;
  output [0:0]\cont_bits2_12[7]_35 ;
  output [0:0]\cont_bits2_12[8]_36 ;
  output [0:0]\cont_bits2_12[9]_37 ;
  output [0:0]\cont_bits2_12[10]_38 ;
  output [0:0]\cont_bits2_12[11]_39 ;
  output \cont_bits2_reg_reg_reg[0][0]_0 ;
  output \cont_bits2_reg_reg_reg[1][0]_0 ;
  output \cont_bits2_reg_reg_reg[2][0]_0 ;
  output \cont_bits2_reg_reg_reg[3][0]_0 ;
  output \cont_bits2_reg_reg_reg[4][0]_0 ;
  output \cont_bits2_reg_reg_reg[5][0]_0 ;
  output \cont_bits2_reg_reg_reg[6][0]_0 ;
  output \cont_bits2_reg_reg_reg[7][0]_0 ;
  output \cont_bits2_reg_reg_reg[8][0]_0 ;
  output \cont_bits2_reg_reg_reg[9][0]_0 ;
  output \cont_bits2_reg_reg_reg[10][0]_0 ;
  output \cont_bits2_reg_reg_reg[11][0]_0 ;
  input rst;
  input clk_enable;
  input clk;
  input \tmp_222_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_40 ;
  input \tmp_222_reg[11][0]_0 ;
  input [0:0]data1;
  input \tmp_222_reg[11][0]_1 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_41 ;
  input \tmp_222_reg[1][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_42 ;
  input \tmp_222_reg[2][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_43 ;
  input \tmp_222_reg[3][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_44 ;
  input \tmp_222_reg[4][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_45 ;
  input \tmp_222_reg[5][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_46 ;
  input \tmp_222_reg[6][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_47 ;
  input \tmp_222_reg[7][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_48 ;
  input \tmp_222_reg[8][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_49 ;
  input \tmp_222_reg[9][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_50 ;
  input \tmp_222_reg[10][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_51 ;
  input \tmp_222_reg[11][0]_2 ;
  input [15:0]D;

  wire [15:0]D;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_28 ;
  wire [0:0]\cont_bits2_12[10]_38 ;
  wire [0:0]\cont_bits2_12[11]_39 ;
  wire [0:0]\cont_bits2_12[1]_29 ;
  wire [0:0]\cont_bits2_12[2]_30 ;
  wire [0:0]\cont_bits2_12[3]_31 ;
  wire [0:0]\cont_bits2_12[4]_32 ;
  wire [0:0]\cont_bits2_12[5]_33 ;
  wire [0:0]\cont_bits2_12[6]_34 ;
  wire [0:0]\cont_bits2_12[7]_35 ;
  wire [0:0]\cont_bits2_12[8]_36 ;
  wire [0:0]\cont_bits2_12[9]_37 ;
  wire [0:0]\cont_bits2_16_reg[0]_61 ;
  wire [0:0]\cont_bits2_16_reg[10]_53 ;
  wire [0:0]\cont_bits2_16_reg[11]_52 ;
  wire [0:0]\cont_bits2_16_reg[1]_60 ;
  wire [0:0]\cont_bits2_16_reg[2]_59 ;
  wire [0:0]\cont_bits2_16_reg[3]_58 ;
  wire [0:0]\cont_bits2_16_reg[4]_57 ;
  wire [0:0]\cont_bits2_16_reg[5]_56 ;
  wire [0:0]\cont_bits2_16_reg[6]_55 ;
  wire [0:0]\cont_bits2_16_reg[7]_1 ;
  wire [0:0]\cont_bits2_16_reg[8]_54 ;
  wire [0:0]\cont_bits2_16_reg[9]_0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_40 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_50 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_51 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_41 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_42 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_43 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_44 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_45 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_46 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_47 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_48 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_49 ;
  wire \cont_bits2_reg_reg[0][0]_i_10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16_n_3 ;
  wire \cont_bits2_reg_reg_reg[10][0]_0 ;
  wire \cont_bits2_reg_reg_reg[11][0]_0 ;
  wire \cont_bits2_reg_reg_reg[1][0]_0 ;
  wire \cont_bits2_reg_reg_reg[2][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3_n_3 ;
  wire \cont_bits2_reg_reg_reg[4][0]_0 ;
  wire \cont_bits2_reg_reg_reg[5][0]_0 ;
  wire \cont_bits2_reg_reg_reg[6][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6_n_3 ;
  wire \cont_bits2_reg_reg_reg[8][0]_0 ;
  wire \cont_bits2_reg_reg_reg[9][0]_0 ;
  wire [0:0]data1;
  wire [1:1]k;
  wire k1_carry__0_i_1_n_0;
  wire k1_carry__0_i_2_n_0;
  wire k1_carry__0_i_3_n_0;
  wire k1_carry__0_i_4_n_0;
  wire k1_carry__0_i_5_n_0;
  wire k1_carry__0_i_6_n_0;
  wire k1_carry__0_i_7_n_0;
  wire k1_carry__0_i_8_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1_n_0;
  wire k1_carry__1_i_2_n_0;
  wire k1_carry__1_i_3_n_0;
  wire k1_carry__1_i_4_n_0;
  wire k1_carry__1_i_5_n_0;
  wire k1_carry__1_i_6_n_0;
  wire k1_carry__1_i_7_n_0;
  wire k1_carry__1_i_8_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1_n_0;
  wire k1_carry__2_i_2_n_0;
  wire k1_carry__2_i_3_n_0;
  wire k1_carry__2_i_4_n_0;
  wire k1_carry__2_i_5_n_0;
  wire k1_carry__2_i_6_n_0;
  wire k1_carry__2_i_7_n_0;
  wire k1_carry__2_i_8_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1_n_0;
  wire k1_carry_i_2_n_0;
  wire k1_carry_i_3_n_0;
  wire k1_carry_i_4_n_0;
  wire k1_carry_i_5_n_0;
  wire k1_carry_i_6_n_0;
  wire k1_carry_i_7_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1_n_0 ;
  wire \k_reg[12]_i_1_n_1 ;
  wire \k_reg[12]_i_1_n_2 ;
  wire \k_reg[12]_i_1_n_3 ;
  wire \k_reg[16]_i_1_n_0 ;
  wire \k_reg[16]_i_1_n_1 ;
  wire \k_reg[16]_i_1_n_2 ;
  wire \k_reg[16]_i_1_n_3 ;
  wire \k_reg[20]_i_1_n_0 ;
  wire \k_reg[20]_i_1_n_1 ;
  wire \k_reg[20]_i_1_n_2 ;
  wire \k_reg[20]_i_1_n_3 ;
  wire \k_reg[24]_i_1_n_0 ;
  wire \k_reg[24]_i_1_n_1 ;
  wire \k_reg[24]_i_1_n_2 ;
  wire \k_reg[24]_i_1_n_3 ;
  wire \k_reg[28]_i_1_n_0 ;
  wire \k_reg[28]_i_1_n_1 ;
  wire \k_reg[28]_i_1_n_2 ;
  wire \k_reg[28]_i_1_n_3 ;
  wire \k_reg[31]_i_2_n_2 ;
  wire \k_reg[31]_i_2_n_3 ;
  wire \k_reg[4]_i_1_n_0 ;
  wire \k_reg[4]_i_1_n_1 ;
  wire \k_reg[4]_i_1_n_2 ;
  wire \k_reg[4]_i_1_n_3 ;
  wire \k_reg[8]_i_1_n_0 ;
  wire \k_reg[8]_i_1_n_1 ;
  wire \k_reg[8]_i_1_n_2 ;
  wire \k_reg[8]_i_1_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire \tmp_222_reg[10][0] ;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire \tmp_222_reg[11][0]_1 ;
  wire \tmp_222_reg[11][0]_2 ;
  wire \tmp_222_reg[1][0] ;
  wire \tmp_222_reg[2][0] ;
  wire \tmp_222_reg[3][0] ;
  wire \tmp_222_reg[4][0] ;
  wire \tmp_222_reg[5][0] ;
  wire \tmp_222_reg[6][0] ;
  wire \tmp_222_reg[7][0] ;
  wire \tmp_222_reg[8][0] ;
  wire \tmp_222_reg[9][0] ;
  wire tmp_3;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__1_n_0 ),
        .I2(\cont_bits2_12[0]_28 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_61 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10 
       (.I0(D[10]),
        .I1(D[11]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[8]),
        .I5(D[9]),
        .O(\cont_bits2_reg_reg[0][0]_i_10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10_n_0 ),
        .O(tmp_3));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5 
       (.I0(D[4]),
        .I1(D[6]),
        .I2(D[5]),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(D[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6 
       (.I0(D[14]),
        .I1(D[15]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[12]),
        .I5(D[13]),
        .O(\cont_bits2_reg_reg[0][0]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8 
       (.I0(D[2]),
        .I1(D[3]),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(D[0]),
        .I5(D[1]),
        .O(\cont_bits2_reg_reg[0][0]_i_8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair132" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .I4(\cont_bits2_12[10]_38 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_53 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1 
       (.I0(\cont_bits2_12[11]_39 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__1_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_52 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1 
       (.I0(\cont_bits2_12[1]_29 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__1_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_60 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__1_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2_n_0 ),
        .I2(\cont_bits2_12[2]_30 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_59 ));
  (* SOFT_HLUTNM = "soft_lutpair130" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1 
       (.I0(\cont_bits2_12[3]_31 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__1_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_58 ));
  (* SOFT_HLUTNM = "soft_lutpair131" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__1_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2_n_0 ),
        .I2(\cont_bits2_12[4]_32 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_57 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1 
       (.I0(\cont_bits2_12[5]_33 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__1_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_56 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2_n_0 ),
        .I2(\cont_bits2_12[6]_34 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_55 ));
  (* SOFT_HLUTNM = "soft_lutpair129" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__1_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3_n_0 ),
        .I3(\cont_bits2_12[7]_35 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_1 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__1 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__1_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2_n_0 ),
        .I4(\cont_bits2_12[8]_36 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_54 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_37 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_0 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_61 ),
        .Q(\cont_bits2_12[0]_28 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17_n_0 ,\cont_bits2_reg_reg[0][0]_i_18_n_0 ,\cont_bits2_reg_reg[0][0]_i_19_n_0 ,\cont_bits2_reg_reg[0][0]_i_20_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21_n_0 ,\cont_bits2_reg_reg[0][0]_i_22_n_0 ,\cont_bits2_reg_reg[0][0]_i_23_n_0 ,\cont_bits2_reg_reg[0][0]_i_24_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25_n_0 ,\cont_bits2_reg_reg[0][0]_i_26_n_0 ,\cont_bits2_reg_reg[0][0]_i_27_n_0 ,\cont_bits2_reg_reg[0][0]_i_28_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_53 ),
        .Q(\cont_bits2_12[10]_38 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_52 ),
        .Q(\cont_bits2_12[11]_39 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_60 ),
        .Q(\cont_bits2_12[1]_29 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_59 ),
        .Q(\cont_bits2_12[2]_30 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_58 ),
        .Q(\cont_bits2_12[3]_31 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4_n_0 ,\cont_bits2_reg_reg[3][0]_i_5_n_0 ,\cont_bits2_reg_reg[3][0]_i_6_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_57 ),
        .Q(\cont_bits2_12[4]_32 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_56 ),
        .Q(\cont_bits2_12[5]_33 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_55 ),
        .Q(\cont_bits2_12[6]_34 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_1 ),
        .Q(\cont_bits2_12[7]_35 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19_n_0 ,\cont_bits2_reg_reg[7][0]_i_20_n_0 ,\cont_bits2_reg_reg[7][0]_i_21_n_0 ,\cont_bits2_reg_reg[7][0]_i_22_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23_n_0 ,\cont_bits2_reg_reg[7][0]_i_24_n_0 ,\cont_bits2_reg_reg[7][0]_i_25_n_0 ,\cont_bits2_reg_reg[7][0]_i_26_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7_n_0 ,\cont_bits2_reg_reg[7][0]_i_8_n_0 ,\cont_bits2_reg_reg[7][0]_i_9_n_0 ,\cont_bits2_reg_reg[7][0]_i_10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15_n_0 ,\cont_bits2_reg_reg[7][0]_i_16_n_0 ,\cont_bits2_reg_reg[7][0]_i_17_n_0 ,\cont_bits2_reg_reg[7][0]_i_18_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_54 ),
        .Q(\cont_bits2_12[8]_36 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_0 ),
        .Q(\cont_bits2_12[9]_37 ),
        .R(rst));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1_n_0,k1_carry_i_2_n_0,1'b0,k1_carry_i_3_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4_n_0,k1_carry_i_5_n_0,k1_carry_i_6_n_0,k1_carry_i_7_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1_n_0,k1_carry__0_i_2_n_0,k1_carry__0_i_3_n_0,k1_carry__0_i_4_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5_n_0,k1_carry__0_i_6_n_0,k1_carry__0_i_7_n_0,k1_carry__0_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1_n_0,k1_carry__1_i_2_n_0,k1_carry__1_i_3_n_0,k1_carry__1_i_4_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5_n_0,k1_carry__1_i_6_n_0,k1_carry__1_i_7_n_0,k1_carry__1_i_8_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1_n_0,k1_carry__2_i_2_n_0,k1_carry__2_i_3_n_0,k1_carry__2_i_4_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5_n_0,k1_carry__2_i_6_n_0,k1_carry__2_i_7_n_0,k1_carry__2_i_8_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7_n_0));
  (* SOFT_HLUTNM = "soft_lutpair133" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1 
       (.CI(\k_reg[8]_i_1_n_0 ),
        .CO({\k_reg[12]_i_1_n_0 ,\k_reg[12]_i_1_n_1 ,\k_reg[12]_i_1_n_2 ,\k_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1 
       (.CI(\k_reg[12]_i_1_n_0 ),
        .CO({\k_reg[16]_i_1_n_0 ,\k_reg[16]_i_1_n_1 ,\k_reg[16]_i_1_n_2 ,\k_reg[16]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1 
       (.CI(\k_reg[16]_i_1_n_0 ),
        .CO({\k_reg[20]_i_1_n_0 ,\k_reg[20]_i_1_n_1 ,\k_reg[20]_i_1_n_2 ,\k_reg[20]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1 
       (.CI(\k_reg[20]_i_1_n_0 ),
        .CO({\k_reg[24]_i_1_n_0 ,\k_reg[24]_i_1_n_1 ,\k_reg[24]_i_1_n_2 ,\k_reg[24]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1 
       (.CI(\k_reg[24]_i_1_n_0 ),
        .CO({\k_reg[28]_i_1_n_0 ,\k_reg[28]_i_1_n_1 ,\k_reg[28]_i_1_n_2 ,\k_reg[28]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2 
       (.CI(\k_reg[28]_i_1_n_0 ),
        .CO({\NLW_k_reg[31]_i_2_CO_UNCONNECTED [3:2],\k_reg[31]_i_2_n_2 ,\k_reg[31]_i_2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1_n_0 ,\k_reg[4]_i_1_n_1 ,\k_reg[4]_i_1_n_2 ,\k_reg[4]_i_1_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1 
       (.CI(\k_reg[4]_i_1_n_0 ),
        .CO({\k_reg[8]_i_1_n_0 ,\k_reg[8]_i_1_n_1 ,\k_reg[8]_i_1_n_2 ,\k_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[0][0]_i_4 
       (.I0(\cont_bits2_12[0]_28 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_40 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(data1),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[10][0]_i_3 
       (.I0(\cont_bits2_12[10]_38 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_50 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[10][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[11][0]_i_3 
       (.I0(\cont_bits2_12[11]_39 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_51 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[11][0]_2 ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[1][0]_i_3 
       (.I0(\cont_bits2_12[1]_29 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_41 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[1][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[2][0]_i_3 
       (.I0(\cont_bits2_12[2]_30 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_42 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[2][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[3][0]_i_3 
       (.I0(\cont_bits2_12[3]_31 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_43 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[3][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[4][0]_i_3 
       (.I0(\cont_bits2_12[4]_32 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_44 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[4][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[5][0]_i_3 
       (.I0(\cont_bits2_12[5]_33 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_45 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[5][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[5][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[6][0]_i_3 
       (.I0(\cont_bits2_12[6]_34 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_46 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[6][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[6][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[7][0]_i_3 
       (.I0(\cont_bits2_12[7]_35 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_47 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[7][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[7][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[8][0]_i_3 
       (.I0(\cont_bits2_12[8]_36 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_48 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[8][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[9][0]_i_3 
       (.I0(\cont_bits2_12[9]_37 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_49 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(\tmp_222_reg[9][0] ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[9][0]_0 ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_16
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v1_1_1_reg[15] ,
    \v1_1_1_reg[14] ,
    \v1_1_1_reg[13] ,
    \v1_1_1_reg[12] ,
    \v1_1_1_reg[11] ,
    \v1_1_1_reg[10] ,
    \v1_1_1_reg[9] ,
    \v1_1_1_reg[8] ,
    \v1_1_1_reg[7] ,
    \v1_1_1_reg[6] ,
    \v1_1_1_reg[5] ,
    \v1_1_1_reg[4] ,
    \v1_1_1_reg[3] ,
    \v1_1_1_reg[2] ,
    \v1_1_1_reg[1] ,
    \v1_1_1_reg[0] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_8_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \tmp_189_reg[0] ,
    Q,
    \tmp_189_reg[0]_0 ,
    \tmp_189_reg[15] ,
    \tmp_189_reg[0]_1 ,
    \tmp_189_reg[15]_0 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v1_1_1_reg[15] ;
  output \v1_1_1_reg[14] ;
  output \v1_1_1_reg[13] ;
  output \v1_1_1_reg[12] ;
  output \v1_1_1_reg[11] ;
  output \v1_1_1_reg[10] ;
  output \v1_1_1_reg[9] ;
  output \v1_1_1_reg[8] ;
  output \v1_1_1_reg[7] ;
  output \v1_1_1_reg[6] ;
  output \v1_1_1_reg[5] ;
  output \v1_1_1_reg[4] ;
  output \v1_1_1_reg[3] ;
  output \v1_1_1_reg[2] ;
  output \v1_1_1_reg[1] ;
  output \v1_1_1_reg[0] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input \tmp_189_reg[0] ;
  input [15:0]Q;
  input \tmp_189_reg[0]_0 ;
  input [15:0]\tmp_189_reg[15] ;
  input \tmp_189_reg[0]_1 ;
  input [15:0]\tmp_189_reg[15]_0 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_395 ;
  wire [0:0]\cont_bits2_16_reg[10]_387 ;
  wire [0:0]\cont_bits2_16_reg[11]_386 ;
  wire [0:0]\cont_bits2_16_reg[1]_394 ;
  wire [0:0]\cont_bits2_16_reg[2]_393 ;
  wire [0:0]\cont_bits2_16_reg[3]_392 ;
  wire [0:0]\cont_bits2_16_reg[4]_391 ;
  wire [0:0]\cont_bits2_16_reg[5]_390 ;
  wire [0:0]\cont_bits2_16_reg[6]_389 ;
  wire [0:0]\cont_bits2_16_reg[7]_15 ;
  wire [0:0]\cont_bits2_16_reg[8]_388 ;
  wire [0:0]\cont_bits2_16_reg[9]_14 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__7_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__6_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__6_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__6_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__6_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__6_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__6_n_3 ;
  wire [1:1]k;
  wire \k[0]_i_1__7_n_0 ;
  wire \k[31]_i_10_n_0 ;
  wire \k[31]_i_11_n_0 ;
  wire \k[31]_i_12_n_0 ;
  wire \k[31]_i_14_n_0 ;
  wire \k[31]_i_15_n_0 ;
  wire \k[31]_i_16_n_0 ;
  wire \k[31]_i_17_n_0 ;
  wire \k[31]_i_18_n_0 ;
  wire \k[31]_i_19_n_0 ;
  wire \k[31]_i_20_n_0 ;
  wire \k[31]_i_21_n_0 ;
  wire \k[31]_i_23_n_0 ;
  wire \k[31]_i_24_n_0 ;
  wire \k[31]_i_25_n_0 ;
  wire \k[31]_i_26_n_0 ;
  wire \k[31]_i_27_n_0 ;
  wire \k[31]_i_28_n_0 ;
  wire \k[31]_i_29_n_0 ;
  wire \k[31]_i_30_n_0 ;
  wire \k[31]_i_31_n_0 ;
  wire \k[31]_i_32_n_0 ;
  wire \k[31]_i_33_n_0 ;
  wire \k[31]_i_34_n_0 ;
  wire \k[31]_i_35_n_0 ;
  wire \k[31]_i_36_n_0 ;
  wire \k[31]_i_37_n_0 ;
  wire \k[31]_i_5_n_0 ;
  wire \k[31]_i_6_n_0 ;
  wire \k[31]_i_7_n_0 ;
  wire \k[31]_i_8_n_0 ;
  wire \k[31]_i_9_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__7_n_0 ;
  wire \k_reg[12]_i_1__7_n_1 ;
  wire \k_reg[12]_i_1__7_n_2 ;
  wire \k_reg[12]_i_1__7_n_3 ;
  wire \k_reg[16]_i_1__7_n_0 ;
  wire \k_reg[16]_i_1__7_n_1 ;
  wire \k_reg[16]_i_1__7_n_2 ;
  wire \k_reg[16]_i_1__7_n_3 ;
  wire \k_reg[20]_i_1__7_n_0 ;
  wire \k_reg[20]_i_1__7_n_1 ;
  wire \k_reg[20]_i_1__7_n_2 ;
  wire \k_reg[20]_i_1__7_n_3 ;
  wire \k_reg[24]_i_1__7_n_0 ;
  wire \k_reg[24]_i_1__7_n_1 ;
  wire \k_reg[24]_i_1__7_n_2 ;
  wire \k_reg[24]_i_1__7_n_3 ;
  wire \k_reg[28]_i_1__7_n_0 ;
  wire \k_reg[28]_i_1__7_n_1 ;
  wire \k_reg[28]_i_1__7_n_2 ;
  wire \k_reg[28]_i_1__7_n_3 ;
  wire \k_reg[31]_i_13_n_0 ;
  wire \k_reg[31]_i_13_n_1 ;
  wire \k_reg[31]_i_13_n_2 ;
  wire \k_reg[31]_i_13_n_3 ;
  wire \k_reg[31]_i_22_n_0 ;
  wire \k_reg[31]_i_22_n_1 ;
  wire \k_reg[31]_i_22_n_2 ;
  wire \k_reg[31]_i_22_n_3 ;
  wire \k_reg[31]_i_2__7_n_2 ;
  wire \k_reg[31]_i_2__7_n_3 ;
  wire \k_reg[31]_i_3_n_0 ;
  wire \k_reg[31]_i_3_n_1 ;
  wire \k_reg[31]_i_3_n_2 ;
  wire \k_reg[31]_i_3_n_3 ;
  wire \k_reg[31]_i_4_n_0 ;
  wire \k_reg[31]_i_4_n_1 ;
  wire \k_reg[31]_i_4_n_2 ;
  wire \k_reg[31]_i_4_n_3 ;
  wire \k_reg[4]_i_1__7_n_0 ;
  wire \k_reg[4]_i_1__7_n_1 ;
  wire \k_reg[4]_i_1__7_n_2 ;
  wire \k_reg[4]_i_1__7_n_3 ;
  wire \k_reg[8]_i_1__7_n_0 ;
  wire \k_reg[8]_i_1__7_n_1 ;
  wire \k_reg[8]_i_1__7_n_2 ;
  wire \k_reg[8]_i_1__7_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire \tmp_189_reg[0] ;
  wire \tmp_189_reg[0]_0 ;
  wire \tmp_189_reg[0]_1 ;
  wire [15:0]\tmp_189_reg[15] ;
  wire [15:0]\tmp_189_reg[15]_0 ;
  wire tmp_3;
  wire \v1_1_1_reg[0] ;
  wire \v1_1_1_reg[10] ;
  wire \v1_1_1_reg[11] ;
  wire \v1_1_1_reg[12] ;
  wire \v1_1_1_reg[13] ;
  wire \v1_1_1_reg[14] ;
  wire \v1_1_1_reg[15] ;
  wire \v1_1_1_reg[1] ;
  wire \v1_1_1_reg[2] ;
  wire \v1_1_1_reg[3] ;
  wire \v1_1_1_reg[4] ;
  wire \v1_1_1_reg[5] ;
  wire \v1_1_1_reg[6] ;
  wire \v1_1_1_reg[7] ;
  wire \v1_1_1_reg[8] ;
  wire \v1_1_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__6_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__7_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__7_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__7 
       (.I0(\v1_1_1_reg[10] ),
        .I1(\v1_1_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_1_1_reg[8] ),
        .I5(\v1_1_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__7_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__7_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__7 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__7 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__7 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__7 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__7 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__7_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__7 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__8_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_395 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__7 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__6 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__7 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__6 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__6 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__6 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__6 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__6 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__6 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__6_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__7_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__6_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__7_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__7_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__7_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__7_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__7 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__7 
       (.I0(\v1_1_1_reg[4] ),
        .I1(\v1_1_1_reg[6] ),
        .I2(\v1_1_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v1_1_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__6 
       (.I0(\v1_1_1_reg[14] ),
        .I1(\v1_1_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_1_1_reg[12] ),
        .I5(\v1_1_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__7 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__7_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__7 
       (.I0(\v1_1_1_reg[2] ),
        .I1(\v1_1_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_1_1_reg[0] ),
        .I5(\v1_1_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair121" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__7 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__7_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__7 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__7_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_387 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__7 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__8_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_386 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__7 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__8_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_394 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__8_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__8_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__7 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__7_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_393 ));
  (* SOFT_HLUTNM = "soft_lutpair119" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__7 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__8_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_392 ));
  (* SOFT_HLUTNM = "soft_lutpair120" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__8_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__6 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__6 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__6 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__6 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__6_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__7 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__7_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_391 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__7 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__8_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_390 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__7 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__7_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_389 ));
  (* SOFT_HLUTNM = "soft_lutpair118" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__6 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__6 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__6 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__6 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__6 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__6 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__6 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__6 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__6_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__8 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__8_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__7_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_15 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__6 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__6 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__6 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__6 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__6 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__6 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__6 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__8 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__6_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__8_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__7_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__6 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__6_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__6_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__6 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__6 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__6 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__7 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__7_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_388 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__7 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__6_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__7_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__8 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__8_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__7_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_14 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_395 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__6 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__6_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__6_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__6_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__6 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__6_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__6_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__6_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__6 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__6_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__6_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__6_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__6_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_387 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_386 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_394 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_393 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_392 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__6 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__6_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__6_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__6_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__6_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__6_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__6_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__6_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_391 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_390 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_389 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_15 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__6 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__6_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__6_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__6_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__6 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__6_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__6_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__6_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__6 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__6_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__6_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__6_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__6_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__6 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__6_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__6_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__6_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__6_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__6_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__6_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_388 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_14 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair122" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__7 
       (.I0(\k_reg[31]_i_3_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__7_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__7 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__7_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__7 
       (.CI(\k_reg[8]_i_1__7_n_0 ),
        .CO({\k_reg[12]_i_1__7_n_0 ,\k_reg[12]_i_1__7_n_1 ,\k_reg[12]_i_1__7_n_2 ,\k_reg[12]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__7 
       (.CI(\k_reg[12]_i_1__7_n_0 ),
        .CO({\k_reg[16]_i_1__7_n_0 ,\k_reg[16]_i_1__7_n_1 ,\k_reg[16]_i_1__7_n_2 ,\k_reg[16]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__7 
       (.CI(\k_reg[16]_i_1__7_n_0 ),
        .CO({\k_reg[20]_i_1__7_n_0 ,\k_reg[20]_i_1__7_n_1 ,\k_reg[20]_i_1__7_n_2 ,\k_reg[20]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__7 
       (.CI(\k_reg[20]_i_1__7_n_0 ),
        .CO({\k_reg[24]_i_1__7_n_0 ,\k_reg[24]_i_1__7_n_1 ,\k_reg[24]_i_1__7_n_2 ,\k_reg[24]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__7 
       (.CI(\k_reg[24]_i_1__7_n_0 ),
        .CO({\k_reg[28]_i_1__7_n_0 ,\k_reg[28]_i_1__7_n_1 ,\k_reg[28]_i_1__7_n_2 ,\k_reg[28]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13 
       (.CI(\k_reg[31]_i_22_n_0 ),
        .CO({\k_reg[31]_i_13_n_0 ,\k_reg[31]_i_13_n_1 ,\k_reg[31]_i_13_n_2 ,\k_reg[31]_i_13_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23_n_0 ,\k[31]_i_24_n_0 ,\k[31]_i_25_n_0 ,\k[31]_i_26_n_0 }),
        .O(\NLW_k_reg[31]_i_13_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27_n_0 ,\k[31]_i_28_n_0 ,\k[31]_i_29_n_0 ,\k[31]_i_30_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22_n_0 ,\k_reg[31]_i_22_n_1 ,\k_reg[31]_i_22_n_2 ,\k_reg[31]_i_22_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31_n_0 ,\k[31]_i_32_n_0 ,1'b0,\k[31]_i_33_n_0 }),
        .O(\NLW_k_reg[31]_i_22_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34_n_0 ,\k[31]_i_35_n_0 ,\k[31]_i_36_n_0 ,\k[31]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__7 
       (.CI(\k_reg[28]_i_1__7_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__7_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__7_n_2 ,\k_reg[31]_i_2__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__7_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3 
       (.CI(\k_reg[31]_i_4_n_0 ),
        .CO({\k_reg[31]_i_3_n_0 ,\k_reg[31]_i_3_n_1 ,\k_reg[31]_i_3_n_2 ,\k_reg[31]_i_3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5_n_0 ,\k[31]_i_6_n_0 ,\k[31]_i_7_n_0 ,\k[31]_i_8_n_0 }),
        .O(\NLW_k_reg[31]_i_3_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9_n_0 ,\k[31]_i_10_n_0 ,\k[31]_i_11_n_0 ,\k[31]_i_12_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4 
       (.CI(\k_reg[31]_i_13_n_0 ),
        .CO({\k_reg[31]_i_4_n_0 ,\k_reg[31]_i_4_n_1 ,\k_reg[31]_i_4_n_2 ,\k_reg[31]_i_4_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14_n_0 ,\k[31]_i_15_n_0 ,\k[31]_i_16_n_0 ,\k[31]_i_17_n_0 }),
        .O(\NLW_k_reg[31]_i_4_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18_n_0 ,\k[31]_i_19_n_0 ,\k[31]_i_20_n_0 ,\k[31]_i_21_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__7 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__7_n_0 ,\k_reg[4]_i_1__7_n_1 ,\k_reg[4]_i_1__7_n_2 ,\k_reg[4]_i_1__7_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__7 
       (.CI(\k_reg[4]_i_1__7_n_0 ),
        .CO({\k_reg[8]_i_1__7_n_0 ,\k_reg[8]_i_1__7_n_1 ,\k_reg[8]_i_1__7_n_2 ,\k_reg[8]_i_1__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[0]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [0]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [0]),
        .O(\v1_1_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[10]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [10]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [10]),
        .O(\v1_1_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[11]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [11]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [11]),
        .O(\v1_1_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[12]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [12]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [12]),
        .O(\v1_1_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[13]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [13]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [13]),
        .O(\v1_1_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[14]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [14]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [14]),
        .O(\v1_1_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[15]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [15]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [15]),
        .O(\v1_1_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[1]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [1]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [1]),
        .O(\v1_1_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[2]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [2]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [2]),
        .O(\v1_1_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[3]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [3]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [3]),
        .O(\v1_1_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[4]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [4]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [4]),
        .O(\v1_1_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[5]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [5]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [5]),
        .O(\v1_1_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[6]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [6]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [6]),
        .O(\v1_1_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[7]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [7]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [7]),
        .O(\v1_1_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[8]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [8]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [8]),
        .O(\v1_1_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_189[9]_i_1 
       (.I0(\tmp_189_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_189_reg[0]_0 ),
        .I3(\tmp_189_reg[15] [9]),
        .I4(\tmp_189_reg[0]_1 ),
        .I5(\tmp_189_reg[15]_0 [9]),
        .O(\v1_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_17
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v1_2_1_reg[15] ,
    \v1_2_1_reg[14] ,
    \v1_2_1_reg[13] ,
    \v1_2_1_reg[12] ,
    \v1_2_1_reg[11] ,
    \v1_2_1_reg[10] ,
    \v1_2_1_reg[9] ,
    \v1_2_1_reg[8] ,
    \v1_2_1_reg[7] ,
    \v1_2_1_reg[6] ,
    \v1_2_1_reg[5] ,
    \v1_2_1_reg[4] ,
    \v1_2_1_reg[3] ,
    \v1_2_1_reg[2] ,
    \v1_2_1_reg[1] ,
    \v1_2_1_reg[0] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_8_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \tmp_173_reg[0] ,
    Q,
    \tmp_173_reg[0]_0 ,
    \tmp_173_reg[15] ,
    \tmp_173_reg[0]_1 ,
    \tmp_173_reg[15]_0 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v1_2_1_reg[15] ;
  output \v1_2_1_reg[14] ;
  output \v1_2_1_reg[13] ;
  output \v1_2_1_reg[12] ;
  output \v1_2_1_reg[11] ;
  output \v1_2_1_reg[10] ;
  output \v1_2_1_reg[9] ;
  output \v1_2_1_reg[8] ;
  output \v1_2_1_reg[7] ;
  output \v1_2_1_reg[6] ;
  output \v1_2_1_reg[5] ;
  output \v1_2_1_reg[4] ;
  output \v1_2_1_reg[3] ;
  output \v1_2_1_reg[2] ;
  output \v1_2_1_reg[1] ;
  output \v1_2_1_reg[0] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input \tmp_173_reg[0] ;
  input [15:0]Q;
  input \tmp_173_reg[0]_0 ;
  input [15:0]\tmp_173_reg[15] ;
  input \tmp_173_reg[0]_1 ;
  input [15:0]\tmp_173_reg[15]_0 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_417 ;
  wire [0:0]\cont_bits2_16_reg[10]_409 ;
  wire [0:0]\cont_bits2_16_reg[11]_408 ;
  wire [0:0]\cont_bits2_16_reg[1]_416 ;
  wire [0:0]\cont_bits2_16_reg[2]_415 ;
  wire [0:0]\cont_bits2_16_reg[3]_414 ;
  wire [0:0]\cont_bits2_16_reg[4]_413 ;
  wire [0:0]\cont_bits2_16_reg[5]_412 ;
  wire [0:0]\cont_bits2_16_reg[6]_411 ;
  wire [0:0]\cont_bits2_16_reg[7]_17 ;
  wire [0:0]\cont_bits2_16_reg[8]_410 ;
  wire [0:0]\cont_bits2_16_reg[9]_16 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__8_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__7_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__7_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__7_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__7_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__7_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__7_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__7_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__7_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__7_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__7_n_3 ;
  wire [1:1]k;
  wire \k[0]_i_1__8_n_0 ;
  wire \k[31]_i_10__0_n_0 ;
  wire \k[31]_i_11__0_n_0 ;
  wire \k[31]_i_12__0_n_0 ;
  wire \k[31]_i_14__0_n_0 ;
  wire \k[31]_i_15__0_n_0 ;
  wire \k[31]_i_16__0_n_0 ;
  wire \k[31]_i_17__0_n_0 ;
  wire \k[31]_i_18__0_n_0 ;
  wire \k[31]_i_19__0_n_0 ;
  wire \k[31]_i_20__0_n_0 ;
  wire \k[31]_i_21__0_n_0 ;
  wire \k[31]_i_23__0_n_0 ;
  wire \k[31]_i_24__0_n_0 ;
  wire \k[31]_i_25__0_n_0 ;
  wire \k[31]_i_26__0_n_0 ;
  wire \k[31]_i_27__0_n_0 ;
  wire \k[31]_i_28__0_n_0 ;
  wire \k[31]_i_29__0_n_0 ;
  wire \k[31]_i_30__0_n_0 ;
  wire \k[31]_i_31__0_n_0 ;
  wire \k[31]_i_32__0_n_0 ;
  wire \k[31]_i_33__0_n_0 ;
  wire \k[31]_i_34__0_n_0 ;
  wire \k[31]_i_35__0_n_0 ;
  wire \k[31]_i_36__0_n_0 ;
  wire \k[31]_i_37__0_n_0 ;
  wire \k[31]_i_5__0_n_0 ;
  wire \k[31]_i_6__0_n_0 ;
  wire \k[31]_i_7__0_n_0 ;
  wire \k[31]_i_8__0_n_0 ;
  wire \k[31]_i_9__0_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__8_n_0 ;
  wire \k_reg[12]_i_1__8_n_1 ;
  wire \k_reg[12]_i_1__8_n_2 ;
  wire \k_reg[12]_i_1__8_n_3 ;
  wire \k_reg[16]_i_1__8_n_0 ;
  wire \k_reg[16]_i_1__8_n_1 ;
  wire \k_reg[16]_i_1__8_n_2 ;
  wire \k_reg[16]_i_1__8_n_3 ;
  wire \k_reg[20]_i_1__8_n_0 ;
  wire \k_reg[20]_i_1__8_n_1 ;
  wire \k_reg[20]_i_1__8_n_2 ;
  wire \k_reg[20]_i_1__8_n_3 ;
  wire \k_reg[24]_i_1__8_n_0 ;
  wire \k_reg[24]_i_1__8_n_1 ;
  wire \k_reg[24]_i_1__8_n_2 ;
  wire \k_reg[24]_i_1__8_n_3 ;
  wire \k_reg[28]_i_1__8_n_0 ;
  wire \k_reg[28]_i_1__8_n_1 ;
  wire \k_reg[28]_i_1__8_n_2 ;
  wire \k_reg[28]_i_1__8_n_3 ;
  wire \k_reg[31]_i_13__0_n_0 ;
  wire \k_reg[31]_i_13__0_n_1 ;
  wire \k_reg[31]_i_13__0_n_2 ;
  wire \k_reg[31]_i_13__0_n_3 ;
  wire \k_reg[31]_i_22__0_n_0 ;
  wire \k_reg[31]_i_22__0_n_1 ;
  wire \k_reg[31]_i_22__0_n_2 ;
  wire \k_reg[31]_i_22__0_n_3 ;
  wire \k_reg[31]_i_2__8_n_2 ;
  wire \k_reg[31]_i_2__8_n_3 ;
  wire \k_reg[31]_i_3__0_n_0 ;
  wire \k_reg[31]_i_3__0_n_1 ;
  wire \k_reg[31]_i_3__0_n_2 ;
  wire \k_reg[31]_i_3__0_n_3 ;
  wire \k_reg[31]_i_4__0_n_0 ;
  wire \k_reg[31]_i_4__0_n_1 ;
  wire \k_reg[31]_i_4__0_n_2 ;
  wire \k_reg[31]_i_4__0_n_3 ;
  wire \k_reg[4]_i_1__8_n_0 ;
  wire \k_reg[4]_i_1__8_n_1 ;
  wire \k_reg[4]_i_1__8_n_2 ;
  wire \k_reg[4]_i_1__8_n_3 ;
  wire \k_reg[8]_i_1__8_n_0 ;
  wire \k_reg[8]_i_1__8_n_1 ;
  wire \k_reg[8]_i_1__8_n_2 ;
  wire \k_reg[8]_i_1__8_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire \tmp_173_reg[0] ;
  wire \tmp_173_reg[0]_0 ;
  wire \tmp_173_reg[0]_1 ;
  wire [15:0]\tmp_173_reg[15] ;
  wire [15:0]\tmp_173_reg[15]_0 ;
  wire tmp_3;
  wire \v1_2_1_reg[0] ;
  wire \v1_2_1_reg[10] ;
  wire \v1_2_1_reg[11] ;
  wire \v1_2_1_reg[12] ;
  wire \v1_2_1_reg[13] ;
  wire \v1_2_1_reg[14] ;
  wire \v1_2_1_reg[15] ;
  wire \v1_2_1_reg[1] ;
  wire \v1_2_1_reg[2] ;
  wire \v1_2_1_reg[3] ;
  wire \v1_2_1_reg[4] ;
  wire \v1_2_1_reg[5] ;
  wire \v1_2_1_reg[6] ;
  wire \v1_2_1_reg[7] ;
  wire \v1_2_1_reg[8] ;
  wire \v1_2_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__7_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__0_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__0_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__8_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__8_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__0_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__8 
       (.I0(\v1_2_1_reg[10] ),
        .I1(\v1_2_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_2_1_reg[8] ),
        .I5(\v1_2_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__8_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__8_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__8 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__8 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__8 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__8 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__8 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__8_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__8 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__9_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_417 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__8 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__7 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__8 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__7 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__7 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__7 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__7 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__7 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__7 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__7_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__8_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__7_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__8_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__8_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__8_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__8_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__8 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__8 
       (.I0(\v1_2_1_reg[4] ),
        .I1(\v1_2_1_reg[6] ),
        .I2(\v1_2_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v1_2_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__8_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__7 
       (.I0(\v1_2_1_reg[14] ),
        .I1(\v1_2_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_2_1_reg[12] ),
        .I5(\v1_2_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__8 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__8_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__8 
       (.I0(\v1_2_1_reg[2] ),
        .I1(\v1_2_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v1_2_1_reg[0] ),
        .I5(\v1_2_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair110" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__8 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__8_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__8 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__8_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_409 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__8 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__9_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_408 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__8 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__9_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_416 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__9_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__8 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__8_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_415 ));
  (* SOFT_HLUTNM = "soft_lutpair108" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__8 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__9_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_414 ));
  (* SOFT_HLUTNM = "soft_lutpair109" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__9_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__7 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__7 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__7 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__7 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__7_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__8 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__8_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_413 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__8 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__9_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_412 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__8 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__8_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_411 ));
  (* SOFT_HLUTNM = "soft_lutpair107" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__7 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__7 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__7_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__7 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__7 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__7 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__7 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__7 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__7 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__7_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__9 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__9_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__8_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_17 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__7 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__7 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__7 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__7 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__7 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__7 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__7 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__7_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__9 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__7_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__9_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__8 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__8_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__7 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__7_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__7_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__7 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__7 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__7 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__7_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__8 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__8_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_410 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__8 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__7_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__8_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__9 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__9_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__8_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_16 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_417 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__7 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__7_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__7_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__7_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__7 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__7_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__7_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__7_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__7 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__7_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__7_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__7_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__7_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__7_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_409 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_408 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_416 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_415 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_414 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__7 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__7_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__7_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__7_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__7_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__7_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__7_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__7_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__7_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_413 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_412 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_411 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_17 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__7 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__7_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__7_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__7_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__7 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__7_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__7_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__7_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__7 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__7_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__7_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__7_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__7_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__7_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__7 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__7_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__7_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__7_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__7_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__7_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__7_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__7_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_410 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_16 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair111" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__8 
       (.I0(\k_reg[31]_i_3__0_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__8_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__0 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__0 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__0 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__0 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__0 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__0 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__0 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__0 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__0 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__0_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__8 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__0_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__0 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__0 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__0 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__0 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__0 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__0 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__0 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__0 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__0 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__0 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__0 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__0 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__0 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__0 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__0 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__0_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__0 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__0 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__0_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__0 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__0 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__0 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__0_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__0 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__0_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__0 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__0_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__8_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__8 
       (.CI(\k_reg[8]_i_1__8_n_0 ),
        .CO({\k_reg[12]_i_1__8_n_0 ,\k_reg[12]_i_1__8_n_1 ,\k_reg[12]_i_1__8_n_2 ,\k_reg[12]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__8 
       (.CI(\k_reg[12]_i_1__8_n_0 ),
        .CO({\k_reg[16]_i_1__8_n_0 ,\k_reg[16]_i_1__8_n_1 ,\k_reg[16]_i_1__8_n_2 ,\k_reg[16]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__8 
       (.CI(\k_reg[16]_i_1__8_n_0 ),
        .CO({\k_reg[20]_i_1__8_n_0 ,\k_reg[20]_i_1__8_n_1 ,\k_reg[20]_i_1__8_n_2 ,\k_reg[20]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__8 
       (.CI(\k_reg[20]_i_1__8_n_0 ),
        .CO({\k_reg[24]_i_1__8_n_0 ,\k_reg[24]_i_1__8_n_1 ,\k_reg[24]_i_1__8_n_2 ,\k_reg[24]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__8 
       (.CI(\k_reg[24]_i_1__8_n_0 ),
        .CO({\k_reg[28]_i_1__8_n_0 ,\k_reg[28]_i_1__8_n_1 ,\k_reg[28]_i_1__8_n_2 ,\k_reg[28]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__0 
       (.CI(\k_reg[31]_i_22__0_n_0 ),
        .CO({\k_reg[31]_i_13__0_n_0 ,\k_reg[31]_i_13__0_n_1 ,\k_reg[31]_i_13__0_n_2 ,\k_reg[31]_i_13__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__0_n_0 ,\k[31]_i_24__0_n_0 ,\k[31]_i_25__0_n_0 ,\k[31]_i_26__0_n_0 }),
        .O(\NLW_k_reg[31]_i_13__0_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__0_n_0 ,\k[31]_i_28__0_n_0 ,\k[31]_i_29__0_n_0 ,\k[31]_i_30__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__0 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__0_n_0 ,\k_reg[31]_i_22__0_n_1 ,\k_reg[31]_i_22__0_n_2 ,\k_reg[31]_i_22__0_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__0_n_0 ,\k[31]_i_32__0_n_0 ,1'b0,\k[31]_i_33__0_n_0 }),
        .O(\NLW_k_reg[31]_i_22__0_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__0_n_0 ,\k[31]_i_35__0_n_0 ,\k[31]_i_36__0_n_0 ,\k[31]_i_37__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__8 
       (.CI(\k_reg[28]_i_1__8_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__8_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__8_n_2 ,\k_reg[31]_i_2__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__8_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__0 
       (.CI(\k_reg[31]_i_4__0_n_0 ),
        .CO({\k_reg[31]_i_3__0_n_0 ,\k_reg[31]_i_3__0_n_1 ,\k_reg[31]_i_3__0_n_2 ,\k_reg[31]_i_3__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__0_n_0 ,\k[31]_i_6__0_n_0 ,\k[31]_i_7__0_n_0 ,\k[31]_i_8__0_n_0 }),
        .O(\NLW_k_reg[31]_i_3__0_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__0_n_0 ,\k[31]_i_10__0_n_0 ,\k[31]_i_11__0_n_0 ,\k[31]_i_12__0_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__0 
       (.CI(\k_reg[31]_i_13__0_n_0 ),
        .CO({\k_reg[31]_i_4__0_n_0 ,\k_reg[31]_i_4__0_n_1 ,\k_reg[31]_i_4__0_n_2 ,\k_reg[31]_i_4__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__0_n_0 ,\k[31]_i_15__0_n_0 ,\k[31]_i_16__0_n_0 ,\k[31]_i_17__0_n_0 }),
        .O(\NLW_k_reg[31]_i_4__0_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__0_n_0 ,\k[31]_i_19__0_n_0 ,\k[31]_i_20__0_n_0 ,\k[31]_i_21__0_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__8 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__8_n_0 ,\k_reg[4]_i_1__8_n_1 ,\k_reg[4]_i_1__8_n_2 ,\k_reg[4]_i_1__8_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__8 
       (.CI(\k_reg[4]_i_1__8_n_0 ),
        .CO({\k_reg[8]_i_1__8_n_0 ,\k_reg[8]_i_1__8_n_1 ,\k_reg[8]_i_1__8_n_2 ,\k_reg[8]_i_1__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[0]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [0]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [0]),
        .O(\v1_2_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[10]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [10]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [10]),
        .O(\v1_2_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[11]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [11]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [11]),
        .O(\v1_2_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[12]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [12]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [12]),
        .O(\v1_2_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[13]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [13]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [13]),
        .O(\v1_2_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[14]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [14]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [14]),
        .O(\v1_2_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[15]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [15]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [15]),
        .O(\v1_2_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[1]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [1]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [1]),
        .O(\v1_2_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[2]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [2]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [2]),
        .O(\v1_2_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[3]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [3]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [3]),
        .O(\v1_2_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[4]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [4]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [4]),
        .O(\v1_2_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[5]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [5]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [5]),
        .O(\v1_2_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[6]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [6]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [6]),
        .O(\v1_2_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[7]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [7]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [7]),
        .O(\v1_2_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[8]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [8]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [8]),
        .O(\v1_2_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_173[9]_i_1 
       (.I0(\tmp_173_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_173_reg[0]_0 ),
        .I3(\tmp_173_reg[15] [9]),
        .I4(\tmp_173_reg[0]_1 ),
        .I5(\tmp_173_reg[15]_0 [9]),
        .O(\v1_2_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_18
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v2_1_1_reg[15] ,
    \v2_1_1_reg[14] ,
    \v2_1_1_reg[13] ,
    \v2_1_1_reg[12] ,
    \v2_1_1_reg[11] ,
    \v2_1_1_reg[10] ,
    \v2_1_1_reg[9] ,
    \v2_1_1_reg[8] ,
    \v2_1_1_reg[7] ,
    \v2_1_1_reg[6] ,
    \v2_1_1_reg[5] ,
    \v2_1_1_reg[4] ,
    \v2_1_1_reg[3] ,
    \v2_1_1_reg[2] ,
    \v2_1_1_reg[1] ,
    \v2_1_1_reg[0] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_8_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \tmp_157_reg[0] ,
    Q,
    \tmp_157_reg[0]_0 ,
    \tmp_157_reg[15] ,
    \tmp_157_reg[0]_1 ,
    \tmp_157_reg[15]_0 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v2_1_1_reg[15] ;
  output \v2_1_1_reg[14] ;
  output \v2_1_1_reg[13] ;
  output \v2_1_1_reg[12] ;
  output \v2_1_1_reg[11] ;
  output \v2_1_1_reg[10] ;
  output \v2_1_1_reg[9] ;
  output \v2_1_1_reg[8] ;
  output \v2_1_1_reg[7] ;
  output \v2_1_1_reg[6] ;
  output \v2_1_1_reg[5] ;
  output \v2_1_1_reg[4] ;
  output \v2_1_1_reg[3] ;
  output \v2_1_1_reg[2] ;
  output \v2_1_1_reg[1] ;
  output \v2_1_1_reg[0] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input \tmp_157_reg[0] ;
  input [15:0]Q;
  input \tmp_157_reg[0]_0 ;
  input [15:0]\tmp_157_reg[15] ;
  input \tmp_157_reg[0]_1 ;
  input [15:0]\tmp_157_reg[15]_0 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_439 ;
  wire [0:0]\cont_bits2_16_reg[10]_431 ;
  wire [0:0]\cont_bits2_16_reg[11]_430 ;
  wire [0:0]\cont_bits2_16_reg[1]_438 ;
  wire [0:0]\cont_bits2_16_reg[2]_437 ;
  wire [0:0]\cont_bits2_16_reg[3]_436 ;
  wire [0:0]\cont_bits2_16_reg[4]_435 ;
  wire [0:0]\cont_bits2_16_reg[5]_434 ;
  wire [0:0]\cont_bits2_16_reg[6]_433 ;
  wire [0:0]\cont_bits2_16_reg[7]_19 ;
  wire [0:0]\cont_bits2_16_reg[8]_432 ;
  wire [0:0]\cont_bits2_16_reg[9]_18 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__8_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__9_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__8_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__8_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__8_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__8_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__8_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__8_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__8_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__8_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__8_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__8_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__8_n_3 ;
  wire [1:1]k;
  wire \k[0]_i_1__9_n_0 ;
  wire \k[31]_i_10__1_n_0 ;
  wire \k[31]_i_11__1_n_0 ;
  wire \k[31]_i_12__1_n_0 ;
  wire \k[31]_i_14__1_n_0 ;
  wire \k[31]_i_15__1_n_0 ;
  wire \k[31]_i_16__1_n_0 ;
  wire \k[31]_i_17__1_n_0 ;
  wire \k[31]_i_18__1_n_0 ;
  wire \k[31]_i_19__1_n_0 ;
  wire \k[31]_i_20__1_n_0 ;
  wire \k[31]_i_21__1_n_0 ;
  wire \k[31]_i_23__1_n_0 ;
  wire \k[31]_i_24__1_n_0 ;
  wire \k[31]_i_25__1_n_0 ;
  wire \k[31]_i_26__1_n_0 ;
  wire \k[31]_i_27__1_n_0 ;
  wire \k[31]_i_28__1_n_0 ;
  wire \k[31]_i_29__1_n_0 ;
  wire \k[31]_i_30__1_n_0 ;
  wire \k[31]_i_31__1_n_0 ;
  wire \k[31]_i_32__1_n_0 ;
  wire \k[31]_i_33__1_n_0 ;
  wire \k[31]_i_34__1_n_0 ;
  wire \k[31]_i_35__1_n_0 ;
  wire \k[31]_i_36__1_n_0 ;
  wire \k[31]_i_37__1_n_0 ;
  wire \k[31]_i_5__1_n_0 ;
  wire \k[31]_i_6__1_n_0 ;
  wire \k[31]_i_7__1_n_0 ;
  wire \k[31]_i_8__1_n_0 ;
  wire \k[31]_i_9__1_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__9_n_0 ;
  wire \k_reg[12]_i_1__9_n_1 ;
  wire \k_reg[12]_i_1__9_n_2 ;
  wire \k_reg[12]_i_1__9_n_3 ;
  wire \k_reg[16]_i_1__9_n_0 ;
  wire \k_reg[16]_i_1__9_n_1 ;
  wire \k_reg[16]_i_1__9_n_2 ;
  wire \k_reg[16]_i_1__9_n_3 ;
  wire \k_reg[20]_i_1__9_n_0 ;
  wire \k_reg[20]_i_1__9_n_1 ;
  wire \k_reg[20]_i_1__9_n_2 ;
  wire \k_reg[20]_i_1__9_n_3 ;
  wire \k_reg[24]_i_1__9_n_0 ;
  wire \k_reg[24]_i_1__9_n_1 ;
  wire \k_reg[24]_i_1__9_n_2 ;
  wire \k_reg[24]_i_1__9_n_3 ;
  wire \k_reg[28]_i_1__9_n_0 ;
  wire \k_reg[28]_i_1__9_n_1 ;
  wire \k_reg[28]_i_1__9_n_2 ;
  wire \k_reg[28]_i_1__9_n_3 ;
  wire \k_reg[31]_i_13__1_n_0 ;
  wire \k_reg[31]_i_13__1_n_1 ;
  wire \k_reg[31]_i_13__1_n_2 ;
  wire \k_reg[31]_i_13__1_n_3 ;
  wire \k_reg[31]_i_22__1_n_0 ;
  wire \k_reg[31]_i_22__1_n_1 ;
  wire \k_reg[31]_i_22__1_n_2 ;
  wire \k_reg[31]_i_22__1_n_3 ;
  wire \k_reg[31]_i_2__9_n_2 ;
  wire \k_reg[31]_i_2__9_n_3 ;
  wire \k_reg[31]_i_3__1_n_0 ;
  wire \k_reg[31]_i_3__1_n_1 ;
  wire \k_reg[31]_i_3__1_n_2 ;
  wire \k_reg[31]_i_3__1_n_3 ;
  wire \k_reg[31]_i_4__1_n_0 ;
  wire \k_reg[31]_i_4__1_n_1 ;
  wire \k_reg[31]_i_4__1_n_2 ;
  wire \k_reg[31]_i_4__1_n_3 ;
  wire \k_reg[4]_i_1__9_n_0 ;
  wire \k_reg[4]_i_1__9_n_1 ;
  wire \k_reg[4]_i_1__9_n_2 ;
  wire \k_reg[4]_i_1__9_n_3 ;
  wire \k_reg[8]_i_1__9_n_0 ;
  wire \k_reg[8]_i_1__9_n_1 ;
  wire \k_reg[8]_i_1__9_n_2 ;
  wire \k_reg[8]_i_1__9_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire \tmp_157_reg[0] ;
  wire \tmp_157_reg[0]_0 ;
  wire \tmp_157_reg[0]_1 ;
  wire [15:0]\tmp_157_reg[15] ;
  wire [15:0]\tmp_157_reg[15]_0 ;
  wire tmp_3;
  wire \v2_1_1_reg[0] ;
  wire \v2_1_1_reg[10] ;
  wire \v2_1_1_reg[11] ;
  wire \v2_1_1_reg[12] ;
  wire \v2_1_1_reg[13] ;
  wire \v2_1_1_reg[14] ;
  wire \v2_1_1_reg[15] ;
  wire \v2_1_1_reg[1] ;
  wire \v2_1_1_reg[2] ;
  wire \v2_1_1_reg[3] ;
  wire \v2_1_1_reg[4] ;
  wire \v2_1_1_reg[5] ;
  wire \v2_1_1_reg[6] ;
  wire \v2_1_1_reg[7] ;
  wire \v2_1_1_reg[8] ;
  wire \v2_1_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__8_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__1_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__1_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__9_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__9_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__1_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__1_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__9 
       (.I0(\v2_1_1_reg[10] ),
        .I1(\v2_1_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_1_1_reg[8] ),
        .I5(\v2_1_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__9_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__9_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__9 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__9 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__9 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__9 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__9 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__9 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__10_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_439 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__9 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__8 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__9 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__8 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__8 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__8 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__8 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__8 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__8 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__8_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__9_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__8_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__9_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__9_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__9_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__9_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__9 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__9 
       (.I0(\v2_1_1_reg[4] ),
        .I1(\v2_1_1_reg[6] ),
        .I2(\v2_1_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v2_1_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__9_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__8 
       (.I0(\v2_1_1_reg[14] ),
        .I1(\v2_1_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_1_1_reg[12] ),
        .I5(\v2_1_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__8_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__9 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__9_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__9 
       (.I0(\v2_1_1_reg[2] ),
        .I1(\v2_1_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_1_1_reg[0] ),
        .I5(\v2_1_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair99" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__9 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__9_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__9 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__9_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_431 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__9 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__10_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_430 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__9 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__10_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_438 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__10_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__10_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__9 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__9_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_437 ));
  (* SOFT_HLUTNM = "soft_lutpair97" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__9 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__10_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_436 ));
  (* SOFT_HLUTNM = "soft_lutpair98" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__10_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__8 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__8 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__8 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__8 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__8_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__9 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__9_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_435 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__9 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__10_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_434 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__9 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__9_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_433 ));
  (* SOFT_HLUTNM = "soft_lutpair96" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__8 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__8 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__8_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__8 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__8 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__8 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__8 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__8 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__8 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__8_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__10 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__10_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__9_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_19 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__8 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__8 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__8 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__8 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__8 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__8 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__8 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__8_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__10 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__8_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__10_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__9 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__9_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__8 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__8_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__8_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__8 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__8 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__8_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__8 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__8_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__9 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__9_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_432 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__9 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__8_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__9_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__10 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__10_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__9_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_18 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_439 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__8 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__8_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__8_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__8_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__8 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__8_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__8_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__8_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__8 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__8_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__8_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__8_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__8_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__8_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_431 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_430 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_438 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_437 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_436 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__8 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__8_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__8_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__8_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__8_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__8_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__8_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__8_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__8_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_435 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_434 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_433 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_19 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__8 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__8_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__8_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__8_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__8 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__8_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__8_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__8_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__8 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__8_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__8_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__8_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__8_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__8_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__8 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__8_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__8_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__8_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__8_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__8_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__8_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__8_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_432 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_18 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair100" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__9 
       (.I0(\k_reg[31]_i_3__1_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__9_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__1 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__1 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__1 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__1 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__1 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__1 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__1 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__1 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__1 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__9 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__1_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__1 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__1 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__1 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__1 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__1 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__1 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__1 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__1 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__1 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__1 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__1 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__1 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__1 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__1 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__1 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__1_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__1 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__1 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__1 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__1 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__1 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__1_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__1 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__1_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__1 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__1_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__9_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__9 
       (.CI(\k_reg[8]_i_1__9_n_0 ),
        .CO({\k_reg[12]_i_1__9_n_0 ,\k_reg[12]_i_1__9_n_1 ,\k_reg[12]_i_1__9_n_2 ,\k_reg[12]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__9 
       (.CI(\k_reg[12]_i_1__9_n_0 ),
        .CO({\k_reg[16]_i_1__9_n_0 ,\k_reg[16]_i_1__9_n_1 ,\k_reg[16]_i_1__9_n_2 ,\k_reg[16]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__9 
       (.CI(\k_reg[16]_i_1__9_n_0 ),
        .CO({\k_reg[20]_i_1__9_n_0 ,\k_reg[20]_i_1__9_n_1 ,\k_reg[20]_i_1__9_n_2 ,\k_reg[20]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__9 
       (.CI(\k_reg[20]_i_1__9_n_0 ),
        .CO({\k_reg[24]_i_1__9_n_0 ,\k_reg[24]_i_1__9_n_1 ,\k_reg[24]_i_1__9_n_2 ,\k_reg[24]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__9 
       (.CI(\k_reg[24]_i_1__9_n_0 ),
        .CO({\k_reg[28]_i_1__9_n_0 ,\k_reg[28]_i_1__9_n_1 ,\k_reg[28]_i_1__9_n_2 ,\k_reg[28]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__1 
       (.CI(\k_reg[31]_i_22__1_n_0 ),
        .CO({\k_reg[31]_i_13__1_n_0 ,\k_reg[31]_i_13__1_n_1 ,\k_reg[31]_i_13__1_n_2 ,\k_reg[31]_i_13__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__1_n_0 ,\k[31]_i_24__1_n_0 ,\k[31]_i_25__1_n_0 ,\k[31]_i_26__1_n_0 }),
        .O(\NLW_k_reg[31]_i_13__1_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__1_n_0 ,\k[31]_i_28__1_n_0 ,\k[31]_i_29__1_n_0 ,\k[31]_i_30__1_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__1 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__1_n_0 ,\k_reg[31]_i_22__1_n_1 ,\k_reg[31]_i_22__1_n_2 ,\k_reg[31]_i_22__1_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__1_n_0 ,\k[31]_i_32__1_n_0 ,1'b0,\k[31]_i_33__1_n_0 }),
        .O(\NLW_k_reg[31]_i_22__1_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__1_n_0 ,\k[31]_i_35__1_n_0 ,\k[31]_i_36__1_n_0 ,\k[31]_i_37__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__9 
       (.CI(\k_reg[28]_i_1__9_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__9_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__9_n_2 ,\k_reg[31]_i_2__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__9_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__1 
       (.CI(\k_reg[31]_i_4__1_n_0 ),
        .CO({\k_reg[31]_i_3__1_n_0 ,\k_reg[31]_i_3__1_n_1 ,\k_reg[31]_i_3__1_n_2 ,\k_reg[31]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__1_n_0 ,\k[31]_i_6__1_n_0 ,\k[31]_i_7__1_n_0 ,\k[31]_i_8__1_n_0 }),
        .O(\NLW_k_reg[31]_i_3__1_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__1_n_0 ,\k[31]_i_10__1_n_0 ,\k[31]_i_11__1_n_0 ,\k[31]_i_12__1_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__1 
       (.CI(\k_reg[31]_i_13__1_n_0 ),
        .CO({\k_reg[31]_i_4__1_n_0 ,\k_reg[31]_i_4__1_n_1 ,\k_reg[31]_i_4__1_n_2 ,\k_reg[31]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__1_n_0 ,\k[31]_i_15__1_n_0 ,\k[31]_i_16__1_n_0 ,\k[31]_i_17__1_n_0 }),
        .O(\NLW_k_reg[31]_i_4__1_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__1_n_0 ,\k[31]_i_19__1_n_0 ,\k[31]_i_20__1_n_0 ,\k[31]_i_21__1_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__9 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__9_n_0 ,\k_reg[4]_i_1__9_n_1 ,\k_reg[4]_i_1__9_n_2 ,\k_reg[4]_i_1__9_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__9 
       (.CI(\k_reg[4]_i_1__9_n_0 ),
        .CO({\k_reg[8]_i_1__9_n_0 ,\k_reg[8]_i_1__9_n_1 ,\k_reg[8]_i_1__9_n_2 ,\k_reg[8]_i_1__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[0]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [0]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [0]),
        .O(\v2_1_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[10]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [10]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [10]),
        .O(\v2_1_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[11]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [11]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [11]),
        .O(\v2_1_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[12]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [12]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [12]),
        .O(\v2_1_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[13]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [13]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [13]),
        .O(\v2_1_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[14]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [14]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [14]),
        .O(\v2_1_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[15]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [15]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [15]),
        .O(\v2_1_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[1]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [1]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [1]),
        .O(\v2_1_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[2]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [2]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [2]),
        .O(\v2_1_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[3]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [3]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [3]),
        .O(\v2_1_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[4]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [4]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [4]),
        .O(\v2_1_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[5]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [5]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [5]),
        .O(\v2_1_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[6]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [6]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [6]),
        .O(\v2_1_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[7]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [7]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [7]),
        .O(\v2_1_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[8]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [8]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [8]),
        .O(\v2_1_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_157[9]_i_1 
       (.I0(\tmp_157_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_157_reg[0]_0 ),
        .I3(\tmp_157_reg[15] [9]),
        .I4(\tmp_157_reg[0]_1 ),
        .I5(\tmp_157_reg[15]_0 [9]),
        .O(\v2_1_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_19
   (\tmp_11_reg[4] ,
    \tmp_11_reg[4]_0 ,
    \tmp_2_reg[4] ,
    \is_SPI_MNGR_39_reg[4] ,
    \is_SPI_MNGR_39_reg[2] ,
    tmp_19_reg,
    cont_bits2_9_1,
    cont_bits2_7_1,
    \v2_2_1_reg[15] ,
    \is_SPI_MNGR_39_reg[3] ,
    \is_SPI_MNGR_39_reg[3]_0 ,
    s_57_reg,
    \v2_2_1_reg[14] ,
    \v2_2_1_reg[13] ,
    \v2_2_1_reg[12] ,
    \v2_2_1_reg[11] ,
    \v2_2_1_reg[10] ,
    \v2_2_1_reg[9] ,
    \v2_2_1_reg[8] ,
    \v2_2_1_reg[7] ,
    \v2_2_1_reg[6] ,
    \v2_2_1_reg[5] ,
    \v2_2_1_reg[4] ,
    \v2_2_1_reg[3] ,
    \v2_2_1_reg[2] ,
    \v2_2_1_reg[1] ,
    \v2_2_1_reg[0] ,
    \is_SPI_MNGR_39_reg[3]_1 ,
    \is_SPI_MNGR_39_reg[3]_2 ,
    \is_SPI_MNGR_39_reg[1] ,
    \is_SPI_MNGR_39_reg[2]_0 ,
    \is_SPI_MNGR_39_reg[2]_1 ,
    \is_SPI_MNGR_39_reg[1]_0 ,
    tmp_13_reg,
    \tmp_34_reg[2] ,
    \is_SPI_MNGR_39_reg[2]_2 ,
    \is_SPI_MNGR_39_reg[2]_3 ,
    \is_SPI_MNGR_39_reg[0] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_8_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    tmp_212,
    tmp_210,
    tmp_204,
    tmp_11,
    tmp_214,
    s_95,
    s_79,
    s_84,
    s_89,
    Q,
    tmp_34,
    \tmp_141_reg[15] ,
    \tmp_141_reg[15]_0 ,
    \tmp_141_reg[15]_1 ,
    \tmp_141_reg[0] ,
    tmp_25,
    s_96,
    s_94,
    \tmp_2_reg[4]_0 ,
    \tmp_2_reg[4]_1 ,
    \is_SPI_MNGR_39[3]_i_2_0 ,
    \tmp_58[15]_i_7 ,
    \tmp_253[0]_i_2 ,
    \cnt_clk_6[14]_i_11 ,
    \tmp_58[15]_i_7_0 ,
    \tmp_58[15]_i_7_1 ,
    \tmp_58[15]_i_7_2 ,
    s_177,
    s_176,
    s_175,
    s_174,
    clk_enable,
    clk,
    rst);
  output \tmp_11_reg[4] ;
  output \tmp_11_reg[4]_0 ;
  output \tmp_2_reg[4] ;
  output \is_SPI_MNGR_39_reg[4] ;
  output \is_SPI_MNGR_39_reg[2] ;
  output tmp_19_reg;
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v2_2_1_reg[15] ;
  output \is_SPI_MNGR_39_reg[3] ;
  output \is_SPI_MNGR_39_reg[3]_0 ;
  output s_57_reg;
  output \v2_2_1_reg[14] ;
  output \v2_2_1_reg[13] ;
  output \v2_2_1_reg[12] ;
  output \v2_2_1_reg[11] ;
  output \v2_2_1_reg[10] ;
  output \v2_2_1_reg[9] ;
  output \v2_2_1_reg[8] ;
  output \v2_2_1_reg[7] ;
  output \v2_2_1_reg[6] ;
  output \v2_2_1_reg[5] ;
  output \v2_2_1_reg[4] ;
  output \v2_2_1_reg[3] ;
  output \v2_2_1_reg[2] ;
  output \v2_2_1_reg[1] ;
  output \v2_2_1_reg[0] ;
  output \is_SPI_MNGR_39_reg[3]_1 ;
  output \is_SPI_MNGR_39_reg[3]_2 ;
  output \is_SPI_MNGR_39_reg[1] ;
  output \is_SPI_MNGR_39_reg[2]_0 ;
  output \is_SPI_MNGR_39_reg[2]_1 ;
  output \is_SPI_MNGR_39_reg[1]_0 ;
  output tmp_13_reg;
  output \tmp_34_reg[2] ;
  output \is_SPI_MNGR_39_reg[2]_2 ;
  output \is_SPI_MNGR_39_reg[2]_3 ;
  output \is_SPI_MNGR_39_reg[0] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input tmp_212;
  input tmp_210;
  input tmp_204;
  input [3:0]tmp_11;
  input tmp_214;
  input s_95;
  input s_79;
  input s_84;
  input s_89;
  input [4:0]Q;
  input [3:0]tmp_34;
  input [15:0]\tmp_141_reg[15] ;
  input [15:0]\tmp_141_reg[15]_0 ;
  input [15:0]\tmp_141_reg[15]_1 ;
  input \tmp_141_reg[0] ;
  input [3:0]tmp_25;
  input s_96;
  input s_94;
  input [2:0]\tmp_2_reg[4]_0 ;
  input \tmp_2_reg[4]_1 ;
  input \is_SPI_MNGR_39[3]_i_2_0 ;
  input \tmp_58[15]_i_7 ;
  input \tmp_253[0]_i_2 ;
  input \cnt_clk_6[14]_i_11 ;
  input \tmp_58[15]_i_7_0 ;
  input \tmp_58[15]_i_7_1 ;
  input \tmp_58[15]_i_7_2 ;
  input s_177;
  input s_176;
  input s_175;
  input s_174;
  input clk_enable;
  input clk;
  input rst;

  wire [4:0]Q;
  wire clk;
  wire clk_enable;
  wire \cnt_clk_6[14]_i_11 ;
  wire \cnt_clk_6[14]_i_14_n_0 ;
  wire \cnt_clk_6[14]_i_15_n_0 ;
  wire \cnt_clk_6[14]_i_16_n_0 ;
  wire \cnt_clk_6[14]_i_17_n_0 ;
  wire \cnt_clk_6[14]_i_7_n_0 ;
  wire \cnt_clk_6[15]_i_9_n_0 ;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_461 ;
  wire [0:0]\cont_bits2_16_reg[10]_453 ;
  wire [0:0]\cont_bits2_16_reg[11]_452 ;
  wire [0:0]\cont_bits2_16_reg[1]_460 ;
  wire [0:0]\cont_bits2_16_reg[2]_459 ;
  wire [0:0]\cont_bits2_16_reg[3]_458 ;
  wire [0:0]\cont_bits2_16_reg[4]_457 ;
  wire [0:0]\cont_bits2_16_reg[5]_456 ;
  wire [0:0]\cont_bits2_16_reg[6]_455 ;
  wire [0:0]\cont_bits2_16_reg[7]_21 ;
  wire [0:0]\cont_bits2_16_reg[8]_454 ;
  wire [0:0]\cont_bits2_16_reg[9]_20 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__9_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__10_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__9_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__9_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__9_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__9_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__9_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__9_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__9_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__9_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__9_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__9_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__9_n_3 ;
  wire \is_SPI_MNGR_39[2]_i_6_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_2_0 ;
  wire \is_SPI_MNGR_39[3]_i_3_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_4_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_5_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_6_n_0 ;
  wire \is_SPI_MNGR_39[3]_i_7_n_0 ;
  wire \is_SPI_MNGR_39[4]_i_5_n_0 ;
  wire \is_SPI_MNGR_39[4]_i_6_n_0 ;
  wire \is_SPI_MNGR_39[4]_i_7_n_0 ;
  wire \is_SPI_MNGR_39_reg[0] ;
  wire \is_SPI_MNGR_39_reg[1] ;
  wire \is_SPI_MNGR_39_reg[1]_0 ;
  wire \is_SPI_MNGR_39_reg[2] ;
  wire \is_SPI_MNGR_39_reg[2]_0 ;
  wire \is_SPI_MNGR_39_reg[2]_1 ;
  wire \is_SPI_MNGR_39_reg[2]_2 ;
  wire \is_SPI_MNGR_39_reg[2]_3 ;
  wire \is_SPI_MNGR_39_reg[3] ;
  wire \is_SPI_MNGR_39_reg[3]_0 ;
  wire \is_SPI_MNGR_39_reg[3]_1 ;
  wire \is_SPI_MNGR_39_reg[3]_2 ;
  wire \is_SPI_MNGR_39_reg[4] ;
  wire [1:1]k;
  wire \k[0]_i_1__10_n_0 ;
  wire \k[31]_i_10__2_n_0 ;
  wire \k[31]_i_11__2_n_0 ;
  wire \k[31]_i_12__2_n_0 ;
  wire \k[31]_i_14__2_n_0 ;
  wire \k[31]_i_15__2_n_0 ;
  wire \k[31]_i_16__2_n_0 ;
  wire \k[31]_i_17__2_n_0 ;
  wire \k[31]_i_18__2_n_0 ;
  wire \k[31]_i_19__2_n_0 ;
  wire \k[31]_i_20__2_n_0 ;
  wire \k[31]_i_21__2_n_0 ;
  wire \k[31]_i_23__2_n_0 ;
  wire \k[31]_i_24__2_n_0 ;
  wire \k[31]_i_25__2_n_0 ;
  wire \k[31]_i_26__2_n_0 ;
  wire \k[31]_i_27__2_n_0 ;
  wire \k[31]_i_28__2_n_0 ;
  wire \k[31]_i_29__2_n_0 ;
  wire \k[31]_i_30__2_n_0 ;
  wire \k[31]_i_31__2_n_0 ;
  wire \k[31]_i_32__2_n_0 ;
  wire \k[31]_i_33__2_n_0 ;
  wire \k[31]_i_34__2_n_0 ;
  wire \k[31]_i_35__2_n_0 ;
  wire \k[31]_i_36__2_n_0 ;
  wire \k[31]_i_37__2_n_0 ;
  wire \k[31]_i_5__2_n_0 ;
  wire \k[31]_i_6__2_n_0 ;
  wire \k[31]_i_7__2_n_0 ;
  wire \k[31]_i_8__2_n_0 ;
  wire \k[31]_i_9__2_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__10_n_0 ;
  wire \k_reg[12]_i_1__10_n_1 ;
  wire \k_reg[12]_i_1__10_n_2 ;
  wire \k_reg[12]_i_1__10_n_3 ;
  wire \k_reg[16]_i_1__10_n_0 ;
  wire \k_reg[16]_i_1__10_n_1 ;
  wire \k_reg[16]_i_1__10_n_2 ;
  wire \k_reg[16]_i_1__10_n_3 ;
  wire \k_reg[20]_i_1__10_n_0 ;
  wire \k_reg[20]_i_1__10_n_1 ;
  wire \k_reg[20]_i_1__10_n_2 ;
  wire \k_reg[20]_i_1__10_n_3 ;
  wire \k_reg[24]_i_1__10_n_0 ;
  wire \k_reg[24]_i_1__10_n_1 ;
  wire \k_reg[24]_i_1__10_n_2 ;
  wire \k_reg[24]_i_1__10_n_3 ;
  wire \k_reg[28]_i_1__10_n_0 ;
  wire \k_reg[28]_i_1__10_n_1 ;
  wire \k_reg[28]_i_1__10_n_2 ;
  wire \k_reg[28]_i_1__10_n_3 ;
  wire \k_reg[31]_i_13__2_n_0 ;
  wire \k_reg[31]_i_13__2_n_1 ;
  wire \k_reg[31]_i_13__2_n_2 ;
  wire \k_reg[31]_i_13__2_n_3 ;
  wire \k_reg[31]_i_22__2_n_0 ;
  wire \k_reg[31]_i_22__2_n_1 ;
  wire \k_reg[31]_i_22__2_n_2 ;
  wire \k_reg[31]_i_22__2_n_3 ;
  wire \k_reg[31]_i_2__10_n_2 ;
  wire \k_reg[31]_i_2__10_n_3 ;
  wire \k_reg[31]_i_3__2_n_0 ;
  wire \k_reg[31]_i_3__2_n_1 ;
  wire \k_reg[31]_i_3__2_n_2 ;
  wire \k_reg[31]_i_3__2_n_3 ;
  wire \k_reg[31]_i_4__2_n_0 ;
  wire \k_reg[31]_i_4__2_n_1 ;
  wire \k_reg[31]_i_4__2_n_2 ;
  wire \k_reg[31]_i_4__2_n_3 ;
  wire \k_reg[4]_i_1__10_n_0 ;
  wire \k_reg[4]_i_1__10_n_1 ;
  wire \k_reg[4]_i_1__10_n_2 ;
  wire \k_reg[4]_i_1__10_n_3 ;
  wire \k_reg[8]_i_1__10_n_0 ;
  wire \k_reg[8]_i_1__10_n_1 ;
  wire \k_reg[8]_i_1__10_n_2 ;
  wire \k_reg[8]_i_1__10_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire s_174;
  wire s_175;
  wire s_176;
  wire s_177;
  wire s_57_reg;
  wire s_79;
  wire s_84;
  wire s_89;
  wire s_94;
  wire s_95;
  wire s_96;
  wire [31:0]sel0;
  wire [3:0]tmp_11;
  wire \tmp_11_reg[4] ;
  wire \tmp_11_reg[4]_0 ;
  wire tmp_13_reg;
  wire \tmp_141[15]_i_6_n_0 ;
  wire \tmp_141_reg[0] ;
  wire [15:0]\tmp_141_reg[15] ;
  wire [15:0]\tmp_141_reg[15]_0 ;
  wire [15:0]\tmp_141_reg[15]_1 ;
  wire tmp_19_reg;
  wire tmp_204;
  wire tmp_210;
  wire tmp_212;
  wire tmp_214;
  wire [3:0]tmp_25;
  wire \tmp_253[0]_i_2 ;
  wire \tmp_2_reg[4] ;
  wire [2:0]\tmp_2_reg[4]_0 ;
  wire \tmp_2_reg[4]_1 ;
  wire tmp_3;
  wire [3:0]tmp_34;
  wire \tmp_34_reg[2] ;
  wire \tmp_58[15]_i_7 ;
  wire \tmp_58[15]_i_7_0 ;
  wire \tmp_58[15]_i_7_1 ;
  wire \tmp_58[15]_i_7_2 ;
  wire \v2_2_1_reg[0] ;
  wire \v2_2_1_reg[10] ;
  wire \v2_2_1_reg[11] ;
  wire \v2_2_1_reg[12] ;
  wire \v2_2_1_reg[13] ;
  wire \v2_2_1_reg[14] ;
  wire \v2_2_1_reg[15] ;
  wire \v2_2_1_reg[1] ;
  wire \v2_2_1_reg[2] ;
  wire \v2_2_1_reg[3] ;
  wire \v2_2_1_reg[4] ;
  wire \v2_2_1_reg[5] ;
  wire \v2_2_1_reg[6] ;
  wire \v2_2_1_reg[7] ;
  wire \v2_2_1_reg[8] ;
  wire \v2_2_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__9_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__2_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__2_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__10_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__10_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__2_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hFFFDFFFDFFFDFFFF)) 
    \cnt_clk_6[14]_i_14 
       (.I0(s_95),
        .I1(tmp_214),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_204),
        .I5(tmp_11[1]),
        .O(\cnt_clk_6[14]_i_14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \cnt_clk_6[14]_i_15 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tmp_58[15]_i_7 ),
        .O(\cnt_clk_6[14]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFDFFFFFFFF)) 
    \cnt_clk_6[14]_i_16 
       (.I0(Q[1]),
        .I1(Q[0]),
        .I2(s_89),
        .I3(s_84),
        .I4(s_79),
        .I5(tmp_34[1]),
        .O(\cnt_clk_6[14]_i_16_n_0 ));
  LUT5 #(
    .INIT(32'hDFDFDFFF)) 
    \cnt_clk_6[14]_i_17 
       (.I0(s_94),
        .I1(s_96),
        .I2(Q[0]),
        .I3(s_95),
        .I4(tmp_25[0]),
        .O(\cnt_clk_6[14]_i_17_n_0 ));
  LUT6 #(
    .INIT(64'h5545550055455545)) 
    \cnt_clk_6[14]_i_3 
       (.I0(\is_SPI_MNGR_39_reg[4] ),
        .I1(\is_SPI_MNGR_39_reg[2]_0 ),
        .I2(\cnt_clk_6[14]_i_7_n_0 ),
        .I3(Q[3]),
        .I4(\is_SPI_MNGR_39_reg[2]_1 ),
        .I5(\is_SPI_MNGR_39_reg[1]_0 ),
        .O(\is_SPI_MNGR_39_reg[3]_2 ));
  LUT6 #(
    .INIT(64'hFFFF1055FFFFFFFF)) 
    \cnt_clk_6[14]_i_7 
       (.I0(\is_SPI_MNGR_39[4]_i_6_n_0 ),
        .I1(s_95),
        .I2(tmp_25[1]),
        .I3(\cnt_clk_6[14]_i_14_n_0 ),
        .I4(\cnt_clk_6[14]_i_15_n_0 ),
        .I5(\cnt_clk_6[14]_i_16_n_0 ),
        .O(\cnt_clk_6[14]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFBA00)) 
    \cnt_clk_6[14]_i_8 
       (.I0(Q[1]),
        .I1(\cnt_clk_6[14]_i_17_n_0 ),
        .I2(tmp_19_reg),
        .I3(\is_SPI_MNGR_39_reg[0] ),
        .I4(\is_SPI_MNGR_39_reg[2]_3 ),
        .O(\is_SPI_MNGR_39_reg[1]_0 ));
  LUT5 #(
    .INIT(32'h2F002F2F)) 
    \cnt_clk_6[15]_i_3 
       (.I0(\tmp_11_reg[4]_0 ),
        .I1(\tmp_2_reg[4] ),
        .I2(\cnt_clk_6[15]_i_9_n_0 ),
        .I3(\is_SPI_MNGR_39_reg[4] ),
        .I4(\is_SPI_MNGR_39_reg[2] ),
        .O(\tmp_11_reg[4] ));
  LUT3 #(
    .INIT(8'h01)) 
    \cnt_clk_6[15]_i_9 
       (.I0(\is_SPI_MNGR_39_reg[2]_2 ),
        .I1(Q[3]),
        .I2(Q[4]),
        .O(\cnt_clk_6[15]_i_9_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__10 
       (.I0(\v2_2_1_reg[10] ),
        .I1(\v2_2_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_2_1_reg[8] ),
        .I5(\v2_2_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__10_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__10_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__10 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__10 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__10 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__10 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__10 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__10_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__10 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__11_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_461 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__10 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__9 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__10 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__9 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__9 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__9 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__9 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__9 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__9 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__9_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__10_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__9_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__10_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__10_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__10_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__10_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__10 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__10 
       (.I0(\v2_2_1_reg[4] ),
        .I1(\v2_2_1_reg[6] ),
        .I2(\v2_2_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v2_2_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__10_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__9 
       (.I0(\v2_2_1_reg[14] ),
        .I1(\v2_2_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_2_1_reg[12] ),
        .I5(\v2_2_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__9_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__10 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__10_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__10 
       (.I0(\v2_2_1_reg[2] ),
        .I1(\v2_2_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v2_2_1_reg[0] ),
        .I5(\v2_2_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair87" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__10 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__10_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__10 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__10_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_453 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__10 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__11_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_452 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__10 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__11_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_460 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__11_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__11_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__10 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__10_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_459 ));
  (* SOFT_HLUTNM = "soft_lutpair82" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__10 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__11_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_458 ));
  (* SOFT_HLUTNM = "soft_lutpair83" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__11_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__9 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__9 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__9 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__9 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__9_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__10 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__10_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_457 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__10 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__11_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_456 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__10 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__10_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_455 ));
  (* SOFT_HLUTNM = "soft_lutpair81" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__9 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__9 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__9_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__9 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__9 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__9 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__9 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__9 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__9 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__9_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__11_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__10_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_21 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__9 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__9 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__9 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__9 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__9 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__9 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__9 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__9_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__11 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__9_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__11_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__10 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__10_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__9 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__9_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__9_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__9 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__9 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__9_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__9 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__9_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__10 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__10_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_454 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__10 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__9_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__10_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__11_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__10_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_20 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_461 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__9 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__9_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__9_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__9_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__9 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__9_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__9_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__9_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__9 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__9_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__9_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__9_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__9_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__9_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_453 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_452 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_460 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_459 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_458 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__9 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__9_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__9_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__9_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__9_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__9_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__9_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__9_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__9_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_457 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_456 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_455 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_21 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__9 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__9_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__9_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__9_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__9 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__9_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__9_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__9_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__9 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__9_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__9_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__9_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__9_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__9_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__9 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__9_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__9_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__9_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__9_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__9_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__9_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__9_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_454 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_20 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  LUT5 #(
    .INIT(32'h0000FFF4)) 
    \is_SPI_MNGR_39[2]_i_2 
       (.I0(tmp_13_reg),
        .I1(\tmp_34_reg[2] ),
        .I2(Q[3]),
        .I3(\is_SPI_MNGR_39_reg[2]_0 ),
        .I4(\is_SPI_MNGR_39_reg[4] ),
        .O(\is_SPI_MNGR_39_reg[3]_1 ));
  LUT6 #(
    .INIT(64'h000000005454FF54)) 
    \is_SPI_MNGR_39[2]_i_3 
       (.I0(\is_SPI_MNGR_39[2]_i_6_n_0 ),
        .I1(tmp_204),
        .I2(tmp_11[1]),
        .I3(tmp_25[1]),
        .I4(s_95),
        .I5(\is_SPI_MNGR_39[4]_i_6_n_0 ),
        .O(tmp_13_reg));
  LUT6 #(
    .INIT(64'h00000000DDDDDD0D)) 
    \is_SPI_MNGR_39[2]_i_4 
       (.I0(tmp_34[1]),
        .I1(\is_SPI_MNGR_39[4]_i_5_n_0 ),
        .I2(\tmp_58[15]_i_7 ),
        .I3(Q[1]),
        .I4(Q[0]),
        .I5(Q[2]),
        .O(\tmp_34_reg[2] ));
  LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
    \is_SPI_MNGR_39[2]_i_5 
       (.I0(Q[2]),
        .I1(\tmp_58[15]_i_7_0 ),
        .I2(Q[0]),
        .I3(\tmp_58[15]_i_7_1 ),
        .I4(Q[1]),
        .I5(\tmp_58[15]_i_7_2 ),
        .O(\is_SPI_MNGR_39_reg[2]_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT4 #(
    .INIT(16'hFEFF)) 
    \is_SPI_MNGR_39[2]_i_6 
       (.I0(tmp_212),
        .I1(tmp_210),
        .I2(tmp_214),
        .I3(s_95),
        .O(\is_SPI_MNGR_39[2]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000BFBB)) 
    \is_SPI_MNGR_39[3]_i_2 
       (.I0(\is_SPI_MNGR_39[3]_i_3_n_0 ),
        .I1(\is_SPI_MNGR_39[3]_i_4_n_0 ),
        .I2(\is_SPI_MNGR_39[3]_i_5_n_0 ),
        .I3(\is_SPI_MNGR_39[3]_i_6_n_0 ),
        .I4(Q[2]),
        .I5(\is_SPI_MNGR_39[3]_i_7_n_0 ),
        .O(\is_SPI_MNGR_39_reg[2] ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT3 #(
    .INIT(8'h02)) 
    \is_SPI_MNGR_39[3]_i_3 
       (.I0(\is_SPI_MNGR_39[3]_i_2_0 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .O(\is_SPI_MNGR_39[3]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFF0001FFFFFFFF)) 
    \is_SPI_MNGR_39[3]_i_4 
       (.I0(s_89),
        .I1(s_84),
        .I2(s_79),
        .I3(tmp_34[2]),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\is_SPI_MNGR_39[3]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000010000)) 
    \is_SPI_MNGR_39[3]_i_5 
       (.I0(tmp_11[2]),
        .I1(tmp_212),
        .I2(tmp_210),
        .I3(tmp_214),
        .I4(s_95),
        .I5(tmp_204),
        .O(\is_SPI_MNGR_39[3]_i_5_n_0 ));
  LUT6 #(
    .INIT(64'h0200020002000000)) 
    \is_SPI_MNGR_39[3]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_96),
        .I3(s_94),
        .I4(tmp_25[2]),
        .I5(s_95),
        .O(\is_SPI_MNGR_39[3]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hAFFEAAAEAAAAAAAA)) 
    \is_SPI_MNGR_39[3]_i_7 
       (.I0(Q[3]),
        .I1(\tmp_2_reg[4]_0 [1]),
        .I2(Q[0]),
        .I3(Q[1]),
        .I4(\is_SPI_MNGR_39[3]_i_2_0 ),
        .I5(Q[2]),
        .O(\is_SPI_MNGR_39[3]_i_7_n_0 ));
  LUT5 #(
    .INIT(32'hA002AAA2)) 
    \is_SPI_MNGR_39[4]_i_2 
       (.I0(Q[2]),
        .I1(\tmp_2_reg[4]_0 [2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(\tmp_2_reg[4]_1 ),
        .O(\is_SPI_MNGR_39_reg[2]_2 ));
  LUT6 #(
    .INIT(64'hFF02FFFFFF02FF02)) 
    \is_SPI_MNGR_39[4]_i_3 
       (.I0(\tmp_2_reg[4]_1 ),
        .I1(Q[1]),
        .I2(Q[0]),
        .I3(Q[2]),
        .I4(\is_SPI_MNGR_39[4]_i_5_n_0 ),
        .I5(tmp_34[3]),
        .O(\tmp_2_reg[4] ));
  LUT5 #(
    .INIT(32'hFBAAFBFB)) 
    \is_SPI_MNGR_39[4]_i_4 
       (.I0(\is_SPI_MNGR_39[4]_i_6_n_0 ),
        .I1(tmp_11[3]),
        .I2(\is_SPI_MNGR_39[4]_i_7_n_0 ),
        .I3(s_95),
        .I4(tmp_25[3]),
        .O(\tmp_11_reg[4]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \is_SPI_MNGR_39[4]_i_5 
       (.I0(s_79),
        .I1(s_84),
        .I2(s_89),
        .I3(Q[0]),
        .I4(Q[1]),
        .O(\is_SPI_MNGR_39[4]_i_5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair85" *) 
  LUT4 #(
    .INIT(16'hFDFF)) 
    \is_SPI_MNGR_39[4]_i_6 
       (.I0(s_94),
        .I1(s_96),
        .I2(Q[1]),
        .I3(Q[0]),
        .O(\is_SPI_MNGR_39[4]_i_6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair84" *) 
  LUT5 #(
    .INIT(32'hFFFFFFFB)) 
    \is_SPI_MNGR_39[4]_i_7 
       (.I0(tmp_204),
        .I1(s_95),
        .I2(tmp_214),
        .I3(tmp_210),
        .I4(tmp_212),
        .O(\is_SPI_MNGR_39[4]_i_7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair89" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__10 
       (.I0(\k_reg[31]_i_3__2_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__10_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__2 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__2 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__2 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__2 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__2 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__2 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__2 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__2 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__2 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__10 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__2_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__2 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__2 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__2 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__2 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__2 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__2 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__2 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__2 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__2 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__2 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__2 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__2 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__2 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__2 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__2 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__2_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__2 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__2 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__2_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__2 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__2 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__2 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__2_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__2 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__2_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__2 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__2_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__10_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__10 
       (.CI(\k_reg[8]_i_1__10_n_0 ),
        .CO({\k_reg[12]_i_1__10_n_0 ,\k_reg[12]_i_1__10_n_1 ,\k_reg[12]_i_1__10_n_2 ,\k_reg[12]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__10 
       (.CI(\k_reg[12]_i_1__10_n_0 ),
        .CO({\k_reg[16]_i_1__10_n_0 ,\k_reg[16]_i_1__10_n_1 ,\k_reg[16]_i_1__10_n_2 ,\k_reg[16]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__10 
       (.CI(\k_reg[16]_i_1__10_n_0 ),
        .CO({\k_reg[20]_i_1__10_n_0 ,\k_reg[20]_i_1__10_n_1 ,\k_reg[20]_i_1__10_n_2 ,\k_reg[20]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__10 
       (.CI(\k_reg[20]_i_1__10_n_0 ),
        .CO({\k_reg[24]_i_1__10_n_0 ,\k_reg[24]_i_1__10_n_1 ,\k_reg[24]_i_1__10_n_2 ,\k_reg[24]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__10 
       (.CI(\k_reg[24]_i_1__10_n_0 ),
        .CO({\k_reg[28]_i_1__10_n_0 ,\k_reg[28]_i_1__10_n_1 ,\k_reg[28]_i_1__10_n_2 ,\k_reg[28]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__2 
       (.CI(\k_reg[31]_i_22__2_n_0 ),
        .CO({\k_reg[31]_i_13__2_n_0 ,\k_reg[31]_i_13__2_n_1 ,\k_reg[31]_i_13__2_n_2 ,\k_reg[31]_i_13__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__2_n_0 ,\k[31]_i_24__2_n_0 ,\k[31]_i_25__2_n_0 ,\k[31]_i_26__2_n_0 }),
        .O(\NLW_k_reg[31]_i_13__2_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__2_n_0 ,\k[31]_i_28__2_n_0 ,\k[31]_i_29__2_n_0 ,\k[31]_i_30__2_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__2 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__2_n_0 ,\k_reg[31]_i_22__2_n_1 ,\k_reg[31]_i_22__2_n_2 ,\k_reg[31]_i_22__2_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__2_n_0 ,\k[31]_i_32__2_n_0 ,1'b0,\k[31]_i_33__2_n_0 }),
        .O(\NLW_k_reg[31]_i_22__2_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__2_n_0 ,\k[31]_i_35__2_n_0 ,\k[31]_i_36__2_n_0 ,\k[31]_i_37__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__10 
       (.CI(\k_reg[28]_i_1__10_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__10_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__10_n_2 ,\k_reg[31]_i_2__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__10_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__2 
       (.CI(\k_reg[31]_i_4__2_n_0 ),
        .CO({\k_reg[31]_i_3__2_n_0 ,\k_reg[31]_i_3__2_n_1 ,\k_reg[31]_i_3__2_n_2 ,\k_reg[31]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__2_n_0 ,\k[31]_i_6__2_n_0 ,\k[31]_i_7__2_n_0 ,\k[31]_i_8__2_n_0 }),
        .O(\NLW_k_reg[31]_i_3__2_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__2_n_0 ,\k[31]_i_10__2_n_0 ,\k[31]_i_11__2_n_0 ,\k[31]_i_12__2_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__2 
       (.CI(\k_reg[31]_i_13__2_n_0 ),
        .CO({\k_reg[31]_i_4__2_n_0 ,\k_reg[31]_i_4__2_n_1 ,\k_reg[31]_i_4__2_n_2 ,\k_reg[31]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__2_n_0 ,\k[31]_i_15__2_n_0 ,\k[31]_i_16__2_n_0 ,\k[31]_i_17__2_n_0 }),
        .O(\NLW_k_reg[31]_i_4__2_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__2_n_0 ,\k[31]_i_19__2_n_0 ,\k[31]_i_20__2_n_0 ,\k[31]_i_21__2_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__10 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__10_n_0 ,\k_reg[4]_i_1__10_n_1 ,\k_reg[4]_i_1__10_n_2 ,\k_reg[4]_i_1__10_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__10 
       (.CI(\k_reg[4]_i_1__10_n_0 ),
        .CO({\k_reg[8]_i_1__10_n_0 ,\k_reg[8]_i_1__10_n_1 ,\k_reg[8]_i_1__10_n_2 ,\k_reg[8]_i_1__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[0]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [0]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [0]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [0]),
        .O(\v2_2_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[10]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [10]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [10]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [10]),
        .O(\v2_2_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[11]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [11]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [11]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [11]),
        .O(\v2_2_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[12]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [12]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [12]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [12]),
        .O(\v2_2_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[13]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [13]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [13]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [13]),
        .O(\v2_2_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[14]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [14]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [14]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [14]),
        .O(\v2_2_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[15]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [15]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [15]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [15]),
        .O(\v2_2_1_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h0B)) 
    \tmp_141[15]_i_2 
       (.I0(\tmp_141_reg[0] ),
        .I1(\is_SPI_MNGR_39_reg[3]_1 ),
        .I2(\is_SPI_MNGR_39_reg[3]_2 ),
        .O(\is_SPI_MNGR_39_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair88" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \tmp_141[15]_i_3 
       (.I0(\tmp_11_reg[4] ),
        .I1(\is_SPI_MNGR_39_reg[3]_1 ),
        .I2(\is_SPI_MNGR_39_reg[1] ),
        .O(\is_SPI_MNGR_39_reg[3]_0 ));
  LUT4 #(
    .INIT(16'h0001)) 
    \tmp_141[15]_i_4 
       (.I0(s_177),
        .I1(s_176),
        .I2(s_175),
        .I3(s_174),
        .O(s_57_reg));
  LUT6 #(
    .INIT(64'h000000000000EEEA)) 
    \tmp_141[15]_i_5 
       (.I0(\is_SPI_MNGR_39_reg[2]_3 ),
        .I1(\is_SPI_MNGR_39_reg[0] ),
        .I2(\tmp_141[15]_i_6_n_0 ),
        .I3(Q[1]),
        .I4(\is_SPI_MNGR_39_reg[2]_1 ),
        .I5(Q[3]),
        .O(\is_SPI_MNGR_39_reg[1] ));
  LUT6 #(
    .INIT(64'h0000A80000000000)) 
    \tmp_141[15]_i_6 
       (.I0(tmp_19_reg),
        .I1(tmp_25[0]),
        .I2(s_95),
        .I3(Q[0]),
        .I4(s_96),
        .I5(s_94),
        .O(\tmp_141[15]_i_6_n_0 ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[1]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [1]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [1]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [1]),
        .O(\v2_2_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[2]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [2]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [2]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [2]),
        .O(\v2_2_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[3]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [3]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [3]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [3]),
        .O(\v2_2_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[4]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [4]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [4]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [4]),
        .O(\v2_2_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[5]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [5]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [5]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [5]),
        .O(\v2_2_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[6]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [6]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [6]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [6]),
        .O(\v2_2_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[7]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [7]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [7]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [7]),
        .O(\v2_2_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[8]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [8]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [8]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [8]),
        .O(\v2_2_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_141[9]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\tmp_141_reg[15] [9]),
        .I2(\is_SPI_MNGR_39_reg[3]_0 ),
        .I3(\tmp_141_reg[15]_0 [9]),
        .I4(s_57_reg),
        .I5(\tmp_141_reg[15]_1 [9]),
        .O(\v2_2_1_reg[9] ));
  LUT6 #(
    .INIT(64'h0000EFEEFFFFFFFF)) 
    \tmp_253[0]_i_10 
       (.I0(tmp_212),
        .I1(tmp_210),
        .I2(tmp_204),
        .I3(tmp_11[0]),
        .I4(tmp_214),
        .I5(s_95),
        .O(tmp_19_reg));
  LUT5 #(
    .INIT(32'hBFABAAAA)) 
    \tmp_253[0]_i_4 
       (.I0(Q[4]),
        .I1(Q[2]),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\is_SPI_MNGR_39_reg[4] ));
  LUT6 #(
    .INIT(64'h000002A20A0A02A2)) 
    \tmp_253[0]_i_5 
       (.I0(Q[2]),
        .I1(\tmp_2_reg[4]_0 [0]),
        .I2(Q[0]),
        .I3(\tmp_253[0]_i_2 ),
        .I4(Q[1]),
        .I5(\cnt_clk_6[14]_i_11 ),
        .O(\is_SPI_MNGR_39_reg[2]_1 ));
  LUT5 #(
    .INIT(32'hAAAAFFFE)) 
    \tmp_253[0]_i_7 
       (.I0(Q[0]),
        .I1(tmp_34[0]),
        .I2(s_84),
        .I3(s_79),
        .I4(s_89),
        .O(\is_SPI_MNGR_39_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair86" *) 
  LUT4 #(
    .INIT(16'hABAA)) 
    \tmp_253[0]_i_8 
       (.I0(Q[2]),
        .I1(Q[0]),
        .I2(Q[1]),
        .I3(\tmp_253[0]_i_2 ),
        .O(\is_SPI_MNGR_39_reg[2]_3 ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_20
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v3_1_1_reg[15] ,
    \v3_1_1_reg[14] ,
    \v3_1_1_reg[13] ,
    \v3_1_1_reg[12] ,
    \v3_1_1_reg[11] ,
    \v3_1_1_reg[10] ,
    \v3_1_1_reg[9] ,
    \v3_1_1_reg[8] ,
    \v3_1_1_reg[7] ,
    \v3_1_1_reg[6] ,
    \v3_1_1_reg[5] ,
    \v3_1_1_reg[4] ,
    \v3_1_1_reg[3] ,
    \v3_1_1_reg[2] ,
    \v3_1_1_reg[1] ,
    \v3_1_1_reg[0] ,
    s_19_reg,
    \cont_bits2_reg_reg_reg[11][0]_0 ,
    s_19_reg_0,
    \cont_bits2_reg_reg_reg[10][0]_0 ,
    s_19_reg_1,
    s_19_reg_2,
    \cont_bits2_reg_reg_reg[8][0]_0 ,
    s_19_reg_3,
    s_19_reg_4,
    \cont_bits2_reg_reg_reg[0][0]_0 ,
    s_19_reg_5,
    \cont_bits2_reg_reg_reg[6][0]_0 ,
    s_19_reg_6,
    \cont_bits2_reg_reg_reg[1][0]_0 ,
    s_19_reg_7,
    \cont_bits2_reg_reg_reg[2][0]_0 ,
    s_19_reg_8,
    \cont_bits2_reg_reg_reg[3][0]_0 ,
    s_19_reg_9,
    \cont_bits2_reg_reg_reg[4][0]_0 ,
    s_19_reg_10,
    \cont_bits2_reg_reg_reg[5][0]_0 ,
    \tmp_123_reg[0] ,
    Q,
    \tmp_123_reg[0]_0 ,
    \tmp_123_reg[15] ,
    \tmp_123_reg[0]_1 ,
    \tmp_123_reg[15]_0 ,
    s_172,
    cont_bits2_11_1,
    \cont_bits2_downsample_bypass_reg_reg[11]__0 ,
    \tmp_236_reg[5][0] ,
    s_173,
    cont_bits2_10_1,
    \cont_bits2_downsample_bypass_reg_reg[10]__0 ,
    \tmp_236_reg[9][0] ,
    \cont_bits2_downsample_bypass_reg_reg[9]__0 ,
    cont_bits2_8_1,
    \cont_bits2_downsample_bypass_reg_reg[8]__0 ,
    \tmp_236_reg[7][0] ,
    \cont_bits2_downsample_bypass_reg_reg[7]__0 ,
    cont_bits2_0_1,
    \cont_bits2_downsample_bypass_reg_reg[0]__0 ,
    cont_bits2_6_1,
    \cont_bits2_downsample_bypass_reg_reg[6]__0 ,
    cont_bits2_1_1,
    \cont_bits2_downsample_bypass_reg_reg[1]__0 ,
    cont_bits2_2_1,
    \cont_bits2_downsample_bypass_reg_reg[2]__0 ,
    cont_bits2_3_1,
    \cont_bits2_downsample_bypass_reg_reg[3]__0 ,
    cont_bits2_4_1,
    \cont_bits2_downsample_bypass_reg_reg[4]__0 ,
    cont_bits2_5_1,
    \cont_bits2_downsample_bypass_reg_reg[5]__0 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v3_1_1_reg[15] ;
  output \v3_1_1_reg[14] ;
  output \v3_1_1_reg[13] ;
  output \v3_1_1_reg[12] ;
  output \v3_1_1_reg[11] ;
  output \v3_1_1_reg[10] ;
  output \v3_1_1_reg[9] ;
  output \v3_1_1_reg[8] ;
  output \v3_1_1_reg[7] ;
  output \v3_1_1_reg[6] ;
  output \v3_1_1_reg[5] ;
  output \v3_1_1_reg[4] ;
  output \v3_1_1_reg[3] ;
  output \v3_1_1_reg[2] ;
  output \v3_1_1_reg[1] ;
  output \v3_1_1_reg[0] ;
  output s_19_reg;
  output [0:0]\cont_bits2_reg_reg_reg[11][0]_0 ;
  output s_19_reg_0;
  output [0:0]\cont_bits2_reg_reg_reg[10][0]_0 ;
  output s_19_reg_1;
  output s_19_reg_2;
  output [0:0]\cont_bits2_reg_reg_reg[8][0]_0 ;
  output s_19_reg_3;
  output s_19_reg_4;
  output [0:0]\cont_bits2_reg_reg_reg[0][0]_0 ;
  output s_19_reg_5;
  output [0:0]\cont_bits2_reg_reg_reg[6][0]_0 ;
  output s_19_reg_6;
  output [0:0]\cont_bits2_reg_reg_reg[1][0]_0 ;
  output s_19_reg_7;
  output [0:0]\cont_bits2_reg_reg_reg[2][0]_0 ;
  output s_19_reg_8;
  output [0:0]\cont_bits2_reg_reg_reg[3][0]_0 ;
  output s_19_reg_9;
  output [0:0]\cont_bits2_reg_reg_reg[4][0]_0 ;
  output s_19_reg_10;
  output [0:0]\cont_bits2_reg_reg_reg[5][0]_0 ;
  input \tmp_123_reg[0] ;
  input [15:0]Q;
  input \tmp_123_reg[0]_0 ;
  input [15:0]\tmp_123_reg[15] ;
  input \tmp_123_reg[0]_1 ;
  input [15:0]\tmp_123_reg[15]_0 ;
  input s_172;
  input [0:0]cont_bits2_11_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]__0 ;
  input \tmp_236_reg[5][0] ;
  input s_173;
  input [0:0]cont_bits2_10_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]__0 ;
  input [0:0]\tmp_236_reg[9][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]__0 ;
  input [0:0]cont_bits2_8_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]__0 ;
  input [0:0]\tmp_236_reg[7][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]__0 ;
  input [0:0]cont_bits2_0_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]__0 ;
  input [0:0]cont_bits2_6_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]__0 ;
  input [0:0]cont_bits2_1_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]__0 ;
  input [0:0]cont_bits2_2_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]__0 ;
  input [0:0]cont_bits2_3_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]__0 ;
  input [0:0]cont_bits2_4_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]__0 ;
  input [0:0]cont_bits2_5_1;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]__0 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_579 ;
  wire [0:0]\cont_bits2_16_reg[10]_571 ;
  wire [0:0]\cont_bits2_16_reg[11]_570 ;
  wire [0:0]\cont_bits2_16_reg[1]_578 ;
  wire [0:0]\cont_bits2_16_reg[2]_577 ;
  wire [0:0]\cont_bits2_16_reg[3]_576 ;
  wire [0:0]\cont_bits2_16_reg[4]_575 ;
  wire [0:0]\cont_bits2_16_reg[5]_574 ;
  wire [0:0]\cont_bits2_16_reg[6]_573 ;
  wire [0:0]\cont_bits2_16_reg[7]_23 ;
  wire [0:0]\cont_bits2_16_reg[8]_572 ;
  wire [0:0]\cont_bits2_16_reg[9]_22 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]__0 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]__0 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__10_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__11_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__10_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__10_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__10_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__10_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__10_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__10_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__11_n_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[0][0]_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__10_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__10_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__10_n_3 ;
  wire [0:0]\cont_bits2_reg_reg_reg[10][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[11][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[1][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[2][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[3][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__10_n_3 ;
  wire [0:0]\cont_bits2_reg_reg_reg[4][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[5][0]_0 ;
  wire [0:0]\cont_bits2_reg_reg_reg[6][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__10_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__10_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__10_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__10_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__10_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__10_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__10_n_3 ;
  wire [0:0]\cont_bits2_reg_reg_reg[8][0]_0 ;
  wire [1:1]k;
  wire \k[0]_i_1__11_n_0 ;
  wire \k[31]_i_10__3_n_0 ;
  wire \k[31]_i_11__3_n_0 ;
  wire \k[31]_i_12__3_n_0 ;
  wire \k[31]_i_14__3_n_0 ;
  wire \k[31]_i_15__3_n_0 ;
  wire \k[31]_i_16__3_n_0 ;
  wire \k[31]_i_17__3_n_0 ;
  wire \k[31]_i_18__3_n_0 ;
  wire \k[31]_i_19__3_n_0 ;
  wire \k[31]_i_20__3_n_0 ;
  wire \k[31]_i_21__3_n_0 ;
  wire \k[31]_i_23__3_n_0 ;
  wire \k[31]_i_24__3_n_0 ;
  wire \k[31]_i_25__3_n_0 ;
  wire \k[31]_i_26__3_n_0 ;
  wire \k[31]_i_27__3_n_0 ;
  wire \k[31]_i_28__3_n_0 ;
  wire \k[31]_i_29__3_n_0 ;
  wire \k[31]_i_30__3_n_0 ;
  wire \k[31]_i_31__3_n_0 ;
  wire \k[31]_i_32__3_n_0 ;
  wire \k[31]_i_33__3_n_0 ;
  wire \k[31]_i_34__3_n_0 ;
  wire \k[31]_i_35__3_n_0 ;
  wire \k[31]_i_36__3_n_0 ;
  wire \k[31]_i_37__3_n_0 ;
  wire \k[31]_i_5__3_n_0 ;
  wire \k[31]_i_6__3_n_0 ;
  wire \k[31]_i_7__3_n_0 ;
  wire \k[31]_i_8__3_n_0 ;
  wire \k[31]_i_9__3_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__11_n_0 ;
  wire \k_reg[12]_i_1__11_n_1 ;
  wire \k_reg[12]_i_1__11_n_2 ;
  wire \k_reg[12]_i_1__11_n_3 ;
  wire \k_reg[16]_i_1__11_n_0 ;
  wire \k_reg[16]_i_1__11_n_1 ;
  wire \k_reg[16]_i_1__11_n_2 ;
  wire \k_reg[16]_i_1__11_n_3 ;
  wire \k_reg[20]_i_1__11_n_0 ;
  wire \k_reg[20]_i_1__11_n_1 ;
  wire \k_reg[20]_i_1__11_n_2 ;
  wire \k_reg[20]_i_1__11_n_3 ;
  wire \k_reg[24]_i_1__11_n_0 ;
  wire \k_reg[24]_i_1__11_n_1 ;
  wire \k_reg[24]_i_1__11_n_2 ;
  wire \k_reg[24]_i_1__11_n_3 ;
  wire \k_reg[28]_i_1__11_n_0 ;
  wire \k_reg[28]_i_1__11_n_1 ;
  wire \k_reg[28]_i_1__11_n_2 ;
  wire \k_reg[28]_i_1__11_n_3 ;
  wire \k_reg[31]_i_13__3_n_0 ;
  wire \k_reg[31]_i_13__3_n_1 ;
  wire \k_reg[31]_i_13__3_n_2 ;
  wire \k_reg[31]_i_13__3_n_3 ;
  wire \k_reg[31]_i_22__3_n_0 ;
  wire \k_reg[31]_i_22__3_n_1 ;
  wire \k_reg[31]_i_22__3_n_2 ;
  wire \k_reg[31]_i_22__3_n_3 ;
  wire \k_reg[31]_i_2__11_n_2 ;
  wire \k_reg[31]_i_2__11_n_3 ;
  wire \k_reg[31]_i_3__3_n_0 ;
  wire \k_reg[31]_i_3__3_n_1 ;
  wire \k_reg[31]_i_3__3_n_2 ;
  wire \k_reg[31]_i_3__3_n_3 ;
  wire \k_reg[31]_i_4__3_n_0 ;
  wire \k_reg[31]_i_4__3_n_1 ;
  wire \k_reg[31]_i_4__3_n_2 ;
  wire \k_reg[31]_i_4__3_n_3 ;
  wire \k_reg[4]_i_1__11_n_0 ;
  wire \k_reg[4]_i_1__11_n_1 ;
  wire \k_reg[4]_i_1__11_n_2 ;
  wire \k_reg[4]_i_1__11_n_3 ;
  wire \k_reg[8]_i_1__11_n_0 ;
  wire \k_reg[8]_i_1__11_n_1 ;
  wire \k_reg[8]_i_1__11_n_2 ;
  wire \k_reg[8]_i_1__11_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire s_172;
  wire s_173;
  wire s_19_reg;
  wire s_19_reg_0;
  wire s_19_reg_1;
  wire s_19_reg_10;
  wire s_19_reg_2;
  wire s_19_reg_3;
  wire s_19_reg_4;
  wire s_19_reg_5;
  wire s_19_reg_6;
  wire s_19_reg_7;
  wire s_19_reg_8;
  wire s_19_reg_9;
  wire [31:0]sel0;
  wire \tmp_123_reg[0] ;
  wire \tmp_123_reg[0]_0 ;
  wire \tmp_123_reg[0]_1 ;
  wire [15:0]\tmp_123_reg[15] ;
  wire [15:0]\tmp_123_reg[15]_0 ;
  wire \tmp_236_reg[5][0] ;
  wire [0:0]\tmp_236_reg[7][0] ;
  wire [0:0]\tmp_236_reg[9][0] ;
  wire tmp_3;
  wire \v3_1_1_reg[0] ;
  wire \v3_1_1_reg[10] ;
  wire \v3_1_1_reg[11] ;
  wire \v3_1_1_reg[12] ;
  wire \v3_1_1_reg[13] ;
  wire \v3_1_1_reg[14] ;
  wire \v3_1_1_reg[15] ;
  wire \v3_1_1_reg[1] ;
  wire \v3_1_1_reg[2] ;
  wire \v3_1_1_reg[3] ;
  wire \v3_1_1_reg[4] ;
  wire \v3_1_1_reg[5] ;
  wire \v3_1_1_reg[6] ;
  wire \v3_1_1_reg[7] ;
  wire \v3_1_1_reg[8] ;
  wire \v3_1_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__10_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__3_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__3_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__11_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__11_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__3_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__11 
       (.I0(\v3_1_1_reg[10] ),
        .I1(\v3_1_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v3_1_1_reg[8] ),
        .I5(\v3_1_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__11_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__11_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__11 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__11 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__11 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__11 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__11 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__11_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__11 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__12_n_0 ),
        .I2(\cont_bits2_reg_reg_reg[0][0]_0 ),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_579 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__11 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__10 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__11 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__10 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__10 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__10 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__10 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__10 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__10 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__10_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__11_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__10_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__11_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__11_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__11_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__11_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__11 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__11 
       (.I0(\v3_1_1_reg[4] ),
        .I1(\v3_1_1_reg[6] ),
        .I2(\v3_1_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v3_1_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__11_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__10 
       (.I0(\v3_1_1_reg[14] ),
        .I1(\v3_1_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v3_1_1_reg[12] ),
        .I5(\v3_1_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__10_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__11 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__11_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__11 
       (.I0(\v3_1_1_reg[2] ),
        .I1(\v3_1_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v3_1_1_reg[0] ),
        .I5(\v3_1_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair79" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__11 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__11_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__11 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__11_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .I4(\cont_bits2_reg_reg_reg[10][0]_0 ),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_571 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg_reg[11][0]_0 ),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__12_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_570 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg_reg[1][0]_0 ),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__12_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_578 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__12_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__12_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__11 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__11_n_0 ),
        .I2(\cont_bits2_reg_reg_reg[2][0]_0 ),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_577 ));
  (* SOFT_HLUTNM = "soft_lutpair77" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg_reg[3][0]_0 ),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__12_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_576 ));
  (* SOFT_HLUTNM = "soft_lutpair78" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__12_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__10 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__10 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__10 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__10 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__10_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__11 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__11_n_0 ),
        .I2(\cont_bits2_reg_reg_reg[4][0]_0 ),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_575 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__11 
       (.I0(\cont_bits2_reg_reg_reg[5][0]_0 ),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__12_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_574 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__11 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__11_n_0 ),
        .I2(\cont_bits2_reg_reg_reg[6][0]_0 ),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_573 ));
  (* SOFT_HLUTNM = "soft_lutpair76" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__10 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__10 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__10_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__10 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__10 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__10 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__10 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__10 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__10 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__10_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__12_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__11_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_23 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__10 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__10 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__10 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__10 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__10 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__10 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__10 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__10_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__12 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__10_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__12_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__11 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__11_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__10 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__10_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__10_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__10 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__10 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__10_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__10 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__10_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__11 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__11_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ),
        .I4(\cont_bits2_reg_reg_reg[8][0]_0 ),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_572 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__11 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__10_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__11_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__11_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_22 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_579 ),
        .Q(\cont_bits2_reg_reg_reg[0][0]_0 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__10 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__10_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__10_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__10_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__10 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__10_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__10_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__10_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__10 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__10_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__10_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__10_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__10_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__10_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_571 ),
        .Q(\cont_bits2_reg_reg_reg[10][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_570 ),
        .Q(\cont_bits2_reg_reg_reg[11][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_578 ),
        .Q(\cont_bits2_reg_reg_reg[1][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_577 ),
        .Q(\cont_bits2_reg_reg_reg[2][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_576 ),
        .Q(\cont_bits2_reg_reg_reg[3][0]_0 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__10 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__10_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__10_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__10_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__10_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__10_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__10_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__10_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__10_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_575 ),
        .Q(\cont_bits2_reg_reg_reg[4][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_574 ),
        .Q(\cont_bits2_reg_reg_reg[5][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_573 ),
        .Q(\cont_bits2_reg_reg_reg[6][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_23 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__10 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__10_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__10_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__10_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__10 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__10_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__10_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__10_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__10 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__10_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__10_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__10_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__10_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__10_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__10 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__10_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__10_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__10_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__10_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__10_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__10_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__10_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_572 ),
        .Q(\cont_bits2_reg_reg_reg[8][0]_0 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_22 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair80" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__11 
       (.I0(\k_reg[31]_i_3__3_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__11_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__3 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__3 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__3 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__3 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__3 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__3 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__3 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__3 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__3 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__11 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__3_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__3 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__3 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__3 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__3 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__3 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__3 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__3 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__3 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__3 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__3 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__3 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__3 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__3 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__3 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__3 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__3_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__3 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__3 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__3_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__3 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__3 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__3 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__3_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__3 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__3_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__3 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__3_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__11_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__11 
       (.CI(\k_reg[8]_i_1__11_n_0 ),
        .CO({\k_reg[12]_i_1__11_n_0 ,\k_reg[12]_i_1__11_n_1 ,\k_reg[12]_i_1__11_n_2 ,\k_reg[12]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__11 
       (.CI(\k_reg[12]_i_1__11_n_0 ),
        .CO({\k_reg[16]_i_1__11_n_0 ,\k_reg[16]_i_1__11_n_1 ,\k_reg[16]_i_1__11_n_2 ,\k_reg[16]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__11 
       (.CI(\k_reg[16]_i_1__11_n_0 ),
        .CO({\k_reg[20]_i_1__11_n_0 ,\k_reg[20]_i_1__11_n_1 ,\k_reg[20]_i_1__11_n_2 ,\k_reg[20]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__11 
       (.CI(\k_reg[20]_i_1__11_n_0 ),
        .CO({\k_reg[24]_i_1__11_n_0 ,\k_reg[24]_i_1__11_n_1 ,\k_reg[24]_i_1__11_n_2 ,\k_reg[24]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__11 
       (.CI(\k_reg[24]_i_1__11_n_0 ),
        .CO({\k_reg[28]_i_1__11_n_0 ,\k_reg[28]_i_1__11_n_1 ,\k_reg[28]_i_1__11_n_2 ,\k_reg[28]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__3 
       (.CI(\k_reg[31]_i_22__3_n_0 ),
        .CO({\k_reg[31]_i_13__3_n_0 ,\k_reg[31]_i_13__3_n_1 ,\k_reg[31]_i_13__3_n_2 ,\k_reg[31]_i_13__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__3_n_0 ,\k[31]_i_24__3_n_0 ,\k[31]_i_25__3_n_0 ,\k[31]_i_26__3_n_0 }),
        .O(\NLW_k_reg[31]_i_13__3_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__3_n_0 ,\k[31]_i_28__3_n_0 ,\k[31]_i_29__3_n_0 ,\k[31]_i_30__3_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__3 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__3_n_0 ,\k_reg[31]_i_22__3_n_1 ,\k_reg[31]_i_22__3_n_2 ,\k_reg[31]_i_22__3_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__3_n_0 ,\k[31]_i_32__3_n_0 ,1'b0,\k[31]_i_33__3_n_0 }),
        .O(\NLW_k_reg[31]_i_22__3_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__3_n_0 ,\k[31]_i_35__3_n_0 ,\k[31]_i_36__3_n_0 ,\k[31]_i_37__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__11 
       (.CI(\k_reg[28]_i_1__11_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__11_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__11_n_2 ,\k_reg[31]_i_2__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__11_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__3 
       (.CI(\k_reg[31]_i_4__3_n_0 ),
        .CO({\k_reg[31]_i_3__3_n_0 ,\k_reg[31]_i_3__3_n_1 ,\k_reg[31]_i_3__3_n_2 ,\k_reg[31]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__3_n_0 ,\k[31]_i_6__3_n_0 ,\k[31]_i_7__3_n_0 ,\k[31]_i_8__3_n_0 }),
        .O(\NLW_k_reg[31]_i_3__3_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__3_n_0 ,\k[31]_i_10__3_n_0 ,\k[31]_i_11__3_n_0 ,\k[31]_i_12__3_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__3 
       (.CI(\k_reg[31]_i_13__3_n_0 ),
        .CO({\k_reg[31]_i_4__3_n_0 ,\k_reg[31]_i_4__3_n_1 ,\k_reg[31]_i_4__3_n_2 ,\k_reg[31]_i_4__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__3_n_0 ,\k[31]_i_15__3_n_0 ,\k[31]_i_16__3_n_0 ,\k[31]_i_17__3_n_0 }),
        .O(\NLW_k_reg[31]_i_4__3_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__3_n_0 ,\k[31]_i_19__3_n_0 ,\k[31]_i_20__3_n_0 ,\k[31]_i_21__3_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__11 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__11_n_0 ,\k_reg[4]_i_1__11_n_1 ,\k_reg[4]_i_1__11_n_2 ,\k_reg[4]_i_1__11_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__11 
       (.CI(\k_reg[4]_i_1__11_n_0 ),
        .CO({\k_reg[8]_i_1__11_n_0 ,\k_reg[8]_i_1__11_n_1 ,\k_reg[8]_i_1__11_n_2 ,\k_reg[8]_i_1__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[0]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [0]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [0]),
        .O(\v3_1_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[10]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [10]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [10]),
        .O(\v3_1_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[11]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [11]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [11]),
        .O(\v3_1_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[12]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [12]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [12]),
        .O(\v3_1_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[13]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [13]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [13]),
        .O(\v3_1_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[14]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [14]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [14]),
        .O(\v3_1_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[15]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [15]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [15]),
        .O(\v3_1_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[1]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [1]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [1]),
        .O(\v3_1_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[2]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [2]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [2]),
        .O(\v3_1_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[3]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [3]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [3]),
        .O(\v3_1_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[4]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [4]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [4]),
        .O(\v3_1_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[5]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [5]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [5]),
        .O(\v3_1_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[6]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [6]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [6]),
        .O(\v3_1_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[7]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [7]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [7]),
        .O(\v3_1_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[8]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [8]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [8]),
        .O(\v3_1_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_123[9]_i_1 
       (.I0(\tmp_123_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_123_reg[0]_0 ),
        .I3(\tmp_123_reg[15] [9]),
        .I4(\tmp_123_reg[0]_1 ),
        .I5(\tmp_123_reg[15]_0 [9]),
        .O(\v3_1_1_reg[9] ));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[0][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_0_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]__0 ),
        .I3(\cont_bits2_reg_reg_reg[0][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_4));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[10][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_10_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]__0 ),
        .I3(\cont_bits2_reg_reg_reg[10][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_0));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[11][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_11_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]__0 ),
        .I3(\cont_bits2_reg_reg_reg[11][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[1][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_1_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]__0 ),
        .I3(\cont_bits2_reg_reg_reg[1][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_6));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[2][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_2_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]__0 ),
        .I3(\cont_bits2_reg_reg_reg[2][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_7));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[3][0]_i_5 
       (.I0(s_172),
        .I1(cont_bits2_3_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]__0 ),
        .I3(\cont_bits2_reg_reg_reg[3][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_8));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[4][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_4_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]__0 ),
        .I3(\cont_bits2_reg_reg_reg[4][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_9));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[5][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_5_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]__0 ),
        .I3(\cont_bits2_reg_reg_reg[5][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_10));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[6][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_6_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]__0 ),
        .I3(\cont_bits2_reg_reg_reg[6][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_5));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[7][0]_i_4 
       (.I0(s_172),
        .I1(\tmp_236_reg[7][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]__0 ),
        .I3(cont_bits2_7_1),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_3));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[8][0]_i_4 
       (.I0(s_172),
        .I1(cont_bits2_8_1),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]__0 ),
        .I3(\cont_bits2_reg_reg_reg[8][0]_0 ),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_2));
  LUT6 #(
    .INIT(64'hFF00F0F088880000)) 
    \tmp_236[9][0]_i_4 
       (.I0(s_172),
        .I1(\tmp_236_reg[9][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]__0 ),
        .I3(cont_bits2_9_1),
        .I4(\tmp_236_reg[5][0] ),
        .I5(s_173),
        .O(s_19_reg_1));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_21
   (\tmp_11_reg[0] ,
    \is_SPI_MNGR_39_reg[3] ,
    \is_SPI_MNGR_39_reg[4] ,
    \tmp_45_reg[0] ,
    \is_SPI_MNGR_39_reg[3]_0 ,
    \is_SPI_MNGR_39_reg[0] ,
    s_23_reg,
    s_57_reg,
    \tmp_108_reg[1] ,
    s_57_reg_0,
    \tmp_108_reg[3] ,
    s_57_reg_1,
    \tmp_108_reg[9] ,
    s_57_reg_2,
    \tmp_108_reg[11] ,
    s_57_reg_3,
    \tmp_108_reg[13] ,
    s_57_reg_4,
    \tmp_108_reg[15] ,
    s_58_reg,
    s_57_reg_5,
    s_57_reg_6,
    s_57_reg_7,
    s_57_reg_8,
    s_57_reg_9,
    s_57_reg_10,
    s_58_reg_0,
    \v3_2_1_reg[0] ,
    \v3_2_1_reg[1] ,
    \v3_2_1_reg[2] ,
    \v3_2_1_reg[3] ,
    \v3_2_1_reg[4] ,
    \v3_2_1_reg[5] ,
    \v3_2_1_reg[6] ,
    \v3_2_1_reg[7] ,
    \v3_2_1_reg[8] ,
    \v3_2_1_reg[9] ,
    \v3_2_1_reg[10] ,
    \v3_2_1_reg[11] ,
    \v3_2_1_reg[12] ,
    \v3_2_1_reg[13] ,
    \v3_2_1_reg[14] ,
    \v3_2_1_reg[15] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_7_1,
    cont_bits2_8_1,
    cont_bits2_9_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    Q,
    s_95,
    tmp_25,
    \tmp_253[0]_i_2_0 ,
    tmp_11,
    tmp_204,
    tmp_210,
    tmp_212,
    tmp_214,
    s_94,
    s_96,
    \tmp_253_reg[0] ,
    \tmp_253_reg[0]_0 ,
    \tmp_253_reg[0]_1 ,
    \tmp_253_reg[0]_2 ,
    \is_SPI_MNGR_39_reg[0]_0 ,
    s_79,
    \cnt_clk_6[14]_i_13 ,
    s_84,
    s_89,
    \is_SPI_MNGR_39_reg[0]_1 ,
    \is_SPI_MNGR_39_reg[0]_2 ,
    \is_SPI_MNGR_39_reg[0]_3 ,
    s_174,
    s_175,
    s_177,
    s_176,
    \cont_bits2_reg_reg[0][0]_i_14__1 ,
    \cont_bits2_reg_reg[0][0]_i_14__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_14__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_45__0_0 ,
    \cont_bits2_reg_reg[0][0]_i_45__0_1 ,
    clk_enable,
    clk,
    rst);
  output \tmp_11_reg[0] ;
  output \is_SPI_MNGR_39_reg[3] ;
  output \is_SPI_MNGR_39_reg[4] ;
  output \tmp_45_reg[0] ;
  output \is_SPI_MNGR_39_reg[3]_0 ;
  output \is_SPI_MNGR_39_reg[0] ;
  output s_23_reg;
  output s_57_reg;
  output \tmp_108_reg[1] ;
  output s_57_reg_0;
  output \tmp_108_reg[3] ;
  output s_57_reg_1;
  output \tmp_108_reg[9] ;
  output s_57_reg_2;
  output \tmp_108_reg[11] ;
  output s_57_reg_3;
  output \tmp_108_reg[13] ;
  output s_57_reg_4;
  output \tmp_108_reg[15] ;
  output s_58_reg;
  output s_57_reg_5;
  output s_57_reg_6;
  output s_57_reg_7;
  output s_57_reg_8;
  output s_57_reg_9;
  output s_57_reg_10;
  output s_58_reg_0;
  output \v3_2_1_reg[0] ;
  output \v3_2_1_reg[1] ;
  output \v3_2_1_reg[2] ;
  output \v3_2_1_reg[3] ;
  output \v3_2_1_reg[4] ;
  output \v3_2_1_reg[5] ;
  output \v3_2_1_reg[6] ;
  output \v3_2_1_reg[7] ;
  output \v3_2_1_reg[8] ;
  output \v3_2_1_reg[9] ;
  output \v3_2_1_reg[10] ;
  output \v3_2_1_reg[11] ;
  output \v3_2_1_reg[12] ;
  output \v3_2_1_reg[13] ;
  output \v3_2_1_reg[14] ;
  output \v3_2_1_reg[15] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_7_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input [4:0]Q;
  input s_95;
  input [1:0]tmp_25;
  input \tmp_253[0]_i_2_0 ;
  input [0:0]tmp_11;
  input tmp_204;
  input tmp_210;
  input tmp_212;
  input tmp_214;
  input s_94;
  input s_96;
  input \tmp_253_reg[0] ;
  input \tmp_253_reg[0]_0 ;
  input \tmp_253_reg[0]_1 ;
  input \tmp_253_reg[0]_2 ;
  input \is_SPI_MNGR_39_reg[0]_0 ;
  input s_79;
  input [0:0]\cnt_clk_6[14]_i_13 ;
  input s_84;
  input s_89;
  input \is_SPI_MNGR_39_reg[0]_1 ;
  input [0:0]\is_SPI_MNGR_39_reg[0]_2 ;
  input \is_SPI_MNGR_39_reg[0]_3 ;
  input s_174;
  input s_175;
  input s_177;
  input s_176;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1 ;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_0 ;
  input [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_45__0_0 ;
  input \cont_bits2_reg_reg[0][0]_i_45__0_1 ;
  input clk_enable;
  input clk;
  input rst;

  wire [4:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cnt_clk_6[14]_i_13 ;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_603 ;
  wire [0:0]\cont_bits2_16_reg[10]_593 ;
  wire [0:0]\cont_bits2_16_reg[11]_592 ;
  wire [0:0]\cont_bits2_16_reg[1]_602 ;
  wire [0:0]\cont_bits2_16_reg[2]_601 ;
  wire [0:0]\cont_bits2_16_reg[3]_600 ;
  wire [0:0]\cont_bits2_16_reg[4]_599 ;
  wire [0:0]\cont_bits2_16_reg[5]_598 ;
  wire [0:0]\cont_bits2_16_reg[6]_597 ;
  wire [0:0]\cont_bits2_16_reg[7]_596 ;
  wire [0:0]\cont_bits2_16_reg[8]_595 ;
  wire [0:0]\cont_bits2_16_reg[9]_594 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_13__0_n_0 ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__12_n_0 ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_0 ;
  wire [15:0]\cont_bits2_reg_reg[0][0]_i_14__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_15__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_16__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_29_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_31_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_34_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_35_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_36_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_37_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_39_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_40_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_41_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_42_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_43_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_45__0_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_45__0_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_45_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_46_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_47_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_48_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_49_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_50_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_51_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_52_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_53_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_55_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_56_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_57_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_58_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_59__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_60_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_61__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_62__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_63__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_64__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_65__0_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_66_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_68_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_69_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__12_n_0 ;
  wire \cont_bits2_reg_reg[10][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[10][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[11][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[11][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[5][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[5][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__12_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__12_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg[9][0]_i_2__0_n_0 ;
  wire \cont_bits2_reg_reg[9][0]_i_3__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21__0_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21__0_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21__0_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21__0_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_24_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_24_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_24_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_24_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_30_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_30_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_30_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_32_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_32_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_32_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_32_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_33_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_33_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_33_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_33_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_38_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_38_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_38_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_38_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_44_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_44_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_44_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_44_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_54_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_54_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_54_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_54_n_3 ;
  wire \is_SPI_MNGR_39[0]_i_3_n_0 ;
  wire \is_SPI_MNGR_39[0]_i_4_n_0 ;
  wire \is_SPI_MNGR_39[0]_i_8_n_0 ;
  wire \is_SPI_MNGR_39_reg[0] ;
  wire \is_SPI_MNGR_39_reg[0]_0 ;
  wire \is_SPI_MNGR_39_reg[0]_1 ;
  wire [0:0]\is_SPI_MNGR_39_reg[0]_2 ;
  wire \is_SPI_MNGR_39_reg[0]_3 ;
  wire \is_SPI_MNGR_39_reg[3] ;
  wire \is_SPI_MNGR_39_reg[3]_0 ;
  wire \is_SPI_MNGR_39_reg[4] ;
  wire [1:1]k;
  wire \k[0]_i_1__12_n_0 ;
  wire \k[31]_i_10__4_n_0 ;
  wire \k[31]_i_11__4_n_0 ;
  wire \k[31]_i_12__4_n_0 ;
  wire \k[31]_i_14__4_n_0 ;
  wire \k[31]_i_15__4_n_0 ;
  wire \k[31]_i_16__4_n_0 ;
  wire \k[31]_i_17__4_n_0 ;
  wire \k[31]_i_18__4_n_0 ;
  wire \k[31]_i_19__4_n_0 ;
  wire \k[31]_i_20__4_n_0 ;
  wire \k[31]_i_21__4_n_0 ;
  wire \k[31]_i_23__4_n_0 ;
  wire \k[31]_i_24__4_n_0 ;
  wire \k[31]_i_25__4_n_0 ;
  wire \k[31]_i_26__4_n_0 ;
  wire \k[31]_i_27__4_n_0 ;
  wire \k[31]_i_28__4_n_0 ;
  wire \k[31]_i_29__4_n_0 ;
  wire \k[31]_i_30__4_n_0 ;
  wire \k[31]_i_31__4_n_0 ;
  wire \k[31]_i_32__4_n_0 ;
  wire \k[31]_i_33__4_n_0 ;
  wire \k[31]_i_34__4_n_0 ;
  wire \k[31]_i_35__4_n_0 ;
  wire \k[31]_i_36__4_n_0 ;
  wire \k[31]_i_37__4_n_0 ;
  wire \k[31]_i_5__4_n_0 ;
  wire \k[31]_i_6__4_n_0 ;
  wire \k[31]_i_7__4_n_0 ;
  wire \k[31]_i_8__4_n_0 ;
  wire \k[31]_i_9__4_n_0 ;
  wire \k_reg[12]_i_1__12_n_0 ;
  wire \k_reg[12]_i_1__12_n_1 ;
  wire \k_reg[12]_i_1__12_n_2 ;
  wire \k_reg[12]_i_1__12_n_3 ;
  wire \k_reg[16]_i_1__12_n_0 ;
  wire \k_reg[16]_i_1__12_n_1 ;
  wire \k_reg[16]_i_1__12_n_2 ;
  wire \k_reg[16]_i_1__12_n_3 ;
  wire \k_reg[20]_i_1__12_n_0 ;
  wire \k_reg[20]_i_1__12_n_1 ;
  wire \k_reg[20]_i_1__12_n_2 ;
  wire \k_reg[20]_i_1__12_n_3 ;
  wire \k_reg[24]_i_1__12_n_0 ;
  wire \k_reg[24]_i_1__12_n_1 ;
  wire \k_reg[24]_i_1__12_n_2 ;
  wire \k_reg[24]_i_1__12_n_3 ;
  wire \k_reg[28]_i_1__12_n_0 ;
  wire \k_reg[28]_i_1__12_n_1 ;
  wire \k_reg[28]_i_1__12_n_2 ;
  wire \k_reg[28]_i_1__12_n_3 ;
  wire \k_reg[31]_i_13__4_n_0 ;
  wire \k_reg[31]_i_13__4_n_1 ;
  wire \k_reg[31]_i_13__4_n_2 ;
  wire \k_reg[31]_i_13__4_n_3 ;
  wire \k_reg[31]_i_22__4_n_0 ;
  wire \k_reg[31]_i_22__4_n_1 ;
  wire \k_reg[31]_i_22__4_n_2 ;
  wire \k_reg[31]_i_22__4_n_3 ;
  wire \k_reg[31]_i_2__12_n_2 ;
  wire \k_reg[31]_i_2__12_n_3 ;
  wire \k_reg[31]_i_3__4_n_0 ;
  wire \k_reg[31]_i_3__4_n_1 ;
  wire \k_reg[31]_i_3__4_n_2 ;
  wire \k_reg[31]_i_3__4_n_3 ;
  wire \k_reg[31]_i_4__4_n_0 ;
  wire \k_reg[31]_i_4__4_n_1 ;
  wire \k_reg[31]_i_4__4_n_2 ;
  wire \k_reg[31]_i_4__4_n_3 ;
  wire \k_reg[4]_i_1__12_n_0 ;
  wire \k_reg[4]_i_1__12_n_1 ;
  wire \k_reg[4]_i_1__12_n_2 ;
  wire \k_reg[4]_i_1__12_n_3 ;
  wire \k_reg[8]_i_1__12_n_0 ;
  wire \k_reg[8]_i_1__12_n_1 ;
  wire \k_reg[8]_i_1__12_n_2 ;
  wire \k_reg[8]_i_1__12_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire s_174;
  wire s_175;
  wire s_176;
  wire s_177;
  wire s_23_reg;
  wire s_57_reg;
  wire s_57_reg_0;
  wire s_57_reg_1;
  wire s_57_reg_10;
  wire s_57_reg_2;
  wire s_57_reg_3;
  wire s_57_reg_4;
  wire s_57_reg_5;
  wire s_57_reg_6;
  wire s_57_reg_7;
  wire s_57_reg_8;
  wire s_57_reg_9;
  wire s_58_reg;
  wire s_58_reg_0;
  wire s_79;
  wire s_84;
  wire s_89;
  wire s_94;
  wire s_95;
  wire s_96;
  wire [31:0]sel0;
  wire \tmp_108_reg[11] ;
  wire \tmp_108_reg[13] ;
  wire \tmp_108_reg[15] ;
  wire \tmp_108_reg[1] ;
  wire \tmp_108_reg[3] ;
  wire \tmp_108_reg[9] ;
  wire [0:0]tmp_11;
  wire \tmp_11_reg[0] ;
  wire tmp_204;
  wire tmp_210;
  wire tmp_212;
  wire tmp_214;
  wire [1:0]tmp_25;
  wire \tmp_253[0]_i_2_0 ;
  wire \tmp_253[0]_i_6_n_0 ;
  wire \tmp_253[0]_i_9_n_0 ;
  wire \tmp_253_reg[0] ;
  wire \tmp_253_reg[0]_0 ;
  wire \tmp_253_reg[0]_1 ;
  wire \tmp_253_reg[0]_2 ;
  wire \tmp_45_reg[0] ;
  wire \v3_2_1_reg[0] ;
  wire \v3_2_1_reg[10] ;
  wire \v3_2_1_reg[11] ;
  wire \v3_2_1_reg[12] ;
  wire \v3_2_1_reg[13] ;
  wire \v3_2_1_reg[14] ;
  wire \v3_2_1_reg[15] ;
  wire \v3_2_1_reg[1] ;
  wire \v3_2_1_reg[2] ;
  wire \v3_2_1_reg[3] ;
  wire \v3_2_1_reg[4] ;
  wire \v3_2_1_reg[5] ;
  wire \v3_2_1_reg[6] ;
  wire \v3_2_1_reg[7] ;
  wire \v3_2_1_reg[8] ;
  wire \v3_2_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[0][0]_i_30_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__4_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__4_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__12_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__12_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__4_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__4_O_UNCONNECTED ;

  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT2 #(
    .INIT(4'h1)) 
    \Delay8_reg[0]_i_7 
       (.I0(s_174),
        .I1(s_175),
        .O(s_23_reg));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cont_bits2_reg_reg[0][0]_i_10__12 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \cont_bits2_reg_reg[0][0]_i_11__12 
       (.I0(\v3_2_1_reg[5] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1 [5]),
        .I2(s_58_reg),
        .I3(\cont_bits2_reg_reg[0][0]_i_14__1_0 [5]),
        .I4(s_58_reg_0),
        .I5(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \cont_bits2_reg_reg[0][0]_i_12__12 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\v3_2_1_reg[6] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1 [6]),
        .I3(s_58_reg),
        .I4(\cont_bits2_reg_reg[0][0]_i_14__1_0 [6]),
        .I5(s_58_reg_0),
        .O(\cont_bits2_reg_reg[0][0]_i_12__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \cont_bits2_reg_reg[0][0]_i_13__0 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\v3_2_1_reg[4] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1 [4]),
        .I3(s_58_reg),
        .I4(\cont_bits2_reg_reg[0][0]_i_14__1_0 [4]),
        .I5(s_58_reg_0),
        .O(\cont_bits2_reg_reg[0][0]_i_13__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_14__12 
       (.I0(s_57_reg_10),
        .I1(s_57_reg_4),
        .I2(\v3_2_1_reg[14] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[15] ),
        .I5(\v3_2_1_reg[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_14__12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_15__0 
       (.I0(s_57_reg_9),
        .I1(s_57_reg_3),
        .I2(\v3_2_1_reg[12] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[13] ),
        .I5(\v3_2_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_15__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_16__0 
       (.I0(s_57_reg_6),
        .I1(s_57_reg_0),
        .I2(\v3_2_1_reg[2] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[3] ),
        .I5(\v3_2_1_reg[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_16__0_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_17__12 
       (.I0(s_57_reg_5),
        .I1(s_57_reg),
        .I2(\v3_2_1_reg[0] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[1] ),
        .I5(\v3_2_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_18__12 
       (.I0(s_57_reg_8),
        .I1(s_57_reg_2),
        .I2(\v3_2_1_reg[10] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[11] ),
        .I5(\v3_2_1_reg[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__12_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_19__12 
       (.I0(s_57_reg_7),
        .I1(s_57_reg_1),
        .I2(\v3_2_1_reg[8] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\tmp_108_reg[9] ),
        .I5(\v3_2_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[0][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_6__14_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_7__12_n_0 ),
        .O(\cont_bits2_16_reg[0]_603 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_20__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_23__11_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_25__11_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_22__12 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[0][0]_i_31_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_23__11 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_23__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_23__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [7]),
        .O(\v3_2_1_reg[7] ));
  LUT6 #(
    .INIT(64'hFFFFFFFF55555554)) 
    \cont_bits2_reg_reg[0][0]_i_24__13 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(s_176),
        .I2(s_177),
        .I3(s_174),
        .I4(s_175),
        .I5(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .O(s_58_reg));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_25__11 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_25__11_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    \cont_bits2_reg_reg[0][0]_i_25__14 
       (.I0(s_176),
        .I1(s_177),
        .I2(s_174),
        .I3(s_175),
        .I4(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I5(\is_SPI_MNGR_39_reg[3] ),
        .O(s_58_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__11 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_26__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [5]),
        .O(\v3_2_1_reg[5] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__11 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair71" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_27__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [6]),
        .O(\v3_2_1_reg[6] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__11 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair70" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_28__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [4]),
        .O(\v3_2_1_reg[4] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_29 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_29_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_29__0 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [14]),
        .O(s_57_reg_10));
  LUT6 #(
    .INIT(64'hAAAA8A8AAAA08A80)) 
    \cont_bits2_reg_reg[0][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_8__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_9__12_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_10__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_11__12_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_12__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_13__0_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_30 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [14]),
        .O(s_57_reg_4));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_31 
       (.I0(\cont_bits2_reg_reg[0][0]_i_43_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[0][0]_i_45_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_31_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_31__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [14]),
        .O(\v3_2_1_reg[14] ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_32 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [15]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [15]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[15] ));
  (* SOFT_HLUTNM = "soft_lutpair75" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_33 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [15]),
        .O(\v3_2_1_reg[15] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_34 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_34_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_34__0 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [12]),
        .O(s_57_reg_9));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_35 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_35_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_35__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [12]),
        .O(s_57_reg_3));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_36 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_36_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_36__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [12]),
        .O(\v3_2_1_reg[12] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_37 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_37_n_0 ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_37__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [13]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [13]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[13] ));
  (* SOFT_HLUTNM = "soft_lutpair74" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_38 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [13]),
        .O(\v3_2_1_reg[13] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_39 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[0][0]_i_39_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_39__0 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [2]),
        .O(s_57_reg_6));
  LUT6 #(
    .INIT(64'hA0C0C0000000000A)) 
    \cont_bits2_reg_reg[0][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_15__0_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_40 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[0][0]_i_40_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_40__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [2]),
        .O(s_57_reg_0));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_41 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[0][0]_i_41_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_41__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [2]),
        .O(\v3_2_1_reg[2] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_42 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[0][0]_i_42_n_0 ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_42__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [3]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [3]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[3] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_43 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[0][0]_i_43_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair69" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_43__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [3]),
        .O(\v3_2_1_reg[3] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_44 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [0]),
        .O(s_57_reg_5));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_45 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[0][0]_i_45_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_45__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [0]),
        .O(s_57_reg));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_46 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_46_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_46__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [0]),
        .O(\v3_2_1_reg[0] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_47 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_47_n_0 ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_47__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [1]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [1]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_48 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_48_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair68" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_48__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [1]),
        .O(\v3_2_1_reg[1] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_49 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_49_n_0 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_49__0 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [10]),
        .O(s_57_reg_8));
  LUT6 #(
    .INIT(64'h0000000A0A0C0C00)) 
    \cont_bits2_reg_reg[0][0]_i_4__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_16__0_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_17__12_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_50 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_50_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_50__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [10]),
        .O(s_57_reg_2));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_51 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_51_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_51__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [10]),
        .O(\v3_2_1_reg[10] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_52 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_52_n_0 ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_52__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [11]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [11]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[11] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_53 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_53_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair73" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_53__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [11]),
        .O(\v3_2_1_reg[11] ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[0][0]_i_54 
       (.I0(\is_SPI_MNGR_39_reg[3] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I2(s_23_reg),
        .I3(s_177),
        .I4(s_176),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1_0 [8]),
        .O(s_57_reg_7));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_55 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[0][0]_i_55_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAFFFB00000000)) 
    \cont_bits2_reg_reg[0][0]_i_55__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(s_23_reg),
        .I2(s_177),
        .I3(s_176),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__1 [8]),
        .O(s_57_reg_1));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_56 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[0][0]_i_56_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_56__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [8]),
        .O(\v3_2_1_reg[8] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_57 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[0][0]_i_57_n_0 ));
  LUT5 #(
    .INIT(32'hAA00AAAC)) 
    \cont_bits2_reg_reg[0][0]_i_57__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1 [9]),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1_0 [9]),
        .I2(\cont_bits2_reg_reg[0][0]_i_69_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I4(\is_SPI_MNGR_39_reg[3] ),
        .O(\tmp_108_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_58 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[0][0]_i_58_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair72" *) 
  LUT3 #(
    .INIT(8'h40)) 
    \cont_bits2_reg_reg[0][0]_i_58__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_68_n_0 ),
        .I1(\is_SPI_MNGR_39_reg[3] ),
        .I2(\cont_bits2_reg_reg[0][0]_i_14__1_1 [9]),
        .O(\v3_2_1_reg[9] ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_59__0 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[0][0]_i_59__0_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0A0C0C000)) 
    \cont_bits2_reg_reg[0][0]_i_5__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_18__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_19__12_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_60 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[0][0]_i_60_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_61__0 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[0][0]_i_61__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_62__0 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[0][0]_i_62__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_63__0 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[0][0]_i_63__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_64__0 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[0][0]_i_64__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_65__0 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[0][0]_i_65__0_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_66 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[0][0]_i_66_n_0 ));
  LUT3 #(
    .INIT(8'hDF)) 
    \cont_bits2_reg_reg[0][0]_i_68 
       (.I0(\cont_bits2_reg_reg[0][0]_i_45__0_0 ),
        .I1(\is_SPI_MNGR_39_reg[3]_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_45__0_1 ),
        .O(\cont_bits2_reg_reg[0][0]_i_68_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair67" *) 
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_69 
       (.I0(s_176),
        .I1(s_177),
        .I2(s_174),
        .I3(s_175),
        .O(\cont_bits2_reg_reg[0][0]_i_69_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cont_bits2_reg_reg[0][0]_i_6__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[0][0]_i_6__14_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[0][0]_i_7__12 
       (.I0(cont_bits2_0_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT4 #(
    .INIT(16'h5402)) 
    \cont_bits2_reg_reg[0][0]_i_8__12 
       (.I0(\k_reg_n_0_[3] ),
        .I1(\k_reg_n_0_[1] ),
        .I2(\k_reg_n_0_[0] ),
        .I3(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__12_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \cont_bits2_reg_reg[0][0]_i_9__12 
       (.I0(\v3_2_1_reg[7] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_14__1 [7]),
        .I2(s_58_reg),
        .I3(\cont_bits2_reg_reg[0][0]_i_14__1_0 [7]),
        .I4(s_58_reg_0),
        .I5(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[10][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[10][0]_i_2__0_n_0 ),
        .I5(\cont_bits2_reg_reg[10][0]_i_3__0_n_0 ),
        .O(\cont_bits2_16_reg[10]_593 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \cont_bits2_reg_reg[10][0]_i_2__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[10][0]_i_2__0_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair66" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[10][0]_i_3__0 
       (.I0(cont_bits2_10_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[10][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[11][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[11][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[11][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[11]_592 ));
  (* SOFT_HLUTNM = "soft_lutpair65" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[11][0]_i_2__0 
       (.I0(cont_bits2_11_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[11][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \cont_bits2_reg_reg[11][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[11][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[1][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[1][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[1][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[1]_602 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[1][0]_i_2__0 
       (.I0(cont_bits2_1_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[1][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \cont_bits2_reg_reg[1][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[2][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[2][0]_i_2__12_n_0 ),
        .I5(\cont_bits2_reg_reg[2][0]_i_3__0_n_0 ),
        .O(\cont_bits2_16_reg[2]_601 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[2][0]_i_2__12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[2][0]_i_3__0 
       (.I0(cont_bits2_2_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[2][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[3][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[3][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[3][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[3]_600 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[3][0]_i_2__0 
       (.I0(cont_bits2_3_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \cont_bits2_reg_reg[3][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[3][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[4][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[4][0]_i_2__12_n_0 ),
        .I5(\cont_bits2_reg_reg[4][0]_i_3__0_n_0 ),
        .O(\cont_bits2_16_reg[4]_599 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cont_bits2_reg_reg[4][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[4][0]_i_2__12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[4][0]_i_3__0 
       (.I0(cont_bits2_4_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[4][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[5][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[5][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[5][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[5]_598 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[5][0]_i_2__0 
       (.I0(cont_bits2_5_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[5][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \cont_bits2_reg_reg[5][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[5][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[6][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[6][0]_i_2__12_n_0 ),
        .I5(\cont_bits2_reg_reg[6][0]_i_3__0_n_0 ),
        .O(\cont_bits2_16_reg[6]_597 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[6][0]_i_2__12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[6][0]_i_3__0 
       (.I0(cont_bits2_6_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[6][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[7][0]_i_1__0 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__12_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[7]_596 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[7][0]_i_2__0 
       (.I0(cont_bits2_7_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[7][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[8][0]_i_1__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__12_n_0 ),
        .I5(\cont_bits2_reg_reg[8][0]_i_3__0_n_0 ),
        .O(\cont_bits2_16_reg[8]_595 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cont_bits2_reg_reg[8][0]_i_2__12 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__12_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[8][0]_i_3__0 
       (.I0(cont_bits2_8_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[8][0]_i_3__0_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[9][0]_i_1__0 
       (.I0(\cont_bits2_reg_reg[9][0]_i_2__0_n_0 ),
        .I1(\cont_bits2_reg_reg[9][0]_i_3__0_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__12_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3__0_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__12_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__12_n_0 ),
        .O(\cont_bits2_16_reg[9]_594 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[9][0]_i_2__0 
       (.I0(cont_bits2_9_1),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[9][0]_i_2__0_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cont_bits2_reg_reg[9][0]_i_3__0 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__12_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__12_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[9][0]_i_3__0_n_0 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_603 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_21__0 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_21__0_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_21__0_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_21__0_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_21__0_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[0][0]_i_26__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__11_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[0][0]_i_29_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_24 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_33_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_24_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_24_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_24_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_24_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_34_n_0 ,\cont_bits2_reg_reg[0][0]_i_35_n_0 ,\cont_bits2_reg_reg[0][0]_i_36_n_0 ,\cont_bits2_reg_reg[0][0]_i_37_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_30 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_38_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[0][0]_i_30_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[0][0]_i_30_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_30_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_30_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[0][0]_i_39_n_0 ,\cont_bits2_reg_reg[0][0]_i_40_n_0 ,\cont_bits2_reg_reg[0][0]_i_41_n_0 ,\cont_bits2_reg_reg[0][0]_i_42_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_32 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_24_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_32_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_32_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_32_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_32_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_46_n_0 ,\cont_bits2_reg_reg[0][0]_i_47_n_0 ,\cont_bits2_reg_reg[0][0]_i_48_n_0 ,\cont_bits2_reg_reg[0][0]_i_49_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_33 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_21__0_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_33_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_33_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_33_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_33_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_50_n_0 ,\cont_bits2_reg_reg[0][0]_i_51_n_0 ,\cont_bits2_reg_reg[0][0]_i_52_n_0 ,\cont_bits2_reg_reg[0][0]_i_53_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_38 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_54_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_38_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_38_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_38_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_38_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[0][0]_i_55_n_0 ,\cont_bits2_reg_reg[0][0]_i_56_n_0 ,\cont_bits2_reg_reg[0][0]_i_57_n_0 ,\cont_bits2_reg_reg[0][0]_i_58_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_44 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_32_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_44_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_44_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_44_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_44_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[0][0]_i_59__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_60_n_0 ,\cont_bits2_reg_reg[0][0]_i_61__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_62__0_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_54 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_44_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_54_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_54_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_54_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_54_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[0][0]_i_63__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_64__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_65__0_n_0 ,\cont_bits2_reg_reg[0][0]_i_66_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_593 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_592 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_602 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_601 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_600 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_599 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_598 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_597 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_596 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_595 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_594 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  LUT5 #(
    .INIT(32'hAAAAAAEF)) 
    \is_SPI_MNGR_39[0]_i_1 
       (.I0(\is_SPI_MNGR_39_reg[4] ),
        .I1(\is_SPI_MNGR_39[0]_i_3_n_0 ),
        .I2(\is_SPI_MNGR_39[0]_i_4_n_0 ),
        .I3(Q[3]),
        .I4(\tmp_45_reg[0] ),
        .O(\is_SPI_MNGR_39_reg[3] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT5 #(
    .INIT(32'hBFAAAAAA)) 
    \is_SPI_MNGR_39[0]_i_2 
       (.I0(Q[4]),
        .I1(Q[1]),
        .I2(Q[2]),
        .I3(Q[0]),
        .I4(Q[3]),
        .O(\is_SPI_MNGR_39_reg[4] ));
  LUT5 #(
    .INIT(32'hFFFFAAAE)) 
    \is_SPI_MNGR_39[0]_i_3 
       (.I0(\is_SPI_MNGR_39_reg[0] ),
        .I1(\is_SPI_MNGR_39_reg[0]_0 ),
        .I2(Q[1]),
        .I3(Q[0]),
        .I4(Q[2]),
        .O(\is_SPI_MNGR_39[0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h20220000FFFFFFFF)) 
    \is_SPI_MNGR_39[0]_i_4 
       (.I0(s_94),
        .I1(s_96),
        .I2(s_95),
        .I3(tmp_25[0]),
        .I4(\tmp_11_reg[0] ),
        .I5(\is_SPI_MNGR_39[0]_i_8_n_0 ),
        .O(\is_SPI_MNGR_39[0]_i_4_n_0 ));
  LUT6 #(
    .INIT(64'hF0F000F050503030)) 
    \is_SPI_MNGR_39[0]_i_5 
       (.I0(\is_SPI_MNGR_39_reg[0]_1 ),
        .I1(\is_SPI_MNGR_39_reg[0]_2 ),
        .I2(Q[2]),
        .I3(\is_SPI_MNGR_39_reg[0]_3 ),
        .I4(Q[0]),
        .I5(Q[1]),
        .O(\tmp_45_reg[0] ));
  LUT6 #(
    .INIT(64'h4444444400004440)) 
    \is_SPI_MNGR_39[0]_i_6 
       (.I0(Q[0]),
        .I1(Q[1]),
        .I2(s_79),
        .I3(\cnt_clk_6[14]_i_13 ),
        .I4(s_84),
        .I5(s_89),
        .O(\is_SPI_MNGR_39_reg[0] ));
  LUT6 #(
    .INIT(64'h0000FF0DFFFFFFFF)) 
    \is_SPI_MNGR_39[0]_i_7 
       (.I0(tmp_11),
        .I1(tmp_204),
        .I2(tmp_210),
        .I3(tmp_212),
        .I4(tmp_214),
        .I5(s_95),
        .O(\tmp_11_reg[0] ));
  (* SOFT_HLUTNM = "soft_lutpair64" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \is_SPI_MNGR_39[0]_i_8 
       (.I0(Q[0]),
        .I1(Q[1]),
        .O(\is_SPI_MNGR_39[0]_i_8_n_0 ));
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__12 
       (.I0(\k_reg[31]_i_3__4_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__12_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__4 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__4 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__4 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__4 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__4 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__4 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__4 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__4 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__4 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__12 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__4_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__4 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__4 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__4 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__4 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__4 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__4 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__4 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__4 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__4 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__4 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__4 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__4 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__4 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__4 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__4 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__4_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__4 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__4 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__4_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__4 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__4 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__4 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__4_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__4 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__4_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__4 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__4_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__12_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__12 
       (.CI(\k_reg[8]_i_1__12_n_0 ),
        .CO({\k_reg[12]_i_1__12_n_0 ,\k_reg[12]_i_1__12_n_1 ,\k_reg[12]_i_1__12_n_2 ,\k_reg[12]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__12 
       (.CI(\k_reg[12]_i_1__12_n_0 ),
        .CO({\k_reg[16]_i_1__12_n_0 ,\k_reg[16]_i_1__12_n_1 ,\k_reg[16]_i_1__12_n_2 ,\k_reg[16]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__12 
       (.CI(\k_reg[16]_i_1__12_n_0 ),
        .CO({\k_reg[20]_i_1__12_n_0 ,\k_reg[20]_i_1__12_n_1 ,\k_reg[20]_i_1__12_n_2 ,\k_reg[20]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__12 
       (.CI(\k_reg[20]_i_1__12_n_0 ),
        .CO({\k_reg[24]_i_1__12_n_0 ,\k_reg[24]_i_1__12_n_1 ,\k_reg[24]_i_1__12_n_2 ,\k_reg[24]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__12 
       (.CI(\k_reg[24]_i_1__12_n_0 ),
        .CO({\k_reg[28]_i_1__12_n_0 ,\k_reg[28]_i_1__12_n_1 ,\k_reg[28]_i_1__12_n_2 ,\k_reg[28]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__4 
       (.CI(\k_reg[31]_i_22__4_n_0 ),
        .CO({\k_reg[31]_i_13__4_n_0 ,\k_reg[31]_i_13__4_n_1 ,\k_reg[31]_i_13__4_n_2 ,\k_reg[31]_i_13__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__4_n_0 ,\k[31]_i_24__4_n_0 ,\k[31]_i_25__4_n_0 ,\k[31]_i_26__4_n_0 }),
        .O(\NLW_k_reg[31]_i_13__4_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__4_n_0 ,\k[31]_i_28__4_n_0 ,\k[31]_i_29__4_n_0 ,\k[31]_i_30__4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__4 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__4_n_0 ,\k_reg[31]_i_22__4_n_1 ,\k_reg[31]_i_22__4_n_2 ,\k_reg[31]_i_22__4_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__4_n_0 ,\k[31]_i_32__4_n_0 ,1'b0,\k[31]_i_33__4_n_0 }),
        .O(\NLW_k_reg[31]_i_22__4_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__4_n_0 ,\k[31]_i_35__4_n_0 ,\k[31]_i_36__4_n_0 ,\k[31]_i_37__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__12 
       (.CI(\k_reg[28]_i_1__12_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__12_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__12_n_2 ,\k_reg[31]_i_2__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__12_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__4 
       (.CI(\k_reg[31]_i_4__4_n_0 ),
        .CO({\k_reg[31]_i_3__4_n_0 ,\k_reg[31]_i_3__4_n_1 ,\k_reg[31]_i_3__4_n_2 ,\k_reg[31]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__4_n_0 ,\k[31]_i_6__4_n_0 ,\k[31]_i_7__4_n_0 ,\k[31]_i_8__4_n_0 }),
        .O(\NLW_k_reg[31]_i_3__4_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__4_n_0 ,\k[31]_i_10__4_n_0 ,\k[31]_i_11__4_n_0 ,\k[31]_i_12__4_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__4 
       (.CI(\k_reg[31]_i_13__4_n_0 ),
        .CO({\k_reg[31]_i_4__4_n_0 ,\k_reg[31]_i_4__4_n_1 ,\k_reg[31]_i_4__4_n_2 ,\k_reg[31]_i_4__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__4_n_0 ,\k[31]_i_15__4_n_0 ,\k[31]_i_16__4_n_0 ,\k[31]_i_17__4_n_0 }),
        .O(\NLW_k_reg[31]_i_4__4_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__4_n_0 ,\k[31]_i_19__4_n_0 ,\k[31]_i_20__4_n_0 ,\k[31]_i_21__4_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__12 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__12_n_0 ,\k_reg[4]_i_1__12_n_1 ,\k_reg[4]_i_1__12_n_2 ,\k_reg[4]_i_1__12_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__12 
       (.CI(\k_reg[4]_i_1__12_n_0 ),
        .CO({\k_reg[8]_i_1__12_n_0 ,\k_reg[8]_i_1__12_n_1 ,\k_reg[8]_i_1__12_n_2 ,\k_reg[8]_i_1__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'h5454545455545555)) 
    \tmp_253[0]_i_2 
       (.I0(\tmp_253_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_253_reg[0]_0 ),
        .I3(\tmp_253[0]_i_6_n_0 ),
        .I4(\tmp_253_reg[0]_1 ),
        .I5(\tmp_253_reg[0]_2 ),
        .O(\is_SPI_MNGR_39_reg[3]_0 ));
  LUT6 #(
    .INIT(64'h4545455555555555)) 
    \tmp_253[0]_i_6 
       (.I0(Q[1]),
        .I1(\tmp_253[0]_i_9_n_0 ),
        .I2(Q[0]),
        .I3(s_95),
        .I4(tmp_25[1]),
        .I5(\tmp_253[0]_i_2_0 ),
        .O(\tmp_253[0]_i_6_n_0 ));
  LUT2 #(
    .INIT(4'hB)) 
    \tmp_253[0]_i_9 
       (.I0(s_96),
        .I1(s_94),
        .O(\tmp_253[0]_i_9_n_0 ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_22
   (\cont_bits2_12[0]_268 ,
    \cont_bits2_12[1]_269 ,
    \cont_bits2_12[2]_270 ,
    \cont_bits2_12[3]_271 ,
    \cont_bits2_12[4]_272 ,
    \cont_bits2_12[5]_273 ,
    \cont_bits2_12[6]_274 ,
    \cont_bits2_12[7]_275 ,
    \cont_bits2_12[8]_276 ,
    \cont_bits2_12[9]_277 ,
    \cont_bits2_12[10]_278 ,
    \cont_bits2_12[11]_279 ,
    tmp_0_15,
    tmp_1_16,
    tmp_2_16,
    tmp_3_16,
    tmp_4_16,
    tmp_5_16,
    tmp_6_16,
    tmp_7_16,
    tmp_8_16,
    tmp_9_16,
    tmp_10_16,
    tmp_11_16,
    rst,
    clk_enable,
    clk,
    \cont_bits2_reg_reg[0][0]_i_2__6_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_14 ,
    \cont_bits2_reg_reg[0][0]_i_2__6_15 ,
    \cont_bits_23_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_280 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_281 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_282 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_283 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_284 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_285 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_286 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_287 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_288 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_289 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_290 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_291 );
  output [0:0]\cont_bits2_12[0]_268 ;
  output [0:0]\cont_bits2_12[1]_269 ;
  output [0:0]\cont_bits2_12[2]_270 ;
  output [0:0]\cont_bits2_12[3]_271 ;
  output [0:0]\cont_bits2_12[4]_272 ;
  output [0:0]\cont_bits2_12[5]_273 ;
  output [0:0]\cont_bits2_12[6]_274 ;
  output [0:0]\cont_bits2_12[7]_275 ;
  output [0:0]\cont_bits2_12[8]_276 ;
  output [0:0]\cont_bits2_12[9]_277 ;
  output [0:0]\cont_bits2_12[10]_278 ;
  output [0:0]\cont_bits2_12[11]_279 ;
  output [0:0]tmp_0_15;
  output [0:0]tmp_1_16;
  output [0:0]tmp_2_16;
  output [0:0]tmp_3_16;
  output [0:0]tmp_4_16;
  output [0:0]tmp_5_16;
  output [0:0]tmp_6_16;
  output [0:0]tmp_7_16;
  output [0:0]tmp_8_16;
  output [0:0]tmp_9_16;
  output [0:0]tmp_10_16;
  output [0:0]tmp_11_16;
  input rst;
  input clk_enable;
  input clk;
  input \cont_bits2_reg_reg[0][0]_i_2__6_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_14 ;
  input \cont_bits2_reg_reg[0][0]_i_2__6_15 ;
  input \cont_bits_23_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_280 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_281 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_282 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_283 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_284 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_285 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_286 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_287 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_288 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_289 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_290 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_291 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_268 ;
  wire [0:0]\cont_bits2_12[10]_278 ;
  wire [0:0]\cont_bits2_12[11]_279 ;
  wire [0:0]\cont_bits2_12[1]_269 ;
  wire [0:0]\cont_bits2_12[2]_270 ;
  wire [0:0]\cont_bits2_12[3]_271 ;
  wire [0:0]\cont_bits2_12[4]_272 ;
  wire [0:0]\cont_bits2_12[5]_273 ;
  wire [0:0]\cont_bits2_12[6]_274 ;
  wire [0:0]\cont_bits2_12[7]_275 ;
  wire [0:0]\cont_bits2_12[8]_276 ;
  wire [0:0]\cont_bits2_12[9]_277 ;
  wire [0:0]\cont_bits2_16_reg[0]_301 ;
  wire [0:0]\cont_bits2_16_reg[10]_293 ;
  wire [0:0]\cont_bits2_16_reg[11]_292 ;
  wire [0:0]\cont_bits2_16_reg[1]_300 ;
  wire [0:0]\cont_bits2_16_reg[2]_299 ;
  wire [0:0]\cont_bits2_16_reg[3]_298 ;
  wire [0:0]\cont_bits2_16_reg[4]_297 ;
  wire [0:0]\cont_bits2_16_reg[5]_296 ;
  wire [0:0]\cont_bits2_16_reg[6]_295 ;
  wire [0:0]\cont_bits2_16_reg[7]_13 ;
  wire [0:0]\cont_bits2_16_reg[8]_294 ;
  wire [0:0]\cont_bits2_16_reg[9]_12 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_280 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_290 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_291 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_281 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_282 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_283 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_284 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_285 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_286 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_287 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_288 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_289 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_15 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__6_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__7_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__6_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__5_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__7_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__5_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__5_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__5_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__5_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__5_n_3 ;
  wire \cont_bits_23_reg[11][0] ;
  wire [1:1]k;
  wire k1_carry__0_i_1__6_n_0;
  wire k1_carry__0_i_2__6_n_0;
  wire k1_carry__0_i_3__6_n_0;
  wire k1_carry__0_i_4__6_n_0;
  wire k1_carry__0_i_5__6_n_0;
  wire k1_carry__0_i_6__6_n_0;
  wire k1_carry__0_i_7__6_n_0;
  wire k1_carry__0_i_8__6_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__6_n_0;
  wire k1_carry__1_i_2__6_n_0;
  wire k1_carry__1_i_3__6_n_0;
  wire k1_carry__1_i_4__6_n_0;
  wire k1_carry__1_i_5__6_n_0;
  wire k1_carry__1_i_6__6_n_0;
  wire k1_carry__1_i_7__6_n_0;
  wire k1_carry__1_i_8__6_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__6_n_0;
  wire k1_carry__2_i_2__6_n_0;
  wire k1_carry__2_i_3__6_n_0;
  wire k1_carry__2_i_4__6_n_0;
  wire k1_carry__2_i_5__6_n_0;
  wire k1_carry__2_i_6__6_n_0;
  wire k1_carry__2_i_7__6_n_0;
  wire k1_carry__2_i_8__6_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__6_n_0;
  wire k1_carry_i_2__6_n_0;
  wire k1_carry_i_3__6_n_0;
  wire k1_carry_i_4__6_n_0;
  wire k1_carry_i_5__6_n_0;
  wire k1_carry_i_6__6_n_0;
  wire k1_carry_i_7__6_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__6_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__6_n_0 ;
  wire \k_reg[12]_i_1__6_n_1 ;
  wire \k_reg[12]_i_1__6_n_2 ;
  wire \k_reg[12]_i_1__6_n_3 ;
  wire \k_reg[16]_i_1__6_n_0 ;
  wire \k_reg[16]_i_1__6_n_1 ;
  wire \k_reg[16]_i_1__6_n_2 ;
  wire \k_reg[16]_i_1__6_n_3 ;
  wire \k_reg[20]_i_1__6_n_0 ;
  wire \k_reg[20]_i_1__6_n_1 ;
  wire \k_reg[20]_i_1__6_n_2 ;
  wire \k_reg[20]_i_1__6_n_3 ;
  wire \k_reg[24]_i_1__6_n_0 ;
  wire \k_reg[24]_i_1__6_n_1 ;
  wire \k_reg[24]_i_1__6_n_2 ;
  wire \k_reg[24]_i_1__6_n_3 ;
  wire \k_reg[28]_i_1__6_n_0 ;
  wire \k_reg[28]_i_1__6_n_1 ;
  wire \k_reg[28]_i_1__6_n_2 ;
  wire \k_reg[28]_i_1__6_n_3 ;
  wire \k_reg[31]_i_2__6_n_2 ;
  wire \k_reg[31]_i_2__6_n_3 ;
  wire \k_reg[4]_i_1__6_n_0 ;
  wire \k_reg[4]_i_1__6_n_1 ;
  wire \k_reg[4]_i_1__6_n_2 ;
  wire \k_reg[4]_i_1__6_n_3 ;
  wire \k_reg[8]_i_1__6_n_0 ;
  wire \k_reg[8]_i_1__6_n_1 ;
  wire \k_reg[8]_i_1__6_n_2 ;
  wire \k_reg[8]_i_1__6_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_15;
  wire [0:0]tmp_10_16;
  wire [0:0]tmp_11_16;
  wire [0:0]tmp_1_16;
  wire [0:0]tmp_2_16;
  wire tmp_3;
  wire [0:0]tmp_3_16;
  wire [0:0]tmp_4_16;
  wire [0:0]tmp_5_16;
  wire [0:0]tmp_6_16;
  wire [0:0]tmp_7_16;
  wire [0:0]tmp_8_16;
  wire [0:0]tmp_9_16;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__5_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__6_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__6_8 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__6_9 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__6_10 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__6_11 ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__6_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__6_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__6 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__6_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__6 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__6 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__6 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__6 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__6_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__6 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__7_n_0 ),
        .I2(\cont_bits2_12[0]_268 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_301 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__6 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__5 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__6 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__5 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__5 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__5 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__5 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__5 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__5 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__5_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__6_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__5_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__6_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__6_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__6_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__6_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__7_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__6 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__6_4 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__6_5 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__6_6 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__6_7 ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__6_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__6_1 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__6_2 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__6_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__6 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__6_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__6_12 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__6_13 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__6_14 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__6_15 ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair56" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__6 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__6_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__6 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__6_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .I4(\cont_bits2_12[10]_278 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_293 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__6 
       (.I0(\cont_bits2_12[11]_279 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__7_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_292 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__6 
       (.I0(\cont_bits2_12[1]_269 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__7_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_300 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__7_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__7_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__6 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__6_n_0 ),
        .I2(\cont_bits2_12[2]_270 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_299 ));
  (* SOFT_HLUTNM = "soft_lutpair54" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__6 
       (.I0(\cont_bits2_12[3]_271 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__7_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_298 ));
  (* SOFT_HLUTNM = "soft_lutpair55" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__7 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__7_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__7_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__5 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__5 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__5 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__5 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__5_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__6 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__6_n_0 ),
        .I2(\cont_bits2_12[4]_272 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_297 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__6 
       (.I0(\cont_bits2_12[5]_273 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__7_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_296 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__6 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__6_n_0 ),
        .I2(\cont_bits2_12[6]_274 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_295 ));
  (* SOFT_HLUTNM = "soft_lutpair53" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__5 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__5 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__5 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__5 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__5 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__5 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__5 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__5 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__5_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__7 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__7_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__6_n_0 ),
        .I3(\cont_bits2_12[7]_275 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_13 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__5 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__5 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__5 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__5 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__5 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__5 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__5 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__7 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__5_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__7_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__6_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__6_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__5 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__5_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__5_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__5 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__5 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__5 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__6 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__6_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ),
        .I4(\cont_bits2_12[8]_276 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_294 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__6 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__5_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__6_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__7 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__7_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__6_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_277 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_12 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_301 ),
        .Q(\cont_bits2_12[0]_268 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__5 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__5_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__5_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__5_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__5 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__5_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__5_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__5_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__6_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__5 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__5_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__5_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__5_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__5_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_293 ),
        .Q(\cont_bits2_12[10]_278 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_292 ),
        .Q(\cont_bits2_12[11]_279 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_300 ),
        .Q(\cont_bits2_12[1]_269 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_299 ),
        .Q(\cont_bits2_12[2]_270 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_298 ),
        .Q(\cont_bits2_12[3]_271 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__5 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__5_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__5_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__5_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__5_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__5_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__5_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__5_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_297 ),
        .Q(\cont_bits2_12[4]_272 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_296 ),
        .Q(\cont_bits2_12[5]_273 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_295 ),
        .Q(\cont_bits2_12[6]_274 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_13 ),
        .Q(\cont_bits2_12[7]_275 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__5 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__5_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__5_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__5_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__5 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__5_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__5_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__5_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__5 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__5_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__5_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__5_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__5_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__5 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__5_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__5_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__5_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__5_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__5_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__5_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_294 ),
        .Q(\cont_bits2_12[8]_276 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_12 ),
        .Q(\cont_bits2_12[9]_277 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[0][0]_i_1 
       (.I0(\cont_bits2_12[0]_268 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_280 ),
        .O(tmp_0_15));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[10][0]_i_1 
       (.I0(\cont_bits2_12[10]_278 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_290 ),
        .O(tmp_10_16));
  (* SOFT_HLUTNM = "soft_lutpair63" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[11][0]_i_1 
       (.I0(\cont_bits2_12[11]_279 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_291 ),
        .O(tmp_11_16));
  (* SOFT_HLUTNM = "soft_lutpair58" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[1][0]_i_1 
       (.I0(\cont_bits2_12[1]_269 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_281 ),
        .O(tmp_1_16));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[2][0]_i_1 
       (.I0(\cont_bits2_12[2]_270 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_282 ),
        .O(tmp_2_16));
  (* SOFT_HLUTNM = "soft_lutpair59" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[3][0]_i_1 
       (.I0(\cont_bits2_12[3]_271 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_283 ),
        .O(tmp_3_16));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[4][0]_i_1 
       (.I0(\cont_bits2_12[4]_272 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_284 ),
        .O(tmp_4_16));
  (* SOFT_HLUTNM = "soft_lutpair60" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[5][0]_i_1 
       (.I0(\cont_bits2_12[5]_273 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_285 ),
        .O(tmp_5_16));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[6][0]_i_1 
       (.I0(\cont_bits2_12[6]_274 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_286 ),
        .O(tmp_6_16));
  (* SOFT_HLUTNM = "soft_lutpair61" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[7][0]_i_1 
       (.I0(\cont_bits2_12[7]_275 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_287 ),
        .O(tmp_7_16));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[8][0]_i_1 
       (.I0(\cont_bits2_12[8]_276 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_288 ),
        .O(tmp_8_16));
  (* SOFT_HLUTNM = "soft_lutpair62" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_23[9][0]_i_1 
       (.I0(\cont_bits2_12[9]_277 ),
        .I1(\cont_bits_23_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_289 ),
        .O(tmp_9_16));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__6_n_0,k1_carry_i_2__6_n_0,1'b0,k1_carry_i_3__6_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__6_n_0,k1_carry_i_5__6_n_0,k1_carry_i_6__6_n_0,k1_carry_i_7__6_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__6_n_0,k1_carry__0_i_2__6_n_0,k1_carry__0_i_3__6_n_0,k1_carry__0_i_4__6_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__6_n_0,k1_carry__0_i_6__6_n_0,k1_carry__0_i_7__6_n_0,k1_carry__0_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__6
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__6
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__6
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__6
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__6
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__6
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__6
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__6
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__6_n_0,k1_carry__1_i_2__6_n_0,k1_carry__1_i_3__6_n_0,k1_carry__1_i_4__6_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__6_n_0,k1_carry__1_i_6__6_n_0,k1_carry__1_i_7__6_n_0,k1_carry__1_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__6
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__6
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__6
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__6
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__6
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__6
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__6
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__6
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__6_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__6_n_0,k1_carry__2_i_2__6_n_0,k1_carry__2_i_3__6_n_0,k1_carry__2_i_4__6_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__6_n_0,k1_carry__2_i_6__6_n_0,k1_carry__2_i_7__6_n_0,k1_carry__2_i_8__6_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__6
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__6
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__6
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__6
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__6
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__6
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__6
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__6
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__6
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__6
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__6_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__6
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__6
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__6
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__6_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__6
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__6_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__6
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__6_n_0));
  (* SOFT_HLUTNM = "soft_lutpair57" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__6 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__6_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__6 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__6_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__6 
       (.CI(\k_reg[8]_i_1__6_n_0 ),
        .CO({\k_reg[12]_i_1__6_n_0 ,\k_reg[12]_i_1__6_n_1 ,\k_reg[12]_i_1__6_n_2 ,\k_reg[12]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__6 
       (.CI(\k_reg[12]_i_1__6_n_0 ),
        .CO({\k_reg[16]_i_1__6_n_0 ,\k_reg[16]_i_1__6_n_1 ,\k_reg[16]_i_1__6_n_2 ,\k_reg[16]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__6 
       (.CI(\k_reg[16]_i_1__6_n_0 ),
        .CO({\k_reg[20]_i_1__6_n_0 ,\k_reg[20]_i_1__6_n_1 ,\k_reg[20]_i_1__6_n_2 ,\k_reg[20]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__6 
       (.CI(\k_reg[20]_i_1__6_n_0 ),
        .CO({\k_reg[24]_i_1__6_n_0 ,\k_reg[24]_i_1__6_n_1 ,\k_reg[24]_i_1__6_n_2 ,\k_reg[24]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__6 
       (.CI(\k_reg[24]_i_1__6_n_0 ),
        .CO({\k_reg[28]_i_1__6_n_0 ,\k_reg[28]_i_1__6_n_1 ,\k_reg[28]_i_1__6_n_2 ,\k_reg[28]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__6 
       (.CI(\k_reg[28]_i_1__6_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__6_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__6_n_2 ,\k_reg[31]_i_2__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__6_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__6 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__6_n_0 ,\k_reg[4]_i_1__6_n_1 ,\k_reg[4]_i_1__6_n_2 ,\k_reg[4]_i_1__6_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__6 
       (.CI(\k_reg[4]_i_1__6_n_0 ),
        .CO({\k_reg[8]_i_1__6_n_0 ,\k_reg[8]_i_1__6_n_1 ,\k_reg[8]_i_1__6_n_2 ,\k_reg[8]_i_1__6_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_23
   (\cont_bits2_12[0]_234 ,
    \cont_bits2_12[1]_235 ,
    \cont_bits2_12[2]_236 ,
    \cont_bits2_12[3]_237 ,
    \cont_bits2_12[4]_238 ,
    \cont_bits2_12[5]_239 ,
    \cont_bits2_12[6]_240 ,
    \cont_bits2_12[7]_241 ,
    \cont_bits2_12[8]_242 ,
    \cont_bits2_12[9]_243 ,
    \cont_bits2_12[10]_244 ,
    \cont_bits2_12[11]_245 ,
    tmp_0_14,
    tmp_1_15,
    tmp_2_15,
    tmp_3_15,
    tmp_4_15,
    tmp_5_15,
    tmp_6_15,
    tmp_7_15,
    tmp_8_15,
    tmp_9_15,
    tmp_10_15,
    tmp_11_15,
    rst,
    clk_enable,
    clk,
    \cont_bits2_reg_reg[0][0]_i_2__5_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_14 ,
    \cont_bits2_reg_reg[0][0]_i_2__5_15 ,
    \cont_bits_21_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_246 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_247 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_248 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_249 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_250 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_251 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_252 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_253 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_254 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_255 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_256 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_257 );
  output [0:0]\cont_bits2_12[0]_234 ;
  output [0:0]\cont_bits2_12[1]_235 ;
  output [0:0]\cont_bits2_12[2]_236 ;
  output [0:0]\cont_bits2_12[3]_237 ;
  output [0:0]\cont_bits2_12[4]_238 ;
  output [0:0]\cont_bits2_12[5]_239 ;
  output [0:0]\cont_bits2_12[6]_240 ;
  output [0:0]\cont_bits2_12[7]_241 ;
  output [0:0]\cont_bits2_12[8]_242 ;
  output [0:0]\cont_bits2_12[9]_243 ;
  output [0:0]\cont_bits2_12[10]_244 ;
  output [0:0]\cont_bits2_12[11]_245 ;
  output [0:0]tmp_0_14;
  output [0:0]tmp_1_15;
  output [0:0]tmp_2_15;
  output [0:0]tmp_3_15;
  output [0:0]tmp_4_15;
  output [0:0]tmp_5_15;
  output [0:0]tmp_6_15;
  output [0:0]tmp_7_15;
  output [0:0]tmp_8_15;
  output [0:0]tmp_9_15;
  output [0:0]tmp_10_15;
  output [0:0]tmp_11_15;
  input rst;
  input clk_enable;
  input clk;
  input \cont_bits2_reg_reg[0][0]_i_2__5_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_14 ;
  input \cont_bits2_reg_reg[0][0]_i_2__5_15 ;
  input \cont_bits_21_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_246 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_247 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_248 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_249 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_250 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_251 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_252 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_253 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_254 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_255 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_256 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_257 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_234 ;
  wire [0:0]\cont_bits2_12[10]_244 ;
  wire [0:0]\cont_bits2_12[11]_245 ;
  wire [0:0]\cont_bits2_12[1]_235 ;
  wire [0:0]\cont_bits2_12[2]_236 ;
  wire [0:0]\cont_bits2_12[3]_237 ;
  wire [0:0]\cont_bits2_12[4]_238 ;
  wire [0:0]\cont_bits2_12[5]_239 ;
  wire [0:0]\cont_bits2_12[6]_240 ;
  wire [0:0]\cont_bits2_12[7]_241 ;
  wire [0:0]\cont_bits2_12[8]_242 ;
  wire [0:0]\cont_bits2_12[9]_243 ;
  wire [0:0]\cont_bits2_16_reg[0]_267 ;
  wire [0:0]\cont_bits2_16_reg[10]_259 ;
  wire [0:0]\cont_bits2_16_reg[11]_258 ;
  wire [0:0]\cont_bits2_16_reg[1]_266 ;
  wire [0:0]\cont_bits2_16_reg[2]_265 ;
  wire [0:0]\cont_bits2_16_reg[3]_264 ;
  wire [0:0]\cont_bits2_16_reg[4]_263 ;
  wire [0:0]\cont_bits2_16_reg[5]_262 ;
  wire [0:0]\cont_bits2_16_reg[6]_261 ;
  wire [0:0]\cont_bits2_16_reg[7]_11 ;
  wire [0:0]\cont_bits2_16_reg[8]_260 ;
  wire [0:0]\cont_bits2_16_reg[9]_10 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_246 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_256 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_257 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_247 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_248 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_249 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_250 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_251 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_252 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_253 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_254 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_255 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_15 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__5_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__6_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__5_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__4_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__6_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__4_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__4_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__4_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__4_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__4_n_3 ;
  wire \cont_bits_21_reg[11][0] ;
  wire [1:1]k;
  wire k1_carry__0_i_1__5_n_0;
  wire k1_carry__0_i_2__5_n_0;
  wire k1_carry__0_i_3__5_n_0;
  wire k1_carry__0_i_4__5_n_0;
  wire k1_carry__0_i_5__5_n_0;
  wire k1_carry__0_i_6__5_n_0;
  wire k1_carry__0_i_7__5_n_0;
  wire k1_carry__0_i_8__5_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__5_n_0;
  wire k1_carry__1_i_2__5_n_0;
  wire k1_carry__1_i_3__5_n_0;
  wire k1_carry__1_i_4__5_n_0;
  wire k1_carry__1_i_5__5_n_0;
  wire k1_carry__1_i_6__5_n_0;
  wire k1_carry__1_i_7__5_n_0;
  wire k1_carry__1_i_8__5_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__5_n_0;
  wire k1_carry__2_i_2__5_n_0;
  wire k1_carry__2_i_3__5_n_0;
  wire k1_carry__2_i_4__5_n_0;
  wire k1_carry__2_i_5__5_n_0;
  wire k1_carry__2_i_6__5_n_0;
  wire k1_carry__2_i_7__5_n_0;
  wire k1_carry__2_i_8__5_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__5_n_0;
  wire k1_carry_i_2__5_n_0;
  wire k1_carry_i_3__5_n_0;
  wire k1_carry_i_4__5_n_0;
  wire k1_carry_i_5__5_n_0;
  wire k1_carry_i_6__5_n_0;
  wire k1_carry_i_7__5_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__5_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__5_n_0 ;
  wire \k_reg[12]_i_1__5_n_1 ;
  wire \k_reg[12]_i_1__5_n_2 ;
  wire \k_reg[12]_i_1__5_n_3 ;
  wire \k_reg[16]_i_1__5_n_0 ;
  wire \k_reg[16]_i_1__5_n_1 ;
  wire \k_reg[16]_i_1__5_n_2 ;
  wire \k_reg[16]_i_1__5_n_3 ;
  wire \k_reg[20]_i_1__5_n_0 ;
  wire \k_reg[20]_i_1__5_n_1 ;
  wire \k_reg[20]_i_1__5_n_2 ;
  wire \k_reg[20]_i_1__5_n_3 ;
  wire \k_reg[24]_i_1__5_n_0 ;
  wire \k_reg[24]_i_1__5_n_1 ;
  wire \k_reg[24]_i_1__5_n_2 ;
  wire \k_reg[24]_i_1__5_n_3 ;
  wire \k_reg[28]_i_1__5_n_0 ;
  wire \k_reg[28]_i_1__5_n_1 ;
  wire \k_reg[28]_i_1__5_n_2 ;
  wire \k_reg[28]_i_1__5_n_3 ;
  wire \k_reg[31]_i_2__5_n_2 ;
  wire \k_reg[31]_i_2__5_n_3 ;
  wire \k_reg[4]_i_1__5_n_0 ;
  wire \k_reg[4]_i_1__5_n_1 ;
  wire \k_reg[4]_i_1__5_n_2 ;
  wire \k_reg[4]_i_1__5_n_3 ;
  wire \k_reg[8]_i_1__5_n_0 ;
  wire \k_reg[8]_i_1__5_n_1 ;
  wire \k_reg[8]_i_1__5_n_2 ;
  wire \k_reg[8]_i_1__5_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_14;
  wire [0:0]tmp_10_15;
  wire [0:0]tmp_11_15;
  wire [0:0]tmp_1_15;
  wire [0:0]tmp_2_15;
  wire tmp_3;
  wire [0:0]tmp_3_15;
  wire [0:0]tmp_4_15;
  wire [0:0]tmp_5_15;
  wire [0:0]tmp_6_15;
  wire [0:0]tmp_7_15;
  wire [0:0]tmp_8_15;
  wire [0:0]tmp_9_15;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__4_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__5_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__5_8 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__5_9 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__5_10 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__5_11 ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__5_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__5_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__5 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__5_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__5 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__5 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__5 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__5 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__5_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__5 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__6_n_0 ),
        .I2(\cont_bits2_12[0]_234 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_267 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__5 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__4 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__5 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__4 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__4 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__4 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__4 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__4 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__4 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__4_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__5_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__4_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__5_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__5_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__5_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__5_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__6_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__5 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__5_4 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__5_5 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__5_6 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__5_7 ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__5_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__5_1 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__5_2 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__5_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__5 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__5_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__5_12 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__5_13 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__5_14 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__5_15 ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair45" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__5 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__5_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__5 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__5_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .I4(\cont_bits2_12[10]_244 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_259 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__5 
       (.I0(\cont_bits2_12[11]_245 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_258 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__5 
       (.I0(\cont_bits2_12[1]_235 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__6_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_266 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__6_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__5 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__5_n_0 ),
        .I2(\cont_bits2_12[2]_236 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_265 ));
  (* SOFT_HLUTNM = "soft_lutpair43" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__5 
       (.I0(\cont_bits2_12[3]_237 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__6_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_264 ));
  (* SOFT_HLUTNM = "soft_lutpair44" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__6 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__6_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__6_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__4 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__4 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__4 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__4 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__4_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__5 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__5_n_0 ),
        .I2(\cont_bits2_12[4]_238 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_263 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__5 
       (.I0(\cont_bits2_12[5]_239 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__6_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_262 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__5 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__5_n_0 ),
        .I2(\cont_bits2_12[6]_240 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_261 ));
  (* SOFT_HLUTNM = "soft_lutpair42" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__4 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__4 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__4 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__4 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__4 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__4 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__4 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__4 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__4_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__6 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__6_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__5_n_0 ),
        .I3(\cont_bits2_12[7]_241 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_11 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__4 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__4 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__4 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__4 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__4 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__4 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__4 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__6 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__4_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__6_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__5_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__5_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__4 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__4_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__4_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__4 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__4 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__4 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__5 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__5_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ),
        .I4(\cont_bits2_12[8]_242 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_260 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__5 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__4_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__5_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__6 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__6_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__5_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_243 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_10 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_267 ),
        .Q(\cont_bits2_12[0]_234 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__4 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__4_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__4_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__4_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__4 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__4_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__4_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__4_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__5_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__4 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__4_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__4_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__4_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__4_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_259 ),
        .Q(\cont_bits2_12[10]_244 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_258 ),
        .Q(\cont_bits2_12[11]_245 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_266 ),
        .Q(\cont_bits2_12[1]_235 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_265 ),
        .Q(\cont_bits2_12[2]_236 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_264 ),
        .Q(\cont_bits2_12[3]_237 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__4 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__4_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__4_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__4_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__4_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__4_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__4_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__4_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__4_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_263 ),
        .Q(\cont_bits2_12[4]_238 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_262 ),
        .Q(\cont_bits2_12[5]_239 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_261 ),
        .Q(\cont_bits2_12[6]_240 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_11 ),
        .Q(\cont_bits2_12[7]_241 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__4 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__4_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__4_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__4_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__4 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__4_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__4_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__4_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__4 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__4_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__4_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__4_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__4_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__4 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__4_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__4_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__4_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__4_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__4_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__4_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_260 ),
        .Q(\cont_bits2_12[8]_242 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_10 ),
        .Q(\cont_bits2_12[9]_243 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[0][0]_i_1 
       (.I0(\cont_bits2_12[0]_234 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_246 ),
        .O(tmp_0_14));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[10][0]_i_1 
       (.I0(\cont_bits2_12[10]_244 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_256 ),
        .O(tmp_10_15));
  (* SOFT_HLUTNM = "soft_lutpair52" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[11][0]_i_1 
       (.I0(\cont_bits2_12[11]_245 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_257 ),
        .O(tmp_11_15));
  (* SOFT_HLUTNM = "soft_lutpair47" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[1][0]_i_1 
       (.I0(\cont_bits2_12[1]_235 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_247 ),
        .O(tmp_1_15));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[2][0]_i_1 
       (.I0(\cont_bits2_12[2]_236 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_248 ),
        .O(tmp_2_15));
  (* SOFT_HLUTNM = "soft_lutpair48" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[3][0]_i_1 
       (.I0(\cont_bits2_12[3]_237 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_249 ),
        .O(tmp_3_15));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[4][0]_i_1 
       (.I0(\cont_bits2_12[4]_238 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_250 ),
        .O(tmp_4_15));
  (* SOFT_HLUTNM = "soft_lutpair49" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[5][0]_i_1 
       (.I0(\cont_bits2_12[5]_239 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_251 ),
        .O(tmp_5_15));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[6][0]_i_1 
       (.I0(\cont_bits2_12[6]_240 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_252 ),
        .O(tmp_6_15));
  (* SOFT_HLUTNM = "soft_lutpair50" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[7][0]_i_1 
       (.I0(\cont_bits2_12[7]_241 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_253 ),
        .O(tmp_7_15));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[8][0]_i_1 
       (.I0(\cont_bits2_12[8]_242 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_254 ),
        .O(tmp_8_15));
  (* SOFT_HLUTNM = "soft_lutpair51" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_21[9][0]_i_1 
       (.I0(\cont_bits2_12[9]_243 ),
        .I1(\cont_bits_21_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_255 ),
        .O(tmp_9_15));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__5_n_0,k1_carry_i_2__5_n_0,1'b0,k1_carry_i_3__5_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__5_n_0,k1_carry_i_5__5_n_0,k1_carry_i_6__5_n_0,k1_carry_i_7__5_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__5_n_0,k1_carry__0_i_2__5_n_0,k1_carry__0_i_3__5_n_0,k1_carry__0_i_4__5_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__5_n_0,k1_carry__0_i_6__5_n_0,k1_carry__0_i_7__5_n_0,k1_carry__0_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__5
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__5
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__5
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__5
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__5
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__5
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__5
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__5
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__5_n_0,k1_carry__1_i_2__5_n_0,k1_carry__1_i_3__5_n_0,k1_carry__1_i_4__5_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__5_n_0,k1_carry__1_i_6__5_n_0,k1_carry__1_i_7__5_n_0,k1_carry__1_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__5
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__5
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__5
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__5
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__5
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__5
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__5
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__5
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__5_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__5_n_0,k1_carry__2_i_2__5_n_0,k1_carry__2_i_3__5_n_0,k1_carry__2_i_4__5_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__5_n_0,k1_carry__2_i_6__5_n_0,k1_carry__2_i_7__5_n_0,k1_carry__2_i_8__5_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__5
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__5
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__5
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__5
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__5
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__5
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__5
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__5
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__5
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__5
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__5_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__5
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__5
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__5
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__5_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__5
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__5_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__5
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__5_n_0));
  (* SOFT_HLUTNM = "soft_lutpair46" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__5 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__5_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__5 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__5_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__5 
       (.CI(\k_reg[8]_i_1__5_n_0 ),
        .CO({\k_reg[12]_i_1__5_n_0 ,\k_reg[12]_i_1__5_n_1 ,\k_reg[12]_i_1__5_n_2 ,\k_reg[12]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__5 
       (.CI(\k_reg[12]_i_1__5_n_0 ),
        .CO({\k_reg[16]_i_1__5_n_0 ,\k_reg[16]_i_1__5_n_1 ,\k_reg[16]_i_1__5_n_2 ,\k_reg[16]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__5 
       (.CI(\k_reg[16]_i_1__5_n_0 ),
        .CO({\k_reg[20]_i_1__5_n_0 ,\k_reg[20]_i_1__5_n_1 ,\k_reg[20]_i_1__5_n_2 ,\k_reg[20]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__5 
       (.CI(\k_reg[20]_i_1__5_n_0 ),
        .CO({\k_reg[24]_i_1__5_n_0 ,\k_reg[24]_i_1__5_n_1 ,\k_reg[24]_i_1__5_n_2 ,\k_reg[24]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__5 
       (.CI(\k_reg[24]_i_1__5_n_0 ),
        .CO({\k_reg[28]_i_1__5_n_0 ,\k_reg[28]_i_1__5_n_1 ,\k_reg[28]_i_1__5_n_2 ,\k_reg[28]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__5 
       (.CI(\k_reg[28]_i_1__5_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__5_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__5_n_2 ,\k_reg[31]_i_2__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__5_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__5 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__5_n_0 ,\k_reg[4]_i_1__5_n_1 ,\k_reg[4]_i_1__5_n_2 ,\k_reg[4]_i_1__5_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__5 
       (.CI(\k_reg[4]_i_1__5_n_0 ),
        .CO({\k_reg[8]_i_1__5_n_0 ,\k_reg[8]_i_1__5_n_1 ,\k_reg[8]_i_1__5_n_2 ,\k_reg[8]_i_1__5_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_24
   (\cont_bits2_12[0]_200 ,
    \cont_bits2_12[1]_201 ,
    \cont_bits2_12[2]_202 ,
    \cont_bits2_12[3]_203 ,
    \cont_bits2_12[4]_204 ,
    \cont_bits2_12[5]_205 ,
    \cont_bits2_12[6]_206 ,
    \cont_bits2_12[7]_207 ,
    \cont_bits2_12[8]_208 ,
    \cont_bits2_12[9]_209 ,
    \cont_bits2_12[10]_210 ,
    \cont_bits2_12[11]_211 ,
    tmp_0_13,
    tmp_1_14,
    tmp_2_14,
    tmp_3_14,
    tmp_4_14,
    tmp_5_14,
    tmp_6_14,
    tmp_7_14,
    tmp_8_14,
    tmp_9_14,
    tmp_10_14,
    tmp_11_14,
    rst,
    clk_enable,
    clk,
    \cont_bits2_reg_reg[0][0]_i_2__4_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_14 ,
    \cont_bits2_reg_reg[0][0]_i_2__4_15 ,
    \cont_bits_19_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_212 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_213 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_214 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_215 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_216 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_217 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_218 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_219 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_220 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_221 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_222 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_223 );
  output [0:0]\cont_bits2_12[0]_200 ;
  output [0:0]\cont_bits2_12[1]_201 ;
  output [0:0]\cont_bits2_12[2]_202 ;
  output [0:0]\cont_bits2_12[3]_203 ;
  output [0:0]\cont_bits2_12[4]_204 ;
  output [0:0]\cont_bits2_12[5]_205 ;
  output [0:0]\cont_bits2_12[6]_206 ;
  output [0:0]\cont_bits2_12[7]_207 ;
  output [0:0]\cont_bits2_12[8]_208 ;
  output [0:0]\cont_bits2_12[9]_209 ;
  output [0:0]\cont_bits2_12[10]_210 ;
  output [0:0]\cont_bits2_12[11]_211 ;
  output [0:0]tmp_0_13;
  output [0:0]tmp_1_14;
  output [0:0]tmp_2_14;
  output [0:0]tmp_3_14;
  output [0:0]tmp_4_14;
  output [0:0]tmp_5_14;
  output [0:0]tmp_6_14;
  output [0:0]tmp_7_14;
  output [0:0]tmp_8_14;
  output [0:0]tmp_9_14;
  output [0:0]tmp_10_14;
  output [0:0]tmp_11_14;
  input rst;
  input clk_enable;
  input clk;
  input \cont_bits2_reg_reg[0][0]_i_2__4_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_14 ;
  input \cont_bits2_reg_reg[0][0]_i_2__4_15 ;
  input \cont_bits_19_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_212 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_213 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_214 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_215 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_216 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_217 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_218 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_219 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_220 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_221 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_222 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_223 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_200 ;
  wire [0:0]\cont_bits2_12[10]_210 ;
  wire [0:0]\cont_bits2_12[11]_211 ;
  wire [0:0]\cont_bits2_12[1]_201 ;
  wire [0:0]\cont_bits2_12[2]_202 ;
  wire [0:0]\cont_bits2_12[3]_203 ;
  wire [0:0]\cont_bits2_12[4]_204 ;
  wire [0:0]\cont_bits2_12[5]_205 ;
  wire [0:0]\cont_bits2_12[6]_206 ;
  wire [0:0]\cont_bits2_12[7]_207 ;
  wire [0:0]\cont_bits2_12[8]_208 ;
  wire [0:0]\cont_bits2_12[9]_209 ;
  wire [0:0]\cont_bits2_16_reg[0]_233 ;
  wire [0:0]\cont_bits2_16_reg[10]_225 ;
  wire [0:0]\cont_bits2_16_reg[11]_224 ;
  wire [0:0]\cont_bits2_16_reg[1]_232 ;
  wire [0:0]\cont_bits2_16_reg[2]_231 ;
  wire [0:0]\cont_bits2_16_reg[3]_230 ;
  wire [0:0]\cont_bits2_16_reg[4]_229 ;
  wire [0:0]\cont_bits2_16_reg[5]_228 ;
  wire [0:0]\cont_bits2_16_reg[6]_227 ;
  wire [0:0]\cont_bits2_16_reg[7]_9 ;
  wire [0:0]\cont_bits2_16_reg[8]_226 ;
  wire [0:0]\cont_bits2_16_reg[9]_8 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_212 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_222 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_223 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_213 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_214 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_215 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_216 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_217 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_218 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_219 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_220 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_221 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_15 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__4_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__5_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__4_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__3_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__5_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__3_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__3_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__3_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__3_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__3_n_3 ;
  wire \cont_bits_19_reg[11][0] ;
  wire [1:1]k;
  wire k1_carry__0_i_1__4_n_0;
  wire k1_carry__0_i_2__4_n_0;
  wire k1_carry__0_i_3__4_n_0;
  wire k1_carry__0_i_4__4_n_0;
  wire k1_carry__0_i_5__4_n_0;
  wire k1_carry__0_i_6__4_n_0;
  wire k1_carry__0_i_7__4_n_0;
  wire k1_carry__0_i_8__4_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__4_n_0;
  wire k1_carry__1_i_2__4_n_0;
  wire k1_carry__1_i_3__4_n_0;
  wire k1_carry__1_i_4__4_n_0;
  wire k1_carry__1_i_5__4_n_0;
  wire k1_carry__1_i_6__4_n_0;
  wire k1_carry__1_i_7__4_n_0;
  wire k1_carry__1_i_8__4_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__4_n_0;
  wire k1_carry__2_i_2__4_n_0;
  wire k1_carry__2_i_3__4_n_0;
  wire k1_carry__2_i_4__4_n_0;
  wire k1_carry__2_i_5__4_n_0;
  wire k1_carry__2_i_6__4_n_0;
  wire k1_carry__2_i_7__4_n_0;
  wire k1_carry__2_i_8__4_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__4_n_0;
  wire k1_carry_i_2__4_n_0;
  wire k1_carry_i_3__4_n_0;
  wire k1_carry_i_4__4_n_0;
  wire k1_carry_i_5__4_n_0;
  wire k1_carry_i_6__4_n_0;
  wire k1_carry_i_7__4_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__4_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__4_n_0 ;
  wire \k_reg[12]_i_1__4_n_1 ;
  wire \k_reg[12]_i_1__4_n_2 ;
  wire \k_reg[12]_i_1__4_n_3 ;
  wire \k_reg[16]_i_1__4_n_0 ;
  wire \k_reg[16]_i_1__4_n_1 ;
  wire \k_reg[16]_i_1__4_n_2 ;
  wire \k_reg[16]_i_1__4_n_3 ;
  wire \k_reg[20]_i_1__4_n_0 ;
  wire \k_reg[20]_i_1__4_n_1 ;
  wire \k_reg[20]_i_1__4_n_2 ;
  wire \k_reg[20]_i_1__4_n_3 ;
  wire \k_reg[24]_i_1__4_n_0 ;
  wire \k_reg[24]_i_1__4_n_1 ;
  wire \k_reg[24]_i_1__4_n_2 ;
  wire \k_reg[24]_i_1__4_n_3 ;
  wire \k_reg[28]_i_1__4_n_0 ;
  wire \k_reg[28]_i_1__4_n_1 ;
  wire \k_reg[28]_i_1__4_n_2 ;
  wire \k_reg[28]_i_1__4_n_3 ;
  wire \k_reg[31]_i_2__4_n_2 ;
  wire \k_reg[31]_i_2__4_n_3 ;
  wire \k_reg[4]_i_1__4_n_0 ;
  wire \k_reg[4]_i_1__4_n_1 ;
  wire \k_reg[4]_i_1__4_n_2 ;
  wire \k_reg[4]_i_1__4_n_3 ;
  wire \k_reg[8]_i_1__4_n_0 ;
  wire \k_reg[8]_i_1__4_n_1 ;
  wire \k_reg[8]_i_1__4_n_2 ;
  wire \k_reg[8]_i_1__4_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_13;
  wire [0:0]tmp_10_14;
  wire [0:0]tmp_11_14;
  wire [0:0]tmp_1_14;
  wire [0:0]tmp_2_14;
  wire tmp_3;
  wire [0:0]tmp_3_14;
  wire [0:0]tmp_4_14;
  wire [0:0]tmp_5_14;
  wire [0:0]tmp_6_14;
  wire [0:0]tmp_7_14;
  wire [0:0]tmp_8_14;
  wire [0:0]tmp_9_14;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__3_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__4_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__4_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__4_8 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__4_9 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__4_10 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__4_11 ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__4_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__4_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__4 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__4_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__4 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__4 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__4 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__4 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__4_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__4 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__5_n_0 ),
        .I2(\cont_bits2_12[0]_200 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_233 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__4 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__3 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__4 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__3 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__3 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__3 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__3 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__3 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__3 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__3_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__4_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__4_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__4_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__4_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__4_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__5_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__4 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__4_4 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__4_5 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__4_6 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__4_7 ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__4_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__4_1 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__4_2 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__4_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__4 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__4_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__4_12 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__4_13 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__4_14 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__4_15 ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair34" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__4 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__4_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__4 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__4_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .I4(\cont_bits2_12[10]_210 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_225 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__4 
       (.I0(\cont_bits2_12[11]_211 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__5_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_224 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__4 
       (.I0(\cont_bits2_12[1]_201 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__5_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_232 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__5_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__5_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__4 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__4_n_0 ),
        .I2(\cont_bits2_12[2]_202 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_231 ));
  (* SOFT_HLUTNM = "soft_lutpair32" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__4 
       (.I0(\cont_bits2_12[3]_203 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__5_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_230 ));
  (* SOFT_HLUTNM = "soft_lutpair33" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__5 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__5_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__5_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__3 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__3 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__3 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__3 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__3_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__4 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__4_n_0 ),
        .I2(\cont_bits2_12[4]_204 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_229 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__4 
       (.I0(\cont_bits2_12[5]_205 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__5_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_228 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__4 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__4_n_0 ),
        .I2(\cont_bits2_12[6]_206 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_227 ));
  (* SOFT_HLUTNM = "soft_lutpair31" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__3 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__3 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__3 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__3 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__3 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__3 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__3 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__3 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__3_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__5 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__5_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__4_n_0 ),
        .I3(\cont_bits2_12[7]_207 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_9 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__3 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__3 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__3 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__3 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__3 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__3 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__3 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__5 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__3_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__5_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__4_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__4_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__3 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__3_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__3_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__3 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__3 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__3 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__4 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__4_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ),
        .I4(\cont_bits2_12[8]_208 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_226 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__4 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__3_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__4_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__5 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__5_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__4_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_209 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_8 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_233 ),
        .Q(\cont_bits2_12[0]_200 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__3 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__3_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__3_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__3_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__4_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__3 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__3_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__3_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__3_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__4_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__3 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__3_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__3_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__3_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__3_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_225 ),
        .Q(\cont_bits2_12[10]_210 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_224 ),
        .Q(\cont_bits2_12[11]_211 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_232 ),
        .Q(\cont_bits2_12[1]_201 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_231 ),
        .Q(\cont_bits2_12[2]_202 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_230 ),
        .Q(\cont_bits2_12[3]_203 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__3 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__3_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__3_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__3_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__3_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__3_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__3_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__3_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__3_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_229 ),
        .Q(\cont_bits2_12[4]_204 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_228 ),
        .Q(\cont_bits2_12[5]_205 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_227 ),
        .Q(\cont_bits2_12[6]_206 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_9 ),
        .Q(\cont_bits2_12[7]_207 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__3 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__3_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__3_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__3_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__3 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__3_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__3_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__3_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__3 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__3_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__3_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__3_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__3_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__3 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__3_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__3_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__3_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__3_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__3_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__3_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_226 ),
        .Q(\cont_bits2_12[8]_208 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_8 ),
        .Q(\cont_bits2_12[9]_209 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[0][0]_i_1 
       (.I0(\cont_bits2_12[0]_200 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_212 ),
        .O(tmp_0_13));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[10][0]_i_1 
       (.I0(\cont_bits2_12[10]_210 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_222 ),
        .O(tmp_10_14));
  (* SOFT_HLUTNM = "soft_lutpair41" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[11][0]_i_1 
       (.I0(\cont_bits2_12[11]_211 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_223 ),
        .O(tmp_11_14));
  (* SOFT_HLUTNM = "soft_lutpair36" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[1][0]_i_1 
       (.I0(\cont_bits2_12[1]_201 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_213 ),
        .O(tmp_1_14));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[2][0]_i_1 
       (.I0(\cont_bits2_12[2]_202 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_214 ),
        .O(tmp_2_14));
  (* SOFT_HLUTNM = "soft_lutpair37" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[3][0]_i_1 
       (.I0(\cont_bits2_12[3]_203 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_215 ),
        .O(tmp_3_14));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[4][0]_i_1 
       (.I0(\cont_bits2_12[4]_204 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_216 ),
        .O(tmp_4_14));
  (* SOFT_HLUTNM = "soft_lutpair38" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[5][0]_i_1 
       (.I0(\cont_bits2_12[5]_205 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_217 ),
        .O(tmp_5_14));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[6][0]_i_1 
       (.I0(\cont_bits2_12[6]_206 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_218 ),
        .O(tmp_6_14));
  (* SOFT_HLUTNM = "soft_lutpair39" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[7][0]_i_1 
       (.I0(\cont_bits2_12[7]_207 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_219 ),
        .O(tmp_7_14));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[8][0]_i_1 
       (.I0(\cont_bits2_12[8]_208 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_220 ),
        .O(tmp_8_14));
  (* SOFT_HLUTNM = "soft_lutpair40" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_19[9][0]_i_1 
       (.I0(\cont_bits2_12[9]_209 ),
        .I1(\cont_bits_19_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_221 ),
        .O(tmp_9_14));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__4_n_0,k1_carry_i_2__4_n_0,1'b0,k1_carry_i_3__4_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__4_n_0,k1_carry_i_5__4_n_0,k1_carry_i_6__4_n_0,k1_carry_i_7__4_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__4_n_0,k1_carry__0_i_2__4_n_0,k1_carry__0_i_3__4_n_0,k1_carry__0_i_4__4_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__4_n_0,k1_carry__0_i_6__4_n_0,k1_carry__0_i_7__4_n_0,k1_carry__0_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__4
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__4
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__4
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__4
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__4
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__4
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__4
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__4
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__4_n_0,k1_carry__1_i_2__4_n_0,k1_carry__1_i_3__4_n_0,k1_carry__1_i_4__4_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__4_n_0,k1_carry__1_i_6__4_n_0,k1_carry__1_i_7__4_n_0,k1_carry__1_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__4
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__4
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__4
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__4
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__4
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__4
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__4
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__4
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__4_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__4_n_0,k1_carry__2_i_2__4_n_0,k1_carry__2_i_3__4_n_0,k1_carry__2_i_4__4_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__4_n_0,k1_carry__2_i_6__4_n_0,k1_carry__2_i_7__4_n_0,k1_carry__2_i_8__4_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__4
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__4
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__4
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__4
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__4
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__4
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__4
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__4
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__4
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__4
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__4_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__4
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__4
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__4
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__4_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__4
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__4_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__4
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__4_n_0));
  (* SOFT_HLUTNM = "soft_lutpair35" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__4 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__4_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__4 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__4_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__4 
       (.CI(\k_reg[8]_i_1__4_n_0 ),
        .CO({\k_reg[12]_i_1__4_n_0 ,\k_reg[12]_i_1__4_n_1 ,\k_reg[12]_i_1__4_n_2 ,\k_reg[12]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__4 
       (.CI(\k_reg[12]_i_1__4_n_0 ),
        .CO({\k_reg[16]_i_1__4_n_0 ,\k_reg[16]_i_1__4_n_1 ,\k_reg[16]_i_1__4_n_2 ,\k_reg[16]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__4 
       (.CI(\k_reg[16]_i_1__4_n_0 ),
        .CO({\k_reg[20]_i_1__4_n_0 ,\k_reg[20]_i_1__4_n_1 ,\k_reg[20]_i_1__4_n_2 ,\k_reg[20]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__4 
       (.CI(\k_reg[20]_i_1__4_n_0 ),
        .CO({\k_reg[24]_i_1__4_n_0 ,\k_reg[24]_i_1__4_n_1 ,\k_reg[24]_i_1__4_n_2 ,\k_reg[24]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__4 
       (.CI(\k_reg[24]_i_1__4_n_0 ),
        .CO({\k_reg[28]_i_1__4_n_0 ,\k_reg[28]_i_1__4_n_1 ,\k_reg[28]_i_1__4_n_2 ,\k_reg[28]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__4 
       (.CI(\k_reg[28]_i_1__4_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__4_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__4_n_2 ,\k_reg[31]_i_2__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__4_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__4 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__4_n_0 ,\k_reg[4]_i_1__4_n_1 ,\k_reg[4]_i_1__4_n_2 ,\k_reg[4]_i_1__4_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__4 
       (.CI(\k_reg[4]_i_1__4_n_0 ),
        .CO({\k_reg[8]_i_1__4_n_0 ,\k_reg[8]_i_1__4_n_1 ,\k_reg[8]_i_1__4_n_2 ,\k_reg[8]_i_1__4_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_25
   (\cont_bits2_12[0]_166 ,
    \cont_bits2_12[1]_167 ,
    \cont_bits2_12[2]_168 ,
    \cont_bits2_12[3]_169 ,
    \cont_bits2_12[4]_170 ,
    \cont_bits2_12[5]_171 ,
    \cont_bits2_12[6]_172 ,
    \cont_bits2_12[7]_173 ,
    \cont_bits2_12[8]_174 ,
    \cont_bits2_12[9]_175 ,
    \cont_bits2_12[10]_176 ,
    \cont_bits2_12[11]_177 ,
    tmp_0_12,
    tmp_1_13,
    tmp_2_13,
    tmp_3_13,
    tmp_4_13,
    tmp_5_13,
    tmp_6_13,
    tmp_7_13,
    tmp_8_13,
    tmp_9_13,
    tmp_10_13,
    tmp_11_13,
    rst,
    clk_enable,
    clk,
    \cont_bits2_reg_reg[0][0]_i_2__3_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_14 ,
    \cont_bits2_reg_reg[0][0]_i_2__3_15 ,
    \cont_bits_17_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_178 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_179 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_180 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_181 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_182 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_183 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_184 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_185 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_186 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_187 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_188 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_189 );
  output [0:0]\cont_bits2_12[0]_166 ;
  output [0:0]\cont_bits2_12[1]_167 ;
  output [0:0]\cont_bits2_12[2]_168 ;
  output [0:0]\cont_bits2_12[3]_169 ;
  output [0:0]\cont_bits2_12[4]_170 ;
  output [0:0]\cont_bits2_12[5]_171 ;
  output [0:0]\cont_bits2_12[6]_172 ;
  output [0:0]\cont_bits2_12[7]_173 ;
  output [0:0]\cont_bits2_12[8]_174 ;
  output [0:0]\cont_bits2_12[9]_175 ;
  output [0:0]\cont_bits2_12[10]_176 ;
  output [0:0]\cont_bits2_12[11]_177 ;
  output [0:0]tmp_0_12;
  output [0:0]tmp_1_13;
  output [0:0]tmp_2_13;
  output [0:0]tmp_3_13;
  output [0:0]tmp_4_13;
  output [0:0]tmp_5_13;
  output [0:0]tmp_6_13;
  output [0:0]tmp_7_13;
  output [0:0]tmp_8_13;
  output [0:0]tmp_9_13;
  output [0:0]tmp_10_13;
  output [0:0]tmp_11_13;
  input rst;
  input clk_enable;
  input clk;
  input \cont_bits2_reg_reg[0][0]_i_2__3_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_14 ;
  input \cont_bits2_reg_reg[0][0]_i_2__3_15 ;
  input \cont_bits_17_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_178 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_179 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_180 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_181 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_182 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_183 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_184 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_185 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_186 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_187 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_188 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_189 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_166 ;
  wire [0:0]\cont_bits2_12[10]_176 ;
  wire [0:0]\cont_bits2_12[11]_177 ;
  wire [0:0]\cont_bits2_12[1]_167 ;
  wire [0:0]\cont_bits2_12[2]_168 ;
  wire [0:0]\cont_bits2_12[3]_169 ;
  wire [0:0]\cont_bits2_12[4]_170 ;
  wire [0:0]\cont_bits2_12[5]_171 ;
  wire [0:0]\cont_bits2_12[6]_172 ;
  wire [0:0]\cont_bits2_12[7]_173 ;
  wire [0:0]\cont_bits2_12[8]_174 ;
  wire [0:0]\cont_bits2_12[9]_175 ;
  wire [0:0]\cont_bits2_16_reg[0]_199 ;
  wire [0:0]\cont_bits2_16_reg[10]_191 ;
  wire [0:0]\cont_bits2_16_reg[11]_190 ;
  wire [0:0]\cont_bits2_16_reg[1]_198 ;
  wire [0:0]\cont_bits2_16_reg[2]_197 ;
  wire [0:0]\cont_bits2_16_reg[3]_196 ;
  wire [0:0]\cont_bits2_16_reg[4]_195 ;
  wire [0:0]\cont_bits2_16_reg[5]_194 ;
  wire [0:0]\cont_bits2_16_reg[6]_193 ;
  wire [0:0]\cont_bits2_16_reg[7]_7 ;
  wire [0:0]\cont_bits2_16_reg[8]_192 ;
  wire [0:0]\cont_bits2_16_reg[9]_6 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_178 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_188 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_189 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_179 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_180 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_181 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_182 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_183 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_184 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_185 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_186 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_187 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_15 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__3_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__4_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__3_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__2_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__4_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__2_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__2_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__2_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__2_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__2_n_3 ;
  wire \cont_bits_17_reg[11][0] ;
  wire [1:1]k;
  wire k1_carry__0_i_1__3_n_0;
  wire k1_carry__0_i_2__3_n_0;
  wire k1_carry__0_i_3__3_n_0;
  wire k1_carry__0_i_4__3_n_0;
  wire k1_carry__0_i_5__3_n_0;
  wire k1_carry__0_i_6__3_n_0;
  wire k1_carry__0_i_7__3_n_0;
  wire k1_carry__0_i_8__3_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__3_n_0;
  wire k1_carry__1_i_2__3_n_0;
  wire k1_carry__1_i_3__3_n_0;
  wire k1_carry__1_i_4__3_n_0;
  wire k1_carry__1_i_5__3_n_0;
  wire k1_carry__1_i_6__3_n_0;
  wire k1_carry__1_i_7__3_n_0;
  wire k1_carry__1_i_8__3_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__3_n_0;
  wire k1_carry__2_i_2__3_n_0;
  wire k1_carry__2_i_3__3_n_0;
  wire k1_carry__2_i_4__3_n_0;
  wire k1_carry__2_i_5__3_n_0;
  wire k1_carry__2_i_6__3_n_0;
  wire k1_carry__2_i_7__3_n_0;
  wire k1_carry__2_i_8__3_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__3_n_0;
  wire k1_carry_i_2__3_n_0;
  wire k1_carry_i_3__3_n_0;
  wire k1_carry_i_4__3_n_0;
  wire k1_carry_i_5__3_n_0;
  wire k1_carry_i_6__3_n_0;
  wire k1_carry_i_7__3_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__3_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__3_n_0 ;
  wire \k_reg[12]_i_1__3_n_1 ;
  wire \k_reg[12]_i_1__3_n_2 ;
  wire \k_reg[12]_i_1__3_n_3 ;
  wire \k_reg[16]_i_1__3_n_0 ;
  wire \k_reg[16]_i_1__3_n_1 ;
  wire \k_reg[16]_i_1__3_n_2 ;
  wire \k_reg[16]_i_1__3_n_3 ;
  wire \k_reg[20]_i_1__3_n_0 ;
  wire \k_reg[20]_i_1__3_n_1 ;
  wire \k_reg[20]_i_1__3_n_2 ;
  wire \k_reg[20]_i_1__3_n_3 ;
  wire \k_reg[24]_i_1__3_n_0 ;
  wire \k_reg[24]_i_1__3_n_1 ;
  wire \k_reg[24]_i_1__3_n_2 ;
  wire \k_reg[24]_i_1__3_n_3 ;
  wire \k_reg[28]_i_1__3_n_0 ;
  wire \k_reg[28]_i_1__3_n_1 ;
  wire \k_reg[28]_i_1__3_n_2 ;
  wire \k_reg[28]_i_1__3_n_3 ;
  wire \k_reg[31]_i_2__3_n_2 ;
  wire \k_reg[31]_i_2__3_n_3 ;
  wire \k_reg[4]_i_1__3_n_0 ;
  wire \k_reg[4]_i_1__3_n_1 ;
  wire \k_reg[4]_i_1__3_n_2 ;
  wire \k_reg[4]_i_1__3_n_3 ;
  wire \k_reg[8]_i_1__3_n_0 ;
  wire \k_reg[8]_i_1__3_n_1 ;
  wire \k_reg[8]_i_1__3_n_2 ;
  wire \k_reg[8]_i_1__3_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_12;
  wire [0:0]tmp_10_13;
  wire [0:0]tmp_11_13;
  wire [0:0]tmp_1_13;
  wire [0:0]tmp_2_13;
  wire tmp_3;
  wire [0:0]tmp_3_13;
  wire [0:0]tmp_4_13;
  wire [0:0]tmp_5_13;
  wire [0:0]tmp_6_13;
  wire [0:0]tmp_7_13;
  wire [0:0]tmp_8_13;
  wire [0:0]tmp_9_13;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__2_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__3_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__3_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__3_8 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__3_9 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__3_10 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__3_11 ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__3_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__3_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__3 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__3_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__3 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__3 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__3 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__3 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__3_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__3 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__4_n_0 ),
        .I2(\cont_bits2_12[0]_166 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_199 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__3 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__2 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__3 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__2 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__2 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__2 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__2 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__2 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__2 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__2_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__3_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__2_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__3_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__3_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__3_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__4_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__3 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__3_4 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__3_5 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__3_6 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__3_7 ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__3_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__3_1 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__3_2 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__3_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__3 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__3_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__3_12 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__3_13 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__3_14 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__3_15 ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair23" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__3 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__3_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__3 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__3_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .I4(\cont_bits2_12[10]_176 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_191 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__3 
       (.I0(\cont_bits2_12[11]_177 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__4_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_190 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__3 
       (.I0(\cont_bits2_12[1]_167 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__4_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_198 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__4_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__4_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__3 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__3_n_0 ),
        .I2(\cont_bits2_12[2]_168 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_197 ));
  (* SOFT_HLUTNM = "soft_lutpair21" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__3 
       (.I0(\cont_bits2_12[3]_169 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__4_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_196 ));
  (* SOFT_HLUTNM = "soft_lutpair22" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__4 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__4_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__4_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__2 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__2 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__2 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__2 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__3 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__3_n_0 ),
        .I2(\cont_bits2_12[4]_170 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_195 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__3 
       (.I0(\cont_bits2_12[5]_171 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__4_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_194 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__3 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__3_n_0 ),
        .I2(\cont_bits2_12[6]_172 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_193 ));
  (* SOFT_HLUTNM = "soft_lutpair20" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__2 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__2 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__2 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__2 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__2 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__2 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__2 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__2 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__2_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__4 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__4_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__3_n_0 ),
        .I3(\cont_bits2_12[7]_173 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_7 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__2 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__2 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__2 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__2 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__2 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__2 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__2 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__4 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__2_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__4_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__2 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__2_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__2_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__2 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__2 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__2 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__3 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__3_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ),
        .I4(\cont_bits2_12[8]_174 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_192 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__3 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__2_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__3_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__4 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__4_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__3_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_175 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_6 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_199 ),
        .Q(\cont_bits2_12[0]_166 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__2 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__2_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__2_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__2_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__3_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__2 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__2_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__2_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__2_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__3_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__2 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__2_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__2_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__2_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__2_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_191 ),
        .Q(\cont_bits2_12[10]_176 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_190 ),
        .Q(\cont_bits2_12[11]_177 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_198 ),
        .Q(\cont_bits2_12[1]_167 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_197 ),
        .Q(\cont_bits2_12[2]_168 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_196 ),
        .Q(\cont_bits2_12[3]_169 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__2 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__2_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__2_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__2_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__2_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__2_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__2_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__2_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__2_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_195 ),
        .Q(\cont_bits2_12[4]_170 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_194 ),
        .Q(\cont_bits2_12[5]_171 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_193 ),
        .Q(\cont_bits2_12[6]_172 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_7 ),
        .Q(\cont_bits2_12[7]_173 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__2 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__2_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__2_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__2_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__2 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__2_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__2_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__2_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__2 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__2_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__2_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__2_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__2_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__2 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__2_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__2_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__2_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__2_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__2_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__2_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_192 ),
        .Q(\cont_bits2_12[8]_174 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_6 ),
        .Q(\cont_bits2_12[9]_175 ),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[0][0]_i_1 
       (.I0(\cont_bits2_12[0]_166 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_178 ),
        .O(tmp_0_12));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[10][0]_i_1 
       (.I0(\cont_bits2_12[10]_176 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_188 ),
        .O(tmp_10_13));
  (* SOFT_HLUTNM = "soft_lutpair30" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[11][0]_i_1 
       (.I0(\cont_bits2_12[11]_177 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_189 ),
        .O(tmp_11_13));
  (* SOFT_HLUTNM = "soft_lutpair25" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[1][0]_i_1 
       (.I0(\cont_bits2_12[1]_167 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_179 ),
        .O(tmp_1_13));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[2][0]_i_1 
       (.I0(\cont_bits2_12[2]_168 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_180 ),
        .O(tmp_2_13));
  (* SOFT_HLUTNM = "soft_lutpair26" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[3][0]_i_1 
       (.I0(\cont_bits2_12[3]_169 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_181 ),
        .O(tmp_3_13));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[4][0]_i_1 
       (.I0(\cont_bits2_12[4]_170 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_182 ),
        .O(tmp_4_13));
  (* SOFT_HLUTNM = "soft_lutpair27" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[5][0]_i_1 
       (.I0(\cont_bits2_12[5]_171 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_183 ),
        .O(tmp_5_13));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[6][0]_i_1 
       (.I0(\cont_bits2_12[6]_172 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_184 ),
        .O(tmp_6_13));
  (* SOFT_HLUTNM = "soft_lutpair28" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[7][0]_i_1 
       (.I0(\cont_bits2_12[7]_173 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_185 ),
        .O(tmp_7_13));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[8][0]_i_1 
       (.I0(\cont_bits2_12[8]_174 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_186 ),
        .O(tmp_8_13));
  (* SOFT_HLUTNM = "soft_lutpair29" *) 
  LUT3 #(
    .INIT(8'hB8)) 
    \cont_bits_17[9][0]_i_1 
       (.I0(\cont_bits2_12[9]_175 ),
        .I1(\cont_bits_17_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_187 ),
        .O(tmp_9_13));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__3_n_0,k1_carry_i_2__3_n_0,1'b0,k1_carry_i_3__3_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__3_n_0,k1_carry_i_5__3_n_0,k1_carry_i_6__3_n_0,k1_carry_i_7__3_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__3_n_0,k1_carry__0_i_2__3_n_0,k1_carry__0_i_3__3_n_0,k1_carry__0_i_4__3_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__3_n_0,k1_carry__0_i_6__3_n_0,k1_carry__0_i_7__3_n_0,k1_carry__0_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__3
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__3
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__3
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__3
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__3
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__3
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__3
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__3
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__3_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__3_n_0,k1_carry__1_i_2__3_n_0,k1_carry__1_i_3__3_n_0,k1_carry__1_i_4__3_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__3_n_0,k1_carry__1_i_6__3_n_0,k1_carry__1_i_7__3_n_0,k1_carry__1_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__3
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__3
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__3
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__3
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__3
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__3
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__3
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__3
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__3_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__3_n_0,k1_carry__2_i_2__3_n_0,k1_carry__2_i_3__3_n_0,k1_carry__2_i_4__3_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__3_n_0,k1_carry__2_i_6__3_n_0,k1_carry__2_i_7__3_n_0,k1_carry__2_i_8__3_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__3
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__3
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__3
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__3
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__3
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__3
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__3
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__3
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__3
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__3
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__3_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__3
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__3
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__3
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__3_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__3
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__3_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__3
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__3_n_0));
  (* SOFT_HLUTNM = "soft_lutpair24" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__3 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__3_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__3 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__3_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__3 
       (.CI(\k_reg[8]_i_1__3_n_0 ),
        .CO({\k_reg[12]_i_1__3_n_0 ,\k_reg[12]_i_1__3_n_1 ,\k_reg[12]_i_1__3_n_2 ,\k_reg[12]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__3 
       (.CI(\k_reg[12]_i_1__3_n_0 ),
        .CO({\k_reg[16]_i_1__3_n_0 ,\k_reg[16]_i_1__3_n_1 ,\k_reg[16]_i_1__3_n_2 ,\k_reg[16]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__3 
       (.CI(\k_reg[16]_i_1__3_n_0 ),
        .CO({\k_reg[20]_i_1__3_n_0 ,\k_reg[20]_i_1__3_n_1 ,\k_reg[20]_i_1__3_n_2 ,\k_reg[20]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__3 
       (.CI(\k_reg[20]_i_1__3_n_0 ),
        .CO({\k_reg[24]_i_1__3_n_0 ,\k_reg[24]_i_1__3_n_1 ,\k_reg[24]_i_1__3_n_2 ,\k_reg[24]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__3 
       (.CI(\k_reg[24]_i_1__3_n_0 ),
        .CO({\k_reg[28]_i_1__3_n_0 ,\k_reg[28]_i_1__3_n_1 ,\k_reg[28]_i_1__3_n_2 ,\k_reg[28]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__3 
       (.CI(\k_reg[28]_i_1__3_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__3_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__3_n_2 ,\k_reg[31]_i_2__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__3_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__3 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__3_n_0 ,\k_reg[4]_i_1__3_n_1 ,\k_reg[4]_i_1__3_n_2 ,\k_reg[4]_i_1__3_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__3 
       (.CI(\k_reg[4]_i_1__3_n_0 ),
        .CO({\k_reg[8]_i_1__3_n_0 ,\k_reg[8]_i_1__3_n_1 ,\k_reg[8]_i_1__3_n_2 ,\k_reg[8]_i_1__3_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_26
   (\cont_bits2_12[0]_132 ,
    \cont_bits2_12[1]_133 ,
    \cont_bits2_12[2]_134 ,
    \cont_bits2_12[3]_135 ,
    \cont_bits2_12[4]_136 ,
    \cont_bits2_12[5]_137 ,
    \cont_bits2_12[6]_138 ,
    \cont_bits2_12[7]_139 ,
    \cont_bits2_12[8]_140 ,
    \cont_bits2_12[9]_141 ,
    \cont_bits2_12[10]_142 ,
    \cont_bits2_12[11]_143 ,
    \tmp_221[0]_362 ,
    \tmp_221[1]_363 ,
    \tmp_221[2]_364 ,
    \tmp_221[3]_365 ,
    \tmp_221[4]_366 ,
    \tmp_221[5]_367 ,
    \tmp_221[6]_368 ,
    \tmp_221[7]_369 ,
    \tmp_221[8]_370 ,
    \tmp_221[9]_371 ,
    \tmp_221[10]_372 ,
    \tmp_221[11]_373 ,
    rst,
    clk_enable,
    clk,
    \cont_bits2_downsample_bypass_reg_reg[0]_144 ,
    \tmp_222_reg[11][0] ,
    tmp_9,
    \tmp_222_reg[0][0] ,
    \tmp_222_reg[0][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_145 ,
    \tmp_222_reg[1][0] ,
    \tmp_222_reg[1][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[2]_146 ,
    \tmp_222_reg[2][0] ,
    \tmp_222_reg[2][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[3]_147 ,
    \tmp_222_reg[3][0] ,
    \tmp_222_reg[3][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[4]_148 ,
    \tmp_222_reg[4][0] ,
    \tmp_222_reg[4][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[5]_149 ,
    \tmp_222_reg[5][0] ,
    \tmp_222_reg[5][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[6]_150 ,
    \tmp_222_reg[6][0] ,
    \tmp_222_reg[6][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[7]_151 ,
    \tmp_222_reg[7][0] ,
    \tmp_222_reg[7][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[8]_152 ,
    \tmp_222_reg[8][0] ,
    \tmp_222_reg[8][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[9]_153 ,
    \tmp_222_reg[9][0] ,
    \tmp_222_reg[9][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[10]_154 ,
    \tmp_222_reg[10][0] ,
    \tmp_222_reg[10][0]_0 ,
    \cont_bits2_downsample_bypass_reg_reg[11]_155 ,
    \tmp_222_reg[11][0]_0 ,
    \tmp_222_reg[11][0]_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_0 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_6 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_7 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_8 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_10 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_11 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_12 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_13 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_14 ,
    \cont_bits2_reg_reg[0][0]_i_2__2_15 );
  output [0:0]\cont_bits2_12[0]_132 ;
  output [0:0]\cont_bits2_12[1]_133 ;
  output [0:0]\cont_bits2_12[2]_134 ;
  output [0:0]\cont_bits2_12[3]_135 ;
  output [0:0]\cont_bits2_12[4]_136 ;
  output [0:0]\cont_bits2_12[5]_137 ;
  output [0:0]\cont_bits2_12[6]_138 ;
  output [0:0]\cont_bits2_12[7]_139 ;
  output [0:0]\cont_bits2_12[8]_140 ;
  output [0:0]\cont_bits2_12[9]_141 ;
  output [0:0]\cont_bits2_12[10]_142 ;
  output [0:0]\cont_bits2_12[11]_143 ;
  output [0:0]\tmp_221[0]_362 ;
  output [0:0]\tmp_221[1]_363 ;
  output [0:0]\tmp_221[2]_364 ;
  output [0:0]\tmp_221[3]_365 ;
  output [0:0]\tmp_221[4]_366 ;
  output [0:0]\tmp_221[5]_367 ;
  output [0:0]\tmp_221[6]_368 ;
  output [0:0]\tmp_221[7]_369 ;
  output [0:0]\tmp_221[8]_370 ;
  output [0:0]\tmp_221[9]_371 ;
  output [0:0]\tmp_221[10]_372 ;
  output [0:0]\tmp_221[11]_373 ;
  input rst;
  input clk_enable;
  input clk;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_144 ;
  input \tmp_222_reg[11][0] ;
  input tmp_9;
  input \tmp_222_reg[0][0] ;
  input \tmp_222_reg[0][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_145 ;
  input \tmp_222_reg[1][0] ;
  input \tmp_222_reg[1][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_146 ;
  input \tmp_222_reg[2][0] ;
  input \tmp_222_reg[2][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_147 ;
  input \tmp_222_reg[3][0] ;
  input \tmp_222_reg[3][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_148 ;
  input \tmp_222_reg[4][0] ;
  input \tmp_222_reg[4][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_149 ;
  input \tmp_222_reg[5][0] ;
  input \tmp_222_reg[5][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_150 ;
  input \tmp_222_reg[6][0] ;
  input \tmp_222_reg[6][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_151 ;
  input \tmp_222_reg[7][0] ;
  input \tmp_222_reg[7][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_152 ;
  input \tmp_222_reg[8][0] ;
  input \tmp_222_reg[8][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_153 ;
  input \tmp_222_reg[9][0] ;
  input \tmp_222_reg[9][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_154 ;
  input \tmp_222_reg[10][0] ;
  input \tmp_222_reg[10][0]_0 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_155 ;
  input \tmp_222_reg[11][0]_0 ;
  input \tmp_222_reg[11][0]_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_0 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_1 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_6 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_7 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_8 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_10 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_11 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_12 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_13 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_14 ;
  input \cont_bits2_reg_reg[0][0]_i_2__2_15 ;

  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_132 ;
  wire [0:0]\cont_bits2_12[10]_142 ;
  wire [0:0]\cont_bits2_12[11]_143 ;
  wire [0:0]\cont_bits2_12[1]_133 ;
  wire [0:0]\cont_bits2_12[2]_134 ;
  wire [0:0]\cont_bits2_12[3]_135 ;
  wire [0:0]\cont_bits2_12[4]_136 ;
  wire [0:0]\cont_bits2_12[5]_137 ;
  wire [0:0]\cont_bits2_12[6]_138 ;
  wire [0:0]\cont_bits2_12[7]_139 ;
  wire [0:0]\cont_bits2_12[8]_140 ;
  wire [0:0]\cont_bits2_12[9]_141 ;
  wire [0:0]\cont_bits2_16_reg[0]_165 ;
  wire [0:0]\cont_bits2_16_reg[10]_157 ;
  wire [0:0]\cont_bits2_16_reg[11]_156 ;
  wire [0:0]\cont_bits2_16_reg[1]_164 ;
  wire [0:0]\cont_bits2_16_reg[2]_163 ;
  wire [0:0]\cont_bits2_16_reg[3]_162 ;
  wire [0:0]\cont_bits2_16_reg[4]_161 ;
  wire [0:0]\cont_bits2_16_reg[5]_160 ;
  wire [0:0]\cont_bits2_16_reg[6]_159 ;
  wire [0:0]\cont_bits2_16_reg[7]_5 ;
  wire [0:0]\cont_bits2_16_reg[8]_158 ;
  wire [0:0]\cont_bits2_16_reg[9]_4 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_144 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_154 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_155 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_145 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_146 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_147 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_148 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_149 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_150 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_151 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_152 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_153 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_10 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_11 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_12 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_13 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_14 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_15 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__2_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__2_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__2_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__1_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__1_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__1_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__1_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__1_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__1_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__2_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__1_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__1_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__1_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__1_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__1_n_3 ;
  wire [1:1]k;
  wire k1_carry__0_i_1__2_n_0;
  wire k1_carry__0_i_2__2_n_0;
  wire k1_carry__0_i_3__2_n_0;
  wire k1_carry__0_i_4__2_n_0;
  wire k1_carry__0_i_5__2_n_0;
  wire k1_carry__0_i_6__2_n_0;
  wire k1_carry__0_i_7__2_n_0;
  wire k1_carry__0_i_8__2_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__2_n_0;
  wire k1_carry__1_i_2__2_n_0;
  wire k1_carry__1_i_3__2_n_0;
  wire k1_carry__1_i_4__2_n_0;
  wire k1_carry__1_i_5__2_n_0;
  wire k1_carry__1_i_6__2_n_0;
  wire k1_carry__1_i_7__2_n_0;
  wire k1_carry__1_i_8__2_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__2_n_0;
  wire k1_carry__2_i_2__2_n_0;
  wire k1_carry__2_i_3__2_n_0;
  wire k1_carry__2_i_4__2_n_0;
  wire k1_carry__2_i_5__2_n_0;
  wire k1_carry__2_i_6__2_n_0;
  wire k1_carry__2_i_7__2_n_0;
  wire k1_carry__2_i_8__2_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__2_n_0;
  wire k1_carry_i_2__2_n_0;
  wire k1_carry_i_3__2_n_0;
  wire k1_carry_i_4__2_n_0;
  wire k1_carry_i_5__2_n_0;
  wire k1_carry_i_6__2_n_0;
  wire k1_carry_i_7__2_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__2_n_0 ;
  wire k_first_iter__2;
  wire \k_reg[12]_i_1__2_n_0 ;
  wire \k_reg[12]_i_1__2_n_1 ;
  wire \k_reg[12]_i_1__2_n_2 ;
  wire \k_reg[12]_i_1__2_n_3 ;
  wire \k_reg[16]_i_1__2_n_0 ;
  wire \k_reg[16]_i_1__2_n_1 ;
  wire \k_reg[16]_i_1__2_n_2 ;
  wire \k_reg[16]_i_1__2_n_3 ;
  wire \k_reg[20]_i_1__2_n_0 ;
  wire \k_reg[20]_i_1__2_n_1 ;
  wire \k_reg[20]_i_1__2_n_2 ;
  wire \k_reg[20]_i_1__2_n_3 ;
  wire \k_reg[24]_i_1__2_n_0 ;
  wire \k_reg[24]_i_1__2_n_1 ;
  wire \k_reg[24]_i_1__2_n_2 ;
  wire \k_reg[24]_i_1__2_n_3 ;
  wire \k_reg[28]_i_1__2_n_0 ;
  wire \k_reg[28]_i_1__2_n_1 ;
  wire \k_reg[28]_i_1__2_n_2 ;
  wire \k_reg[28]_i_1__2_n_3 ;
  wire \k_reg[31]_i_2__2_n_2 ;
  wire \k_reg[31]_i_2__2_n_3 ;
  wire \k_reg[4]_i_1__2_n_0 ;
  wire \k_reg[4]_i_1__2_n_1 ;
  wire \k_reg[4]_i_1__2_n_2 ;
  wire \k_reg[4]_i_1__2_n_3 ;
  wire \k_reg[8]_i_1__2_n_0 ;
  wire \k_reg[8]_i_1__2_n_1 ;
  wire \k_reg[8]_i_1__2_n_2 ;
  wire \k_reg[8]_i_1__2_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]\tmp_221[0]_362 ;
  wire [0:0]\tmp_221[10]_372 ;
  wire [0:0]\tmp_221[11]_373 ;
  wire [0:0]\tmp_221[1]_363 ;
  wire [0:0]\tmp_221[2]_364 ;
  wire [0:0]\tmp_221[3]_365 ;
  wire [0:0]\tmp_221[4]_366 ;
  wire [0:0]\tmp_221[5]_367 ;
  wire [0:0]\tmp_221[6]_368 ;
  wire [0:0]\tmp_221[7]_369 ;
  wire [0:0]\tmp_221[8]_370 ;
  wire [0:0]\tmp_221[9]_371 ;
  wire \tmp_222_reg[0][0] ;
  wire \tmp_222_reg[0][0]_0 ;
  wire \tmp_222_reg[10][0] ;
  wire \tmp_222_reg[10][0]_0 ;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire \tmp_222_reg[11][0]_1 ;
  wire \tmp_222_reg[1][0] ;
  wire \tmp_222_reg[1][0]_0 ;
  wire \tmp_222_reg[2][0] ;
  wire \tmp_222_reg[2][0]_0 ;
  wire \tmp_222_reg[3][0] ;
  wire \tmp_222_reg[3][0]_0 ;
  wire \tmp_222_reg[4][0] ;
  wire \tmp_222_reg[4][0]_0 ;
  wire \tmp_222_reg[5][0] ;
  wire \tmp_222_reg[5][0]_0 ;
  wire \tmp_222_reg[6][0] ;
  wire \tmp_222_reg[6][0]_0 ;
  wire \tmp_222_reg[7][0] ;
  wire \tmp_222_reg[7][0]_0 ;
  wire \tmp_222_reg[8][0] ;
  wire \tmp_222_reg[8][0]_0 ;
  wire \tmp_222_reg[9][0] ;
  wire \tmp_222_reg[9][0]_0 ;
  wire tmp_3;
  wire tmp_9;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__1_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__2_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__2_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__2_8 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__2_9 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__2_10 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__2_11 ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__2_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__2_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__2 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__2_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__2 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__2 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__2 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__2 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__2_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__2 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__3_n_0 ),
        .I2(\cont_bits2_12[0]_132 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[0]_165 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__2 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__1 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__2 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__1 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__1 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__1 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__1 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__1 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__1 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__1_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__2_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__1_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__2_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__2_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__2_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__2_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__3_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__2 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter__2));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__2_4 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__2_5 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__2_6 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__2_7 ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__2_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__2_1 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__2_2 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__2_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__2 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__2_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__2_12 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__2_13 ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__2_14 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__2_15 ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair18" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__2 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__2_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__2 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__2_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .I4(\cont_bits2_12[10]_142 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[10]_157 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__2 
       (.I0(\cont_bits2_12[11]_143 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_156 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__2 
       (.I0(\cont_bits2_12[1]_133 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__3_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_164 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__3_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__2 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__2_n_0 ),
        .I2(\cont_bits2_12[2]_134 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[2]_163 ));
  (* SOFT_HLUTNM = "soft_lutpair16" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__2 
       (.I0(\cont_bits2_12[3]_135 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__3_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_162 ));
  (* SOFT_HLUTNM = "soft_lutpair17" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__3_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__3_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__1 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__1 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__1 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__1 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__1_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__2 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__2_n_0 ),
        .I2(\cont_bits2_12[4]_136 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[4]_161 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__2 
       (.I0(\cont_bits2_12[5]_137 ),
        .I1(k_first_iter__2),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__3_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_160 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__2 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__2_n_0 ),
        .I2(\cont_bits2_12[6]_138 ),
        .I3(k_first_iter__2),
        .O(\cont_bits2_16_reg[6]_159 ));
  (* SOFT_HLUTNM = "soft_lutpair15" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__2_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__1 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__1 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__1 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__1 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__1 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__1 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__1 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__1 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__3 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__3_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__2_n_0 ),
        .I3(\cont_bits2_12[7]_139 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_5 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__1 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__1 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__1 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__1 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__1 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__1 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__1 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__3 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__1_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__3_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__2_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__1 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__1_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__1_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__1 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__1 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__1 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__2 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__2_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ),
        .I4(\cont_bits2_12[8]_140 ),
        .I5(k_first_iter__2),
        .O(\cont_bits2_16_reg[8]_158 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__2 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__1_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__2_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__3 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__3_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__2_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_12[9]_141 ),
        .I4(k_first_iter__2),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_4 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_165 ),
        .Q(\cont_bits2_12[0]_132 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__1 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__1_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__1_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__1_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__2_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__1 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__1_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__1_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__1_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__1_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__2_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__1_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__1 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__1_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__1_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__1_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__1_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__1_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__1_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__1_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_157 ),
        .Q(\cont_bits2_12[10]_142 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_156 ),
        .Q(\cont_bits2_12[11]_143 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_164 ),
        .Q(\cont_bits2_12[1]_133 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_163 ),
        .Q(\cont_bits2_12[2]_134 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_162 ),
        .Q(\cont_bits2_12[3]_135 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__1 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__1_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__1_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__1_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__1_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__1_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__1_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__1_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__1_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_161 ),
        .Q(\cont_bits2_12[4]_136 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_160 ),
        .Q(\cont_bits2_12[5]_137 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_159 ),
        .Q(\cont_bits2_12[6]_138 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_5 ),
        .Q(\cont_bits2_12[7]_139 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__1 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__1_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__1_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__1_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__1 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__1_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__1_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__1_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__1 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__1_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__1_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__1_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__1_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__1_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__1 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__1_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__1_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__1_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__1_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__1_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__1_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_158 ),
        .Q(\cont_bits2_12[8]_140 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_4 ),
        .Q(\cont_bits2_12[9]_141 ),
        .R(rst));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__2_n_0,k1_carry_i_2__2_n_0,1'b0,k1_carry_i_3__2_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__2_n_0,k1_carry_i_5__2_n_0,k1_carry_i_6__2_n_0,k1_carry_i_7__2_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__2_n_0,k1_carry__0_i_2__2_n_0,k1_carry__0_i_3__2_n_0,k1_carry__0_i_4__2_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__2_n_0,k1_carry__0_i_6__2_n_0,k1_carry__0_i_7__2_n_0,k1_carry__0_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__2
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__2
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__2
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__2
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__2
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__2
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__2
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__2
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__2_n_0,k1_carry__1_i_2__2_n_0,k1_carry__1_i_3__2_n_0,k1_carry__1_i_4__2_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__2_n_0,k1_carry__1_i_6__2_n_0,k1_carry__1_i_7__2_n_0,k1_carry__1_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__2
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__2
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__2
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__2
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__2
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__2
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__2
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__2
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__2_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__2_n_0,k1_carry__2_i_2__2_n_0,k1_carry__2_i_3__2_n_0,k1_carry__2_i_4__2_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__2_n_0,k1_carry__2_i_6__2_n_0,k1_carry__2_i_7__2_n_0,k1_carry__2_i_8__2_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__2
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__2
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__2
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__2
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__2
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__2
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__2
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__2
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__2
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__2
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__2_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__2
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__2
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__2
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__2_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__2
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__2_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__2
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair19" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__2 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__2_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__2 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__2_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__2 
       (.CI(\k_reg[8]_i_1__2_n_0 ),
        .CO({\k_reg[12]_i_1__2_n_0 ,\k_reg[12]_i_1__2_n_1 ,\k_reg[12]_i_1__2_n_2 ,\k_reg[12]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__2 
       (.CI(\k_reg[12]_i_1__2_n_0 ),
        .CO({\k_reg[16]_i_1__2_n_0 ,\k_reg[16]_i_1__2_n_1 ,\k_reg[16]_i_1__2_n_2 ,\k_reg[16]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__2 
       (.CI(\k_reg[16]_i_1__2_n_0 ),
        .CO({\k_reg[20]_i_1__2_n_0 ,\k_reg[20]_i_1__2_n_1 ,\k_reg[20]_i_1__2_n_2 ,\k_reg[20]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__2 
       (.CI(\k_reg[20]_i_1__2_n_0 ),
        .CO({\k_reg[24]_i_1__2_n_0 ,\k_reg[24]_i_1__2_n_1 ,\k_reg[24]_i_1__2_n_2 ,\k_reg[24]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__2 
       (.CI(\k_reg[24]_i_1__2_n_0 ),
        .CO({\k_reg[28]_i_1__2_n_0 ,\k_reg[28]_i_1__2_n_1 ,\k_reg[28]_i_1__2_n_2 ,\k_reg[28]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__2 
       (.CI(\k_reg[28]_i_1__2_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__2_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__2_n_2 ,\k_reg[31]_i_2__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__2_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__2 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__2_n_0 ,\k_reg[4]_i_1__2_n_1 ,\k_reg[4]_i_1__2_n_2 ,\k_reg[4]_i_1__2_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__2 
       (.CI(\k_reg[4]_i_1__2_n_0 ),
        .CO({\k_reg[8]_i_1__2_n_0 ,\k_reg[8]_i_1__2_n_1 ,\k_reg[8]_i_1__2_n_2 ,\k_reg[8]_i_1__2_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[0][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[0]_144 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[0]_132 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[0][0] ),
        .I5(\tmp_222_reg[0][0]_0 ),
        .O(\tmp_221[0]_362 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[10][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[10]_154 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[10]_142 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[10][0] ),
        .I5(\tmp_222_reg[10][0]_0 ),
        .O(\tmp_221[10]_372 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[11][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[11]_155 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[11]_143 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[11][0]_0 ),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\tmp_221[11]_373 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[1][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[1]_145 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[1]_133 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[1][0] ),
        .I5(\tmp_222_reg[1][0]_0 ),
        .O(\tmp_221[1]_363 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[2][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[2]_146 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[2]_134 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[2][0] ),
        .I5(\tmp_222_reg[2][0]_0 ),
        .O(\tmp_221[2]_364 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[3][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[3]_147 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[3]_135 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[3][0] ),
        .I5(\tmp_222_reg[3][0]_0 ),
        .O(\tmp_221[3]_365 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[4][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[4]_148 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[4]_136 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[4][0] ),
        .I5(\tmp_222_reg[4][0]_0 ),
        .O(\tmp_221[4]_366 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[5][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[5]_149 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[5]_137 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[5][0] ),
        .I5(\tmp_222_reg[5][0]_0 ),
        .O(\tmp_221[5]_367 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[6][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[6]_150 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[6]_138 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[6][0] ),
        .I5(\tmp_222_reg[6][0]_0 ),
        .O(\tmp_221[6]_368 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[7][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[7]_151 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[7]_139 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[7][0] ),
        .I5(\tmp_222_reg[7][0]_0 ),
        .O(\tmp_221[7]_369 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[8][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[8]_152 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[8]_140 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[8][0] ),
        .I5(\tmp_222_reg[8][0]_0 ),
        .O(\tmp_221[8]_370 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFE200)) 
    \tmp_222[9][0]_i_1 
       (.I0(\cont_bits2_downsample_bypass_reg_reg[9]_153 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_12[9]_141 ),
        .I3(tmp_9),
        .I4(\tmp_222_reg[9][0] ),
        .I5(\tmp_222_reg[9][0]_0 ),
        .O(\tmp_221[9]_371 ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_27
   (\cont_bits2_12[0]_96 ,
    \cont_bits2_12[1]_97 ,
    \cont_bits2_12[2]_98 ,
    \cont_bits2_12[3]_99 ,
    \cont_bits2_12[4]_100 ,
    \cont_bits2_12[5]_101 ,
    \cont_bits2_12[6]_102 ,
    \cont_bits2_12[7]_103 ,
    \cont_bits2_12[8]_104 ,
    \cont_bits2_12[9]_105 ,
    \cont_bits2_12[10]_106 ,
    \cont_bits2_12[11]_107 ,
    \cont_bits2_reg_reg_reg[0][0]_0 ,
    \cont_bits2_reg_reg_reg[1][0]_0 ,
    \cont_bits2_reg_reg_reg[2][0]_0 ,
    \cont_bits2_reg_reg_reg[3][0]_0 ,
    \cont_bits2_reg_reg_reg[4][0]_0 ,
    \cont_bits2_reg_reg_reg[5][0]_0 ,
    \cont_bits2_reg_reg_reg[6][0]_0 ,
    \cont_bits2_reg_reg_reg[7][0]_0 ,
    \cont_bits2_reg_reg_reg[8][0]_0 ,
    \cont_bits2_reg_reg_reg[9][0]_0 ,
    \cont_bits2_reg_reg_reg[10][0]_0 ,
    \cont_bits2_reg_reg_reg[11][0]_0 ,
    rst,
    clk_enable,
    clk,
    \tmp_222_reg[11][0] ,
    \cont_bits2_downsample_bypass_reg_reg[0]_108 ,
    \tmp_222_reg[11][0]_0 ,
    tmp_0_9,
    \tmp_222_reg[11][0]_1 ,
    \cont_bits2_downsample_bypass_reg_reg[1]_109 ,
    tmp_1_10,
    \cont_bits2_downsample_bypass_reg_reg[2]_110 ,
    tmp_2_10,
    \cont_bits2_downsample_bypass_reg_reg[3]_111 ,
    tmp_3_10,
    \cont_bits2_downsample_bypass_reg_reg[4]_112 ,
    tmp_4_10,
    \cont_bits2_downsample_bypass_reg_reg[5]_113 ,
    tmp_5_10,
    \cont_bits2_downsample_bypass_reg_reg[6]_114 ,
    tmp_6_10,
    \cont_bits2_downsample_bypass_reg_reg[7]_115 ,
    tmp_7_10,
    \cont_bits2_downsample_bypass_reg_reg[8]_116 ,
    tmp_8_10,
    \cont_bits2_downsample_bypass_reg_reg[9]_117 ,
    tmp_9_10,
    \cont_bits2_downsample_bypass_reg_reg[10]_118 ,
    tmp_10_10,
    \cont_bits2_downsample_bypass_reg_reg[11]_119 ,
    tmp_11_10,
    \cont_bits2_reg_reg[0][0]_i_4__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_6 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_7 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_8 ,
    \cont_bits2_reg_reg[0][0]_i_4__1_9 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_0 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_6 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_7 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_8 ,
    \cont_bits2_reg_reg[0][0]_i_5__1_9 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_0 ,
    Q,
    \cont_bits2_reg_reg[0][0]_i_2__1_1 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_2 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_3 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_4 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_5 ,
    \cont_bits2_reg_reg[0][0]_i_2__1_6 ,
    \cont_bits2_reg_reg[0][0]_i_3_0 ,
    \cont_bits2_reg_reg[0][0]_i_3_1 ,
    \cont_bits2_reg_reg[0][0]_i_3_2 ,
    \cont_bits2_reg_reg[0][0]_i_3_3 ,
    \cont_bits2_reg_reg[0][0]_i_3_4 ,
    \cont_bits2_reg_reg[0][0]_i_3_5 ,
    \cont_bits2_reg_reg[0][0]_i_3_6 ,
    \cont_bits2_reg_reg[0][0]_i_3_7 ,
    \cont_bits2_reg_reg[0][0]_i_3_8 ,
    \cont_bits2_reg_reg[0][0]_i_3_9 );
  output [0:0]\cont_bits2_12[0]_96 ;
  output [0:0]\cont_bits2_12[1]_97 ;
  output [0:0]\cont_bits2_12[2]_98 ;
  output [0:0]\cont_bits2_12[3]_99 ;
  output [0:0]\cont_bits2_12[4]_100 ;
  output [0:0]\cont_bits2_12[5]_101 ;
  output [0:0]\cont_bits2_12[6]_102 ;
  output [0:0]\cont_bits2_12[7]_103 ;
  output [0:0]\cont_bits2_12[8]_104 ;
  output [0:0]\cont_bits2_12[9]_105 ;
  output [0:0]\cont_bits2_12[10]_106 ;
  output [0:0]\cont_bits2_12[11]_107 ;
  output \cont_bits2_reg_reg_reg[0][0]_0 ;
  output \cont_bits2_reg_reg_reg[1][0]_0 ;
  output \cont_bits2_reg_reg_reg[2][0]_0 ;
  output \cont_bits2_reg_reg_reg[3][0]_0 ;
  output \cont_bits2_reg_reg_reg[4][0]_0 ;
  output \cont_bits2_reg_reg_reg[5][0]_0 ;
  output \cont_bits2_reg_reg_reg[6][0]_0 ;
  output \cont_bits2_reg_reg_reg[7][0]_0 ;
  output \cont_bits2_reg_reg_reg[8][0]_0 ;
  output \cont_bits2_reg_reg_reg[9][0]_0 ;
  output \cont_bits2_reg_reg_reg[10][0]_0 ;
  output \cont_bits2_reg_reg_reg[11][0]_0 ;
  input rst;
  input clk_enable;
  input clk;
  input \tmp_222_reg[11][0] ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_108 ;
  input \tmp_222_reg[11][0]_0 ;
  input [0:0]tmp_0_9;
  input \tmp_222_reg[11][0]_1 ;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_109 ;
  input [0:0]tmp_1_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_110 ;
  input [0:0]tmp_2_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_111 ;
  input [0:0]tmp_3_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_112 ;
  input [0:0]tmp_4_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_113 ;
  input [0:0]tmp_5_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_114 ;
  input [0:0]tmp_6_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_115 ;
  input [0:0]tmp_7_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_116 ;
  input [0:0]tmp_8_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_117 ;
  input [0:0]tmp_9_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_118 ;
  input [0:0]tmp_10_10;
  input [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_119 ;
  input [0:0]tmp_11_10;
  input \cont_bits2_reg_reg[0][0]_i_4__1_0 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_6 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_7 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_8 ;
  input \cont_bits2_reg_reg[0][0]_i_4__1_9 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_0 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_1 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_6 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_7 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_8 ;
  input \cont_bits2_reg_reg[0][0]_i_5__1_9 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_0 ;
  input [3:0]Q;
  input \cont_bits2_reg_reg[0][0]_i_2__1_1 ;
  input [3:0]\cont_bits2_reg_reg[0][0]_i_2__1_2 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_3 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_4 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_5 ;
  input \cont_bits2_reg_reg[0][0]_i_2__1_6 ;
  input \cont_bits2_reg_reg[0][0]_i_3_0 ;
  input \cont_bits2_reg_reg[0][0]_i_3_1 ;
  input \cont_bits2_reg_reg[0][0]_i_3_2 ;
  input \cont_bits2_reg_reg[0][0]_i_3_3 ;
  input \cont_bits2_reg_reg[0][0]_i_3_4 ;
  input \cont_bits2_reg_reg[0][0]_i_3_5 ;
  input \cont_bits2_reg_reg[0][0]_i_3_6 ;
  input \cont_bits2_reg_reg[0][0]_i_3_7 ;
  input \cont_bits2_reg_reg[0][0]_i_3_8 ;
  input \cont_bits2_reg_reg[0][0]_i_3_9 ;

  wire [3:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]\cont_bits2_12[0]_96 ;
  wire [0:0]\cont_bits2_12[10]_106 ;
  wire [0:0]\cont_bits2_12[11]_107 ;
  wire [0:0]\cont_bits2_12[1]_97 ;
  wire [0:0]\cont_bits2_12[2]_98 ;
  wire [0:0]\cont_bits2_12[3]_99 ;
  wire [0:0]\cont_bits2_12[4]_100 ;
  wire [0:0]\cont_bits2_12[5]_101 ;
  wire [0:0]\cont_bits2_12[6]_102 ;
  wire [0:0]\cont_bits2_12[7]_103 ;
  wire [0:0]\cont_bits2_12[8]_104 ;
  wire [0:0]\cont_bits2_12[9]_105 ;
  wire [0:0]\cont_bits2_16_reg[0]_131 ;
  wire [0:0]\cont_bits2_16_reg[10]_121 ;
  wire [0:0]\cont_bits2_16_reg[11]_120 ;
  wire [0:0]\cont_bits2_16_reg[1]_130 ;
  wire [0:0]\cont_bits2_16_reg[2]_129 ;
  wire [0:0]\cont_bits2_16_reg[3]_128 ;
  wire [0:0]\cont_bits2_16_reg[4]_127 ;
  wire [0:0]\cont_bits2_16_reg[5]_126 ;
  wire [0:0]\cont_bits2_16_reg[6]_125 ;
  wire [0:0]\cont_bits2_16_reg[7]_124 ;
  wire [0:0]\cont_bits2_16_reg[8]_123 ;
  wire [0:0]\cont_bits2_16_reg[9]_122 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[0]_108 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[10]_118 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[11]_119 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[1]_109 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[2]_110 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[3]_111 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[4]_112 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[5]_113 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[6]_114 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[7]_115 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[8]_116 ;
  wire [0:0]\cont_bits2_downsample_bypass_reg_reg[9]_117 ;
  wire \cont_bits2_reg_reg[0][0]_i_100_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_101_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_102_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_103_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_104_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_10__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_15_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_16_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_1 ;
  wire [3:0]\cont_bits2_reg_reg[0][0]_i_2__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_4__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_59_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_1 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_2 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_3 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_4 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_5 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_6 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_7 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_8 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_9 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_61_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_62_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_63_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_64_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_65_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_67_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_72_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_73_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_74_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_75_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_77_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_78_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_79_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_80_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_81_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_83_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_84_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_85_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_86_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_87_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_88_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_89_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__1_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_90_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_91_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_93_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_94_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_95_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_96_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_97_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_98_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_99_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__1_n_0 ;
  wire \cont_bits2_reg_reg[10][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[10][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[11][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[11][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[5][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[5][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__1_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__1_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg[9][0]_i_2_n_0 ;
  wire \cont_bits2_reg_reg[9][0]_i_3_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_21_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_60_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_60_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_60_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_60_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_66_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_66_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_66_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_70_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_70_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_70_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_70_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_71_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_71_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_71_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_71_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_76_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_76_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_76_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_76_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_82_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_82_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_82_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_82_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_92_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_92_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_92_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_92_n_3 ;
  wire \cont_bits2_reg_reg_reg[10][0]_0 ;
  wire \cont_bits2_reg_reg_reg[11][0]_0 ;
  wire \cont_bits2_reg_reg_reg[1][0]_0 ;
  wire \cont_bits2_reg_reg_reg[2][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_0 ;
  wire \cont_bits2_reg_reg_reg[4][0]_0 ;
  wire \cont_bits2_reg_reg_reg[5][0]_0 ;
  wire \cont_bits2_reg_reg_reg[6][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_0 ;
  wire \cont_bits2_reg_reg_reg[8][0]_0 ;
  wire \cont_bits2_reg_reg_reg[9][0]_0 ;
  wire [1:1]k;
  wire k1_carry__0_i_1__1_n_0;
  wire k1_carry__0_i_2__1_n_0;
  wire k1_carry__0_i_3__1_n_0;
  wire k1_carry__0_i_4__1_n_0;
  wire k1_carry__0_i_5__1_n_0;
  wire k1_carry__0_i_6__1_n_0;
  wire k1_carry__0_i_7__1_n_0;
  wire k1_carry__0_i_8__1_n_0;
  wire k1_carry__0_n_0;
  wire k1_carry__0_n_1;
  wire k1_carry__0_n_2;
  wire k1_carry__0_n_3;
  wire k1_carry__1_i_1__1_n_0;
  wire k1_carry__1_i_2__1_n_0;
  wire k1_carry__1_i_3__1_n_0;
  wire k1_carry__1_i_4__1_n_0;
  wire k1_carry__1_i_5__1_n_0;
  wire k1_carry__1_i_6__1_n_0;
  wire k1_carry__1_i_7__1_n_0;
  wire k1_carry__1_i_8__1_n_0;
  wire k1_carry__1_n_0;
  wire k1_carry__1_n_1;
  wire k1_carry__1_n_2;
  wire k1_carry__1_n_3;
  wire k1_carry__2_i_1__1_n_0;
  wire k1_carry__2_i_2__1_n_0;
  wire k1_carry__2_i_3__1_n_0;
  wire k1_carry__2_i_4__1_n_0;
  wire k1_carry__2_i_5__1_n_0;
  wire k1_carry__2_i_6__1_n_0;
  wire k1_carry__2_i_7__1_n_0;
  wire k1_carry__2_i_8__1_n_0;
  wire k1_carry__2_n_0;
  wire k1_carry__2_n_1;
  wire k1_carry__2_n_2;
  wire k1_carry__2_n_3;
  wire k1_carry_i_1__1_n_0;
  wire k1_carry_i_2__1_n_0;
  wire k1_carry_i_3__1_n_0;
  wire k1_carry_i_4__1_n_0;
  wire k1_carry_i_5__1_n_0;
  wire k1_carry_i_6__1_n_0;
  wire k1_carry_i_7__1_n_0;
  wire k1_carry_n_0;
  wire k1_carry_n_1;
  wire k1_carry_n_2;
  wire k1_carry_n_3;
  wire \k[0]_i_1__1_n_0 ;
  wire \k_reg[12]_i_1__1_n_0 ;
  wire \k_reg[12]_i_1__1_n_1 ;
  wire \k_reg[12]_i_1__1_n_2 ;
  wire \k_reg[12]_i_1__1_n_3 ;
  wire \k_reg[16]_i_1__1_n_0 ;
  wire \k_reg[16]_i_1__1_n_1 ;
  wire \k_reg[16]_i_1__1_n_2 ;
  wire \k_reg[16]_i_1__1_n_3 ;
  wire \k_reg[20]_i_1__1_n_0 ;
  wire \k_reg[20]_i_1__1_n_1 ;
  wire \k_reg[20]_i_1__1_n_2 ;
  wire \k_reg[20]_i_1__1_n_3 ;
  wire \k_reg[24]_i_1__1_n_0 ;
  wire \k_reg[24]_i_1__1_n_1 ;
  wire \k_reg[24]_i_1__1_n_2 ;
  wire \k_reg[24]_i_1__1_n_3 ;
  wire \k_reg[28]_i_1__1_n_0 ;
  wire \k_reg[28]_i_1__1_n_1 ;
  wire \k_reg[28]_i_1__1_n_2 ;
  wire \k_reg[28]_i_1__1_n_3 ;
  wire \k_reg[31]_i_2__1_n_2 ;
  wire \k_reg[31]_i_2__1_n_3 ;
  wire \k_reg[4]_i_1__1_n_0 ;
  wire \k_reg[4]_i_1__1_n_1 ;
  wire \k_reg[4]_i_1__1_n_2 ;
  wire \k_reg[4]_i_1__1_n_3 ;
  wire \k_reg[8]_i_1__1_n_0 ;
  wire \k_reg[8]_i_1__1_n_1 ;
  wire \k_reg[8]_i_1__1_n_2 ;
  wire \k_reg[8]_i_1__1_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire [0:0]tmp_0_9;
  wire [0:0]tmp_10_10;
  wire [0:0]tmp_11_10;
  wire [0:0]tmp_1_10;
  wire \tmp_222_reg[11][0] ;
  wire \tmp_222_reg[11][0]_0 ;
  wire \tmp_222_reg[11][0]_1 ;
  wire [0:0]tmp_2_10;
  wire [0:0]tmp_3_10;
  wire [0:0]tmp_4_10;
  wire [0:0]tmp_5_10;
  wire [0:0]tmp_6_10;
  wire [0:0]tmp_7_10;
  wire [0:0]tmp_8_10;
  wire [0:0]tmp_9_10;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[0][0]_i_66_CO_UNCONNECTED ;
  wire [3:0]NLW_k1_carry_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__0_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__1_O_UNCONNECTED;
  wire [3:0]NLW_k1_carry__2_O_UNCONNECTED;
  wire [3:2]\NLW_k_reg[31]_i_2__1_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__1_O_UNCONNECTED ;

  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_100 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[0][0]_i_100_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_101 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[0][0]_i_101_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_102 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[0][0]_i_102_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_103 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[0][0]_i_103_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_104 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[0][0]_i_104_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT2 #(
    .INIT(4'h9)) 
    \cont_bits2_reg_reg[0][0]_i_10__1 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \cont_bits2_reg_reg[0][0]_i_11__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_0 ),
        .I1(Q[1]),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_1 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_2__1_2 [1]),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__1_3 ),
        .I5(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \cont_bits2_reg_reg[0][0]_i_12__1 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__1_6 ),
        .I2(Q[2]),
        .I3(\cont_bits2_reg_reg[0][0]_i_2__1_1 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__1_2 [2]),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__1_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_12__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAAA888A888A888)) 
    \cont_bits2_reg_reg[0][0]_i_13 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\cont_bits2_reg_reg[0][0]_i_2__1_5 ),
        .I2(Q[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_2__1_1 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__1_2 [0]),
        .I5(\cont_bits2_reg_reg[0][0]_i_2__1_3 ),
        .O(\cont_bits2_reg_reg[0][0]_i_13_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_14__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_3_5 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_6 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_3_7 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_3_8 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_3_9 ),
        .O(\cont_bits2_reg_reg[0][0]_i_14__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_15 
       (.I0(\cont_bits2_reg_reg[0][0]_i_3_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_1 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_3_2 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_3_3 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_3_4 ),
        .O(\cont_bits2_reg_reg[0][0]_i_15_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_16 
       (.I0(\cont_bits2_reg_reg[0][0]_i_4__1_5 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_4__1_6 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_7 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_8 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_4__1_9 ),
        .O(\cont_bits2_reg_reg[0][0]_i_16_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_17__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_4__1_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_4__1_1 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_2 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_3 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_4__1_4 ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_18__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__1_5 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_5__1_6 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_5__1_7 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_5__1_8 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_9 ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__1_n_0 ));
  LUT6 #(
    .INIT(64'hFEFFFEFFFEFFFE00)) 
    \cont_bits2_reg_reg[0][0]_i_19__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__1_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_5__1_1 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_5__1_2 ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\cont_bits2_reg_reg[0][0]_i_5__1_3 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_4 ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[0][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_6__13_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_7__1_n_0 ),
        .O(\cont_bits2_16_reg[0]_131 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_20__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_59_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_61_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_22__1 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[0][0]_i_67_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ));
  LUT6 #(
    .INIT(64'hAAAA8A8AAAA08A80)) 
    \cont_bits2_reg_reg[0][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_8__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_9__1_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_10__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_11__1_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_12__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_13_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ));
  LUT6 #(
    .INIT(64'hA0C0C0000000000A)) 
    \cont_bits2_reg_reg[0][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_14__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_15_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'h0000000A0A0C0C00)) 
    \cont_bits2_reg_reg[0][0]_i_4__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_16_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_17__1_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_59 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_59_n_0 ));
  LUT6 #(
    .INIT(64'h000000A0A0C0C000)) 
    \cont_bits2_reg_reg[0][0]_i_5__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_18__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_19__1_n_0 ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[1] ),
        .I4(\k_reg_n_0_[0] ),
        .I5(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_61 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_61_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_62 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_62_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_63 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_63_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_64 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_64_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_65 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_65_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_67 
       (.I0(\cont_bits2_reg_reg[0][0]_i_81_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[0][0]_i_83_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_67_n_0 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \cont_bits2_reg_reg[0][0]_i_6__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[0][0]_i_6__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_72 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_72_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_73 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_73_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_74 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_74_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_75 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_75_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_77 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[0][0]_i_77_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_78 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[0][0]_i_78_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_79 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[0][0]_i_79_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[0][0]_i_7__1 
       (.I0(\cont_bits2_12[0]_96 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_80 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[0][0]_i_80_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_81 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[0][0]_i_81_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_83 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[0][0]_i_83_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_84 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_84_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_85 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_85_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_86 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_86_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_87 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_87_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_88 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_88_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_89 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_89_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT4 #(
    .INIT(16'h5402)) 
    \cont_bits2_reg_reg[0][0]_i_8__1 
       (.I0(\k_reg_n_0_[3] ),
        .I1(\k_reg_n_0_[1] ),
        .I2(\k_reg_n_0_[0] ),
        .I3(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_90 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_90_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_91 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_91_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_93 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[0][0]_i_93_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_94 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[0][0]_i_94_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_95 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[0][0]_i_95_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_96 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[0][0]_i_96_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_97 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[0][0]_i_97_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_98 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[0][0]_i_98_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_99 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[0][0]_i_99_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFEAEAEA)) 
    \cont_bits2_reg_reg[0][0]_i_9__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_4 ),
        .I1(Q[3]),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_1 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_2__1_2 [3]),
        .I4(\cont_bits2_reg_reg[0][0]_i_2__1_3 ),
        .I5(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[10][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[10][0]_i_2_n_0 ),
        .I5(\cont_bits2_reg_reg[10][0]_i_3_n_0 ),
        .O(\cont_bits2_16_reg[10]_121 ));
  LUT6 #(
    .INIT(64'h0000100000000000)) 
    \cont_bits2_reg_reg[10][0]_i_2 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[10][0]_i_2_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair14" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[10][0]_i_3 
       (.I0(\cont_bits2_12[10]_106 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[10][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[11][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[11][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[11][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[11]_120 ));
  (* SOFT_HLUTNM = "soft_lutpair13" *) 
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[11][0]_i_2 
       (.I0(\cont_bits2_12[11]_107 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[11][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFBFFFFFFFF)) 
    \cont_bits2_reg_reg[11][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[11][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[1][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[1][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[1][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[1]_130 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[1][0]_i_2 
       (.I0(\cont_bits2_12[1]_97 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[1][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFEFFFF)) 
    \cont_bits2_reg_reg[1][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[2][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[2][0]_i_2__1_n_0 ),
        .I5(\cont_bits2_reg_reg[2][0]_i_3_n_0 ),
        .O(\cont_bits2_16_reg[2]_129 ));
  LUT6 #(
    .INIT(64'h0000001000000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[2][0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[2][0]_i_3 
       (.I0(\cont_bits2_12[2]_98 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[2][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[3][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[3][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[3][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[3]_128 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[3][0]_i_2 
       (.I0(\cont_bits2_12[3]_99 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFB)) 
    \cont_bits2_reg_reg[3][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[3][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[4][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[4][0]_i_2__1_n_0 ),
        .I5(\cont_bits2_reg_reg[4][0]_i_3_n_0 ),
        .O(\cont_bits2_16_reg[4]_127 ));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \cont_bits2_reg_reg[4][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[4][0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[4][0]_i_3 
       (.I0(\cont_bits2_12[4]_100 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[4][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[5][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[5][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[5][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[5]_126 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[5][0]_i_2 
       (.I0(\cont_bits2_12[5]_101 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[5][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFBFFFF)) 
    \cont_bits2_reg_reg[5][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(\cont_bits2_reg_reg[5][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[6][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[6][0]_i_2__1_n_0 ),
        .I5(\cont_bits2_reg_reg[6][0]_i_3_n_0 ),
        .O(\cont_bits2_16_reg[6]_125 ));
  LUT6 #(
    .INIT(64'h0000004000000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[3]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[6][0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[6][0]_i_3 
       (.I0(\cont_bits2_12[6]_102 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[6][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[7][0]_i_1 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__1_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[7]_124 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[7][0]_i_2 
       (.I0(\cont_bits2_12[7]_103 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[7][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__1_n_0 ));
  LUT6 #(
    .INIT(64'hFFFEFFFFFFFE0000)) 
    \cont_bits2_reg_reg[8][0]_i_1__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__1_n_0 ),
        .I5(\cont_bits2_reg_reg[8][0]_i_3_n_0 ),
        .O(\cont_bits2_16_reg[8]_123 ));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    \cont_bits2_reg_reg[8][0]_i_2__1 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[0]),
        .I4(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__1_n_0 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[8][0]_i_3 
       (.I0(\cont_bits2_12[8]_104 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[8][0]_i_3_n_0 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBBBBB8)) 
    \cont_bits2_reg_reg[9][0]_i_1 
       (.I0(\cont_bits2_reg_reg[9][0]_i_2_n_0 ),
        .I1(\cont_bits2_reg_reg[9][0]_i_3_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_2__1_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_3_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_4__1_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_5__1_n_0 ),
        .O(\cont_bits2_16_reg[9]_122 ));
  LUT5 #(
    .INIT(32'hAAAAA8AA)) 
    \cont_bits2_reg_reg[9][0]_i_2 
       (.I0(\cont_bits2_12[9]_105 ),
        .I1(\k_reg_n_0_[2] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[9][0]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFEFFFFFFFFF)) 
    \cont_bits2_reg_reg[9][0]_i_3 
       (.I0(\cont_bits2_reg_reg[0][0]_i_20__1_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(\cont_bits2_reg_reg[0][0]_i_22__1_n_0 ),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(\cont_bits2_reg_reg[9][0]_i_3_n_0 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_131 ),
        .Q(\cont_bits2_12[0]_96 ),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_21 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_21_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_21_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_21_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_21_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[0][0]_i_62_n_0 ,\cont_bits2_reg_reg[0][0]_i_63_n_0 ,\cont_bits2_reg_reg[0][0]_i_64_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[0][0]_i_65_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_60 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_71_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_60_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_60_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_60_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_60_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_72_n_0 ,\cont_bits2_reg_reg[0][0]_i_73_n_0 ,\cont_bits2_reg_reg[0][0]_i_74_n_0 ,\cont_bits2_reg_reg[0][0]_i_75_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_66 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_76_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[0][0]_i_66_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[0][0]_i_66_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_66_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_66_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[0][0]_i_77_n_0 ,\cont_bits2_reg_reg[0][0]_i_78_n_0 ,\cont_bits2_reg_reg[0][0]_i_79_n_0 ,\cont_bits2_reg_reg[0][0]_i_80_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_70 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_60_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_70_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_70_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_70_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_70_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_84_n_0 ,\cont_bits2_reg_reg[0][0]_i_85_n_0 ,\cont_bits2_reg_reg[0][0]_i_86_n_0 ,\cont_bits2_reg_reg[0][0]_i_87_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_71 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_21_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_71_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_71_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_71_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_71_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_88_n_0 ,\cont_bits2_reg_reg[0][0]_i_89_n_0 ,\cont_bits2_reg_reg[0][0]_i_90_n_0 ,\cont_bits2_reg_reg[0][0]_i_91_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_76 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_92_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_76_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_76_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_76_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_76_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[0][0]_i_93_n_0 ,\cont_bits2_reg_reg[0][0]_i_94_n_0 ,\cont_bits2_reg_reg[0][0]_i_95_n_0 ,\cont_bits2_reg_reg[0][0]_i_96_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_82 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_70_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_82_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_82_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_82_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_82_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[0][0]_i_97_n_0 ,\cont_bits2_reg_reg[0][0]_i_98_n_0 ,\cont_bits2_reg_reg[0][0]_i_99_n_0 ,\cont_bits2_reg_reg[0][0]_i_100_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_92 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_82_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_92_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_92_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_92_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_92_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[0][0]_i_101_n_0 ,\cont_bits2_reg_reg[0][0]_i_102_n_0 ,\cont_bits2_reg_reg[0][0]_i_103_n_0 ,\cont_bits2_reg_reg[0][0]_i_104_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_121 ),
        .Q(\cont_bits2_12[10]_106 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_120 ),
        .Q(\cont_bits2_12[11]_107 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_130 ),
        .Q(\cont_bits2_12[1]_97 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_129 ),
        .Q(\cont_bits2_12[2]_98 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_128 ),
        .Q(\cont_bits2_12[3]_99 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_127 ),
        .Q(\cont_bits2_12[4]_100 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_126 ),
        .Q(\cont_bits2_12[5]_101 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_125 ),
        .Q(\cont_bits2_12[6]_102 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_124 ),
        .Q(\cont_bits2_12[7]_103 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_123 ),
        .Q(\cont_bits2_12[8]_104 ),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_122 ),
        .Q(\cont_bits2_12[9]_105 ),
        .R(rst));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry
       (.CI(1'b0),
        .CO({k1_carry_n_0,k1_carry_n_1,k1_carry_n_2,k1_carry_n_3}),
        .CYINIT(1'b1),
        .DI({k1_carry_i_1__1_n_0,k1_carry_i_2__1_n_0,1'b0,k1_carry_i_3__1_n_0}),
        .O(NLW_k1_carry_O_UNCONNECTED[3:0]),
        .S({k1_carry_i_4__1_n_0,k1_carry_i_5__1_n_0,k1_carry_i_6__1_n_0,k1_carry_i_7__1_n_0}));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__0
       (.CI(k1_carry_n_0),
        .CO({k1_carry__0_n_0,k1_carry__0_n_1,k1_carry__0_n_2,k1_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__0_i_1__1_n_0,k1_carry__0_i_2__1_n_0,k1_carry__0_i_3__1_n_0,k1_carry__0_i_4__1_n_0}),
        .O(NLW_k1_carry__0_O_UNCONNECTED[3:0]),
        .S({k1_carry__0_i_5__1_n_0,k1_carry__0_i_6__1_n_0,k1_carry__0_i_7__1_n_0,k1_carry__0_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_1__1
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(k1_carry__0_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_2__1
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(k1_carry__0_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_3__1
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(k1_carry__0_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__0_i_4__1
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(k1_carry__0_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_5__1
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(k1_carry__0_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_6__1
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(k1_carry__0_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_7__1
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(k1_carry__0_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__0_i_8__1
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(k1_carry__0_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__1
       (.CI(k1_carry__0_n_0),
        .CO({k1_carry__1_n_0,k1_carry__1_n_1,k1_carry__1_n_2,k1_carry__1_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__1_i_1__1_n_0,k1_carry__1_i_2__1_n_0,k1_carry__1_i_3__1_n_0,k1_carry__1_i_4__1_n_0}),
        .O(NLW_k1_carry__1_O_UNCONNECTED[3:0]),
        .S({k1_carry__1_i_5__1_n_0,k1_carry__1_i_6__1_n_0,k1_carry__1_i_7__1_n_0,k1_carry__1_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_1__1
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(k1_carry__1_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_2__1
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(k1_carry__1_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_3__1
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(k1_carry__1_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__1_i_4__1
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(k1_carry__1_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_5__1
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(k1_carry__1_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_6__1
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(k1_carry__1_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_7__1
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(k1_carry__1_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__1_i_8__1
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(k1_carry__1_i_8__1_n_0));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 k1_carry__2
       (.CI(k1_carry__1_n_0),
        .CO({k1_carry__2_n_0,k1_carry__2_n_1,k1_carry__2_n_2,k1_carry__2_n_3}),
        .CYINIT(1'b0),
        .DI({k1_carry__2_i_1__1_n_0,k1_carry__2_i_2__1_n_0,k1_carry__2_i_3__1_n_0,k1_carry__2_i_4__1_n_0}),
        .O(NLW_k1_carry__2_O_UNCONNECTED[3:0]),
        .S({k1_carry__2_i_5__1_n_0,k1_carry__2_i_6__1_n_0,k1_carry__2_i_7__1_n_0,k1_carry__2_i_8__1_n_0}));
  LUT2 #(
    .INIT(4'h2)) 
    k1_carry__2_i_1__1
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(k1_carry__2_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_2__1
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(k1_carry__2_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_3__1
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(k1_carry__2_i_3__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry__2_i_4__1
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(k1_carry__2_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_5__1
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(k1_carry__2_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_6__1
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(k1_carry__2_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_7__1
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(k1_carry__2_i_7__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry__2_i_8__1
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(k1_carry__2_i_8__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_1__1
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(k1_carry_i_1__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_2__1
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(k1_carry_i_2__1_n_0));
  LUT2 #(
    .INIT(4'hE)) 
    k1_carry_i_3__1
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(k1_carry_i_3__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_4__1
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(k1_carry_i_4__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_5__1
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(k1_carry_i_5__1_n_0));
  LUT2 #(
    .INIT(4'h8)) 
    k1_carry_i_6__1
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(k1_carry_i_6__1_n_0));
  LUT2 #(
    .INIT(4'h1)) 
    k1_carry_i_7__1
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(k1_carry_i_7__1_n_0));
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__1 
       (.I0(k1_carry__2_n_0),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__1_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__1 
       (.I0(clk_enable),
        .I1(k1_carry__2_n_0),
        .I2(rst),
        .O(k));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__1_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__1 
       (.CI(\k_reg[8]_i_1__1_n_0 ),
        .CO({\k_reg[12]_i_1__1_n_0 ,\k_reg[12]_i_1__1_n_1 ,\k_reg[12]_i_1__1_n_2 ,\k_reg[12]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__1 
       (.CI(\k_reg[12]_i_1__1_n_0 ),
        .CO({\k_reg[16]_i_1__1_n_0 ,\k_reg[16]_i_1__1_n_1 ,\k_reg[16]_i_1__1_n_2 ,\k_reg[16]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__1 
       (.CI(\k_reg[16]_i_1__1_n_0 ),
        .CO({\k_reg[20]_i_1__1_n_0 ,\k_reg[20]_i_1__1_n_1 ,\k_reg[20]_i_1__1_n_2 ,\k_reg[20]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__1 
       (.CI(\k_reg[20]_i_1__1_n_0 ),
        .CO({\k_reg[24]_i_1__1_n_0 ,\k_reg[24]_i_1__1_n_1 ,\k_reg[24]_i_1__1_n_2 ,\k_reg[24]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__1 
       (.CI(\k_reg[24]_i_1__1_n_0 ),
        .CO({\k_reg[28]_i_1__1_n_0 ,\k_reg[28]_i_1__1_n_1 ,\k_reg[28]_i_1__1_n_2 ,\k_reg[28]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__1 
       (.CI(\k_reg[28]_i_1__1_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__1_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__1_n_2 ,\k_reg[31]_i_2__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__1_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__1 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__1_n_0 ,\k_reg[4]_i_1__1_n_1 ,\k_reg[4]_i_1__1_n_2 ,\k_reg[4]_i_1__1_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__1 
       (.CI(\k_reg[4]_i_1__1_n_0 ),
        .CO({\k_reg[8]_i_1__1_n_0 ,\k_reg[8]_i_1__1_n_1 ,\k_reg[8]_i_1__1_n_2 ,\k_reg[8]_i_1__1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[0][0]_i_3 
       (.I0(\cont_bits2_12[0]_96 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[0]_108 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_0_9),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[10][0]_i_2 
       (.I0(\cont_bits2_12[10]_106 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[10]_118 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_10_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[11][0]_i_2 
       (.I0(\cont_bits2_12[11]_107 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[11]_119 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_11_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[1][0]_i_2 
       (.I0(\cont_bits2_12[1]_97 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[1]_109 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_1_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[2][0]_i_2 
       (.I0(\cont_bits2_12[2]_98 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[2]_110 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_2_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[3][0]_i_2 
       (.I0(\cont_bits2_12[3]_99 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[3]_111 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_3_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[4][0]_i_2 
       (.I0(\cont_bits2_12[4]_100 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[4]_112 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_4_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[5][0]_i_2 
       (.I0(\cont_bits2_12[5]_101 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[5]_113 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_5_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[5][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[6][0]_i_2 
       (.I0(\cont_bits2_12[6]_102 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[6]_114 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_6_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[6][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[7][0]_i_2 
       (.I0(\cont_bits2_12[7]_103 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[7]_115 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_7_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[7][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[8][0]_i_2 
       (.I0(\cont_bits2_12[8]_104 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[8]_116 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_8_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'hFFFFB800B800B800)) 
    \tmp_222[9][0]_i_2 
       (.I0(\cont_bits2_12[9]_105 ),
        .I1(\tmp_222_reg[11][0] ),
        .I2(\cont_bits2_downsample_bypass_reg_reg[9]_117 ),
        .I3(\tmp_222_reg[11][0]_0 ),
        .I4(tmp_9_10),
        .I5(\tmp_222_reg[11][0]_1 ),
        .O(\cont_bits2_reg_reg_reg[9][0]_0 ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_28
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v4_2_1_reg[15] ,
    \v4_2_1_reg[14] ,
    \v4_2_1_reg[13] ,
    \v4_2_1_reg[12] ,
    \v4_2_1_reg[11] ,
    \v4_2_1_reg[10] ,
    \v4_2_1_reg[9] ,
    \v4_2_1_reg[8] ,
    \v4_2_1_reg[7] ,
    \v4_2_1_reg[6] ,
    \v4_2_1_reg[5] ,
    \v4_2_1_reg[4] ,
    \v4_2_1_reg[3] ,
    \v4_2_1_reg[2] ,
    \v4_2_1_reg[1] ,
    \v4_2_1_reg[0] ,
    cont_bits2_0_1,
    cont_bits2_1_1,
    cont_bits2_2_1,
    cont_bits2_3_1,
    cont_bits2_4_1,
    cont_bits2_5_1,
    cont_bits2_6_1,
    cont_bits2_8_1,
    cont_bits2_10_1,
    cont_bits2_11_1,
    \tmp_93_reg[0] ,
    Q,
    \tmp_93_reg[0]_0 ,
    \tmp_93_reg[15] ,
    \tmp_93_reg[0]_1 ,
    \tmp_93_reg[15]_0 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v4_2_1_reg[15] ;
  output \v4_2_1_reg[14] ;
  output \v4_2_1_reg[13] ;
  output \v4_2_1_reg[12] ;
  output \v4_2_1_reg[11] ;
  output \v4_2_1_reg[10] ;
  output \v4_2_1_reg[9] ;
  output \v4_2_1_reg[8] ;
  output \v4_2_1_reg[7] ;
  output \v4_2_1_reg[6] ;
  output \v4_2_1_reg[5] ;
  output \v4_2_1_reg[4] ;
  output \v4_2_1_reg[3] ;
  output \v4_2_1_reg[2] ;
  output \v4_2_1_reg[1] ;
  output \v4_2_1_reg[0] ;
  output [0:0]cont_bits2_0_1;
  output [0:0]cont_bits2_1_1;
  output [0:0]cont_bits2_2_1;
  output [0:0]cont_bits2_3_1;
  output [0:0]cont_bits2_4_1;
  output [0:0]cont_bits2_5_1;
  output [0:0]cont_bits2_6_1;
  output [0:0]cont_bits2_8_1;
  output [0:0]cont_bits2_10_1;
  output [0:0]cont_bits2_11_1;
  input \tmp_93_reg[0] ;
  input [15:0]Q;
  input \tmp_93_reg[0]_0 ;
  input [15:0]\tmp_93_reg[15] ;
  input \tmp_93_reg[0]_1 ;
  input [15:0]\tmp_93_reg[15]_0 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_625 ;
  wire [0:0]\cont_bits2_16_reg[10]_617 ;
  wire [0:0]\cont_bits2_16_reg[11]_616 ;
  wire [0:0]\cont_bits2_16_reg[1]_624 ;
  wire [0:0]\cont_bits2_16_reg[2]_623 ;
  wire [0:0]\cont_bits2_16_reg[3]_622 ;
  wire [0:0]\cont_bits2_16_reg[4]_621 ;
  wire [0:0]\cont_bits2_16_reg[5]_620 ;
  wire [0:0]\cont_bits2_16_reg[6]_619 ;
  wire [0:0]\cont_bits2_16_reg[7]_25 ;
  wire [0:0]\cont_bits2_16_reg[8]_618 ;
  wire [0:0]\cont_bits2_16_reg[9]_24 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__11_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__13_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__11_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__11_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__11_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__11_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__13_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__11_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__11_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__13_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__11_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__11_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__11_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__11_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__11_n_3 ;
  wire [1:1]k;
  wire \k[0]_i_1__13_n_0 ;
  wire \k[31]_i_10__5_n_0 ;
  wire \k[31]_i_11__5_n_0 ;
  wire \k[31]_i_12__5_n_0 ;
  wire \k[31]_i_14__5_n_0 ;
  wire \k[31]_i_15__5_n_0 ;
  wire \k[31]_i_16__5_n_0 ;
  wire \k[31]_i_17__5_n_0 ;
  wire \k[31]_i_18__5_n_0 ;
  wire \k[31]_i_19__5_n_0 ;
  wire \k[31]_i_20__5_n_0 ;
  wire \k[31]_i_21__5_n_0 ;
  wire \k[31]_i_23__5_n_0 ;
  wire \k[31]_i_24__5_n_0 ;
  wire \k[31]_i_25__5_n_0 ;
  wire \k[31]_i_26__5_n_0 ;
  wire \k[31]_i_27__5_n_0 ;
  wire \k[31]_i_28__5_n_0 ;
  wire \k[31]_i_29__5_n_0 ;
  wire \k[31]_i_30__5_n_0 ;
  wire \k[31]_i_31__5_n_0 ;
  wire \k[31]_i_32__5_n_0 ;
  wire \k[31]_i_33__5_n_0 ;
  wire \k[31]_i_34__5_n_0 ;
  wire \k[31]_i_35__5_n_0 ;
  wire \k[31]_i_36__5_n_0 ;
  wire \k[31]_i_37__5_n_0 ;
  wire \k[31]_i_5__5_n_0 ;
  wire \k[31]_i_6__5_n_0 ;
  wire \k[31]_i_7__5_n_0 ;
  wire \k[31]_i_8__5_n_0 ;
  wire \k[31]_i_9__5_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__13_n_0 ;
  wire \k_reg[12]_i_1__13_n_1 ;
  wire \k_reg[12]_i_1__13_n_2 ;
  wire \k_reg[12]_i_1__13_n_3 ;
  wire \k_reg[16]_i_1__13_n_0 ;
  wire \k_reg[16]_i_1__13_n_1 ;
  wire \k_reg[16]_i_1__13_n_2 ;
  wire \k_reg[16]_i_1__13_n_3 ;
  wire \k_reg[20]_i_1__13_n_0 ;
  wire \k_reg[20]_i_1__13_n_1 ;
  wire \k_reg[20]_i_1__13_n_2 ;
  wire \k_reg[20]_i_1__13_n_3 ;
  wire \k_reg[24]_i_1__13_n_0 ;
  wire \k_reg[24]_i_1__13_n_1 ;
  wire \k_reg[24]_i_1__13_n_2 ;
  wire \k_reg[24]_i_1__13_n_3 ;
  wire \k_reg[28]_i_1__13_n_0 ;
  wire \k_reg[28]_i_1__13_n_1 ;
  wire \k_reg[28]_i_1__13_n_2 ;
  wire \k_reg[28]_i_1__13_n_3 ;
  wire \k_reg[31]_i_13__5_n_0 ;
  wire \k_reg[31]_i_13__5_n_1 ;
  wire \k_reg[31]_i_13__5_n_2 ;
  wire \k_reg[31]_i_13__5_n_3 ;
  wire \k_reg[31]_i_22__5_n_0 ;
  wire \k_reg[31]_i_22__5_n_1 ;
  wire \k_reg[31]_i_22__5_n_2 ;
  wire \k_reg[31]_i_22__5_n_3 ;
  wire \k_reg[31]_i_2__13_n_2 ;
  wire \k_reg[31]_i_2__13_n_3 ;
  wire \k_reg[31]_i_3__5_n_0 ;
  wire \k_reg[31]_i_3__5_n_1 ;
  wire \k_reg[31]_i_3__5_n_2 ;
  wire \k_reg[31]_i_3__5_n_3 ;
  wire \k_reg[31]_i_4__5_n_0 ;
  wire \k_reg[31]_i_4__5_n_1 ;
  wire \k_reg[31]_i_4__5_n_2 ;
  wire \k_reg[31]_i_4__5_n_3 ;
  wire \k_reg[4]_i_1__13_n_0 ;
  wire \k_reg[4]_i_1__13_n_1 ;
  wire \k_reg[4]_i_1__13_n_2 ;
  wire \k_reg[4]_i_1__13_n_3 ;
  wire \k_reg[8]_i_1__13_n_0 ;
  wire \k_reg[8]_i_1__13_n_1 ;
  wire \k_reg[8]_i_1__13_n_2 ;
  wire \k_reg[8]_i_1__13_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire [31:0]sel0;
  wire tmp_3;
  wire \tmp_93_reg[0] ;
  wire \tmp_93_reg[0]_0 ;
  wire \tmp_93_reg[0]_1 ;
  wire [15:0]\tmp_93_reg[15] ;
  wire [15:0]\tmp_93_reg[15]_0 ;
  wire \v4_2_1_reg[0] ;
  wire \v4_2_1_reg[10] ;
  wire \v4_2_1_reg[11] ;
  wire \v4_2_1_reg[12] ;
  wire \v4_2_1_reg[13] ;
  wire \v4_2_1_reg[14] ;
  wire \v4_2_1_reg[15] ;
  wire \v4_2_1_reg[1] ;
  wire \v4_2_1_reg[2] ;
  wire \v4_2_1_reg[3] ;
  wire \v4_2_1_reg[4] ;
  wire \v4_2_1_reg[5] ;
  wire \v4_2_1_reg[6] ;
  wire \v4_2_1_reg[7] ;
  wire \v4_2_1_reg[8] ;
  wire \v4_2_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__11_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__5_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__5_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__13_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__13_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__5_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__5_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__13 
       (.I0(\v4_2_1_reg[10] ),
        .I1(\v4_2_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_2_1_reg[8] ),
        .I5(\v4_2_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__13_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__13_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__13 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__13_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__13 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__13 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__13 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__13 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__13_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__13 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__13_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_625 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__13 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__11 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__13 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__12 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__11 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__12 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__12 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__12 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__12 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__12_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__13_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__11_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__13_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__13_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__13_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__13_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__13 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__13 
       (.I0(\v4_2_1_reg[4] ),
        .I1(\v4_2_1_reg[6] ),
        .I2(\v4_2_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v4_2_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__13_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__11 
       (.I0(\v4_2_1_reg[14] ),
        .I1(\v4_2_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_2_1_reg[12] ),
        .I5(\v4_2_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__11_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__13 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__13_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__13 
       (.I0(\v4_2_1_reg[2] ),
        .I1(\v4_2_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_2_1_reg[0] ),
        .I5(\v4_2_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__13_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair11" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__13 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__13_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__13 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__13_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_617 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__13 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__13_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_616 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__13 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__13_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_624 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__13_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__13_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__13 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__13_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_623 ));
  (* SOFT_HLUTNM = "soft_lutpair9" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__13 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__13_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_622 ));
  (* SOFT_HLUTNM = "soft_lutpair10" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__13_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__11 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__11 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__11 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__11 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__11_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__13 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__13_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_621 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__13 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__13_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_620 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__13 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__13_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_619 ));
  (* SOFT_HLUTNM = "soft_lutpair8" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__11 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__11 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__11_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__11 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__11 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__11 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__11 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__11 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__11 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__11_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__13 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__13_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__13_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_25 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__11 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__11 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__11 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__11 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__11 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__11 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__11 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__11_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__13 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__11_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__13_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__13 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__13_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__13_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__11 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__11_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__11_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__11 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__11 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__11_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__11 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__11_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__13 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__13_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_618 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__13 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__11_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__13_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__13 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__13_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__13_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_24 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_625 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__11 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__11_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__11_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__11_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__13_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__11 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__11_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__11_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__11_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__11_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__12_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__11 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__11_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__11_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__11_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__12_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__12_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__12_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__12_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_617 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_616 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_624 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_623 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_622 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__11 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__11_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__11_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__11_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__11_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__11_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__11_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__11_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__11_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_621 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_620 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_619 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_25 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__11 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__11_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__11_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__11_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__11 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__11_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__11_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__11_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__11 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__11_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__11_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__11_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__11_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__11_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__11 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__11_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__11_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__11_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__11_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__11_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__11_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__11_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_618 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_24 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair12" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__13 
       (.I0(\k_reg[31]_i_3__5_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__13_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__5 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__5 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__5 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__5 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__5 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__5 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__5 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__5 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__5 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__5_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__13 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__5_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__5 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__5 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__5 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__5 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__5 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__5 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__5 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__5 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__5 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__5 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__5 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__5 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__5 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__5 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__5 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__5_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__5 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__5 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__5_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__5 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__5 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__5 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__5_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__5 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__5_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__5 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__5_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__13_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__13 
       (.CI(\k_reg[8]_i_1__13_n_0 ),
        .CO({\k_reg[12]_i_1__13_n_0 ,\k_reg[12]_i_1__13_n_1 ,\k_reg[12]_i_1__13_n_2 ,\k_reg[12]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__13 
       (.CI(\k_reg[12]_i_1__13_n_0 ),
        .CO({\k_reg[16]_i_1__13_n_0 ,\k_reg[16]_i_1__13_n_1 ,\k_reg[16]_i_1__13_n_2 ,\k_reg[16]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__13 
       (.CI(\k_reg[16]_i_1__13_n_0 ),
        .CO({\k_reg[20]_i_1__13_n_0 ,\k_reg[20]_i_1__13_n_1 ,\k_reg[20]_i_1__13_n_2 ,\k_reg[20]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__13 
       (.CI(\k_reg[20]_i_1__13_n_0 ),
        .CO({\k_reg[24]_i_1__13_n_0 ,\k_reg[24]_i_1__13_n_1 ,\k_reg[24]_i_1__13_n_2 ,\k_reg[24]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__13 
       (.CI(\k_reg[24]_i_1__13_n_0 ),
        .CO({\k_reg[28]_i_1__13_n_0 ,\k_reg[28]_i_1__13_n_1 ,\k_reg[28]_i_1__13_n_2 ,\k_reg[28]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__5 
       (.CI(\k_reg[31]_i_22__5_n_0 ),
        .CO({\k_reg[31]_i_13__5_n_0 ,\k_reg[31]_i_13__5_n_1 ,\k_reg[31]_i_13__5_n_2 ,\k_reg[31]_i_13__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__5_n_0 ,\k[31]_i_24__5_n_0 ,\k[31]_i_25__5_n_0 ,\k[31]_i_26__5_n_0 }),
        .O(\NLW_k_reg[31]_i_13__5_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__5_n_0 ,\k[31]_i_28__5_n_0 ,\k[31]_i_29__5_n_0 ,\k[31]_i_30__5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__5 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__5_n_0 ,\k_reg[31]_i_22__5_n_1 ,\k_reg[31]_i_22__5_n_2 ,\k_reg[31]_i_22__5_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__5_n_0 ,\k[31]_i_32__5_n_0 ,1'b0,\k[31]_i_33__5_n_0 }),
        .O(\NLW_k_reg[31]_i_22__5_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__5_n_0 ,\k[31]_i_35__5_n_0 ,\k[31]_i_36__5_n_0 ,\k[31]_i_37__5_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__13 
       (.CI(\k_reg[28]_i_1__13_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__13_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__13_n_2 ,\k_reg[31]_i_2__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__13_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__5 
       (.CI(\k_reg[31]_i_4__5_n_0 ),
        .CO({\k_reg[31]_i_3__5_n_0 ,\k_reg[31]_i_3__5_n_1 ,\k_reg[31]_i_3__5_n_2 ,\k_reg[31]_i_3__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__5_n_0 ,\k[31]_i_6__5_n_0 ,\k[31]_i_7__5_n_0 ,\k[31]_i_8__5_n_0 }),
        .O(\NLW_k_reg[31]_i_3__5_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__5_n_0 ,\k[31]_i_10__5_n_0 ,\k[31]_i_11__5_n_0 ,\k[31]_i_12__5_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__5 
       (.CI(\k_reg[31]_i_13__5_n_0 ),
        .CO({\k_reg[31]_i_4__5_n_0 ,\k_reg[31]_i_4__5_n_1 ,\k_reg[31]_i_4__5_n_2 ,\k_reg[31]_i_4__5_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__5_n_0 ,\k[31]_i_15__5_n_0 ,\k[31]_i_16__5_n_0 ,\k[31]_i_17__5_n_0 }),
        .O(\NLW_k_reg[31]_i_4__5_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__5_n_0 ,\k[31]_i_19__5_n_0 ,\k[31]_i_20__5_n_0 ,\k[31]_i_21__5_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__13 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__13_n_0 ,\k_reg[4]_i_1__13_n_1 ,\k_reg[4]_i_1__13_n_2 ,\k_reg[4]_i_1__13_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__13 
       (.CI(\k_reg[4]_i_1__13_n_0 ),
        .CO({\k_reg[8]_i_1__13_n_0 ,\k_reg[8]_i_1__13_n_1 ,\k_reg[8]_i_1__13_n_2 ,\k_reg[8]_i_1__13_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[0]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [0]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [0]),
        .O(\v4_2_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[10]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [10]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [10]),
        .O(\v4_2_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[11]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [11]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [11]),
        .O(\v4_2_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[12]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [12]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [12]),
        .O(\v4_2_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[13]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [13]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [13]),
        .O(\v4_2_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[14]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [14]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [14]),
        .O(\v4_2_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[15]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [15]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [15]),
        .O(\v4_2_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[1]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [1]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [1]),
        .O(\v4_2_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[2]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [2]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [2]),
        .O(\v4_2_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[3]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [3]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [3]),
        .O(\v4_2_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[4]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [4]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [4]),
        .O(\v4_2_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[5]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [5]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [5]),
        .O(\v4_2_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[6]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [6]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [6]),
        .O(\v4_2_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[7]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [7]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [7]),
        .O(\v4_2_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[8]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [8]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [8]),
        .O(\v4_2_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_93[9]_i_1 
       (.I0(\tmp_93_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_93_reg[0]_0 ),
        .I3(\tmp_93_reg[15] [9]),
        .I4(\tmp_93_reg[0]_1 ),
        .I5(\tmp_93_reg[15]_0 [9]),
        .O(\v4_2_1_reg[9] ));
endmodule

(* ORIG_REF_NAME = "simfcn1p2" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_simfcn1p2_29
   (cont_bits2_9_1,
    cont_bits2_7_1,
    \v4_1_1_reg[15] ,
    \v4_1_1_reg[14] ,
    \v4_1_1_reg[13] ,
    \v4_1_1_reg[12] ,
    \v4_1_1_reg[11] ,
    \v4_1_1_reg[10] ,
    \v4_1_1_reg[9] ,
    \v4_1_1_reg[8] ,
    \v4_1_1_reg[7] ,
    \v4_1_1_reg[6] ,
    \v4_1_1_reg[5] ,
    \v4_1_1_reg[4] ,
    \v4_1_1_reg[3] ,
    \v4_1_1_reg[2] ,
    \v4_1_1_reg[1] ,
    \v4_1_1_reg[0] ,
    \cont_bits2_reg_reg_reg[11][0]_0 ,
    cont_bits2_11_1,
    \cont_bits2_reg_reg_reg[10][0]_0 ,
    cont_bits2_10_1,
    \cont_bits2_reg_reg_reg[9][0]_0 ,
    \cont_bits2_reg_reg_reg[8][0]_0 ,
    cont_bits2_8_1,
    \cont_bits2_reg_reg_reg[7][0]_0 ,
    \cont_bits2_reg_reg_reg[5][0]_0 ,
    cont_bits2_5_1,
    \cont_bits2_reg_reg_reg[4][0]_0 ,
    cont_bits2_4_1,
    \cont_bits2_reg_reg_reg[3][0]_0 ,
    cont_bits2_3_1,
    \cont_bits2_reg_reg_reg[2][0]_0 ,
    cont_bits2_2_1,
    \cont_bits2_reg_reg_reg[1][0]_0 ,
    cont_bits2_1_1,
    \cont_bits2_reg_reg_reg[6][0]_0 ,
    cont_bits2_6_1,
    \cont_bits2_reg_reg_reg[0][0]_0 ,
    cont_bits2_0_1,
    \tmp_77_reg[0] ,
    Q,
    \tmp_77_reg[0]_0 ,
    \tmp_77_reg[15] ,
    \tmp_77_reg[0]_1 ,
    \tmp_77_reg[15]_0 ,
    \tmp_236_reg[0][0] ,
    \tmp_236_reg[11][0] ,
    \tmp_236_reg[11][0]_0 ,
    s_171,
    \tmp_236_reg[0][0]_0 ,
    \tmp_236_reg[10][0] ,
    \tmp_236_reg[10][0]_0 ,
    \tmp_236_reg[9][0] ,
    \tmp_236_reg[9][0]_0 ,
    \tmp_236_reg[8][0] ,
    \tmp_236_reg[8][0]_0 ,
    \tmp_236_reg[7][0] ,
    \tmp_236_reg[7][0]_0 ,
    \tmp_236_reg[5][0] ,
    \tmp_236_reg[5][0]_0 ,
    \tmp_236_reg[4][0] ,
    \tmp_236_reg[4][0]_0 ,
    \tmp_236_reg[3][0] ,
    \tmp_236_reg[3][0]_0 ,
    \tmp_236_reg[2][0] ,
    \tmp_236_reg[2][0]_0 ,
    \tmp_236_reg[1][0] ,
    \tmp_236_reg[1][0]_0 ,
    \tmp_236_reg[6][0] ,
    \tmp_236_reg[6][0]_0 ,
    \tmp_236_reg[0][0]_1 ,
    \tmp_236_reg[0][0]_2 ,
    clk_enable,
    clk,
    rst);
  output [0:0]cont_bits2_9_1;
  output [0:0]cont_bits2_7_1;
  output \v4_1_1_reg[15] ;
  output \v4_1_1_reg[14] ;
  output \v4_1_1_reg[13] ;
  output \v4_1_1_reg[12] ;
  output \v4_1_1_reg[11] ;
  output \v4_1_1_reg[10] ;
  output \v4_1_1_reg[9] ;
  output \v4_1_1_reg[8] ;
  output \v4_1_1_reg[7] ;
  output \v4_1_1_reg[6] ;
  output \v4_1_1_reg[5] ;
  output \v4_1_1_reg[4] ;
  output \v4_1_1_reg[3] ;
  output \v4_1_1_reg[2] ;
  output \v4_1_1_reg[1] ;
  output \v4_1_1_reg[0] ;
  output \cont_bits2_reg_reg_reg[11][0]_0 ;
  output [0:0]cont_bits2_11_1;
  output \cont_bits2_reg_reg_reg[10][0]_0 ;
  output [0:0]cont_bits2_10_1;
  output \cont_bits2_reg_reg_reg[9][0]_0 ;
  output \cont_bits2_reg_reg_reg[8][0]_0 ;
  output [0:0]cont_bits2_8_1;
  output \cont_bits2_reg_reg_reg[7][0]_0 ;
  output \cont_bits2_reg_reg_reg[5][0]_0 ;
  output [0:0]cont_bits2_5_1;
  output \cont_bits2_reg_reg_reg[4][0]_0 ;
  output [0:0]cont_bits2_4_1;
  output \cont_bits2_reg_reg_reg[3][0]_0 ;
  output [0:0]cont_bits2_3_1;
  output \cont_bits2_reg_reg_reg[2][0]_0 ;
  output [0:0]cont_bits2_2_1;
  output \cont_bits2_reg_reg_reg[1][0]_0 ;
  output [0:0]cont_bits2_1_1;
  output \cont_bits2_reg_reg_reg[6][0]_0 ;
  output [0:0]cont_bits2_6_1;
  output \cont_bits2_reg_reg_reg[0][0]_0 ;
  output [0:0]cont_bits2_0_1;
  input \tmp_77_reg[0] ;
  input [15:0]Q;
  input \tmp_77_reg[0]_0 ;
  input [15:0]\tmp_77_reg[15] ;
  input \tmp_77_reg[0]_1 ;
  input [15:0]\tmp_77_reg[15]_0 ;
  input \tmp_236_reg[0][0] ;
  input \tmp_236_reg[11][0] ;
  input \tmp_236_reg[11][0]_0 ;
  input s_171;
  input \tmp_236_reg[0][0]_0 ;
  input \tmp_236_reg[10][0] ;
  input \tmp_236_reg[10][0]_0 ;
  input \tmp_236_reg[9][0] ;
  input \tmp_236_reg[9][0]_0 ;
  input \tmp_236_reg[8][0] ;
  input \tmp_236_reg[8][0]_0 ;
  input \tmp_236_reg[7][0] ;
  input \tmp_236_reg[7][0]_0 ;
  input \tmp_236_reg[5][0] ;
  input \tmp_236_reg[5][0]_0 ;
  input \tmp_236_reg[4][0] ;
  input \tmp_236_reg[4][0]_0 ;
  input \tmp_236_reg[3][0] ;
  input \tmp_236_reg[3][0]_0 ;
  input \tmp_236_reg[2][0] ;
  input \tmp_236_reg[2][0]_0 ;
  input \tmp_236_reg[1][0] ;
  input \tmp_236_reg[1][0]_0 ;
  input \tmp_236_reg[6][0] ;
  input \tmp_236_reg[6][0]_0 ;
  input \tmp_236_reg[0][0]_1 ;
  input \tmp_236_reg[0][0]_2 ;
  input clk_enable;
  input clk;
  input rst;

  wire [15:0]Q;
  wire clk;
  wire clk_enable;
  wire [0:0]cont_bits2_0_1;
  wire [0:0]cont_bits2_10_1;
  wire [0:0]cont_bits2_11_1;
  wire [0:0]\cont_bits2_16_reg[0]_647 ;
  wire [0:0]\cont_bits2_16_reg[10]_639 ;
  wire [0:0]\cont_bits2_16_reg[11]_638 ;
  wire [0:0]\cont_bits2_16_reg[1]_646 ;
  wire [0:0]\cont_bits2_16_reg[2]_645 ;
  wire [0:0]\cont_bits2_16_reg[3]_644 ;
  wire [0:0]\cont_bits2_16_reg[4]_643 ;
  wire [0:0]\cont_bits2_16_reg[5]_642 ;
  wire [0:0]\cont_bits2_16_reg[6]_641 ;
  wire [0:0]\cont_bits2_16_reg[7]_27 ;
  wire [0:0]\cont_bits2_16_reg[8]_640 ;
  wire [0:0]\cont_bits2_16_reg[9]_26 ;
  wire [0:0]cont_bits2_1_1;
  wire [0:0]cont_bits2_2_1;
  wire [0:0]cont_bits2_3_1;
  wire [0:0]cont_bits2_4_1;
  wire [0:0]cont_bits2_5_1;
  wire [0:0]cont_bits2_6_1;
  wire [0:0]cont_bits2_7_1;
  wire [0:0]cont_bits2_8_1;
  wire [0:0]cont_bits2_9_1;
  wire \cont_bits2_reg_reg[0][0]_i_10__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_11__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_12__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_14__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_17__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_18__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_19__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_20__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_21__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_22__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_23__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_24__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_25__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_26__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_27__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_28__13_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_3__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_5__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_6__12_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_7__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_8__14_n_0 ;
  wire \cont_bits2_reg_reg[0][0]_i_9__14_n_0 ;
  wire \cont_bits2_reg_reg[1][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[2][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_4__12_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_5__12_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_6__12_n_0 ;
  wire \cont_bits2_reg_reg[3][0]_i_7__12_n_0 ;
  wire \cont_bits2_reg_reg[4][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[6][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_10__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_11__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_13__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_15__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_16__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_17__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_18__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_19__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_20__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_21__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_22__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_23__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_24__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_25__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_26__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_3__14_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_5__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_7__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_8__12_n_0 ;
  wire \cont_bits2_reg_reg[7][0]_i_9__12_n_0 ;
  wire \cont_bits2_reg_reg[8][0]_i_2__14_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_13__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_15__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[0][0]_i_16__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[10][0]_0 ;
  wire \cont_bits2_reg_reg_reg[11][0]_0 ;
  wire \cont_bits2_reg_reg_reg[1][0]_0 ;
  wire \cont_bits2_reg_reg_reg[2][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[3][0]_i_3__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[4][0]_0 ;
  wire \cont_bits2_reg_reg_reg[5][0]_0 ;
  wire \cont_bits2_reg_reg_reg[6][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_12__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_14__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_4__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__12_n_0 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__12_n_1 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__12_n_2 ;
  wire \cont_bits2_reg_reg_reg[7][0]_i_6__12_n_3 ;
  wire \cont_bits2_reg_reg_reg[8][0]_0 ;
  wire \cont_bits2_reg_reg_reg[9][0]_0 ;
  wire [1:1]k;
  wire \k[0]_i_1__14_n_0 ;
  wire \k[31]_i_10__6_n_0 ;
  wire \k[31]_i_11__6_n_0 ;
  wire \k[31]_i_12__6_n_0 ;
  wire \k[31]_i_14__6_n_0 ;
  wire \k[31]_i_15__6_n_0 ;
  wire \k[31]_i_16__6_n_0 ;
  wire \k[31]_i_17__6_n_0 ;
  wire \k[31]_i_18__6_n_0 ;
  wire \k[31]_i_19__6_n_0 ;
  wire \k[31]_i_20__6_n_0 ;
  wire \k[31]_i_21__6_n_0 ;
  wire \k[31]_i_23__6_n_0 ;
  wire \k[31]_i_24__6_n_0 ;
  wire \k[31]_i_25__6_n_0 ;
  wire \k[31]_i_26__6_n_0 ;
  wire \k[31]_i_27__6_n_0 ;
  wire \k[31]_i_28__6_n_0 ;
  wire \k[31]_i_29__6_n_0 ;
  wire \k[31]_i_30__6_n_0 ;
  wire \k[31]_i_31__6_n_0 ;
  wire \k[31]_i_32__6_n_0 ;
  wire \k[31]_i_33__6_n_0 ;
  wire \k[31]_i_34__6_n_0 ;
  wire \k[31]_i_35__6_n_0 ;
  wire \k[31]_i_36__6_n_0 ;
  wire \k[31]_i_37__6_n_0 ;
  wire \k[31]_i_5__6_n_0 ;
  wire \k[31]_i_6__6_n_0 ;
  wire \k[31]_i_7__6_n_0 ;
  wire \k[31]_i_8__6_n_0 ;
  wire \k[31]_i_9__6_n_0 ;
  wire k_first_iter;
  wire \k_reg[12]_i_1__14_n_0 ;
  wire \k_reg[12]_i_1__14_n_1 ;
  wire \k_reg[12]_i_1__14_n_2 ;
  wire \k_reg[12]_i_1__14_n_3 ;
  wire \k_reg[16]_i_1__14_n_0 ;
  wire \k_reg[16]_i_1__14_n_1 ;
  wire \k_reg[16]_i_1__14_n_2 ;
  wire \k_reg[16]_i_1__14_n_3 ;
  wire \k_reg[20]_i_1__14_n_0 ;
  wire \k_reg[20]_i_1__14_n_1 ;
  wire \k_reg[20]_i_1__14_n_2 ;
  wire \k_reg[20]_i_1__14_n_3 ;
  wire \k_reg[24]_i_1__14_n_0 ;
  wire \k_reg[24]_i_1__14_n_1 ;
  wire \k_reg[24]_i_1__14_n_2 ;
  wire \k_reg[24]_i_1__14_n_3 ;
  wire \k_reg[28]_i_1__14_n_0 ;
  wire \k_reg[28]_i_1__14_n_1 ;
  wire \k_reg[28]_i_1__14_n_2 ;
  wire \k_reg[28]_i_1__14_n_3 ;
  wire \k_reg[31]_i_13__6_n_0 ;
  wire \k_reg[31]_i_13__6_n_1 ;
  wire \k_reg[31]_i_13__6_n_2 ;
  wire \k_reg[31]_i_13__6_n_3 ;
  wire \k_reg[31]_i_22__6_n_0 ;
  wire \k_reg[31]_i_22__6_n_1 ;
  wire \k_reg[31]_i_22__6_n_2 ;
  wire \k_reg[31]_i_22__6_n_3 ;
  wire \k_reg[31]_i_2__14_n_2 ;
  wire \k_reg[31]_i_2__14_n_3 ;
  wire \k_reg[31]_i_3__6_n_0 ;
  wire \k_reg[31]_i_3__6_n_1 ;
  wire \k_reg[31]_i_3__6_n_2 ;
  wire \k_reg[31]_i_3__6_n_3 ;
  wire \k_reg[31]_i_4__6_n_0 ;
  wire \k_reg[31]_i_4__6_n_1 ;
  wire \k_reg[31]_i_4__6_n_2 ;
  wire \k_reg[31]_i_4__6_n_3 ;
  wire \k_reg[4]_i_1__14_n_0 ;
  wire \k_reg[4]_i_1__14_n_1 ;
  wire \k_reg[4]_i_1__14_n_2 ;
  wire \k_reg[4]_i_1__14_n_3 ;
  wire \k_reg[8]_i_1__14_n_0 ;
  wire \k_reg[8]_i_1__14_n_1 ;
  wire \k_reg[8]_i_1__14_n_2 ;
  wire \k_reg[8]_i_1__14_n_3 ;
  wire \k_reg_n_0_[0] ;
  wire \k_reg_n_0_[10] ;
  wire \k_reg_n_0_[11] ;
  wire \k_reg_n_0_[12] ;
  wire \k_reg_n_0_[13] ;
  wire \k_reg_n_0_[14] ;
  wire \k_reg_n_0_[15] ;
  wire \k_reg_n_0_[16] ;
  wire \k_reg_n_0_[17] ;
  wire \k_reg_n_0_[18] ;
  wire \k_reg_n_0_[19] ;
  wire \k_reg_n_0_[1] ;
  wire \k_reg_n_0_[20] ;
  wire \k_reg_n_0_[21] ;
  wire \k_reg_n_0_[22] ;
  wire \k_reg_n_0_[23] ;
  wire \k_reg_n_0_[24] ;
  wire \k_reg_n_0_[25] ;
  wire \k_reg_n_0_[26] ;
  wire \k_reg_n_0_[27] ;
  wire \k_reg_n_0_[28] ;
  wire \k_reg_n_0_[29] ;
  wire \k_reg_n_0_[2] ;
  wire \k_reg_n_0_[30] ;
  wire \k_reg_n_0_[31] ;
  wire \k_reg_n_0_[3] ;
  wire \k_reg_n_0_[4] ;
  wire \k_reg_n_0_[5] ;
  wire \k_reg_n_0_[6] ;
  wire \k_reg_n_0_[7] ;
  wire \k_reg_n_0_[8] ;
  wire \k_reg_n_0_[9] ;
  wire [31:1]p_1_in;
  wire rst;
  wire s_171;
  wire [31:0]sel0;
  wire \tmp_236_reg[0][0] ;
  wire \tmp_236_reg[0][0]_0 ;
  wire \tmp_236_reg[0][0]_1 ;
  wire \tmp_236_reg[0][0]_2 ;
  wire \tmp_236_reg[10][0] ;
  wire \tmp_236_reg[10][0]_0 ;
  wire \tmp_236_reg[11][0] ;
  wire \tmp_236_reg[11][0]_0 ;
  wire \tmp_236_reg[1][0] ;
  wire \tmp_236_reg[1][0]_0 ;
  wire \tmp_236_reg[2][0] ;
  wire \tmp_236_reg[2][0]_0 ;
  wire \tmp_236_reg[3][0] ;
  wire \tmp_236_reg[3][0]_0 ;
  wire \tmp_236_reg[4][0] ;
  wire \tmp_236_reg[4][0]_0 ;
  wire \tmp_236_reg[5][0] ;
  wire \tmp_236_reg[5][0]_0 ;
  wire \tmp_236_reg[6][0] ;
  wire \tmp_236_reg[6][0]_0 ;
  wire \tmp_236_reg[7][0] ;
  wire \tmp_236_reg[7][0]_0 ;
  wire \tmp_236_reg[8][0] ;
  wire \tmp_236_reg[8][0]_0 ;
  wire \tmp_236_reg[9][0] ;
  wire \tmp_236_reg[9][0]_0 ;
  wire tmp_3;
  wire \tmp_77_reg[0] ;
  wire \tmp_77_reg[0]_0 ;
  wire \tmp_77_reg[0]_1 ;
  wire [15:0]\tmp_77_reg[15] ;
  wire [15:0]\tmp_77_reg[15]_0 ;
  wire \v4_1_1_reg[0] ;
  wire \v4_1_1_reg[10] ;
  wire \v4_1_1_reg[11] ;
  wire \v4_1_1_reg[12] ;
  wire \v4_1_1_reg[13] ;
  wire \v4_1_1_reg[14] ;
  wire \v4_1_1_reg[15] ;
  wire \v4_1_1_reg[1] ;
  wire \v4_1_1_reg[2] ;
  wire \v4_1_1_reg[3] ;
  wire \v4_1_1_reg[4] ;
  wire \v4_1_1_reg[5] ;
  wire \v4_1_1_reg[6] ;
  wire \v4_1_1_reg[7] ;
  wire \v4_1_1_reg[8] ;
  wire \v4_1_1_reg[9] ;
  wire [3:3]\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__12_CO_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_13__6_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_22__6_O_UNCONNECTED ;
  wire [3:2]\NLW_k_reg[31]_i_2__14_CO_UNCONNECTED ;
  wire [3:3]\NLW_k_reg[31]_i_2__14_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_3__6_O_UNCONNECTED ;
  wire [3:0]\NLW_k_reg[31]_i_4__6_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_10__14 
       (.I0(\v4_1_1_reg[10] ),
        .I1(\v4_1_1_reg[11] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_1_1_reg[8] ),
        .I5(\v4_1_1_reg[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_10__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_11__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_12__14_n_0 ),
        .I1(sel0[8]),
        .I2(sel0[9]),
        .I3(sel0[10]),
        .I4(sel0[11]),
        .I5(\cont_bits2_reg_reg[0][0]_i_14__14_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_12__14 
       (.I0(sel0[12]),
        .I1(sel0[13]),
        .I2(sel0[14]),
        .I3(sel0[15]),
        .O(\cont_bits2_reg_reg[0][0]_i_12__14_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[0][0]_i_14__14 
       (.I0(sel0[4]),
        .I1(sel0[5]),
        .I2(sel0[6]),
        .I3(sel0[7]),
        .O(\cont_bits2_reg_reg[0][0]_i_14__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_17__14 
       (.I0(\k_reg_n_0_[11] ),
        .O(\cont_bits2_reg_reg[0][0]_i_17__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_18__14 
       (.I0(\k_reg_n_0_[10] ),
        .O(\cont_bits2_reg_reg[0][0]_i_18__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_19__14 
       (.I0(\k_reg_n_0_[9] ),
        .O(\cont_bits2_reg_reg[0][0]_i_19__14_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[0][0]_i_1__14 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[0][0]_i_3__14_n_0 ),
        .I2(cont_bits2_0_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[0]_647 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_20__14 
       (.I0(\k_reg_n_0_[8] ),
        .O(\cont_bits2_reg_reg[0][0]_i_20__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_21__12 
       (.I0(\k_reg_n_0_[15] ),
        .O(\cont_bits2_reg_reg[0][0]_i_21__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_22__14 
       (.I0(\k_reg_n_0_[14] ),
        .O(\cont_bits2_reg_reg[0][0]_i_22__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_23__13 
       (.I0(\k_reg_n_0_[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_23__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_24__12 
       (.I0(\k_reg_n_0_[12] ),
        .O(\cont_bits2_reg_reg[0][0]_i_24__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_25__13 
       (.I0(\k_reg_n_0_[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_25__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_26__13 
       (.I0(\k_reg_n_0_[6] ),
        .O(\cont_bits2_reg_reg[0][0]_i_26__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_27__13 
       (.I0(\k_reg_n_0_[5] ),
        .O(\cont_bits2_reg_reg[0][0]_i_27__13_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[0][0]_i_28__13 
       (.I0(\k_reg_n_0_[4] ),
        .O(\cont_bits2_reg_reg[0][0]_i_28__13_n_0 ));
  LUT6 #(
    .INIT(64'hCFCFAFA0C0C0AFA0)) 
    \cont_bits2_reg_reg[0][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_5__14_n_0 ),
        .I1(\cont_bits2_reg_reg[0][0]_i_6__12_n_0 ),
        .I2(\cont_bits2_reg_reg[0][0]_i_7__14_n_0 ),
        .I3(\cont_bits2_reg_reg[0][0]_i_8__14_n_0 ),
        .I4(\cont_bits2_reg_reg[0][0]_i_9__14_n_0 ),
        .I5(\cont_bits2_reg_reg[0][0]_i_10__14_n_0 ),
        .O(tmp_3));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h00010000)) 
    \cont_bits2_reg_reg[0][0]_i_3__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .O(\cont_bits2_reg_reg[0][0]_i_3__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'h0004)) 
    \cont_bits2_reg_reg[0][0]_i_4__14 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[3] ),
        .I3(\k_reg_n_0_[2] ),
        .O(k_first_iter));
  LUT6 #(
    .INIT(64'hCCF0AAFFCCF0AA00)) 
    \cont_bits2_reg_reg[0][0]_i_5__14 
       (.I0(\v4_1_1_reg[4] ),
        .I1(\v4_1_1_reg[6] ),
        .I2(\v4_1_1_reg[5] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\k_reg_n_0_[1] ),
        .I5(\v4_1_1_reg[7] ),
        .O(\cont_bits2_reg_reg[0][0]_i_5__14_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_6__12 
       (.I0(\v4_1_1_reg[14] ),
        .I1(\v4_1_1_reg[15] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_1_1_reg[12] ),
        .I5(\v4_1_1_reg[13] ),
        .O(\cont_bits2_reg_reg[0][0]_i_6__12_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'hA9)) 
    \cont_bits2_reg_reg[0][0]_i_7__14 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_7__14_n_0 ));
  LUT6 #(
    .INIT(64'hAFFCA0FCAF0CA00C)) 
    \cont_bits2_reg_reg[0][0]_i_8__14 
       (.I0(\v4_1_1_reg[2] ),
        .I1(\v4_1_1_reg[3] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[0] ),
        .I4(\v4_1_1_reg[0] ),
        .I5(\v4_1_1_reg[1] ),
        .O(\cont_bits2_reg_reg[0][0]_i_8__14_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair6" *) 
  LUT4 #(
    .INIT(16'hFE01)) 
    \cont_bits2_reg_reg[0][0]_i_9__14 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[0] ),
        .I2(\k_reg_n_0_[1] ),
        .I3(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[0][0]_i_9__14_n_0 ));
  LUT6 #(
    .INIT(64'h20002000EFFF2000)) 
    \cont_bits2_reg_reg[10][0]_i_1__14 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__14_n_0 ),
        .I2(sel0[1]),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .I4(cont_bits2_10_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[10]_639 ));
  LUT6 #(
    .INIT(64'h222F222222202222)) 
    \cont_bits2_reg_reg[11][0]_i_1__14 
       (.I0(cont_bits2_11_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__14_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[11]_638 ));
  LUT4 #(
    .INIT(16'h2F20)) 
    \cont_bits2_reg_reg[1][0]_i_1__14 
       (.I0(cont_bits2_1_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[1][0]_i_2__14_n_0 ),
        .I3(tmp_3),
        .O(\cont_bits2_16_reg[1]_646 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT5 #(
    .INIT(32'hFFFFFEFF)) 
    \cont_bits2_reg_reg[1][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__14_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .O(\cont_bits2_reg_reg[1][0]_i_2__14_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[2][0]_i_1__14 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[2][0]_i_2__14_n_0 ),
        .I2(cont_bits2_2_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[2]_645 ));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT5 #(
    .INIT(32'h01000000)) 
    \cont_bits2_reg_reg[2][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .O(\cont_bits2_reg_reg[2][0]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h2222222F22222220)) 
    \cont_bits2_reg_reg[3][0]_i_1__14 
       (.I0(cont_bits2_3_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__14_n_0 ),
        .I3(sel0[3]),
        .I4(sel0[1]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[3]_644 ));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'hFB)) 
    \cont_bits2_reg_reg[3][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(\cont_bits2_reg_reg[7][0]_i_2__14_n_0 ),
        .O(\cont_bits2_reg_reg[3][0]_i_2__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_4__12 
       (.I0(\k_reg_n_0_[3] ),
        .O(\cont_bits2_reg_reg[3][0]_i_4__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_5__12 
       (.I0(\k_reg_n_0_[2] ),
        .O(\cont_bits2_reg_reg[3][0]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_6__12 
       (.I0(\k_reg_n_0_[1] ),
        .O(\cont_bits2_reg_reg[3][0]_i_6__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[3][0]_i_7__12 
       (.I0(\k_reg_n_0_[0] ),
        .O(\cont_bits2_reg_reg[3][0]_i_7__12_n_0 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[4][0]_i_1__14 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[4][0]_i_2__14_n_0 ),
        .I2(cont_bits2_4_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[4]_643 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h00040000)) 
    \cont_bits2_reg_reg[4][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[3]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .O(\cont_bits2_reg_reg[4][0]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h22222F2222222022)) 
    \cont_bits2_reg_reg[5][0]_i_1__14 
       (.I0(cont_bits2_5_1),
        .I1(k_first_iter),
        .I2(\cont_bits2_reg_reg[3][0]_i_2__14_n_0 ),
        .I3(sel0[1]),
        .I4(sel0[3]),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[5]_642 ));
  LUT4 #(
    .INIT(16'h88B8)) 
    \cont_bits2_reg_reg[6][0]_i_1__14 
       (.I0(tmp_3),
        .I1(\cont_bits2_reg_reg[6][0]_i_2__14_n_0 ),
        .I2(cont_bits2_6_1),
        .I3(k_first_iter),
        .O(\cont_bits2_16_reg[6]_641 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT5 #(
    .INIT(32'h04000000)) 
    \cont_bits2_reg_reg[6][0]_i_2__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .I3(sel0[1]),
        .I4(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .O(\cont_bits2_reg_reg[6][0]_i_2__14_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_10__12 
       (.I0(\k_reg_n_0_[28] ),
        .O(\cont_bits2_reg_reg[7][0]_i_10__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_11__12 
       (.I0(sel0[20]),
        .I1(sel0[21]),
        .I2(sel0[22]),
        .I3(sel0[23]),
        .O(\cont_bits2_reg_reg[7][0]_i_11__12_n_0 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_13__12 
       (.I0(sel0[24]),
        .I1(sel0[25]),
        .I2(sel0[26]),
        .I3(sel0[27]),
        .O(\cont_bits2_reg_reg[7][0]_i_13__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_15__12 
       (.I0(\k_reg_n_0_[27] ),
        .O(\cont_bits2_reg_reg[7][0]_i_15__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_16__12 
       (.I0(\k_reg_n_0_[26] ),
        .O(\cont_bits2_reg_reg[7][0]_i_16__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_17__12 
       (.I0(\k_reg_n_0_[25] ),
        .O(\cont_bits2_reg_reg[7][0]_i_17__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_18__12 
       (.I0(\k_reg_n_0_[24] ),
        .O(\cont_bits2_reg_reg[7][0]_i_18__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_19__12 
       (.I0(\k_reg_n_0_[19] ),
        .O(\cont_bits2_reg_reg[7][0]_i_19__12_n_0 ));
  LUT6 #(
    .INIT(64'h0101FF010000FE00)) 
    \cont_bits2_reg_reg[7][0]_i_1__14 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__14_n_0 ),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__14_n_0 ),
        .I3(cont_bits2_7_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[7]_27 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_20__12 
       (.I0(\k_reg_n_0_[18] ),
        .O(\cont_bits2_reg_reg[7][0]_i_20__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_21__12 
       (.I0(\k_reg_n_0_[17] ),
        .O(\cont_bits2_reg_reg[7][0]_i_21__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_22__12 
       (.I0(\k_reg_n_0_[16] ),
        .O(\cont_bits2_reg_reg[7][0]_i_22__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_23__12 
       (.I0(\k_reg_n_0_[23] ),
        .O(\cont_bits2_reg_reg[7][0]_i_23__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_24__12 
       (.I0(\k_reg_n_0_[22] ),
        .O(\cont_bits2_reg_reg[7][0]_i_24__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_25__12 
       (.I0(\k_reg_n_0_[21] ),
        .O(\cont_bits2_reg_reg[7][0]_i_25__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_26__12 
       (.I0(\k_reg_n_0_[20] ),
        .O(\cont_bits2_reg_reg[7][0]_i_26__12_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_2__14 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__12_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[7][0]_i_2__14_n_0 ));
  LUT3 #(
    .INIT(8'hEF)) 
    \cont_bits2_reg_reg[7][0]_i_3__14 
       (.I0(\cont_bits2_reg_reg[0][0]_i_11__14_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[3]),
        .O(\cont_bits2_reg_reg[7][0]_i_3__14_n_0 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \cont_bits2_reg_reg[7][0]_i_5__12 
       (.I0(\cont_bits2_reg_reg[7][0]_i_11__12_n_0 ),
        .I1(sel0[16]),
        .I2(sel0[17]),
        .I3(sel0[18]),
        .I4(sel0[19]),
        .I5(\cont_bits2_reg_reg[7][0]_i_13__12_n_0 ),
        .O(\cont_bits2_reg_reg[7][0]_i_5__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_7__12 
       (.I0(\k_reg_n_0_[31] ),
        .O(\cont_bits2_reg_reg[7][0]_i_7__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_8__12 
       (.I0(\k_reg_n_0_[30] ),
        .O(\cont_bits2_reg_reg[7][0]_i_8__12_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \cont_bits2_reg_reg[7][0]_i_9__12 
       (.I0(\k_reg_n_0_[29] ),
        .O(\cont_bits2_reg_reg[7][0]_i_9__12_n_0 ));
  LUT6 #(
    .INIT(64'h02000200FEFF0200)) 
    \cont_bits2_reg_reg[8][0]_i_1__14 
       (.I0(tmp_3),
        .I1(sel0[1]),
        .I2(\cont_bits2_reg_reg[7][0]_i_3__14_n_0 ),
        .I3(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ),
        .I4(cont_bits2_8_1),
        .I5(k_first_iter),
        .O(\cont_bits2_16_reg[8]_640 ));
  LUT6 #(
    .INIT(64'h0000000100000000)) 
    \cont_bits2_reg_reg[8][0]_i_2__14 
       (.I0(sel0[29]),
        .I1(sel0[28]),
        .I2(sel0[30]),
        .I3(sel0[31]),
        .I4(\cont_bits2_reg_reg[7][0]_i_5__12_n_0 ),
        .I5(sel0[0]),
        .O(\cont_bits2_reg_reg[8][0]_i_2__14_n_0 ));
  LUT6 #(
    .INIT(64'h1010FF100000EF00)) 
    \cont_bits2_reg_reg[9][0]_i_1__14 
       (.I0(\cont_bits2_reg_reg[7][0]_i_2__14_n_0 ),
        .I1(\cont_bits2_reg_reg[7][0]_i_3__14_n_0 ),
        .I2(sel0[1]),
        .I3(cont_bits2_9_1),
        .I4(k_first_iter),
        .I5(tmp_3),
        .O(\cont_bits2_16_reg[9]_26 ));
  FDRE \cont_bits2_reg_reg_reg[0][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[0]_647 ),
        .Q(cont_bits2_0_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_13__12 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_16__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_13__12_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_13__12_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_13__12_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_13__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[11:8]),
        .S({\cont_bits2_reg_reg[0][0]_i_17__14_n_0 ,\cont_bits2_reg_reg[0][0]_i_18__14_n_0 ,\cont_bits2_reg_reg[0][0]_i_19__14_n_0 ,\cont_bits2_reg_reg[0][0]_i_20__14_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_15__12 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_13__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_15__12_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_15__12_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_15__12_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_15__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[15:12]),
        .S({\cont_bits2_reg_reg[0][0]_i_21__12_n_0 ,\cont_bits2_reg_reg[0][0]_i_22__14_n_0 ,\cont_bits2_reg_reg[0][0]_i_23__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_24__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[0][0]_i_16__12 
       (.CI(\cont_bits2_reg_reg_reg[3][0]_i_3__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[0][0]_i_16__12_n_0 ,\cont_bits2_reg_reg_reg[0][0]_i_16__12_n_1 ,\cont_bits2_reg_reg_reg[0][0]_i_16__12_n_2 ,\cont_bits2_reg_reg_reg[0][0]_i_16__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[7:4]),
        .S({\cont_bits2_reg_reg[0][0]_i_25__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_26__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_27__13_n_0 ,\cont_bits2_reg_reg[0][0]_i_28__13_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[10][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[10]_639 ),
        .Q(cont_bits2_10_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[11][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[11]_638 ),
        .Q(cont_bits2_11_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[1][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[1]_646 ),
        .Q(cont_bits2_1_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[2][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[2]_645 ),
        .Q(cont_bits2_2_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[3][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[3]_644 ),
        .Q(cont_bits2_3_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[3][0]_i_3__12 
       (.CI(1'b0),
        .CO({\cont_bits2_reg_reg_reg[3][0]_i_3__12_n_0 ,\cont_bits2_reg_reg_reg[3][0]_i_3__12_n_1 ,\cont_bits2_reg_reg_reg[3][0]_i_3__12_n_2 ,\cont_bits2_reg_reg_reg[3][0]_i_3__12_n_3 }),
        .CYINIT(1'b0),
        .DI({\cont_bits2_reg_reg[3][0]_i_4__12_n_0 ,\cont_bits2_reg_reg[3][0]_i_5__12_n_0 ,\cont_bits2_reg_reg[3][0]_i_6__12_n_0 ,1'b0}),
        .O(sel0[3:0]),
        .S({\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] ,\cont_bits2_reg_reg[3][0]_i_7__12_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[4][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[4]_643 ),
        .Q(cont_bits2_4_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[5][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[5]_642 ),
        .Q(cont_bits2_5_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[6][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[6]_641 ),
        .Q(cont_bits2_6_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[7][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[7]_27 ),
        .Q(cont_bits2_7_1),
        .R(rst));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_12__12 
       (.CI(\cont_bits2_reg_reg_reg[0][0]_i_15__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_12__12_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_12__12_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_12__12_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_12__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[19:16]),
        .S({\cont_bits2_reg_reg[7][0]_i_19__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_20__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_21__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_22__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_14__12 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_12__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_14__12_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_14__12_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_14__12_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_14__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[23:20]),
        .S({\cont_bits2_reg_reg[7][0]_i_23__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_24__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_25__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_26__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_4__12 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_6__12_n_0 ),
        .CO({\NLW_cont_bits2_reg_reg_reg[7][0]_i_4__12_CO_UNCONNECTED [3],\cont_bits2_reg_reg_reg[7][0]_i_4__12_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_4__12_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_4__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[31:28]),
        .S({\cont_bits2_reg_reg[7][0]_i_7__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_8__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_9__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_10__12_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \cont_bits2_reg_reg_reg[7][0]_i_6__12 
       (.CI(\cont_bits2_reg_reg_reg[7][0]_i_14__12_n_0 ),
        .CO({\cont_bits2_reg_reg_reg[7][0]_i_6__12_n_0 ,\cont_bits2_reg_reg_reg[7][0]_i_6__12_n_1 ,\cont_bits2_reg_reg_reg[7][0]_i_6__12_n_2 ,\cont_bits2_reg_reg_reg[7][0]_i_6__12_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(sel0[27:24]),
        .S({\cont_bits2_reg_reg[7][0]_i_15__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_16__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_17__12_n_0 ,\cont_bits2_reg_reg[7][0]_i_18__12_n_0 }));
  FDRE \cont_bits2_reg_reg_reg[8][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[8]_640 ),
        .Q(cont_bits2_8_1),
        .R(rst));
  FDRE \cont_bits2_reg_reg_reg[9][0] 
       (.C(clk),
        .CE(clk_enable),
        .D(\cont_bits2_16_reg[9]_26 ),
        .Q(cont_bits2_9_1),
        .R(rst));
  (* SOFT_HLUTNM = "soft_lutpair7" *) 
  LUT3 #(
    .INIT(8'h34)) 
    \k[0]_i_1__14 
       (.I0(\k_reg[31]_i_3__6_n_0 ),
        .I1(clk_enable),
        .I2(\k_reg_n_0_[0] ),
        .O(\k[0]_i_1__14_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_10__6 
       (.I0(\k_reg_n_0_[29] ),
        .I1(\k_reg_n_0_[28] ),
        .O(\k[31]_i_10__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_11__6 
       (.I0(\k_reg_n_0_[27] ),
        .I1(\k_reg_n_0_[26] ),
        .O(\k[31]_i_11__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_12__6 
       (.I0(\k_reg_n_0_[25] ),
        .I1(\k_reg_n_0_[24] ),
        .O(\k[31]_i_12__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_14__6 
       (.I0(\k_reg_n_0_[22] ),
        .I1(\k_reg_n_0_[23] ),
        .O(\k[31]_i_14__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_15__6 
       (.I0(\k_reg_n_0_[20] ),
        .I1(\k_reg_n_0_[21] ),
        .O(\k[31]_i_15__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_16__6 
       (.I0(\k_reg_n_0_[18] ),
        .I1(\k_reg_n_0_[19] ),
        .O(\k[31]_i_16__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_17__6 
       (.I0(\k_reg_n_0_[16] ),
        .I1(\k_reg_n_0_[17] ),
        .O(\k[31]_i_17__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_18__6 
       (.I0(\k_reg_n_0_[23] ),
        .I1(\k_reg_n_0_[22] ),
        .O(\k[31]_i_18__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_19__6 
       (.I0(\k_reg_n_0_[21] ),
        .I1(\k_reg_n_0_[20] ),
        .O(\k[31]_i_19__6_n_0 ));
  LUT3 #(
    .INIT(8'hF8)) 
    \k[31]_i_1__14 
       (.I0(clk_enable),
        .I1(\k_reg[31]_i_3__6_n_0 ),
        .I2(rst),
        .O(k));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_20__6 
       (.I0(\k_reg_n_0_[19] ),
        .I1(\k_reg_n_0_[18] ),
        .O(\k[31]_i_20__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_21__6 
       (.I0(\k_reg_n_0_[17] ),
        .I1(\k_reg_n_0_[16] ),
        .O(\k[31]_i_21__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_23__6 
       (.I0(\k_reg_n_0_[14] ),
        .I1(\k_reg_n_0_[15] ),
        .O(\k[31]_i_23__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_24__6 
       (.I0(\k_reg_n_0_[12] ),
        .I1(\k_reg_n_0_[13] ),
        .O(\k[31]_i_24__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_25__6 
       (.I0(\k_reg_n_0_[10] ),
        .I1(\k_reg_n_0_[11] ),
        .O(\k[31]_i_25__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_26__6 
       (.I0(\k_reg_n_0_[8] ),
        .I1(\k_reg_n_0_[9] ),
        .O(\k[31]_i_26__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_27__6 
       (.I0(\k_reg_n_0_[15] ),
        .I1(\k_reg_n_0_[14] ),
        .O(\k[31]_i_27__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_28__6 
       (.I0(\k_reg_n_0_[13] ),
        .I1(\k_reg_n_0_[12] ),
        .O(\k[31]_i_28__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_29__6 
       (.I0(\k_reg_n_0_[11] ),
        .I1(\k_reg_n_0_[10] ),
        .O(\k[31]_i_29__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_30__6 
       (.I0(\k_reg_n_0_[9] ),
        .I1(\k_reg_n_0_[8] ),
        .O(\k[31]_i_30__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_31__6 
       (.I0(\k_reg_n_0_[6] ),
        .I1(\k_reg_n_0_[7] ),
        .O(\k[31]_i_31__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_32__6 
       (.I0(\k_reg_n_0_[4] ),
        .I1(\k_reg_n_0_[5] ),
        .O(\k[31]_i_32__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_33__6 
       (.I0(\k_reg_n_0_[0] ),
        .I1(\k_reg_n_0_[1] ),
        .O(\k[31]_i_33__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_34__6 
       (.I0(\k_reg_n_0_[7] ),
        .I1(\k_reg_n_0_[6] ),
        .O(\k[31]_i_34__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_35__6 
       (.I0(\k_reg_n_0_[5] ),
        .I1(\k_reg_n_0_[4] ),
        .O(\k[31]_i_35__6_n_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    \k[31]_i_36__6 
       (.I0(\k_reg_n_0_[2] ),
        .I1(\k_reg_n_0_[3] ),
        .O(\k[31]_i_36__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_37__6 
       (.I0(\k_reg_n_0_[1] ),
        .I1(\k_reg_n_0_[0] ),
        .O(\k[31]_i_37__6_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \k[31]_i_5__6 
       (.I0(\k_reg_n_0_[30] ),
        .I1(\k_reg_n_0_[31] ),
        .O(\k[31]_i_5__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_6__6 
       (.I0(\k_reg_n_0_[28] ),
        .I1(\k_reg_n_0_[29] ),
        .O(\k[31]_i_6__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_7__6 
       (.I0(\k_reg_n_0_[26] ),
        .I1(\k_reg_n_0_[27] ),
        .O(\k[31]_i_7__6_n_0 ));
  LUT2 #(
    .INIT(4'hE)) 
    \k[31]_i_8__6 
       (.I0(\k_reg_n_0_[24] ),
        .I1(\k_reg_n_0_[25] ),
        .O(\k[31]_i_8__6_n_0 ));
  LUT2 #(
    .INIT(4'h1)) 
    \k[31]_i_9__6 
       (.I0(\k_reg_n_0_[31] ),
        .I1(\k_reg_n_0_[30] ),
        .O(\k[31]_i_9__6_n_0 ));
  FDSE \k_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\k[0]_i_1__14_n_0 ),
        .Q(\k_reg_n_0_[0] ),
        .S(rst));
  FDRE \k_reg[10] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[10]),
        .Q(\k_reg_n_0_[10] ),
        .R(k));
  FDRE \k_reg[11] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[11]),
        .Q(\k_reg_n_0_[11] ),
        .R(k));
  FDRE \k_reg[12] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[12]),
        .Q(\k_reg_n_0_[12] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[12]_i_1__14 
       (.CI(\k_reg[8]_i_1__14_n_0 ),
        .CO({\k_reg[12]_i_1__14_n_0 ,\k_reg[12]_i_1__14_n_1 ,\k_reg[12]_i_1__14_n_2 ,\k_reg[12]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[12:9]),
        .S({\k_reg_n_0_[12] ,\k_reg_n_0_[11] ,\k_reg_n_0_[10] ,\k_reg_n_0_[9] }));
  FDRE \k_reg[13] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[13]),
        .Q(\k_reg_n_0_[13] ),
        .R(k));
  FDRE \k_reg[14] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[14]),
        .Q(\k_reg_n_0_[14] ),
        .R(k));
  FDRE \k_reg[15] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[15]),
        .Q(\k_reg_n_0_[15] ),
        .R(k));
  FDRE \k_reg[16] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[16]),
        .Q(\k_reg_n_0_[16] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[16]_i_1__14 
       (.CI(\k_reg[12]_i_1__14_n_0 ),
        .CO({\k_reg[16]_i_1__14_n_0 ,\k_reg[16]_i_1__14_n_1 ,\k_reg[16]_i_1__14_n_2 ,\k_reg[16]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[16:13]),
        .S({\k_reg_n_0_[16] ,\k_reg_n_0_[15] ,\k_reg_n_0_[14] ,\k_reg_n_0_[13] }));
  FDRE \k_reg[17] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[17]),
        .Q(\k_reg_n_0_[17] ),
        .R(k));
  FDRE \k_reg[18] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[18]),
        .Q(\k_reg_n_0_[18] ),
        .R(k));
  FDRE \k_reg[19] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[19]),
        .Q(\k_reg_n_0_[19] ),
        .R(k));
  FDRE \k_reg[1] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[1]),
        .Q(\k_reg_n_0_[1] ),
        .R(k));
  FDRE \k_reg[20] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[20]),
        .Q(\k_reg_n_0_[20] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[20]_i_1__14 
       (.CI(\k_reg[16]_i_1__14_n_0 ),
        .CO({\k_reg[20]_i_1__14_n_0 ,\k_reg[20]_i_1__14_n_1 ,\k_reg[20]_i_1__14_n_2 ,\k_reg[20]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[20:17]),
        .S({\k_reg_n_0_[20] ,\k_reg_n_0_[19] ,\k_reg_n_0_[18] ,\k_reg_n_0_[17] }));
  FDRE \k_reg[21] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[21]),
        .Q(\k_reg_n_0_[21] ),
        .R(k));
  FDRE \k_reg[22] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[22]),
        .Q(\k_reg_n_0_[22] ),
        .R(k));
  FDRE \k_reg[23] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[23]),
        .Q(\k_reg_n_0_[23] ),
        .R(k));
  FDRE \k_reg[24] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[24]),
        .Q(\k_reg_n_0_[24] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[24]_i_1__14 
       (.CI(\k_reg[20]_i_1__14_n_0 ),
        .CO({\k_reg[24]_i_1__14_n_0 ,\k_reg[24]_i_1__14_n_1 ,\k_reg[24]_i_1__14_n_2 ,\k_reg[24]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[24:21]),
        .S({\k_reg_n_0_[24] ,\k_reg_n_0_[23] ,\k_reg_n_0_[22] ,\k_reg_n_0_[21] }));
  FDRE \k_reg[25] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[25]),
        .Q(\k_reg_n_0_[25] ),
        .R(k));
  FDRE \k_reg[26] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[26]),
        .Q(\k_reg_n_0_[26] ),
        .R(k));
  FDRE \k_reg[27] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[27]),
        .Q(\k_reg_n_0_[27] ),
        .R(k));
  FDRE \k_reg[28] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[28]),
        .Q(\k_reg_n_0_[28] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[28]_i_1__14 
       (.CI(\k_reg[24]_i_1__14_n_0 ),
        .CO({\k_reg[28]_i_1__14_n_0 ,\k_reg[28]_i_1__14_n_1 ,\k_reg[28]_i_1__14_n_2 ,\k_reg[28]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[28:25]),
        .S({\k_reg_n_0_[28] ,\k_reg_n_0_[27] ,\k_reg_n_0_[26] ,\k_reg_n_0_[25] }));
  FDRE \k_reg[29] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[29]),
        .Q(\k_reg_n_0_[29] ),
        .R(k));
  FDRE \k_reg[2] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[2]),
        .Q(\k_reg_n_0_[2] ),
        .R(k));
  FDRE \k_reg[30] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[30]),
        .Q(\k_reg_n_0_[30] ),
        .R(k));
  FDRE \k_reg[31] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[31]),
        .Q(\k_reg_n_0_[31] ),
        .R(k));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_13__6 
       (.CI(\k_reg[31]_i_22__6_n_0 ),
        .CO({\k_reg[31]_i_13__6_n_0 ,\k_reg[31]_i_13__6_n_1 ,\k_reg[31]_i_13__6_n_2 ,\k_reg[31]_i_13__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_23__6_n_0 ,\k[31]_i_24__6_n_0 ,\k[31]_i_25__6_n_0 ,\k[31]_i_26__6_n_0 }),
        .O(\NLW_k_reg[31]_i_13__6_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_27__6_n_0 ,\k[31]_i_28__6_n_0 ,\k[31]_i_29__6_n_0 ,\k[31]_i_30__6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_22__6 
       (.CI(1'b0),
        .CO({\k_reg[31]_i_22__6_n_0 ,\k_reg[31]_i_22__6_n_1 ,\k_reg[31]_i_22__6_n_2 ,\k_reg[31]_i_22__6_n_3 }),
        .CYINIT(1'b1),
        .DI({\k[31]_i_31__6_n_0 ,\k[31]_i_32__6_n_0 ,1'b0,\k[31]_i_33__6_n_0 }),
        .O(\NLW_k_reg[31]_i_22__6_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_34__6_n_0 ,\k[31]_i_35__6_n_0 ,\k[31]_i_36__6_n_0 ,\k[31]_i_37__6_n_0 }));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[31]_i_2__14 
       (.CI(\k_reg[28]_i_1__14_n_0 ),
        .CO({\NLW_k_reg[31]_i_2__14_CO_UNCONNECTED [3:2],\k_reg[31]_i_2__14_n_2 ,\k_reg[31]_i_2__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_k_reg[31]_i_2__14_O_UNCONNECTED [3],p_1_in[31:29]}),
        .S({1'b0,\k_reg_n_0_[31] ,\k_reg_n_0_[30] ,\k_reg_n_0_[29] }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_3__6 
       (.CI(\k_reg[31]_i_4__6_n_0 ),
        .CO({\k_reg[31]_i_3__6_n_0 ,\k_reg[31]_i_3__6_n_1 ,\k_reg[31]_i_3__6_n_2 ,\k_reg[31]_i_3__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_5__6_n_0 ,\k[31]_i_6__6_n_0 ,\k[31]_i_7__6_n_0 ,\k[31]_i_8__6_n_0 }),
        .O(\NLW_k_reg[31]_i_3__6_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_9__6_n_0 ,\k[31]_i_10__6_n_0 ,\k[31]_i_11__6_n_0 ,\k[31]_i_12__6_n_0 }));
  (* COMPARATOR_THRESHOLD = "11" *) 
  CARRY4 \k_reg[31]_i_4__6 
       (.CI(\k_reg[31]_i_13__6_n_0 ),
        .CO({\k_reg[31]_i_4__6_n_0 ,\k_reg[31]_i_4__6_n_1 ,\k_reg[31]_i_4__6_n_2 ,\k_reg[31]_i_4__6_n_3 }),
        .CYINIT(1'b0),
        .DI({\k[31]_i_14__6_n_0 ,\k[31]_i_15__6_n_0 ,\k[31]_i_16__6_n_0 ,\k[31]_i_17__6_n_0 }),
        .O(\NLW_k_reg[31]_i_4__6_O_UNCONNECTED [3:0]),
        .S({\k[31]_i_18__6_n_0 ,\k[31]_i_19__6_n_0 ,\k[31]_i_20__6_n_0 ,\k[31]_i_21__6_n_0 }));
  FDRE \k_reg[3] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[3]),
        .Q(\k_reg_n_0_[3] ),
        .R(k));
  FDRE \k_reg[4] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[4]),
        .Q(\k_reg_n_0_[4] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[4]_i_1__14 
       (.CI(1'b0),
        .CO({\k_reg[4]_i_1__14_n_0 ,\k_reg[4]_i_1__14_n_1 ,\k_reg[4]_i_1__14_n_2 ,\k_reg[4]_i_1__14_n_3 }),
        .CYINIT(\k_reg_n_0_[0] ),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[4:1]),
        .S({\k_reg_n_0_[4] ,\k_reg_n_0_[3] ,\k_reg_n_0_[2] ,\k_reg_n_0_[1] }));
  FDRE \k_reg[5] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[5]),
        .Q(\k_reg_n_0_[5] ),
        .R(k));
  FDRE \k_reg[6] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[6]),
        .Q(\k_reg_n_0_[6] ),
        .R(k));
  FDRE \k_reg[7] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[7]),
        .Q(\k_reg_n_0_[7] ),
        .R(k));
  FDRE \k_reg[8] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[8]),
        .Q(\k_reg_n_0_[8] ),
        .R(k));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 \k_reg[8]_i_1__14 
       (.CI(\k_reg[4]_i_1__14_n_0 ),
        .CO({\k_reg[8]_i_1__14_n_0 ,\k_reg[8]_i_1__14_n_1 ,\k_reg[8]_i_1__14_n_2 ,\k_reg[8]_i_1__14_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(p_1_in[8:5]),
        .S({\k_reg_n_0_[8] ,\k_reg_n_0_[7] ,\k_reg_n_0_[6] ,\k_reg_n_0_[5] }));
  FDRE \k_reg[9] 
       (.C(clk),
        .CE(clk_enable),
        .D(p_1_in[9]),
        .Q(\k_reg_n_0_[9] ),
        .R(k));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[0][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[0][0]_1 ),
        .I2(cont_bits2_0_1),
        .I3(\tmp_236_reg[0][0]_2 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[0][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[10][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[10][0] ),
        .I2(cont_bits2_10_1),
        .I3(\tmp_236_reg[10][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[10][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[11][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[11][0] ),
        .I2(cont_bits2_11_1),
        .I3(\tmp_236_reg[11][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[11][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[1][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[1][0] ),
        .I2(cont_bits2_1_1),
        .I3(\tmp_236_reg[1][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[1][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[2][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[2][0] ),
        .I2(cont_bits2_2_1),
        .I3(\tmp_236_reg[2][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[2][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[3][0]_i_3 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[3][0] ),
        .I2(cont_bits2_3_1),
        .I3(\tmp_236_reg[3][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[3][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[4][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[4][0] ),
        .I2(cont_bits2_4_1),
        .I3(\tmp_236_reg[4][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[4][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[5][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[5][0] ),
        .I2(cont_bits2_5_1),
        .I3(\tmp_236_reg[5][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[5][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[6][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[6][0] ),
        .I2(cont_bits2_6_1),
        .I3(\tmp_236_reg[6][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[6][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[7][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[7][0] ),
        .I2(cont_bits2_7_1),
        .I3(\tmp_236_reg[7][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[7][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[8][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[8][0] ),
        .I2(cont_bits2_8_1),
        .I3(\tmp_236_reg[8][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[8][0]_0 ));
  LUT6 #(
    .INIT(64'hA8A88888AA888888)) 
    \tmp_236[9][0]_i_2 
       (.I0(\tmp_236_reg[0][0] ),
        .I1(\tmp_236_reg[9][0] ),
        .I2(cont_bits2_9_1),
        .I3(\tmp_236_reg[9][0]_0 ),
        .I4(s_171),
        .I5(\tmp_236_reg[0][0]_0 ),
        .O(\cont_bits2_reg_reg_reg[9][0]_0 ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[0]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[0]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [0]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [0]),
        .O(\v4_1_1_reg[0] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[10]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[10]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [10]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [10]),
        .O(\v4_1_1_reg[10] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[11]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[11]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [11]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [11]),
        .O(\v4_1_1_reg[11] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[12]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[12]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [12]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [12]),
        .O(\v4_1_1_reg[12] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[13]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[13]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [13]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [13]),
        .O(\v4_1_1_reg[13] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[14]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[14]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [14]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [14]),
        .O(\v4_1_1_reg[14] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[15]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[15]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [15]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [15]),
        .O(\v4_1_1_reg[15] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[1]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[1]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [1]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [1]),
        .O(\v4_1_1_reg[1] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[2]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[2]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [2]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [2]),
        .O(\v4_1_1_reg[2] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[3]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[3]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [3]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [3]),
        .O(\v4_1_1_reg[3] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[4]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[4]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [4]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [4]),
        .O(\v4_1_1_reg[4] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[5]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[5]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [5]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [5]),
        .O(\v4_1_1_reg[5] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[6]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[6]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [6]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [6]),
        .O(\v4_1_1_reg[6] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[7]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[7]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [7]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [7]),
        .O(\v4_1_1_reg[7] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[8]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[8]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [8]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [8]),
        .O(\v4_1_1_reg[8] ));
  LUT6 #(
    .INIT(64'hDFD0DF808F80DF80)) 
    \tmp_77[9]_i_1 
       (.I0(\tmp_77_reg[0] ),
        .I1(Q[9]),
        .I2(\tmp_77_reg[0]_0 ),
        .I3(\tmp_77_reg[15] [9]),
        .I4(\tmp_77_reg[0]_1 ),
        .I5(\tmp_77_reg[15]_0 [9]),
        .O(\v4_1_1_reg[9] ));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
