{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1726583671914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1726583671915 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 17 22:34:30 2024 " "Processing started: Tue Sep 17 22:34:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1726583671915 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583671915 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off camera -c camera " "Command: quartus_map --read_settings_files=on --write_settings_files=off camera -c camera" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583671915 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1726583672722 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1726583672722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670/freq_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670/freq_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_delay " "Found entity 1: freq_delay" {  } { { "ov7670/freq_delay.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/freq_delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/ram2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/ram2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Found entity 1: ram2" {  } { { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/sobel_head.v 0 0 " "Found 0 design units, including 0 entities, in source file sobel/sobel_head.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/sobel_filter_zx1702.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/sobel_filter_zx1702.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_filter_zx1702 " "Found entity 1: sobel_filter_zx1702" {  } { { "sobel/sobel_filter_zx1702.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/sobel_filter_zx1702.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "sobel/fsm.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pr PR computer.v(10) " "Verilog HDL Declaration information at computer.v(10): object \"pr\" differs only in case from object \"PR\" in the same scope" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726583684209 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "cr CR computer.v(10) " "Verilog HDL Declaration information at computer.v(10): object \"cr\" differs only in case from object \"CR\" in the same scope" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726583684210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "nr NR computer.v(10) " "Verilog HDL Declaration information at computer.v(10): object \"nr\" differs only in case from object \"NR\" in the same scope" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726583684210 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "absd ABSD computer.v(13) " "Verilog HDL Declaration information at computer.v(13): object \"absd\" differs only in case from object \"ABSD\" in the same scope" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1726583684210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/computer.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 computer " "Found entity 1: computer" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sobel/addr_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file sobel/addr_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_gen " "Found entity 1: addr_gen" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670/rgb565_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670/rgb565_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 rgb565_data " "Found entity 1: rgb565_data" {  } { { "ov7670/rgb565_data.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/rgb565_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670/ov7670.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670/ov7670.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov7670 " "Found entity 1: ov7670" {  } { { "ov7670/ov7670.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/ov7670.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670/config_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670/config_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 config_reg " "Found entity 1: config_reg" {  } { { "ov7670/config_reg.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/config_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7670/cmos_ov7670_config_rgb565_regsiter_data.v 1 1 " "Found 1 design units, including 1 entities, in source file ov7670/cmos_ov7670_config_rgb565_regsiter_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos_ov7670_config_rgb565_regsiter_data " "Found entity 1: cmos_ov7670_config_rgb565_regsiter_data" {  } { { "ov7670/cmos_ov7670_config_rgb565_regsiter_data.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/cmos_ov7670_config_rgb565_regsiter_data.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684237 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "write.v(21) " "Verilog HDL warning at write.v(21): extended using \"x\" or \"z\"" {  } { { "sdram_controller/write.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/write.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726583684245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/write.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "sdram_controller/write.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/write.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer " "Found entity 1: timer" {  } { { "sdram_controller/timer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/timer.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdram_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdram_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_fsm " "Found entity 1: sdram_fsm" {  } { { "sdram_controller/sdram_fsm.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_fsm.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_controller " "Found entity 1: sdram_controller" {  } { { "sdram_controller/sdram_controller.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_controller.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_control " "Found entity 1: sdram_control" {  } { { "sdram_controller/sdram_control.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/refresh.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/refresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 refresh " "Found entity 1: refresh" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684283 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "read.v(23) " "Verilog HDL warning at read.v(23): extended using \"x\" or \"z\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1726583684291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/read.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/read.v" { { "Info" "ISGN_ENTITY_NAME" "1 read " "Found entity 1: read" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/mux_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/mux_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_bus " "Found entity 1: mux_bus" {  } { { "sdram_controller/mux_bus.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/mux_bus.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/init.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_controller/init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "sdram_controller/init.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/init.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_controller/camera_head.v 0 0 " "Found 0 design units, including 0 entities, in source file sdram_controller/camera_head.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 wr_fifo " "Found entity 1: wr_fifo" {  } { { "ip/wr_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/wr_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rd_fifo " "Found entity 1: rd_fifo" {  } { { "ip/rd_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/rd_fifo.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camera.v 1 1 " "Found 1 design units, including 1 entities, in source file camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 camera " "Found entity 1: camera" {  } { { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_src/vga565_sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_src/vga565_sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga565_sobel " "Found entity 1: vga565_sobel" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_src/vga565_sobel_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_src/vga565_sobel_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga565_sobel_tb " "Found entity 1: vga565_sobel_tb" {  } { { "vga_src/vga565_sobel_tb.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583684332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583684332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camera " "Elaborating entity \"camera\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1726583684828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "camera.v" "pll_inst" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583684864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "altpll_component" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583684941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/pll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583684943 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25 " "Parameter \"clk0_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 12 " "Parameter \"clk0_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 5000 " "Parameter \"clk2_phase_shift\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 2 " "Parameter \"clk3_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583684944 ""}  } { { "pll.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/pll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583684944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_controller sdram_controller:sdram_controller_dut " "Elaborating entity \"sdram_controller\" for hierarchy \"sdram_controller:sdram_controller_dut\"" {  } { { "camera.v" "sdram_controller_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wr_fifo sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst " "Elaborating entity \"wr_fifo\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\"" {  } { { "sdram_controller/sdram_controller.v" "wr_fifo_inst" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/wr_fifo.v" "dcfifo_component" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/wr_fifo.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685388 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/wr_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/wr_fifo.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583685389 ""}  } { { "ip/wr_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/wr_fifo.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583685389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_lhj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_lhj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_lhj1 " "Found entity 1: dcfifo_lhj1" {  } { { "db/dcfifo_lhj1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_lhj1 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated " "Elaborating entity \"dcfifo_lhj1\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_6ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_6ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_6ib " "Found entity 1: a_gray2bin_6ib" {  } { { "db/a_gray2bin_6ib.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_gray2bin_6ib.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_6ib sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_6ib\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_gray2bin_6ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_lhj1.tdf" "rdptr_g_gray2bin" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_577.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_577.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_577 " "Found entity 1: a_graycounter_577" {  } { { "db/a_graycounter_577.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_577.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_577 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_graycounter_577:rdptr_g1p " "Elaborating entity \"a_graycounter_577\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_graycounter_577:rdptr_g1p\"" {  } { { "db/dcfifo_lhj1.tdf" "rdptr_g1p" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_1lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_1lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_1lc " "Found entity 1: a_graycounter_1lc" {  } { { "db/a_graycounter_1lc.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_1lc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_1lc sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p " "Elaborating entity \"a_graycounter_1lc\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|a_graycounter_1lc:wrptr_g1p\"" {  } { { "db/dcfifo_lhj1.tdf" "wrptr_g1p" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ov61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ov61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ov61 " "Found entity 1: altsyncram_ov61" {  } { { "db/altsyncram_ov61.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_ov61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ov61 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|altsyncram_ov61:fifo_ram " "Elaborating entity \"altsyncram_ov61\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|altsyncram_ov61:fifo_ram\"" {  } { { "db/dcfifo_lhj1.tdf" "fifo_ram" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_lhj1.tdf" "rs_brp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 64 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_lhj1.tdf" "rs_dgwp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_pe9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\"" {  } { { "db/dcfifo_lhj1.tdf" "ws_dgrp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dffpipe_qe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|alt_synch_pipe_9pl:ws_dgrp\|dffpipe_qe9:dffpipe16\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe16" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_n76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_n76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_n76 " "Found entity 1: cmpr_n76" {  } { { "db/cmpr_n76.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/cmpr_n76.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583685838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_n76 sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|cmpr_n76:rdempty_eq_comp " "Elaborating entity \"cmpr_n76\" for hierarchy \"sdram_controller:sdram_controller_dut\|wr_fifo:wr_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_lhj1:auto_generated\|cmpr_n76:rdempty_eq_comp\"" {  } { { "db/dcfifo_lhj1.tdf" "rdempty_eq_comp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_lhj1.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_control sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut " "Elaborating entity \"sdram_control\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\"" {  } { { "sdram_controller/sdram_controller.v" "sdram_control_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_controller.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "init sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|init:init_dut " "Elaborating entity \"init\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|init:init_dut\"" {  } { { "sdram_controller/sdram_control.v" "init_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685844 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank init.v(29) " "Verilog HDL Always Construct warning at init.v(29): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_controller/init.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/init.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726583685846 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|init:init_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] init.v(29) " "Inferred latch for \"sdram_bank\[0\]\" at init.v(29)" {  } { { "sdram_controller/init.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/init.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685846 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|init:init_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] init.v(29) " "Inferred latch for \"sdram_bank\[1\]\" at init.v(29)" {  } { { "sdram_controller/init.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/init.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685846 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|init:init_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|timer:timer_dut " "Elaborating entity \"timer\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|timer:timer_dut\"" {  } { { "sdram_controller/sdram_control.v" "timer_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "refresh sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|refresh:refresh_dut " "Elaborating entity \"refresh\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|refresh:refresh_dut\"" {  } { { "sdram_controller/sdram_control.v" "refresh_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685849 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_addr refresh.v(29) " "Verilog HDL Always Construct warning at refresh.v(29): inferring latch(es) for variable \"sdram_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sdram_bank refresh.v(29) " "Verilog HDL Always Construct warning at refresh.v(29): inferring latch(es) for variable \"sdram_bank\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[0\] refresh.v(29) " "Inferred latch for \"sdram_bank\[0\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_bank\[1\] refresh.v(29) " "Inferred latch for \"sdram_bank\[1\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[0\] refresh.v(29) " "Inferred latch for \"sdram_addr\[0\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[1\] refresh.v(29) " "Inferred latch for \"sdram_addr\[1\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[2\] refresh.v(29) " "Inferred latch for \"sdram_addr\[2\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[3\] refresh.v(29) " "Inferred latch for \"sdram_addr\[3\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[4\] refresh.v(29) " "Inferred latch for \"sdram_addr\[4\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[5\] refresh.v(29) " "Inferred latch for \"sdram_addr\[5\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[6\] refresh.v(29) " "Inferred latch for \"sdram_addr\[6\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[7\] refresh.v(29) " "Inferred latch for \"sdram_addr\[7\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[8\] refresh.v(29) " "Inferred latch for \"sdram_addr\[8\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[9\] refresh.v(29) " "Inferred latch for \"sdram_addr\[9\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sdram_addr\[11\] refresh.v(29) " "Inferred latch for \"sdram_addr\[11\]\" at refresh.v(29)" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685850 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|refresh:refresh_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|write:write_dut " "Elaborating entity \"write\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|write:write_dut\"" {  } { { "sdram_controller/sdram_control.v" "write_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut " "Elaborating entity \"read\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\"" {  } { { "sdram_controller/sdram_control.v" "read_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685854 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dq_buf read.v(45) " "Verilog HDL Always Construct warning at read.v(45): inferring latch(es) for variable \"dq_buf\", which holds its previous value in one or more paths through the always construct" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[0\] read.v(45) " "Inferred latch for \"dq_buf\[0\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[1\] read.v(45) " "Inferred latch for \"dq_buf\[1\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[2\] read.v(45) " "Inferred latch for \"dq_buf\[2\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[3\] read.v(45) " "Inferred latch for \"dq_buf\[3\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[4\] read.v(45) " "Inferred latch for \"dq_buf\[4\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[5\] read.v(45) " "Inferred latch for \"dq_buf\[5\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[6\] read.v(45) " "Inferred latch for \"dq_buf\[6\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[7\] read.v(45) " "Inferred latch for \"dq_buf\[7\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[8\] read.v(45) " "Inferred latch for \"dq_buf\[8\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[9\] read.v(45) " "Inferred latch for \"dq_buf\[9\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[10\] read.v(45) " "Inferred latch for \"dq_buf\[10\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[11\] read.v(45) " "Inferred latch for \"dq_buf\[11\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[12\] read.v(45) " "Inferred latch for \"dq_buf\[12\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[13\] read.v(45) " "Inferred latch for \"dq_buf\[13\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[14\] read.v(45) " "Inferred latch for \"dq_buf\[14\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dq_buf\[15\] read.v(45) " "Inferred latch for \"dq_buf\[15\]\" at read.v(45)" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583685856 "|camera|sdram_controller:sdram_controller_dut|sdram_control:sdram_control_dut|read:read_dut"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_bus sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|mux_bus:mux_bus_dut " "Elaborating entity \"mux_bus\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|mux_bus:mux_bus_dut\"" {  } { { "sdram_controller/sdram_control.v" "mux_bus_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_fsm sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|sdram_fsm:sdram_fsm_dut " "Elaborating entity \"sdram_fsm\" for hierarchy \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|sdram_fsm:sdram_fsm_dut\"" {  } { { "sdram_controller/sdram_control.v" "sdram_fsm_dut" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_control.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rd_fifo sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst " "Elaborating entity \"rd_fifo\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\"" {  } { { "sdram_controller/sdram_controller.v" "rd_fifo_inst" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/sdram_controller.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583685878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/rd_fifo.v" "dcfifo_component" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/rd_fifo.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\"" {  } { { "ip/rd_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/rd_fifo.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686128 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component " "Instantiated megafunction \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686128 ""}  } { { "ip/rd_fifo.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/rd_fifo.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583686128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_dbk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_dbk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_dbk1 " "Found entity 1: dcfifo_dbk1" {  } { { "db/dcfifo_dbk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_dbk1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_dbk1 sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated " "Elaborating entity \"dcfifo_dbk1\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_apl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_dbk1.tdf" "rs_dgwp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_dbk1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dffpipe_re9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe5\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe5" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_apl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_bpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_dbk1.tdf" "ws_dgrp" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dcfifo_dbk1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/dffpipe_se9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"sdram_controller:sdram_controller_dut\|rd_fifo:rd_fifo_inst\|dcfifo:dcfifo_component\|dcfifo_dbk1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe8\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe8" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_synch_pipe_bpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7670 ov7670:ov7670 " "Elaborating entity \"ov7670\" for hierarchy \"ov7670:ov7670\"" {  } { { "camera.v" "ov7670" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_delay ov7670:ov7670\|freq_delay:freq_delay " "Elaborating entity \"freq_delay\" for hierarchy \"ov7670:ov7670\|freq_delay:freq_delay\"" {  } { { "ov7670/ov7670.v" "freq_delay" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/ov7670.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos_ov7670_config_rgb565_regsiter_data ov7670:ov7670\|cmos_ov7670_config_rgb565_regsiter_data:regreg " "Elaborating entity \"cmos_ov7670_config_rgb565_regsiter_data\" for hierarchy \"ov7670:ov7670\|cmos_ov7670_config_rgb565_regsiter_data:regreg\"" {  } { { "ov7670/ov7670.v" "regreg" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/ov7670.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "config_reg ov7670:ov7670\|config_reg:config_reg " "Elaborating entity \"config_reg\" for hierarchy \"ov7670:ov7670\|config_reg:config_reg\"" {  } { { "ov7670/ov7670.v" "config_reg" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/ov7670.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb565_data ov7670:ov7670\|rgb565_data:rgb565_data " "Elaborating entity \"rgb565_data\" for hierarchy \"ov7670:ov7670\|rgb565_data:rgb565_data\"" {  } { { "ov7670/ov7670.v" "rgb565_data" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ov7670/ov7670.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga565_sobel vga565_sobel:vga565_sobel " "Elaborating entity \"vga565_sobel\" for hierarchy \"vga565_sobel:vga565_sobel\"" {  } { { "camera.v" "vga565_sobel" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686367 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga565_sobel.v(146) " "Verilog HDL assignment warning at vga565_sobel.v(146): truncated value with size 32 to match size of target (16)" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686370 "|camera|vga565_sobel:vga565_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga565_sobel.v(166) " "Verilog HDL assignment warning at vga565_sobel.v(166): truncated value with size 32 to match size of target (10)" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686372 "|camera|vga565_sobel:vga565_sobel"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga565_sobel.v(216) " "Verilog HDL assignment warning at vga565_sobel.v(216): truncated value with size 32 to match size of target (10)" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686373 "|camera|vga565_sobel:vga565_sobel"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram2 vga565_sobel:vga565_sobel\|ram2:ram2a " "Elaborating entity \"ram2\" for hierarchy \"vga565_sobel:vga565_sobel\|ram2:ram2a\"" {  } { { "vga_src/vga565_sobel.v" "ram2a" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component\"" {  } { { "ip/ram2.v" "altsyncram_component" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686491 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component\"" {  } { { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686492 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 640 " "Parameter \"numwords_a\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 640 " "Parameter \"numwords_b\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583686492 ""}  } { { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583686492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8bk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8bk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8bk1 " "Found entity 1: altsyncram_8bk1" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583686576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583686576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8bk1 vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated " "Elaborating entity \"altsyncram_8bk1\" for hierarchy \"vga565_sobel:vga565_sobel\|ram2:ram2a\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_filter_zx1702 vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter " "Elaborating entity \"sobel_filter_zx1702\" for hierarchy \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\"" {  } { { "vga_src/vga565_sobel.v" "sobel_filter" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_gen vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG " "Elaborating entity \"addr_gen\" for hierarchy \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\"" {  } { { "sobel/sobel_filter_zx1702.v" "AG" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/sobel_filter_zx1702.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686598 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(16) " "Verilog HDL assignment warning at addr_gen.v(16): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686599 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(17) " "Verilog HDL assignment warning at addr_gen.v(17): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686599 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(18) " "Verilog HDL assignment warning at addr_gen.v(18): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686599 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(23) " "Verilog HDL assignment warning at addr_gen.v(23): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686599 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(24) " "Verilog HDL assignment warning at addr_gen.v(24): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686600 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(28) " "Verilog HDL assignment warning at addr_gen.v(28): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686600 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(29) " "Verilog HDL assignment warning at addr_gen.v(29): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686600 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(33) " "Verilog HDL assignment warning at addr_gen.v(33): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686600 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(34) " "Verilog HDL assignment warning at addr_gen.v(34): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686601 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(38) " "Verilog HDL assignment warning at addr_gen.v(38): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686601 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 addr_gen.v(39) " "Verilog HDL assignment warning at addr_gen.v(39): truncated value with size 32 to match size of target (22)" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686601 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|addr_gen:AG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "computer vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|computer:COM " "Elaborating entity \"computer\" for hierarchy \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|computer:COM\"" {  } { { "sobel/sobel_filter_zx1702.v" "COM" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/sobel_filter_zx1702.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686627 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 8 computer.v(94) " "Verilog HDL assignment warning at computer.v(94): truncated value with size 11 to match size of target (8)" {  } { { "sobel/computer.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/computer.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686631 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|computer:COM"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "z " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"z\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1726583686651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|fsm:FSM " "Elaborating entity \"fsm\" for hierarchy \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|fsm:FSM\"" {  } { { "sobel/sobel_filter_zx1702.v" "FSM" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/sobel_filter_zx1702.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583686664 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 fsm.v(41) " "Verilog HDL assignment warning at fsm.v(41): truncated value with size 32 to match size of target (2)" {  } { { "sobel/fsm.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/fsm.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1726583686666 "|camera|vga565_sobel:vga565_sobel|sobel_filter_zx1702:sobel_filter|fsm:FSM"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[0\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687434 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[8\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687434 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[16\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687434 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[24\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687434 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a24"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726583687434 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726583687434 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[24\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 783 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687708 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[16\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687708 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[8\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687708 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[0\] " "Synthesized away node \"vga565_sobel:vga565_sobel\|ram2:ram2b\|altsyncram:altsyncram_component\|altsyncram_8bk1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_8bk1.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/altsyncram_8bk1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip/ram2.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/ip/ram2.v" 91 0 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 211 0 0 } } { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 118 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583687708 "|camera|vga565_sobel:vga565_sobel|ram2:ram2b|altsyncram:altsyncram_component|altsyncram_8bk1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1726583687708 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1726583687708 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod1\"" {  } { { "sobel/addr_gen.v" "Mod1" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod2\"" {  } { { "sobel/addr_gen.v" "Mod2" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod3\"" {  } { { "sobel/addr_gen.v" "Mod3" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|Mod0\"" {  } { { "sobel/addr_gen.v" "Mod0" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga565_sobel:vga565_sobel\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga565_sobel:vga565_sobel\|Mult0\"" {  } { { "vga_src/vga565_sobel.v" "Mult0" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga565_sobel:vga565_sobel\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga565_sobel:vga565_sobel\|Mult1\"" {  } { { "vga_src/vga565_sobel.v" "Mult1" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583688749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1726583688749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\"" {  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 28 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583688819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1 " "Instantiated megafunction \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583688819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583688819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583688819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583688819 ""}  } { { "sobel/addr_gen.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sobel/addr_gen.v" 28 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583688819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fcm " "Found entity 1: lpm_divide_fcm" {  } { { "db/lpm_divide_fcm.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/lpm_divide_fcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583688886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583688886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/sign_div_unsign_4nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583688913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583688913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s9f " "Found entity 1: alt_u_div_s9f" {  } { { "db/alt_u_div_s9f.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583688963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583688963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583689030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583689030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583689086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583689086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\"" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Instantiated megafunction \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689192 ""}  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583689192 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689276 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689318 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/add_sub_mgh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583689443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583689443 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|altshift:external_latency_ffs vga565_sobel:vga565_sobel\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689478 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\"" {  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Instantiated megafunction \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 6 " "Parameter \"LPM_WIDTHA\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583689488 ""}  } { { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1726583689488 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689492 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689497 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ngh " "Found entity 1: add_sub_ngh" {  } { { "db/add_sub_ngh.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/add_sub_ngh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1726583689558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583689558 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|altshift:external_latency_ffs vga565_sobel:vga565_sobel\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"vga565_sobel:vga565_sobel\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 146 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583689563 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1726583690192 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[0\] pio_sdram_dq\[0\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[0\]\" to the node \"pio_sdram_dq\[0\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[1\] pio_sdram_dq\[1\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[1\]\" to the node \"pio_sdram_dq\[1\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[2\] pio_sdram_dq\[2\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[2\]\" to the node \"pio_sdram_dq\[2\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[3\] pio_sdram_dq\[3\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[3\]\" to the node \"pio_sdram_dq\[3\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[4\] pio_sdram_dq\[4\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[4\]\" to the node \"pio_sdram_dq\[4\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[5\] pio_sdram_dq\[5\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[5\]\" to the node \"pio_sdram_dq\[5\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[6\] pio_sdram_dq\[6\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[6\]\" to the node \"pio_sdram_dq\[6\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[7\] pio_sdram_dq\[7\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[7\]\" to the node \"pio_sdram_dq\[7\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[8\] pio_sdram_dq\[8\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[8\]\" to the node \"pio_sdram_dq\[8\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[9\] pio_sdram_dq\[9\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[9\]\" to the node \"pio_sdram_dq\[9\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[10\] pio_sdram_dq\[10\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[10\]\" to the node \"pio_sdram_dq\[10\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[11\] pio_sdram_dq\[11\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[11\]\" to the node \"pio_sdram_dq\[11\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[12\] pio_sdram_dq\[12\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[12\]\" to the node \"pio_sdram_dq\[12\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[13\] pio_sdram_dq\[13\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[13\]\" to the node \"pio_sdram_dq\[13\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[14\] pio_sdram_dq\[14\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[14\]\" to the node \"pio_sdram_dq\[14\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[15\] pio_sdram_dq\[15\] " "Removed fan-out from the always-disabled I/O buffer \"sdram_controller:sdram_controller_dut\|sdram_control:sdram_control_dut\|read:read_dut\|pio_sdram_dq\[15\]\" to the node \"pio_sdram_dq\[15\]\"" {  } { { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 11 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1726583690266 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1726583690266 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sdram_controller/refresh.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/refresh.v" 42 -1 0 } } { "sdram_controller/init.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/init.v" 42 -1 0 } } { "sdram_controller/read.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/sdram_controller/read.v" 62 -1 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 9 -1 0 } } { "vga_src/vga565_sobel.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/vga_src/vga565_sobel.v" 8 -1 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_577.tdf" 33 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_1lc.tdf" 33 2 0 } } { "db/a_graycounter_577.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_577.tdf" 46 2 0 } } { "db/a_graycounter_1lc.tdf" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/a_graycounter_1lc.tdf" 46 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1726583690295 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1726583690296 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "po_sdram_cke VCC " "Pin \"po_sdram_cke\" is stuck at VCC" {  } { { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726583691643 "|camera|po_sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "po_sdram_dqm\[0\] GND " "Pin \"po_sdram_dqm\[0\]\" is stuck at GND" {  } { { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726583691643 "|camera|po_sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "po_sdram_dqm\[1\] GND " "Pin \"po_sdram_dqm\[1\]\" is stuck at GND" {  } { { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726583691643 "|camera|po_sdram_dqm[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "po_cmos_pwnd GND " "Pin \"po_cmos_pwnd\" is stuck at GND" {  } { { "camera.v" "" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1726583691643 "|camera|po_cmos_pwnd"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1726583691643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1726583691818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "30 " "30 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1726583695918 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[5\]~10" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[4\]~12" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[3\]~14" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[2\]~16" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod2\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[1\]~18" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[6\]~10 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[6\]~10\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[6\]~10" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~12 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~12\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[5\]~12" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~14 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~14\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[4\]~14" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~16 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~16\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[3\]~16" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~18 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[2\]~18" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~20 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod0\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~20\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[1\]~20" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[5\]~10" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[4\]~12" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[3\]~14" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[2\]~16" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod1\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[1\]~18" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[5\]~10\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[5\]~10" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[4\]~12\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[4\]~12" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[3\]~14\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[3\]~14" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[2\]~16\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[2\]~16" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18 " "Logic cell \"vga565_sobel:vga565_sobel\|sobel_filter_zx1702:sobel_filter\|addr_gen:AG\|lpm_divide:Mod3\|lpm_divide_fcm:auto_generated\|sign_div_unsign_4nh:divider\|alt_u_div_s9f:divider\|add_sub_14_result_int\[1\]~18\"" {  } { { "db/alt_u_div_s9f.tdf" "add_sub_14_result_int\[1\]~18" { Text "D:/git-repository/fpga_training/camera_ov7670_sobel/db/alt_u_div_s9f.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1726583695941 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1726583695941 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/git-repository/fpga_training/camera_ov7670_sobel/camera.map.smsg " "Generated suppressed messages file D:/git-repository/fpga_training/camera_ov7670_sobel/camera.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583696167 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1726583696470 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1726583696470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3154 " "Implemented 3154 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1726583696834 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1726583696834 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "17 " "Implemented 17 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1726583696834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2987 " "Implemented 2987 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1726583696834 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1726583696834 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1726583696834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1726583696834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1726583696873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 17 22:34:56 2024 " "Processing ended: Tue Sep 17 22:34:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1726583696873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1726583696873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1726583696873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1726583696873 ""}
