Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/kirti/Documents/verilog/MyTestingGround/andgate/testand_isim_beh.exe -prj C:/Users/kirti/Documents/verilog/MyTestingGround/andgate/testand_beh.prj work.testand work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/kirti/Documents/verilog/MyTestingGround/andgate/testand.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module andudp
Compiling module testand
Compiling module glbl
Time Resolution for simulation is 1ps.
ERROR:Simulator:904 - Unable to remove previous simulation file isim/testand_isim_beh.exe.sim/testand_isim_beh.exe. Please check if you have another instance of this simulation running on your system, terminate it and then recompile your design. System Error Message: boost::filesystem::remove: Access is denied: "isim\testand_isim_beh.exe.sim\testand_isim_beh.exe"
ERROR:Simulator:861 - Failed to link the design
