\doxysection{stm32f4xx\+\_\+hal\+\_\+dma2d.\+c}
\hypertarget{stm32f4xx__hal__dma2d_8c_source}{}\label{stm32f4xx__hal__dma2d_8c_source}\index{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_dma2d.c@{C:/Users/TOVIS/test/TestRtos/Drivers/STM32F4xx\_HAL\_Driver/Src/stm32f4xx\_hal\_dma2d.c}}
\mbox{\hyperlink{stm32f4xx__hal__dma2d_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00162}00162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00163}00163\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00164}00164\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f4xx__hal_8h}{stm32f4xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00165}00165\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00166}00166\ \textcolor{preprocessor}{\#ifdef\ HAL\_DMA2D\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00167}00167\ \textcolor{preprocessor}{\#if\ defined\ (DMA2D)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00168}00168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00172}00172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00177}00177\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00178}00178\ \textcolor{comment}{/*\ Private\ types\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00179}00179\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00183}00183\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00187}00187\ \textcolor{preprocessor}{\#define\ DMA2D\_TIMEOUT\_ABORT\ \ \ \ \ \ \ \ \ \ \ (1000U)\ \ }\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00188}00188\ \textcolor{preprocessor}{\#define\ DMA2D\_TIMEOUT\_SUSPEND\ \ \ \ \ \ \ \ \ (1000U)\ \ }\textcolor{preprocessor}{}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00192}00192\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00196}00196\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00197}00197\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00198}00198\ \textcolor{comment}{/*\ Private\ constants\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00199}00199\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00200}00200\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00204}00204\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA2D\_SetConfig(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00205}00205\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00209}00209\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00210}00210\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00211}00211\ \textcolor{comment}{/*\ Exported\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00215}00215\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00230}00230\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00238}00238\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Init(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00239}00239\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00240}00240\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00241}00241\ \ \ \textcolor{keywordflow}{if}\ (hdma2d\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00242}00242\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00243}00243\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00244}00244\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00245}00245\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00246}00246\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00247}00247\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___exported__macros_ga5fb07f596b96d00cf74b3aff8735af07}{IS\_DMA2D\_ALL\_INSTANCE}}(hdma2d-\/>Instance));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00248}00248\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_MODE(hdma2d-\/>Init.Mode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00249}00249\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CMODE(hdma2d-\/>Init.ColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00250}00250\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_OFFSET(hdma2d-\/>Init.OutputOffset));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00252}00252\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00253}00253\ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>State\ ==\ HAL\_DMA2D\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00254}00254\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00255}00255\ \ \ \ \ \textcolor{comment}{/*\ Reset\ Callback\ pointers\ in\ HAL\_DMA2D\_STATE\_RESET\ only\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00256}00256\ \ \ \ \ hdma2d-\/>LineEventCallback\ \ \ \ \ \ \ =\ HAL\_DMA2D\_LineEventCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00257}00257\ \ \ \ \ hdma2d-\/>CLUTLoadingCpltCallback\ =\ HAL\_DMA2D\_CLUTLoadingCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00258}00258\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>MspInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00259}00259\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00260}00260\ \ \ \ \ \ \ hdma2d-\/>MspInitCallback\ =\ HAL\_DMA2D\_MspInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00261}00261\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00262}00262\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00263}00263\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00264}00264\ \ \ \ \ hdma2d-\/>MspInitCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00265}00265\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00266}00266\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00267}00267\ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>State\ ==\ HAL\_DMA2D\_STATE\_RESET)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00268}00268\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00269}00269\ \ \ \ \ \textcolor{comment}{/*\ Allocate\ lock\ resource\ and\ initialize\ it\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00270}00270\ \ \ \ \ hdma2d-\/>Lock\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ab367482e943333a1299294eadaad284ba9bd487430440139444e6e7ff226005c0}{HAL\_UNLOCKED}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00271}00271\ \ \ \ \ \textcolor{comment}{/*\ Init\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00272}00272\ \ \ \ \ HAL\_DMA2D\_MspInit(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00273}00273\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00274}00274\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00276}00276\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00277}00277\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00278}00278\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00279}00279\ \ \ \textcolor{comment}{/*\ DMA2D\ CR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00280}00280\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaad8f10cbb0de796eb4a96448806ecf56}{DMA2D\_CR\_MODE}},\ hdma2d-\/>Init.Mode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00281}00281\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00282}00282\ \ \ \textcolor{comment}{/*\ DMA2D\ OPFCCR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00283}00283\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>OPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab6aab6b2bb5740ad6b5b79f5510eed4a}{DMA2D\_OPFCCR\_CM}},\ hdma2d-\/>Init.ColorMode);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00284}00284\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00285}00285\ \ \ \textcolor{comment}{/*\ DMA2D\ OOR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00286}00286\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>OOR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafd4dae0dd24a62d5a70fce6d095761ab}{DMA2D\_OOR\_LO}},\ hdma2d-\/>Init.OutputOffset);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00287}00287\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00288}00288\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00289}00289\ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00290}00290\ \ \ hdma2d-\/>ErrorCode\ =\ HAL\_DMA2D\_ERROR\_NONE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00291}00291\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00292}00292\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00293}00293\ \ \ hdma2d-\/>State\ \ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00294}00294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00295}00295\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00296}00296\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00297}00297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00305}00305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00306}00306\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_DeInit(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00307}00307\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00308}00308\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00309}00309\ \ \ \textcolor{comment}{/*\ Check\ the\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00310}00310\ \ \ \textcolor{keywordflow}{if}\ (hdma2d\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00311}00311\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00312}00312\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00313}00313\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00314}00314\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00315}00315\ \ \ \textcolor{comment}{/*\ Before\ aborting\ any\ DMA2D\ transfer\ or\ CLUT\ loading,\ check}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00316}00316\ \textcolor{comment}{\ \ \ \ \ first\ whether\ or\ not\ DMA2D\ clock\ is\ enabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00317}00317\ \ \ \textcolor{keywordflow}{if}\ (\_\_HAL\_RCC\_DMA2D\_IS\_CLK\_ENABLED()\ ==\ 1U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00318}00318\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00319}00319\ \ \ \ \ \textcolor{comment}{/*\ Abort\ DMA2D\ transfer\ if\ any\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00320}00320\ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00321}00321\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00322}00322\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_Abort(hdma2d)\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00323}00323\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00324}00324\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Issue\ when\ aborting\ DMA2D\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00325}00325\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00326}00326\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00327}00327\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00328}00328\ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00329}00329\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00330}00330\ \ \ \ \ \ \ \textcolor{comment}{/*\ Abort\ background\ CLUT\ loading\ if\ any\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00331}00331\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>BGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00332}00332\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00333}00333\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_CLUTLoading\_Abort(hdma2d,\ 0U)\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00334}00334\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00335}00335\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Issue\ when\ aborting\ background\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00336}00336\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00337}00337\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00338}00338\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00339}00339\ \ \ \ \ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00340}00340\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00341}00341\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Abort\ foreground\ CLUT\ loading\ if\ any\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00342}00342\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>FGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00343}00343\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00344}00344\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_CLUTLoading\_Abort(hdma2d,\ 1U)\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00345}00345\ \ \ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00346}00346\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Issue\ when\ aborting\ foreground\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00347}00347\ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00348}00348\ \ \ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00349}00349\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00350}00350\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00351}00351\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00352}00352\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00353}00353\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00354}00354\ \ \ \textcolor{comment}{/*\ Reset\ DMA2D\ control\ registers*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00355}00355\ \ \ hdma2d-\/>Instance-\/>CR\ \ \ \ \ \ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00356}00356\ \ \ hdma2d-\/>Instance-\/>IFCR\ \ \ \ \ =\ 0x3FU;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00357}00357\ \ \ hdma2d-\/>Instance-\/>FGOR\ \ \ \ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00358}00358\ \ \ hdma2d-\/>Instance-\/>BGOR\ \ \ \ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00359}00359\ \ \ hdma2d-\/>Instance-\/>FGPFCCR\ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00360}00360\ \ \ hdma2d-\/>Instance-\/>BGPFCCR\ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00361}00361\ \ \ hdma2d-\/>Instance-\/>OPFCCR\ \ \ =\ \ \ \ 0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00362}00362\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00363}00363\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00364}00364\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00365}00365\ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>MspDeInitCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00366}00366\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00367}00367\ \ \ \ \ hdma2d-\/>MspDeInitCallback\ =\ HAL\_DMA2D\_MspDeInit;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00368}00368\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00370}00370\ \ \ \textcolor{comment}{/*\ DeInit\ the\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00371}00371\ \ \ hdma2d-\/>MspDeInitCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00373}00373\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00374}00374\ \ \ \textcolor{comment}{/*\ Carry\ on\ with\ de-\/initialization\ of\ low\ level\ hardware\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00375}00375\ \ \ HAL\_DMA2D\_MspDeInit(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00376}00376\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS)\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00377}00377\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00378}00378\ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00379}00379\ \ \ hdma2d-\/>ErrorCode\ =\ HAL\_DMA2D\_ERROR\_NONE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00381}00381\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00382}00382\ \ \ hdma2d-\/>State\ \ =\ HAL\_DMA2D\_STATE\_RESET;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00383}00383\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00384}00384\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00385}00385\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00386}00386\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00387}00387\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00388}00388\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00389}00389\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00396}00396\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_DMA2D\_MspInit(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00397}00397\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00398}00398\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00399}00399\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00400}00400\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00401}00401\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified;\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00402}00402\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_DMA2D\_MspInit\ can\ be\ implemented\ in\ the\ user\ file.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00403}00403\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00404}00404\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00405}00405\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00412}00412\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_DMA2D\_MspDeInit(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00413}00413\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00414}00414\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00415}00415\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00416}00416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00417}00417\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified;\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00418}00418\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_DMA2D\_MspDeInit\ can\ be\ implemented\ in\ the\ user\ file.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00419}00419\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00420}00420\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00422}00422\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00439}00439\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_RegisterCallback(DMA2D\_HandleTypeDef\ *hdma2d,\ HAL\_DMA2D\_CallbackIDTypeDef\ CallbackID,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00440}00440\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ pDMA2D\_CallbackTypeDef\ pCallback)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00441}00441\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00442}00442\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00443}00443\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00444}00444\ \ \ \textcolor{keywordflow}{if}\ (pCallback\ ==\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00445}00445\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00446}00446\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00447}00447\ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00448}00448\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00449}00449\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00450}00450\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00451}00451\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00452}00452\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00453}00453\ \ \ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_STATE\_READY\ ==\ hdma2d-\/>State)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00454}00454\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00455}00455\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00456}00456\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00457}00457\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_TRANSFERCOMPLETE\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00458}00458\ \ \ \ \ \ \ \ \ hdma2d-\/>XferCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00459}00459\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00460}00460\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00461}00461\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_TRANSFERERROR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00462}00462\ \ \ \ \ \ \ \ \ hdma2d-\/>XferErrorCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00463}00463\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00464}00464\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00465}00465\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_LINEEVENT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00466}00466\ \ \ \ \ \ \ \ \ hdma2d-\/>LineEventCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00467}00467\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00468}00468\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00469}00469\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_CLUTLOADINGCPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00470}00470\ \ \ \ \ \ \ \ \ hdma2d-\/>CLUTLoadingCpltCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00471}00471\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00472}00472\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00473}00473\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00474}00474\ \ \ \ \ \ \ \ \ hdma2d-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00475}00475\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00476}00476\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00477}00477\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPDEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00478}00478\ \ \ \ \ \ \ \ \ hdma2d-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00479}00479\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00480}00480\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00481}00481\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00482}00482\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00483}00483\ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00484}00484\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00485}00485\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00486}00486\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00487}00487\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00488}00488\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00489}00489\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_STATE\_RESET\ ==\ hdma2d-\/>State)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00490}00490\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00491}00491\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00492}00492\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00493}00493\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00494}00494\ \ \ \ \ \ \ \ \ hdma2d-\/>MspInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00495}00495\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00496}00496\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00497}00497\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPDEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00498}00498\ \ \ \ \ \ \ \ \ hdma2d-\/>MspDeInitCallback\ =\ pCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00499}00499\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00500}00500\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00501}00501\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00502}00502\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00503}00503\ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00504}00504\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00505}00505\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00506}00506\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00507}00507\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00508}00508\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00509}00509\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00510}00510\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00511}00511\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00512}00512\ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00513}00513\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00514}00514\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00515}00515\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00516}00516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00517}00517\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00518}00518\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00519}00519\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00520}00520\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00521}00521\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00537}00537\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_UnRegisterCallback(DMA2D\_HandleTypeDef\ *hdma2d,\ HAL\_DMA2D\_CallbackIDTypeDef\ CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00538}00538\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00539}00539\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00540}00540\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00541}00541\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00542}00542\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00543}00543\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00544}00544\ \ \ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_STATE\_READY\ ==\ hdma2d-\/>State)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00545}00545\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00546}00546\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00547}00547\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00548}00548\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_TRANSFERCOMPLETE\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00549}00549\ \ \ \ \ \ \ \ \ hdma2d-\/>XferCpltCallback\ =\ NULL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00550}00550\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00551}00551\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00552}00552\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_TRANSFERERROR\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00553}00553\ \ \ \ \ \ \ \ \ hdma2d-\/>XferErrorCallback\ =\ NULL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00554}00554\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00555}00555\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00556}00556\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_LINEEVENT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00557}00557\ \ \ \ \ \ \ \ \ hdma2d-\/>LineEventCallback\ =\ HAL\_DMA2D\_LineEventCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00558}00558\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00559}00559\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00560}00560\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_CLUTLOADINGCPLT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00561}00561\ \ \ \ \ \ \ \ \ hdma2d-\/>CLUTLoadingCpltCallback\ =\ HAL\_DMA2D\_CLUTLoadingCpltCallback;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00562}00562\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00563}00563\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00564}00564\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00565}00565\ \ \ \ \ \ \ \ \ hdma2d-\/>MspInitCallback\ =\ HAL\_DMA2D\_MspInit;\ \textcolor{comment}{/*\ Legacy\ weak\ (overridden)\ Msp\ Init\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00566}00566\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00567}00567\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00568}00568\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPDEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00569}00569\ \ \ \ \ \ \ \ \ hdma2d-\/>MspDeInitCallback\ =\ HAL\_DMA2D\_MspDeInit;\ \textcolor{comment}{/*\ Legacy\ weak\ (overridden)\ Msp\ DeInit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00570}00570\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00571}00571\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00572}00572\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00573}00573\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00574}00574\ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00575}00575\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00576}00576\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00577}00577\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00578}00578\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00579}00579\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00580}00580\ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (HAL\_DMA2D\_STATE\_RESET\ ==\ hdma2d-\/>State)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00581}00581\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00582}00582\ \ \ \ \ \textcolor{keywordflow}{switch}\ (CallbackID)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00583}00583\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00584}00584\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00585}00585\ \ \ \ \ \ \ \ \ hdma2d-\/>MspInitCallback\ =\ HAL\_DMA2D\_MspInit;\ \ \ \textcolor{comment}{/*\ Legacy\ weak\ (overridden)\ Msp\ Init\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00586}00586\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00587}00587\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00588}00588\ \ \ \ \ \ \ \textcolor{keywordflow}{case}\ HAL\_DMA2D\_MSPDEINIT\_CB\_ID\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00589}00589\ \ \ \ \ \ \ \ \ hdma2d-\/>MspDeInitCallback\ =\ HAL\_DMA2D\_MspDeInit;\ \ \textcolor{comment}{/*\ Legacy\ weak\ (overridden)\ Msp\ DeInit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00590}00590\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00591}00591\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00592}00592\ \ \ \ \ \ \ default\ :}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00593}00593\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00594}00594\ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00595}00595\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00596}00596\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00597}00597\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{break};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00598}00598\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00599}00599\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00600}00600\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00601}00601\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00602}00602\ \ \ \ \ \textcolor{comment}{/*\ Update\ the\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00603}00603\ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_INVALID\_CALLBACK;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00604}00604\ \ \ \ \ \textcolor{comment}{/*\ update\ return\ status\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00605}00605\ \ \ \ \ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}}\ =\ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00606}00606\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00607}00607\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00608}00608\ \ \ \textcolor{comment}{/*\ Release\ Lock\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00609}00609\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00610}00610\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{arm__dotproduct__example__f32_8c_a88ccb294236ab22b00310c47164c53c3}{status}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00611}00611\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00612}00612\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00613}00613\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00617}00617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00618}00618\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00653}00653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00668}00668\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Start(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00669}00669\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00670}00670\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00671}00671\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00672}00672\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LINE(Height));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00673}00673\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_PIXEL(Width));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00674}00674\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00675}00675\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00676}00676\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00677}00677\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00678}00678\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00679}00679\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00680}00680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00681}00681\ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ size\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00682}00682\ \ \ DMA2D\_SetConfig(hdma2d,\ pdata,\ DstAddress,\ Width,\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00683}00683\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00684}00684\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00685}00685\ \ \ \_\_HAL\_DMA2D\_ENABLE(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00686}00686\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00687}00687\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00688}00688\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00689}00689\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00704}00704\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Start\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00705}00705\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00706}00706\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00707}00707\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00708}00708\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LINE(Height));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00709}00709\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_PIXEL(Width));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00710}00710\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00711}00711\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00712}00712\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00713}00713\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00714}00714\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00715}00715\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00716}00716\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00717}00717\ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ size\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00718}00718\ \ \ DMA2D\_SetConfig(hdma2d,\ pdata,\ DstAddress,\ Width,\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00719}00719\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00720}00720\ \ \ \textcolor{comment}{/*\ Enable\ the\ transfer\ complete,\ transfer\ error\ and\ configuration\ error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00721}00721\ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_TC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00722}00722\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00723}00723\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00724}00724\ \ \ \_\_HAL\_DMA2D\_ENABLE(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00725}00725\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00726}00726\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00727}00727\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00728}00728\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00741}00741\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_BlendingStart(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ SrcAddress1,\ uint32\_t\ \ SrcAddress2,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00742}00742\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DstAddress,\ uint32\_t\ Width,\ \ uint32\_t\ Height)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00743}00743\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00744}00744\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00745}00745\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LINE(Height));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00746}00746\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_PIXEL(Width));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00747}00747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00748}00748\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00749}00749\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00750}00750\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00751}00751\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00752}00752\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00753}00753\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00754}00754\ \ \ \textcolor{comment}{/*\ Configure\ DMA2D\ Stream\ source2\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00755}00755\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGMAR,\ SrcAddress2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00756}00756\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00757}00757\ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ size\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00758}00758\ \ \ DMA2D\_SetConfig(hdma2d,\ SrcAddress1,\ DstAddress,\ Width,\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00759}00759\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00760}00760\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00761}00761\ \ \ \_\_HAL\_DMA2D\_ENABLE(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00762}00762\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00763}00763\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00764}00764\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00765}00765\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00778}00778\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_BlendingStart\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ SrcAddress1,\ uint32\_t\ \ SrcAddress2,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00779}00779\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ DstAddress,\ uint32\_t\ Width,\ \ uint32\_t\ Height)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00780}00780\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00781}00781\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00782}00782\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LINE(Height));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00783}00783\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_PIXEL(Width));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00784}00784\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00785}00785\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00786}00786\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00787}00787\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00788}00788\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00789}00789\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00790}00790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00791}00791\ \ \ \textcolor{comment}{/*\ Configure\ DMA2D\ Stream\ source2\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00792}00792\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGMAR,\ SrcAddress2);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00793}00793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00794}00794\ \ \ \textcolor{comment}{/*\ Configure\ the\ source,\ destination\ address\ and\ the\ data\ size\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00795}00795\ \ \ DMA2D\_SetConfig(hdma2d,\ SrcAddress1,\ DstAddress,\ Width,\ Height);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00796}00796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00797}00797\ \ \ \textcolor{comment}{/*\ Enable\ the\ transfer\ complete,\ transfer\ error\ and\ configuration\ error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00798}00798\ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_TC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00799}00799\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00800}00800\ \ \ \textcolor{comment}{/*\ Enable\ the\ Peripheral\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00801}00801\ \ \ \_\_HAL\_DMA2D\_ENABLE(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00802}00802\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00803}00803\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00804}00804\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00805}00805\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00812}00812\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Abort(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00813}00813\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00814}00814\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00815}00815\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00816}00816\ \ \ \textcolor{comment}{/*\ Abort\ the\ DMA2D\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00817}00817\ \ \ \textcolor{comment}{/*\ START\ bit\ is\ reset\ to\ make\ sure\ not\ to\ set\ it\ again,\ in\ the\ event\ the\ HW\ clears\ it}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00818}00818\ \textcolor{comment}{\ \ \ \ \ between\ the\ register\ read\ and\ the\ register\ write\ by\ the\ CPU\ (writing\ 0\ has\ no}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00819}00819\ \textcolor{comment}{\ \ \ \ \ effect\ on\ START\ bitvalue)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00820}00820\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12973bf311ed4aa10e3f97766d589ca}{DMA2D\_CR\_ABORT}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12973bf311ed4aa10e3f97766d589ca}{DMA2D\_CR\_ABORT}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00821}00821\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00822}00822\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00823}00823\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00824}00824\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00825}00825\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ DMA2D\ is\ effectively\ disabled\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00826}00826\ \ \ \textcolor{keywordflow}{while}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00827}00827\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00828}00828\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ DMA2D\_TIMEOUT\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00829}00829\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00830}00830\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00831}00831\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00832}00832\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00833}00833\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00834}00834\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00835}00835\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00836}00836\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00837}00837\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00838}00838\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00839}00839\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00840}00840\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00841}00841\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00842}00842\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00843}00843\ \ \ \textcolor{comment}{/*\ Disable\ the\ Transfer\ Complete,\ Transfer\ Error\ and\ Configuration\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00844}00844\ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_TC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00845}00845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00846}00846\ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00847}00847\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00848}00848\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00849}00849\ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00850}00850\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00851}00851\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00852}00852\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00853}00853\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00854}00854\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00861}00861\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Suspend(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00862}00862\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00863}00863\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00864}00864\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00865}00865\ \ \ \textcolor{comment}{/*\ Suspend\ the\ DMA2D\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00866}00866\ \ \ \textcolor{comment}{/*\ START\ bit\ is\ reset\ to\ make\ sure\ not\ to\ set\ it\ again,\ in\ the\ event\ the\ HW\ clears\ it}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00867}00867\ \textcolor{comment}{\ \ \ \ \ between\ the\ register\ read\ and\ the\ register\ write\ by\ the\ CPU\ (writing\ 0\ has\ no}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00868}00868\ \textcolor{comment}{\ \ \ \ \ effect\ on\ START\ bitvalue).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00869}00869\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}},\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00870}00870\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00871}00871\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00872}00872\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00873}00873\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00874}00874\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ DMA2D\ is\ effectively\ suspended\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00875}00875\ \ \ \textcolor{keywordflow}{while}\ ((hdma2d-\/>Instance-\/>CR\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}}))\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00876}00876\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00877}00877\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ DMA2D\_TIMEOUT\_SUSPEND)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00878}00878\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00879}00879\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00880}00880\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00881}00881\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00882}00882\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00883}00883\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00884}00884\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00885}00885\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00886}00886\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00887}00887\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00888}00888\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00889}00889\ \ \ \textcolor{comment}{/*\ Check\ whether\ or\ not\ a\ transfer\ is\ actually\ suspended\ and\ change\ the\ DMA2D\ state\ accordingly\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00890}00890\ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00891}00891\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00892}00892\ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_SUSPEND;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00893}00893\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00894}00894\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00895}00895\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00896}00896\ \ \ \ \ \textcolor{comment}{/*\ Make\ sure\ SUSP\ bit\ is\ cleared\ since\ it\ is\ meaningless}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00897}00897\ \textcolor{comment}{\ \ \ \ \ \ \ when\ no\ transfer\ is\ on-\/going\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00898}00898\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00899}00899\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00900}00900\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00901}00901\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00902}00902\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00903}00903\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00910}00910\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_Resume(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00911}00911\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00912}00912\ \ \ \textcolor{comment}{/*\ Check\ the\ SUSP\ and\ START\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00913}00913\ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}}))\ ==\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}}))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00914}00914\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00915}00915\ \ \ \ \ \textcolor{comment}{/*\ Ongoing\ transfer\ is\ suspended:\ change\ the\ DMA2D\ state\ before\ resuming\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00916}00916\ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00917}00917\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00918}00918\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00919}00919\ \ \ \textcolor{comment}{/*\ Resume\ the\ DMA2D\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00920}00920\ \ \ \textcolor{comment}{/*\ START\ bit\ is\ reset\ to\ make\ sure\ not\ to\ set\ it\ again,\ in\ the\ event\ the\ HW\ clears\ it}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00921}00921\ \textcolor{comment}{\ \ \ \ \ between\ the\ register\ read\ and\ the\ register\ write\ by\ the\ CPU\ (writing\ 0\ has\ no}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00922}00922\ \textcolor{comment}{\ \ \ \ \ effect\ on\ START\ bitvalue).\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00923}00923\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hdma2d-\/>Instance-\/>CR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00924}00924\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00925}00925\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00926}00926\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00927}00927\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00928}00928\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00938}00938\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_EnableCLUT(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00939}00939\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00940}00940\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00941}00941\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00942}00942\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00943}00943\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00944}00944\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00945}00945\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00946}00946\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00947}00947\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00948}00948\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00949}00949\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00950}00950\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00951}00951\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ background\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00952}00952\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>BGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00953}00953\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00954}00954\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00955}00955\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00956}00956\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ foreground\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00957}00957\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>FGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00958}00958\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00959}00959\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00960}00960\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00961}00961\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00962}00962\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00974}00974\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTStartLoad(DMA2D\_HandleTypeDef\ *hdma2d,\ \textcolor{keyword}{const}\ DMA2D\_CLUTCfgTypeDef\ *CLUTCfg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00975}00975\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00976}00976\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00977}00977\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00978}00978\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00979}00979\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_CM(CLUTCfg-\/>CLUTColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00980}00980\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_SIZE(CLUTCfg-\/>Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00981}00981\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00982}00982\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00983}00983\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00984}00984\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00985}00985\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00986}00986\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00987}00987\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00988}00988\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00989}00989\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00990}00990\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00991}00991\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00992}00992\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCMAR,\ (uint32\_t)CLUTCfg-\/>pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00993}00993\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00994}00994\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00995}00995\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2D\_BGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2D\_BGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00996}00996\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg-\/>Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341bf4d055a3f3eb9d7b2513edc02c10}{DMA2D\_BGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg-\/>CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45827b997cbf6751bc7c2da5ecafb1f4}{DMA2D\_BGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00997}00997\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00998}00998\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ background\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l00999}00999\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>BGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01000}01000\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01001}01001\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01002}01002\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01003}01003\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01004}01004\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01005}01005\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCMAR,\ (uint32\_t)CLUTCfg-\/>pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01006}01006\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01007}01007\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01008}01008\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2D\_FGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2D\_FGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01009}01009\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg-\/>Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4f1923aef73cac644edd66197d2aaf}{DMA2D\_FGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg-\/>CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf67159382d7907768202c61771f3e}{DMA2D\_FGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01010}01010\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01011}01011\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ foreground\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01012}01012\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>FGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01013}01013\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01014}01014\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01015}01015\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01016}01016\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01017}01017\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01029}01029\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTStartLoad\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ \textcolor{keyword}{const}\ DMA2D\_CLUTCfgTypeDef\ *CLUTCfg,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01030}01030\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01031}01031\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01032}01032\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01033}01033\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01034}01034\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_CM(CLUTCfg-\/>CLUTColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01035}01035\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_SIZE(CLUTCfg-\/>Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01036}01036\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01037}01037\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01038}01038\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01039}01039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01040}01040\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01041}01041\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01042}01042\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01043}01043\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01044}01044\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01045}01045\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01046}01046\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01047}01047\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCMAR,\ (uint32\_t)CLUTCfg-\/>pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01048}01048\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01049}01049\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01050}01050\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2D\_BGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2D\_BGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01051}01051\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg-\/>Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341bf4d055a3f3eb9d7b2513edc02c10}{DMA2D\_BGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg-\/>CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45827b997cbf6751bc7c2da5ecafb1f4}{DMA2D\_BGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01052}01052\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01053}01053\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ Transfer\ Complete,\ transfer\ Error,\ configuration\ Error\ and\ CLUT\ Access\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01054}01054\ \ \ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE\ |\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01055}01055\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01056}01056\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ background\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01057}01057\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>BGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01058}01058\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01059}01059\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01060}01060\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01061}01061\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01062}01062\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01063}01063\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCMAR,\ (uint32\_t)CLUTCfg-\/>pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01064}01064\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01065}01065\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01066}01066\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2D\_FGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2D\_FGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01067}01067\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg-\/>Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4f1923aef73cac644edd66197d2aaf}{DMA2D\_FGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg-\/>CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf67159382d7907768202c61771f3e}{DMA2D\_FGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01068}01068\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01069}01069\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ Transfer\ Complete,\ transfer\ Error,\ configuration\ Error\ and\ CLUT\ Access\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01070}01070\ \ \ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE\ |\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01071}01071\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01072}01072\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ foreground\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01073}01073\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>FGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01074}01074\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01075}01075\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01076}01076\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01077}01077\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01078}01078\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01093}01093\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoad(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01094}01094\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01095}01095\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01096}01096\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01097}01097\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_CM(CLUTCfg.CLUTColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01098}01098\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_SIZE(CLUTCfg.Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01099}01099\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01100}01100\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01101}01101\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01102}01102\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01103}01103\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01104}01104\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01105}01105\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01106}01106\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01107}01107\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01108}01108\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01109}01109\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01110}01110\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01111}01111\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01112}01112\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01113}01113\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2D\_BGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2D\_BGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01114}01114\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341bf4d055a3f3eb9d7b2513edc02c10}{DMA2D\_BGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45827b997cbf6751bc7c2da5ecafb1f4}{DMA2D\_BGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01115}01115\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01116}01116\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ background\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01117}01117\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>BGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01118}01118\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01119}01119\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01120}01120\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01121}01121\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01122}01122\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01123}01123\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01124}01124\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01125}01125\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01126}01126\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2D\_FGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2D\_FGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01127}01127\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4f1923aef73cac644edd66197d2aaf}{DMA2D\_FGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf67159382d7907768202c61771f3e}{DMA2D\_FGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01128}01128\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01129}01129\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ foreground\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01130}01130\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>FGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01131}01131\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01132}01132\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01133}01133\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01134}01134\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01135}01135\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01150}01150\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoad\_IT(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01151}01151\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01152}01152\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01153}01153\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01154}01154\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_CM(CLUTCfg.CLUTColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01155}01155\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_SIZE(CLUTCfg.Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01156}01156\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01157}01157\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01158}01158\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01159}01159\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01160}01160\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01161}01161\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01162}01162\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01163}01163\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01164}01164\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01165}01165\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01166}01166\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01167}01167\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01168}01168\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01169}01169\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01170}01170\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2D\_BGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2D\_BGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01171}01171\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341bf4d055a3f3eb9d7b2513edc02c10}{DMA2D\_BGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45827b997cbf6751bc7c2da5ecafb1f4}{DMA2D\_BGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01172}01172\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01173}01173\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ Transfer\ Complete,\ transfer\ Error,\ configuration\ Error\ and\ CLUT\ Access\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01174}01174\ \ \ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE\ |\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01175}01175\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01176}01176\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ background\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01177}01177\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>BGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01178}01178\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01179}01179\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01180}01180\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01181}01181\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01182}01182\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01183}01183\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01184}01184\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01185}01185\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01186}01186\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2D\_FGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2D\_FGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01187}01187\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4f1923aef73cac644edd66197d2aaf}{DMA2D\_FGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf67159382d7907768202c61771f3e}{DMA2D\_FGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01188}01188\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01189}01189\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ Transfer\ Complete,\ transfer\ Error,\ configuration\ Error\ and\ CLUT\ Access\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01190}01190\ \ \ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE\ |\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01191}01191\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01192}01192\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ CLUT\ loading\ for\ the\ foreground\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01193}01193\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>FGPFCCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01194}01194\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01195}01195\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01196}01196\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01197}01197\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01198}01198\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01208}01208\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Abort(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01209}01209\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01210}01210\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01211}01211\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *reg\ =\ \ \&(hdma2d-\/>Instance-\/>BGPFCCR);\ \ \textcolor{comment}{/*\ by\ default,\ point\ at\ background\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01212}01212\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01213}01213\ \ \ \textcolor{comment}{/*\ Abort\ the\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01214}01214\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad12973bf311ed4aa10e3f97766d589ca}{DMA2D\_CR\_ABORT}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01215}01215\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01216}01216\ \ \ \textcolor{comment}{/*\ If\ foreground\ CLUT\ loading\ is\ considered,\ update\ local\ variables\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01217}01217\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_FOREGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01218}01218\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01219}01219\ \ \ \ \ reg\ \ =\ \&(hdma2d-\/>Instance-\/>FGPFCCR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01220}01220\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01221}01221\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01222}01222\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01223}01223\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01224}01224\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01225}01225\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01226}01226\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ CLUT\ loading\ is\ aborted\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01227}01227\ \ \ \textcolor{keywordflow}{while}\ ((*reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01228}01228\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01229}01229\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ DMA2D\_TIMEOUT\_ABORT)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01230}01230\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01231}01231\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01232}01232\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01233}01233\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01234}01234\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01235}01235\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01236}01236\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01237}01237\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01238}01238\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01239}01239\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01240}01240\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01241}01241\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01242}01242\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01243}01243\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01244}01244\ \ \ \textcolor{comment}{/*\ Disable\ the\ CLUT\ Transfer\ Complete,\ Transfer\ Error,\ Configuration\ Error\ and\ CLUT\ Access\ Error\ interrupts\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01245}01245\ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC\ |\ DMA2D\_IT\_TE\ |\ DMA2D\_IT\_CE\ |\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01246}01246\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01247}01247\ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01248}01248\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01249}01249\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01250}01250\ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01251}01251\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01252}01252\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01253}01253\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01254}01254\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01255}01255\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01265}01265\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Suspend(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01266}01266\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01267}01267\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01268}01268\ \ \ uint32\_t\ loadsuspended;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01269}01269\ \ \ \textcolor{keyword}{const}\ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ *reg\ =\ \ \&(hdma2d-\/>Instance-\/>BGPFCCR);\ \ \textcolor{comment}{/*\ by\ default,\ point\ at\ background\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01270}01270\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01271}01271\ \ \ \textcolor{comment}{/*\ Suspend\ the\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01272}01272\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01273}01273\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01274}01274\ \ \ \textcolor{comment}{/*\ If\ foreground\ CLUT\ loading\ is\ considered,\ update\ local\ variables\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01275}01275\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_FOREGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01276}01276\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01277}01277\ \ \ \ \ reg\ \ =\ \&(hdma2d-\/>Instance-\/>FGPFCCR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01278}01278\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01279}01279\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01280}01280\ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01281}01281\ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01282}01282\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01283}01283\ \ \ \textcolor{comment}{/*\ Check\ if\ the\ CLUT\ loading\ is\ suspended\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01284}01284\ \ \ \textcolor{comment}{/*\ 1st\ condition:\ Suspend\ Check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01285}01285\ \ \ loadsuspended\ =\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ?\ 1UL\ :\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01286}01286\ \ \ \textcolor{comment}{/*\ 2nd\ condition:\ Not\ Start\ Check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01287}01287\ \ \ loadsuspended\ |=\ ((*reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ ?\ 1UL\ :\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01288}01288\ \ \ \textcolor{keywordflow}{while}\ (loadsuspended\ ==\ 0UL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01289}01289\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01290}01290\ \ \ \ \ \textcolor{keywordflow}{if}\ ((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ DMA2D\_TIMEOUT\_SUSPEND)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01291}01291\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01292}01292\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01293}01293\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01294}01294\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01295}01295\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01296}01296\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01297}01297\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01298}01298\ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01299}01299\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01300}01300\ \ \ \ \ \textcolor{comment}{/*\ 1st\ condition:\ Suspend\ Check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01301}01301\ \ \ \ \ loadsuspended\ =\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ?\ 1UL\ :\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01302}01302\ \ \ \ \ \textcolor{comment}{/*\ 2nd\ condition:\ Not\ Start\ Check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01303}01303\ \ \ \ \ loadsuspended\ |=\ ((*reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ !=\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ ?\ 1UL\ :\ 0UL;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01304}01304\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01305}01305\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01306}01306\ \ \ \textcolor{comment}{/*\ Check\ whether\ or\ not\ a\ transfer\ is\ actually\ suspended\ and\ change\ the\ DMA2D\ state\ accordingly\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01307}01307\ \ \ \textcolor{keywordflow}{if}\ ((*reg\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01308}01308\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01309}01309\ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_SUSPEND;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01310}01310\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01311}01311\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01312}01312\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01313}01313\ \ \ \ \ \textcolor{comment}{/*\ Make\ sure\ SUSP\ bit\ is\ cleared\ since\ it\ is\ meaningless}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01314}01314\ \textcolor{comment}{\ \ \ \ \ \ \ when\ no\ transfer\ is\ on-\/going\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01315}01315\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01316}01316\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01317}01317\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01318}01318\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01319}01319\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01320}01320\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01330}01330\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_CLUTLoading\_Resume(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01331}01331\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01332}01332\ \ \ \textcolor{comment}{/*\ Check\ the\ SUSP\ and\ START\ bits\ for\ background\ or\ foreground\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01333}01333\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01334}01334\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01335}01335\ \ \ \ \ \textcolor{comment}{/*\ Background\ CLUT\ loading\ suspension\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01336}01336\ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01337}01337\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01338}01338\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>BGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01339}01339\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01340}01340\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ongoing\ CLUT\ loading\ is\ suspended:\ change\ the\ DMA2D\ state\ before\ resuming\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01341}01341\ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01342}01342\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01343}01343\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01344}01344\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01345}01345\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01346}01346\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01347}01347\ \ \ \ \ \textcolor{comment}{/*\ Foreground\ CLUT\ loading\ suspension\ check\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01348}01348\ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01349}01349\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01350}01350\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>FGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}})\ ==\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01351}01351\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01352}01352\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Ongoing\ CLUT\ loading\ is\ suspended:\ change\ the\ DMA2D\ state\ before\ resuming\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01353}01353\ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01354}01354\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01355}01355\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01356}01356\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01357}01357\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01358}01358\ \ \ \textcolor{comment}{/*\ Resume\ the\ CLUT\ loading\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01359}01359\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hdma2d-\/>Instance-\/>CR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga64fa2b2fd936575f41106f14e3e0292a}{DMA2D\_CR\_SUSP}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01360}01360\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01361}01361\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01362}01362\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01363}01363\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01364}01364\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01373}01373\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_PollForTransfer(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ Timeout)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01374}01374\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01375}01375\ \ \ uint32\_t\ tickstart;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01376}01376\ \ \ uint32\_t\ layer\_start;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01377}01377\ \ \ \mbox{\hyperlink{_core_2_include_2core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ isrflags\ =\ 0x0U;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01378}01378\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01379}01379\ \ \ \textcolor{comment}{/*\ Polling\ for\ DMA2D\ transfer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01380}01380\ \ \ \textcolor{keywordflow}{if}\ ((hdma2d-\/>Instance-\/>CR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga21ef0ff3efbf1ac68d1221fef8f05371}{DMA2D\_CR\_START}})\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01381}01381\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01382}01382\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01383}01383\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01384}01384\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01385}01385\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_DMA2D\_GET\_FLAG(hdma2d,\ DMA2D\_FLAG\_TC)\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01386}01386\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01387}01387\ \ \ \ \ \ \ isrflags\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(hdma2d-\/>Instance-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01388}01388\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ (DMA2D\_FLAG\_CE\ |\ DMA2D\_FLAG\_TE))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01389}01389\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01390}01390\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01391}01391\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01392}01392\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_CE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01393}01393\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01394}01394\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_TE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01395}01395\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01396}01396\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01397}01397\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01398}01398\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ and\ configuration\ error\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01399}01399\ \ \ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_CE\ |\ DMA2D\_FLAG\_TE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01400}01400\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01401}01401\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01402}01402\ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01403}01403\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01404}01404\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01405}01405\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01406}01406\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01407}01407\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01408}01408\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01409}01409\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01410}01410\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01411}01411\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01412}01412\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01413}01413\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01414}01414\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01415}01415\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01416}01416\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01417}01417\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01418}01418\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01419}01419\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01420}01420\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01421}01421\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01422}01422\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01423}01423\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01424}01424\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01425}01425\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01426}01426\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01427}01427\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01428}01428\ \ \ \textcolor{comment}{/*\ Polling\ for\ CLUT\ loading\ (foreground\ or\ background)\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01429}01429\ \ \ layer\_start\ =\ hdma2d-\/>Instance-\/>FGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga79281f18fe5f1d8f72bfc5493f7fa5f5}{DMA2D\_FGPFCCR\_START}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01430}01430\ \ \ layer\_start\ |=\ hdma2d-\/>Instance-\/>BGPFCCR\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8a80d7360eacbea6bdaf6e9e917fcfb3}{DMA2D\_BGPFCCR\_START}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01431}01431\ \ \ \textcolor{keywordflow}{if}\ (layer\_start\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01432}01432\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01433}01433\ \ \ \ \ \textcolor{comment}{/*\ Get\ tick\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01434}01434\ \ \ \ \ tickstart\ =\ \mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}();}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01435}01435\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01436}01436\ \ \ \ \ \textcolor{keywordflow}{while}\ (\_\_HAL\_DMA2D\_GET\_FLAG(hdma2d,\ DMA2D\_FLAG\_CTC)\ ==\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01437}01437\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01438}01438\ \ \ \ \ \ \ isrflags\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(hdma2d-\/>Instance-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01439}01439\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ (DMA2D\_FLAG\_CAE\ |\ DMA2D\_FLAG\_CE\ |\ DMA2D\_FLAG\_TE))\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01440}01440\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01441}01441\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CAE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01442}01442\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01443}01443\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_CAE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01444}01444\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01445}01445\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01446}01446\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01447}01447\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_CE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01448}01448\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01449}01449\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_TE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01450}01450\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01451}01451\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01452}01452\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01453}01453\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ CLUT\ Access\ Error,\ Configuration\ Error\ and\ Transfer\ Error\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01454}01454\ \ \ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_CAE\ |\ DMA2D\_FLAG\_CE\ |\ DMA2D\_FLAG\_TE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01455}01455\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01456}01456\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01457}01457\ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01458}01458\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01459}01459\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01460}01460\ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01461}01461\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01462}01462\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01463}01463\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01464}01464\ \ \ \ \ \ \ \textcolor{comment}{/*\ Check\ for\ the\ Timeout\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01465}01465\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (Timeout\ !=\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_aad28bc64749c50dcedd6bf819fdc6974}{HAL\_MAX\_DELAY}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01466}01466\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01467}01467\ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (((\mbox{\hyperlink{group___h_a_l___exported___functions___group2_gac9b3a85a73735ac840d0dcb59bc0fdd6}{HAL\_GetTick}}()\ -\/\ tickstart)\ >\ Timeout)\ ||\ (Timeout\ ==\ 0U))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01468}01468\ \ \ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01469}01469\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01470}01470\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01471}01471\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01472}01472\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ the\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01473}01473\ \ \ \ \ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_TIMEOUT;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01474}01474\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01475}01475\ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01476}01476\ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01477}01477\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01478}01478\ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa00c89549bc881c35e8e4cd9e718337e5}{HAL\_TIMEOUT}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01479}01479\ \ \ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01480}01480\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01481}01481\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01482}01482\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01483}01483\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01484}01484\ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ complete\ and\ CLUT\ loading\ flags\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01485}01485\ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_TC\ |\ DMA2D\_FLAG\_CTC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01486}01486\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01487}01487\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01488}01488\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01489}01489\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01490}01490\ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01491}01491\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01492}01492\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01493}01493\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01494}01494\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01501}01501\ \textcolor{keywordtype}{void}\ HAL\_DMA2D\_IRQHandler(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01502}01502\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01503}01503\ \ \ uint32\_t\ isrflags\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(hdma2d-\/>Instance-\/>ISR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01504}01504\ \ \ uint32\_t\ crflags\ =\ \mbox{\hyperlink{group___exported__macro_gae7f188a4d26c9e713a48414783421071}{READ\_REG}}(hdma2d-\/>Instance-\/>CR);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01505}01505\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01506}01506\ \ \ \textcolor{comment}{/*\ Transfer\ Error\ Interrupt\ management\ ***************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01507}01507\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_TE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01508}01508\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01509}01509\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_TE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01510}01510\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01511}01511\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ Error\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01512}01512\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_TE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01513}01513\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01514}01514\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01515}01515\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_TE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01516}01516\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01517}01517\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01518}01518\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_TE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01519}01519\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01520}01520\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01521}01521\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01522}01522\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01523}01523\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01524}01524\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01525}01525\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01526}01526\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>XferErrorCallback\ !=\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01527}01527\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01528}01528\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ error\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01529}01529\ \ \ \ \ \ \ \ \ hdma2d-\/>XferErrorCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01530}01530\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01531}01531\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01532}01532\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01533}01533\ \ \ \textcolor{comment}{/*\ Configuration\ Error\ Interrupt\ management\ **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01534}01534\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01535}01535\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01536}01536\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_CE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01537}01537\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01538}01538\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ Configuration\ Error\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01539}01539\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_CE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01540}01540\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01541}01541\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ Configuration\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01542}01542\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_CE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01543}01543\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01544}01544\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01545}01545\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_CE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01546}01546\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01547}01547\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01548}01548\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01549}01549\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01550}01550\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01551}01551\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01552}01552\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01553}01553\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>XferErrorCallback\ !=\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01554}01554\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01555}01555\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ error\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01556}01556\ \ \ \ \ \ \ \ \ hdma2d-\/>XferErrorCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01557}01557\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01558}01558\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01559}01559\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01560}01560\ \ \ \textcolor{comment}{/*\ CLUT\ access\ Error\ Interrupt\ management\ ***********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01561}01561\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CAE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01562}01562\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01563}01563\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_CAE)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01564}01564\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01565}01565\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ CLUT\ access\ error\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01566}01566\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01567}01567\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01568}01568\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ CLUT\ access\ error\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01569}01569\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_CAE);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01570}01570\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01571}01571\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01572}01572\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_CAE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01573}01573\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01574}01574\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01575}01575\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_ERROR;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01576}01576\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01577}01577\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01578}01578\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01579}01579\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01580}01580\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>XferErrorCallback\ !=\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01581}01581\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01582}01582\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ error\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01583}01583\ \ \ \ \ \ \ \ \ hdma2d-\/>XferErrorCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01584}01584\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01585}01585\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01586}01586\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01587}01587\ \ \ \textcolor{comment}{/*\ Transfer\ watermark\ Interrupt\ management\ **********************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01588}01588\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_TW)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01589}01589\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01590}01590\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_TW)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01591}01591\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01592}01592\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ watermark\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01593}01593\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_TW);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01594}01594\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01595}01595\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ watermark\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01596}01596\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_TW);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01597}01597\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01598}01598\ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ watermark\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01599}01599\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01600}01600\ \ \ \ \ \ \ hdma2d-\/>LineEventCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01601}01601\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01602}01602\ \ \ \ \ \ \ HAL\_DMA2D\_LineEventCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01603}01603\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01604}01604\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01605}01605\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01606}01606\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01607}01607\ \ \ \textcolor{comment}{/*\ Transfer\ Complete\ Interrupt\ management\ ************************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01608}01608\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_TC)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01609}01609\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01610}01610\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_TC)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01611}01611\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01612}01612\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ transfer\ complete\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01613}01613\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_TC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01614}01614\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01615}01615\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01616}01616\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_TC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01617}01617\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01618}01618\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01619}01619\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_NONE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01620}01620\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01621}01621\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01622}01622\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01623}01623\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01624}01624\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01625}01625\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01626}01626\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01627}01627\ \ \ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>XferCpltCallback\ !=\ NULL)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01628}01628\ \ \ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01629}01629\ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Transfer\ complete\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01630}01630\ \ \ \ \ \ \ \ \ hdma2d-\/>XferCpltCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01631}01631\ \ \ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01632}01632\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01633}01633\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01634}01634\ \ \ \textcolor{comment}{/*\ CLUT\ Transfer\ Complete\ Interrupt\ management\ ******************************/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01635}01635\ \ \ \textcolor{keywordflow}{if}\ ((isrflags\ \&\ DMA2D\_FLAG\_CTC)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01636}01636\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01637}01637\ \ \ \ \ \textcolor{keywordflow}{if}\ ((crflags\ \&\ DMA2D\_IT\_CTC)\ !=\ 0U)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01638}01638\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01639}01639\ \ \ \ \ \ \ \textcolor{comment}{/*\ Disable\ the\ CLUT\ transfer\ complete\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01640}01640\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_DISABLE\_IT(hdma2d,\ DMA2D\_IT\_CTC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01641}01641\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01642}01642\ \ \ \ \ \ \ \textcolor{comment}{/*\ Clear\ the\ CLUT\ transfer\ complete\ flag\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01643}01643\ \ \ \ \ \ \ \_\_HAL\_DMA2D\_CLEAR\_FLAG(hdma2d,\ DMA2D\_FLAG\_CTC);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01644}01644\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01645}01645\ \ \ \ \ \ \ \textcolor{comment}{/*\ Update\ error\ code\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01646}01646\ \ \ \ \ \ \ hdma2d-\/>ErrorCode\ |=\ HAL\_DMA2D\_ERROR\_NONE;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01647}01647\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01648}01648\ \ \ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01649}01649\ \ \ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01650}01650\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01651}01651\ \ \ \ \ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01652}01652\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01653}01653\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01654}01654\ \ \ \ \ \ \ \textcolor{comment}{/*\ CLUT\ Transfer\ complete\ Callback\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01655}01655\ \textcolor{preprocessor}{\#if\ (USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ ==\ 1)}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01656}01656\ \ \ \ \ \ \ hdma2d-\/>CLUTLoadingCpltCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01657}01657\ \textcolor{preprocessor}{\#else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01658}01658\ \ \ \ \ \ \ HAL\_DMA2D\_CLUTLoadingCpltCallback(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01659}01659\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ USE\_HAL\_DMA2D\_REGISTER\_CALLBACKS\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01660}01660\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01661}01661\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01662}01662\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01663}01663\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01664}01664\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01671}01671\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_DMA2D\_LineEventCallback(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01672}01672\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01673}01673\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01674}01674\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01675}01675\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01676}01676\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified;\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01677}01677\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_DMA2D\_LineEventCallback\ can\ be\ implemented\ in\ the\ user\ file.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01678}01678\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01679}01679\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01680}01680\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01687}01687\ \_\_weak\ \textcolor{keywordtype}{void}\ HAL\_DMA2D\_CLUTLoadingCpltCallback(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01688}01688\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01689}01689\ \ \ \textcolor{comment}{/*\ Prevent\ unused\ argument(s)\ compilation\ warning\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01690}01690\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a6bc306171da085f4c7df2c66d2ff8e47}{UNUSED}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01691}01691\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01692}01692\ \ \ \textcolor{comment}{/*\ NOTE\ :\ This\ function\ should\ not\ be\ modified;\ when\ the\ callback\ is\ needed,}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01693}01693\ \textcolor{comment}{\ \ \ \ \ \ \ \ \ \ \ \ the\ HAL\_DMA2D\_CLUTLoadingCpltCallback\ can\ be\ implemented\ in\ the\ user\ file.}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01694}01694\ \textcolor{comment}{\ \ \ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01695}01695\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01696}01696\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01700}01700\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01719}01719\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01730}01730\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigLayer(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01731}01731\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01732}01732\ \ \ \textcolor{keyword}{const}\ DMA2D\_LayerCfgTypeDef\ *pLayerCfg;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01733}01733\ \ \ uint32\_t\ regMask;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01734}01734\ \ \ uint32\_t\ regValue;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01735}01735\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01736}01736\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01737}01737\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01738}01738\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_OFFSET(hdma2d-\/>LayerCfg[LayerIdx].InputOffset));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01739}01739\ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.Mode\ !=\ DMA2D\_R2M)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01740}01740\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01741}01741\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_INPUT\_COLOR\_MODE(hdma2d-\/>LayerCfg[LayerIdx].InputColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01742}01742\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.Mode\ !=\ DMA2D\_M2M)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01743}01743\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01744}01744\ \ \ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_ALPHA\_MODE(hdma2d-\/>LayerCfg[LayerIdx].AlphaMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01745}01745\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01746}01746\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01747}01747\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01748}01748\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01749}01749\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01750}01750\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01751}01751\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01752}01752\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01753}01753\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01754}01754\ \ \ pLayerCfg\ =\ \&hdma2d-\/>LayerCfg[LayerIdx];}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01755}01755\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01756}01756\ \ \ \textcolor{comment}{/*\ Prepare\ the\ value\ to\ be\ written\ to\ the\ BGPFCCR\ or\ FGPFCCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01757}01757\ \ \ regValue\ =\ pLayerCfg-\/>InputColorMode\ |\ (pLayerCfg-\/>AlphaMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gadb3185ff8e18c2d4558d5763ee50637e}{DMA2D\_BGPFCCR\_AM\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01758}01758\ \ \ regMask\ \ =\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga68eb0acaf75ebd3ad3c91c09d1120f4e}{DMA2D\_BGPFCCR\_CM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaabed12e8c87f469181c517b5bf45dddf}{DMA2D\_BGPFCCR\_AM}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc612a1b1244f639b71a4d32951d0ed}{DMA2D\_BGPFCCR\_ALPHA}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01759}01759\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01760}01760\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01761}01761\ \ \ \textcolor{keywordflow}{if}\ ((pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A4)\ ||\ (pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01762}01762\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01763}01763\ \ \ \ \ regValue\ |=\ (pLayerCfg-\/>InputAlpha\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4bc612a1b1244f639b71a4d32951d0ed}{DMA2D\_BGPFCCR\_ALPHA}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01764}01764\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01765}01765\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01766}01766\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01767}01767\ \ \ \ \ regValue\ |=\ (pLayerCfg-\/>InputAlpha\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gafe42d77c7c349b2d1df099fcda8d4b77}{DMA2D\_BGPFCCR\_ALPHA\_Pos}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01768}01768\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01769}01769\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01770}01770\ \ \ \textcolor{comment}{/*\ Configure\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01771}01771\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01772}01772\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01773}01773\ \ \ \ \ \textcolor{comment}{/*\ Write\ DMA2D\ BGPFCCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01774}01774\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ regMask,\ regValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01775}01775\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01776}01776\ \ \ \ \ \textcolor{comment}{/*\ DMA2D\ BGOR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01777}01777\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGOR,\ pLayerCfg-\/>InputOffset);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01778}01778\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01779}01779\ \ \ \ \ \textcolor{comment}{/*\ DMA2D\ BGCOLR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01780}01780\ \ \ \ \ \textcolor{keywordflow}{if}\ ((pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A4)\ ||\ (pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01781}01781\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01782}01782\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCOLR,\ pLayerCfg-\/>InputAlpha\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7eed8c8ec566069a0d09afb988562b85}{DMA2D\_BGCOLR\_BLUE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga00f2e6030b2805bc1317cf9a176128dd}{DMA2D\_BGCOLR\_GREEN}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01783}01783\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga40b707327b395aa7ed5dcb17d5d63025}{DMA2D\_BGCOLR\_RED}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01784}01784\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01785}01785\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01786}01786\ \ \ \textcolor{comment}{/*\ Configure\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01787}01787\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01788}01788\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01789}01789\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01790}01790\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01791}01791\ \ \ \ \ \textcolor{comment}{/*\ Write\ DMA2D\ FGPFCCR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01792}01792\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ regMask,\ regValue);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01793}01793\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01794}01794\ \ \ \ \ \textcolor{comment}{/*\ DMA2D\ FGOR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01795}01795\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGOR,\ pLayerCfg-\/>InputOffset);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01796}01796\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01797}01797\ \ \ \ \ \textcolor{comment}{/*\ DMA2D\ FGCOLR\ register\ configuration\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01798}01798\ \ \ \ \ \textcolor{keywordflow}{if}\ ((pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A4)\ ||\ (pLayerCfg-\/>InputColorMode\ ==\ DMA2D\_INPUT\_A8))}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01799}01799\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01800}01800\ \ \ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCOLR,\ pLayerCfg-\/>InputAlpha\ \&\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga5a5f83d5dbcacb5368cbd7b961eb681a}{DMA2D\_FGCOLR\_BLUE}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga883726ad2d4c810d52f1488fb88fbee8}{DMA2D\_FGCOLR\_GREEN}}\ |\ \(\backslash\)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01801}01801\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga0d6b0972e557412c73e0f16f36fcb5c2}{DMA2D\_FGCOLR\_RED}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01802}01802\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01803}01803\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01804}01804\ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01805}01805\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01806}01806\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01807}01807\ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01808}01808\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01809}01809\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01810}01810\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01811}01811\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01812}01812\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01827}01827\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigCLUT(DMA2D\_HandleTypeDef\ *hdma2d,\ DMA2D\_CLUTCfgTypeDef\ CLUTCfg,\ uint32\_t\ LayerIdx)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01828}01828\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01829}01829\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01830}01830\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_LAYER(LayerIdx));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01831}01831\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_CM(CLUTCfg.CLUTColorMode));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01832}01832\ \ \ \mbox{\hyperlink{stm32f4xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(IS\_DMA2D\_CLUT\_SIZE(CLUTCfg.Size));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01833}01833\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01834}01834\ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01835}01835\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01836}01836\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01837}01837\ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01838}01838\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01839}01839\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01840}01840\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ background\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01841}01841\ \ \ \textcolor{keywordflow}{if}\ (LayerIdx\ ==\ DMA2D\_BACKGROUND\_LAYER)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01842}01842\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01843}01843\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01844}01844\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>BGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01845}01845\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01846}01846\ \ \ \ \ \textcolor{comment}{/*\ Write\ background\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01847}01847\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>BGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga6815a2ca2215068895c9a472d7ddda39}{DMA2D\_BGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7af16ab77cfa65b68d87955f8174c374}{DMA2D\_BGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01848}01848\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga341bf4d055a3f3eb9d7b2513edc02c10}{DMA2D\_BGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga45827b997cbf6751bc7c2da5ecafb1f4}{DMA2D\_BGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01849}01849\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01850}01850\ \ \ \textcolor{comment}{/*\ Configure\ the\ CLUT\ of\ the\ foreground\ DMA2D\ layer\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01851}01851\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01852}01852\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01853}01853\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ memory\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01854}01854\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGCMAR,\ (uint32\_t)CLUTCfg.pCLUT);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01855}01855\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01856}01856\ \ \ \ \ \textcolor{comment}{/*\ Write\ foreground\ CLUT\ size\ and\ CLUT\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01857}01857\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>FGPFCCR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga499d209664516db6d8e51c156d297a64}{DMA2D\_FGPFCCR\_CS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga91559d3b49cc6eabc6e5c56fed4d90df}{DMA2D\_FGPFCCR\_CCM}}),}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01858}01858\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ ((CLUTCfg.Size\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabf4f1923aef73cac644edd66197d2aaf}{DMA2D\_FGPFCCR\_CS\_Pos}})\ |\ (CLUTCfg.CLUTColorMode\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga4dcf67159382d7907768202c61771f3e}{DMA2D\_FGPFCCR\_CCM\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01859}01859\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01860}01860\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01861}01861\ \ \ \textcolor{comment}{/*\ Set\ the\ DMA2D\ state\ to\ Ready*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01862}01862\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01863}01863\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01864}01864\ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01865}01865\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01866}01866\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01867}01867\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01868}01868\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01869}01869\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01870}01870\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01880}01880\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01881}01881\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ProgramLineEvent(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ Line)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01882}01882\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01883}01883\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01884}01884\ \ \ \textcolor{keywordflow}{if}\ (Line\ >\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9ebac2dac47e0480401202c86c3dacd4}{DMA2D\_LWR\_LW}})}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01885}01885\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01886}01886\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa5a04e395e501e4e400172c610478c4a4}{HAL\_ERROR}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01887}01887\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01888}01888\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01889}01889\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01890}01890\ \ \ \ \ \textcolor{comment}{/*\ Process\ locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01891}01891\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01892}01892\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01893}01893\ \ \ \ \ \textcolor{comment}{/*\ Change\ DMA2D\ peripheral\ state\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01894}01894\ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01895}01895\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01896}01896\ \ \ \ \ \textcolor{comment}{/*\ Sets\ the\ Line\ watermark\ configuration\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01897}01897\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>LWR,\ Line);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01898}01898\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01899}01899\ \ \ \ \ \textcolor{comment}{/*\ Enable\ the\ Line\ interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01900}01900\ \ \ \ \ \_\_HAL\_DMA2D\_ENABLE\_IT(hdma2d,\ DMA2D\_IT\_TW);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01901}01901\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01902}01902\ \ \ \ \ \textcolor{comment}{/*\ Initialize\ the\ DMA2D\ state*/}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01903}01903\ \ \ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01904}01904\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01905}01905\ \ \ \ \ \textcolor{comment}{/*\ Process\ unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01906}01906\ \ \ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01907}01907\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01908}01908\ \ \ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01909}01909\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01910}01910\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01911}01911\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01917}01917\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_EnableDeadTime(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01918}01918\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01919}01919\ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01920}01920\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01921}01921\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01922}01922\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01923}01923\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01924}01924\ \ \ \textcolor{comment}{/*\ Set\ DMA2D\_AMTCR\ EN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01925}01925\ \ \ \mbox{\hyperlink{group___exported__macro_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(hdma2d-\/>Instance-\/>AMTCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe04b2be922ba53ca5c46a4ab9f38d15}{DMA2D\_AMTCR\_EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01926}01926\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01927}01927\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01928}01928\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01929}01929\ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01930}01930\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01931}01931\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01932}01932\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01933}01933\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01934}01934\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01940}01940\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_DisableDeadTime(DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01941}01941\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01942}01942\ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01943}01943\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01944}01944\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01945}01945\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01946}01946\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01947}01947\ \ \ \textcolor{comment}{/*\ Clear\ DMA2D\_AMTCR\ EN\ bit\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01948}01948\ \ \ \mbox{\hyperlink{group___exported__macro_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(hdma2d-\/>Instance-\/>AMTCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gabe04b2be922ba53ca5c46a4ab9f38d15}{DMA2D\_AMTCR\_EN}});}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01949}01949\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01950}01950\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01951}01951\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01952}01952\ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01953}01953\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01954}01954\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01955}01955\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01956}01956\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01957}01957\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01966}01966\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\_StatusTypeDef}}\ HAL\_DMA2D\_ConfigDeadTime(DMA2D\_HandleTypeDef\ *hdma2d,\ uint8\_t\ DeadTime)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01967}01967\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01968}01968\ \ \ \textcolor{comment}{/*\ Process\ Locked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01969}01969\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_ad3d96e1b9022ba76b69eeda91027b36c}{\_\_HAL\_LOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01970}01970\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01971}01971\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_BUSY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01972}01972\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01973}01973\ \ \ \textcolor{comment}{/*\ Set\ DMA2D\_AMTCR\ DT\ field\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01974}01974\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>AMTCR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3e5dccef2a3b408c458365114ca277ac}{DMA2D\_AMTCR\_DT}},\ (((uint32\_t)\ DeadTime)\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga697000dd8548ba8a21c3c8efec2bfeb5}{DMA2D\_AMTCR\_DT\_Pos}}));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01975}01975\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01976}01976\ \ \ hdma2d-\/>State\ =\ HAL\_DMA2D\_STATE\_READY;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01977}01977\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01978}01978\ \ \ \textcolor{comment}{/*\ Process\ Unlocked\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01979}01979\ \ \ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a7c2c23627aed2bb71d8c1ad071cda004}{\_\_HAL\_UNLOCK}}(hdma2d);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01980}01980\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01981}01981\ \ \ \textcolor{keywordflow}{return}\ \mbox{\hyperlink{stm32f4xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478fa6eb724a07061d89a4a2052744e5a3632}{HAL\_OK}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01982}01982\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01983}01983\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01987}01987\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l01988}01988\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02004}02004\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02011}02011\ HAL\_DMA2D\_StateTypeDef\ HAL\_DMA2D\_GetState(\textcolor{keyword}{const}\ DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02012}02012\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02013}02013\ \ \ \textcolor{keywordflow}{return}\ hdma2d-\/>State;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02014}02014\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02015}02015\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02022}02022\ uint32\_t\ HAL\_DMA2D\_GetError(\textcolor{keyword}{const}\ DMA2D\_HandleTypeDef\ *hdma2d)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02023}02023\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02024}02024\ \ \ \textcolor{keywordflow}{return}\ hdma2d-\/>ErrorCode;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02025}02025\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02026}02026\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02030}02030\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02034}02034\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02035}02035\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02039}02039\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02050}02050\ \textcolor{keyword}{static}\ \textcolor{keywordtype}{void}\ DMA2D\_SetConfig(DMA2D\_HandleTypeDef\ *hdma2d,\ uint32\_t\ pdata,\ uint32\_t\ DstAddress,\ uint32\_t\ Width,}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02051}02051\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ uint32\_t\ Height)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02052}02052\ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02053}02053\ \ \ uint32\_t\ tmp;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02054}02054\ \ \ uint32\_t\ tmp1;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02055}02055\ \ \ uint32\_t\ tmp2;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02056}02056\ \ \ uint32\_t\ tmp3;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02057}02057\ \ \ uint32\_t\ tmp4;}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02058}02058\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02059}02059\ \ \ \textcolor{comment}{/*\ Configure\ DMA2D\ data\ size\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02060}02060\ \ \ \mbox{\hyperlink{group___exported__macro_ga6553c99f510c3bab8cc0a91602053247}{MODIFY\_REG}}(hdma2d-\/>Instance-\/>NLR,\ (\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf7be9ed42e3543c13c9976a738470d2e}{DMA2D\_NLR\_NL}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade633c0e602bb412837333b687b1619a}{DMA2D\_NLR\_PL}}),\ (Height\ |\ (Width\ <<\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga612f103b2ebf7e5abd6279b617d74762}{DMA2D\_NLR\_PL\_Pos}})));}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02061}02061\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02062}02062\ \ \ \textcolor{comment}{/*\ Configure\ DMA2D\ destination\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02063}02063\ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>OMAR,\ DstAddress);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02064}02064\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02065}02065\ \ \ \textcolor{comment}{/*\ Register\ to\ memory\ DMA2D\ mode\ selected\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02066}02066\ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.Mode\ ==\ DMA2D\_R2M)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02067}02067\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02068}02068\ \ \ \ \ tmp1\ =\ pdata\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gaaada795f8e861c5a220054e78c31c512}{DMA2D\_OCOLR\_ALPHA\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02069}02069\ \ \ \ \ tmp2\ =\ pdata\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gad3928724c5937ffda60f29f272dda4fc}{DMA2D\_OCOLR\_RED\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02070}02070\ \ \ \ \ tmp3\ =\ pdata\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8545d0dcde8b511d0ec64eb0c338fe2c}{DMA2D\_OCOLR\_GREEN\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02071}02071\ \ \ \ \ tmp4\ =\ pdata\ \&\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga164c96762ec6cbaac2bff45dd84b97cf}{DMA2D\_OCOLR\_BLUE\_1}};}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02072}02072\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02073}02073\ \ \ \ \ \textcolor{comment}{/*\ Prepare\ the\ value\ to\ be\ written\ to\ the\ OCOLR\ register\ according\ to\ the\ color\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02074}02074\ \ \ \ \ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.ColorMode\ ==\ DMA2D\_OUTPUT\_ARGB8888)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02075}02075\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02076}02076\ \ \ \ \ \ \ tmp\ =\ (tmp3\ |\ tmp2\ |\ tmp1\ |\ tmp4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02077}02077\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02078}02078\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.ColorMode\ ==\ DMA2D\_OUTPUT\_RGB888)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02079}02079\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02080}02080\ \ \ \ \ \ \ tmp\ =\ (tmp3\ |\ tmp2\ |\ tmp4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02081}02081\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02082}02082\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.ColorMode\ ==\ DMA2D\_OUTPUT\_RGB565)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02083}02083\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02084}02084\ \ \ \ \ \ \ tmp2\ =\ (tmp2\ >>\ 19U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02085}02085\ \ \ \ \ \ \ tmp3\ =\ (tmp3\ >>\ 10U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02086}02086\ \ \ \ \ \ \ tmp4\ =\ (tmp4\ >>\ 3U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02087}02087\ \ \ \ \ \ \ tmp\ \ =\ ((tmp3\ <<\ 5U)\ |\ (tmp2\ <<\ 11U)\ |\ tmp4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02088}02088\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02089}02089\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{keywordflow}{if}\ (hdma2d-\/>Init.ColorMode\ ==\ DMA2D\_OUTPUT\_ARGB1555)}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02090}02090\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02091}02091\ \ \ \ \ \ \ tmp1\ =\ (tmp1\ >>\ 31U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02092}02092\ \ \ \ \ \ \ tmp2\ =\ (tmp2\ >>\ 19U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02093}02093\ \ \ \ \ \ \ tmp3\ =\ (tmp3\ >>\ 11U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02094}02094\ \ \ \ \ \ \ tmp4\ =\ (tmp4\ >>\ 3U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02095}02095\ \ \ \ \ \ \ tmp\ \ =\ ((tmp3\ <<\ 5U)\ |\ (tmp2\ <<\ 10U)\ |\ (tmp1\ <<\ 15U)\ |\ tmp4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02096}02096\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02097}02097\ \ \ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ Dhdma2d-\/>Init.ColorMode\ =\ DMA2D\_OUTPUT\_ARGB4444\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02098}02098\ \ \ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02099}02099\ \ \ \ \ \ \ tmp1\ =\ (tmp1\ >>\ 28U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02100}02100\ \ \ \ \ \ \ tmp2\ =\ (tmp2\ >>\ 20U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02101}02101\ \ \ \ \ \ \ tmp3\ =\ (tmp3\ >>\ 12U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02102}02102\ \ \ \ \ \ \ tmp4\ =\ (tmp4\ >>\ 4U);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02103}02103\ \ \ \ \ \ \ tmp\ \ =\ ((tmp3\ <<\ 4U)\ |\ (tmp2\ <<\ 8U)\ |\ (tmp1\ <<\ 12U)\ |\ tmp4);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02104}02104\ \ \ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02105}02105\ \ \ \ \ \textcolor{comment}{/*\ Write\ to\ DMA2D\ OCOLR\ register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02106}02106\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>OCOLR,\ tmp);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02107}02107\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02108}02108\ \ \ \textcolor{keywordflow}{else}\ \textcolor{comment}{/*\ M2M,\ M2M\_PFC\ or\ M2M\_Blending\ DMA2D\ Mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02109}02109\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02110}02110\ \ \ \ \ \textcolor{comment}{/*\ Configure\ DMA2D\ source\ address\ */}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02111}02111\ \ \ \ \ \mbox{\hyperlink{group___exported__macro_ga32f78bffcaf6d13023dcd7f05e0c4d57}{WRITE\_REG}}(hdma2d-\/>Instance-\/>FGMAR,\ pdata);}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02112}02112\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02113}02113\ \}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02114}02114\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02118}02118\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02122}02122\ }
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02126}02126\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ DMA2D\ */}\textcolor{preprocessor}{}}
\DoxyCodeLine{\Hypertarget{stm32f4xx__hal__dma2d_8c_source_l02127}02127\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_DMA2D\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
