// Seed: 4027804745
module module_0 (
    output wand  id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    output tri0  id_5,
    input  wor   id_6,
    id_10 = 1'b0,
    input  wand  id_7,
    id_11,
    output tri   id_8
);
  wire id_12, id_13;
endmodule
module module_1 (
    output logic id_0,
    input wand id_1,
    input supply1 id_2,
    output wor id_3
);
  always_latch begin : LABEL_0
    id_0 <= -1;
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3
  );
endmodule
