{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1395964835047 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1395964835047 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 27 21:00:33 2014 " "Processing started: Thu Mar 27 21:00:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1395964835047 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1395964835047 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1395964835047 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "v/linebufferBuffer_erosion.qip " "Tcl Script File v/linebufferBuffer_erosion.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE v/linebufferBuffer_erosion.qip " "set_global_assignment -name QIP_FILE v/linebufferBuffer_erosion.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1395964835209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1395964835209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "v/LineBuffer_dilation.qip " "Tcl Script File v/LineBuffer_dilation.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE v/LineBuffer_dilation.qip " "set_global_assignment -name QIP_FILE v/LineBuffer_dilation.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1395964835209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1395964835209 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "v/median_filter.qip " "Tcl Script File v/median_filter.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE v/median_filter.qip " "set_global_assignment -name QIP_FILE v/median_filter.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Quartus II" 0 -1 1395964835209 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Quartus II" 0 -1 1395964835209 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1395964835523 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Dilation.v " "Can't analyze file -- file v/Dilation.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sobel.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sobel.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel " "Found entity 1: Sobel" {  } { { "v/Sobel.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835604 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1395964835607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835608 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Sdram_Control.v(320) " "Verilog HDL warning at Sdram_Control.v(320): extended using \"x\" or \"z\"" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1395964835612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "v/CCD_Capture.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/CCD_Capture.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "v/I2C_CCD_Config.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/I2C_CCD_Config.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "v/I2C_Controller.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "v/Line_Buffer.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.v 1 1 " "Found 1 design units, including 1 entities, in source file v/raw2rgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "v/RAW2RGB.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/RAW2RGB.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "v/Reset_Delay.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "v/SEG7_LUT.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "v/SEG7_LUT_8.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835643 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Stack_RAM.v " "Can't analyze file -- file v/Stack_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "v/VGA_Controller.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/VGA_Controller.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "v/sdram_pll.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835655 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/touch_tcon.v " "Can't analyze file -- file v/touch_tcon.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835660 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/VGA_Param.v " "Can't analyze file -- file v/VGA_Param.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer1 " "Found entity 1: Line_Buffer1" {  } { { "v/Line_Buffer1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Line_Buffer1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835667 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SW sw DE2_115_CAMERA.v(267) " "Verilog HDL Declaration information at DE2_115_CAMERA.v(267): object \"SW\" differs only in case from object \"sw\" in the same scope" {  } { { "DE2_115_CAMERA.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1395964835672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de2_115_camera.v 1 1 " "Found 1 design units, including 1 entities, in source file de2_115_camera.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE2_115_CAMERA " "Found entity 1: DE2_115_CAMERA" {  } { { "DE2_115_CAMERA.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/bbinary.v 1 1 " "Found 1 design units, including 1 entities, in source file v/bbinary.v" { { "Info" "ISGN_ENTITY_NAME" "1 bbinary " "Found entity 1: bbinary" {  } { { "v/bbinary.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/bbinary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835676 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/ddilatation.v " "Can't analyze file -- file v/ddilatation.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835680 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X1 x1 Sobel1.v(10) " "Verilog HDL Declaration information at Sobel1.v(10): object \"X1\" differs only in case from object \"x1\" in the same scope" {  } { { "v/Sobel1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1395964835683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "X2 x2 Sobel1.v(10) " "Verilog HDL Declaration information at Sobel1.v(10): object \"X2\" differs only in case from object \"x2\" in the same scope" {  } { { "v/Sobel1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel1.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1395964835683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y1 y1 Sobel1.v(13) " "Verilog HDL Declaration information at Sobel1.v(13): object \"Y1\" differs only in case from object \"y1\" in the same scope" {  } { { "v/Sobel1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel1.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1395964835683 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Y2 y2 Sobel1.v(13) " "Verilog HDL Declaration information at Sobel1.v(13): object \"Y2\" differs only in case from object \"y2\" in the same scope" {  } { { "v/Sobel1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel1.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1395964835683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sobel1.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sobel1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sobel1 " "Found entity 1: Sobel1" {  } { { "v/Sobel1.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Sobel1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835683 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/parallel_add.v " "Can't analyze file -- file v/parallel_add.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835687 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/ALTMULT_ADD.v " "Can't analyze file -- file v/ALTMULT_ADD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/linebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/linebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 linebuffer " "Found entity 1: linebuffer" {  } { { "v/linebuffer.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/linebuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/paralleladd.v 1 1 " "Found 1 design units, including 1 entities, in source file v/paralleladd.v" { { "Info" "ISGN_ENTITY_NAME" "1 paralleladd " "Found entity 1: paralleladd" {  } { { "v/paralleladd.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/paralleladd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/altmult_add_3.v 1 1 " "Found 1 design units, including 1 entities, in source file v/altmult_add_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 altmult_add_3 " "Found entity 1: altmult_add_3" {  } { { "v/altmult_add_3.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/altmult_add_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sqrt.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sqrt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SQRT " "Found entity 1: SQRT" {  } { { "v/SQRT.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/SQRT.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/eerosion.v 1 1 " "Found 1 design units, including 1 entities, in source file v/eerosion.v" { { "Info" "ISGN_ENTITY_NAME" "1 Eerosion " "Found entity 1: Eerosion" {  } { { "v/eerosion.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/eerosion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ddilation.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ddilation.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ddilation " "Found entity 1: Ddilation" {  } { { "v/Ddilation.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/Ddilation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835709 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "v/Erosion.v " "Can't analyze file -- file v/Erosion.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1395964835713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/linebuffer_morph.v 1 1 " "Found 1 design units, including 1 entities, in source file v/linebuffer_morph.v" { { "Info" "ISGN_ENTITY_NAME" "1 linebuffer_morph " "Found entity 1: linebuffer_morph" {  } { { "v/linebuffer_morph.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/v/linebuffer_morph.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1395964835715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1395964835715 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CTRL_CLK DE2_115_CAMERA.v(484) " "Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(484): created implicit net for \"VGA_CTRL_CLK\"" {  } { { "DE2_115_CAMERA.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.v" 484 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1395964835716 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "ret DE2_115_CAMERA.v(552) " "Verilog HDL error at DE2_115_CAMERA.v(552): object \"ret\" is not declared" {  } { { "DE2_115_CAMERA.v" "" { Text "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.v" 552 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1395964835725 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg " "Generated suppressed messages file D:/DOCUMENTOS/UFSCAR/IC/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1395964835762 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "430 " "Peak virtual memory: 430 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1395964835878 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 27 21:00:35 2014 " "Processing ended: Thu Mar 27 21:00:35 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1395964835878 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1395964835878 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1395964835878 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395964835878 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 13 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 13 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1395964836458 ""}
