#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5563aae74270 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x5563aaea21e0_0 .var "clk", 0 0;
v0x5563aaea2280_0 .var "reset", 0 0;
S_0x5563aae73f10 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x5563aae74270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x5563aaea1920_0 .net "clk", 0 0, v0x5563aaea21e0_0;  1 drivers
v0x5563aaea19e0_0 .net "op_alu", 2 0, v0x5563aaea0eb0_0;  1 drivers
v0x5563aaea1aa0_0 .net "opcode", 5 0, L_0x5563aaeb3e00;  1 drivers
v0x5563aaea1b90_0 .net "pop", 0 0, v0x5563aaea10a0_0;  1 drivers
v0x5563aaea1c30_0 .net "push", 0 0, v0x5563aaea1190_0;  1 drivers
v0x5563aaea1d20_0 .net "reset", 0 0, v0x5563aaea2280_0;  1 drivers
v0x5563aaea1dc0_0 .net "s_inc", 0 0, v0x5563aaea1280_0;  1 drivers
v0x5563aaea1e60_0 .net "s_inm", 0 0, v0x5563aaea13c0_0;  1 drivers
v0x5563aaea1f00_0 .net "s_pila", 0 0, v0x5563aaea14b0_0;  1 drivers
v0x5563aaea1fa0_0 .net "we3", 0 0, v0x5563aaea15a0_0;  1 drivers
v0x5563aaea2040_0 .net "wez", 0 0, v0x5563aaea1690_0;  1 drivers
v0x5563aaea20e0_0 .net "z", 0 0, v0x5563aae9c330_0;  1 drivers
S_0x5563aae73c00 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x5563aae73f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "s_pila"
    .port_info 7 /INPUT 1 "push"
    .port_info 8 /INPUT 1 "pop"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x5563aae9f830_0 .net "alu_to_mux", 7 0, v0x5563aae9a210_0;  1 drivers
v0x5563aae9f940_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9fa00_0 .net "mux_to_mux", 9 0, L_0x5563aaea2340;  1 drivers
v0x5563aae9faf0_0 .net "mux_to_pc", 9 0, L_0x5563aaeb3c40;  1 drivers
v0x5563aae9fbe0_0 .net "op_alu", 2 0, v0x5563aaea0eb0_0;  alias, 1 drivers
v0x5563aae9fcf0_0 .net "opcode", 5 0, L_0x5563aaeb3e00;  alias, 1 drivers
v0x5563aae9fdb0_0 .net "pc_to_mem", 9 0, v0x5563aae9e740_0;  1 drivers
v0x5563aae9fe70_0 .net "pila_to_mux", 9 0, v0x5563aae9ee40_0;  1 drivers
v0x5563aae9ff30_0 .net "pop", 0 0, v0x5563aaea10a0_0;  alias, 1 drivers
v0x5563aae9ffd0_0 .net "push", 0 0, v0x5563aaea1190_0;  alias, 1 drivers
v0x5563aaea0070_0 .net "rd1", 7 0, L_0x5563aaeb2bf0;  1 drivers
v0x5563aaea0110_0 .net "rd2", 7 0, L_0x5563aaeb3300;  1 drivers
v0x5563aaea0200_0 .net "reset", 0 0, v0x5563aaea2280_0;  alias, 1 drivers
v0x5563aaea02a0_0 .net "s_inc", 0 0, v0x5563aaea1280_0;  alias, 1 drivers
v0x5563aaea0340_0 .net "s_inm", 0 0, v0x5563aaea13c0_0;  alias, 1 drivers
v0x5563aaea03e0_0 .net "s_pila", 0 0, v0x5563aaea14b0_0;  alias, 1 drivers
v0x5563aaea0480_0 .net "sal_mem_pro", 15 0, L_0x5563aae4e070;  1 drivers
v0x5563aaea0550_0 .net "sum_to_mux", 9 0, L_0x5563aaeb3aa0;  1 drivers
v0x5563aaea0640_0 .net "wd3", 7 0, L_0x5563aaeb36c0;  1 drivers
v0x5563aaea0730_0 .net "we3", 0 0, v0x5563aaea15a0_0;  alias, 1 drivers
v0x5563aaea07d0_0 .net "wez", 0 0, v0x5563aaea1690_0;  alias, 1 drivers
v0x5563aaea0870_0 .net "z", 0 0, v0x5563aae9c330_0;  alias, 1 drivers
v0x5563aaea0940_0 .net "zalu", 0 0, L_0x5563aaeb3a30;  1 drivers
L_0x5563aaea2490 .part L_0x5563aae4e070, 0, 10;
L_0x5563aaeb3450 .part L_0x5563aae4e070, 8, 4;
L_0x5563aaeb3580 .part L_0x5563aae4e070, 4, 4;
L_0x5563aaeb3620 .part L_0x5563aae4e070, 0, 4;
L_0x5563aaeb37f0 .part L_0x5563aae4e070, 4, 8;
L_0x5563aaeb3e00 .part L_0x5563aae4e070, 10, 6;
S_0x5563aae49500 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5563aaeb3a30 .functor NOT 1, L_0x5563aaeb3990, C4<0>, C4<0>, C4<0>;
v0x5563aae6d550_0 .net *"_s3", 0 0, L_0x5563aaeb3990;  1 drivers
v0x5563aae6d620_0 .net "a", 7 0, L_0x5563aaeb2bf0;  alias, 1 drivers
v0x5563aae9a070_0 .net "b", 7 0, L_0x5563aaeb3300;  alias, 1 drivers
v0x5563aae9a130_0 .net "op_alu", 2 0, v0x5563aaea0eb0_0;  alias, 1 drivers
v0x5563aae9a210_0 .var "s", 7 0;
v0x5563aae9a340_0 .net "y", 7 0, v0x5563aae9a210_0;  alias, 1 drivers
v0x5563aae9a420_0 .net "zero", 0 0, L_0x5563aaeb3a30;  alias, 1 drivers
E_0x5563aae57550 .event edge, v0x5563aae9a130_0, v0x5563aae9a070_0, v0x5563aae6d620_0;
L_0x5563aaeb3990 .reduce/or v0x5563aae9a210_0;
S_0x5563aae9a580 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x5563aae9a8b0_0 .net *"_s0", 31 0, L_0x5563aaea2730;  1 drivers
v0x5563aae9a9b0_0 .net *"_s10", 5 0, L_0x5563aaeb2a10;  1 drivers
L_0x7fab77d060f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563aae9aa90_0 .net *"_s13", 1 0, L_0x7fab77d060f0;  1 drivers
L_0x7fab77d06138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9ab50_0 .net/2u *"_s14", 7 0, L_0x7fab77d06138;  1 drivers
v0x5563aae9ac30_0 .net *"_s18", 31 0, L_0x5563aaeb2d80;  1 drivers
L_0x7fab77d06180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9ad60_0 .net *"_s21", 27 0, L_0x7fab77d06180;  1 drivers
L_0x7fab77d061c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9ae40_0 .net/2u *"_s22", 31 0, L_0x7fab77d061c8;  1 drivers
v0x5563aae9af20_0 .net *"_s24", 0 0, L_0x5563aaeb2eb0;  1 drivers
v0x5563aae9afe0_0 .net *"_s26", 7 0, L_0x5563aaeb2ff0;  1 drivers
v0x5563aae9b0c0_0 .net *"_s28", 5 0, L_0x5563aaeb30e0;  1 drivers
L_0x7fab77d06060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9b1a0_0 .net *"_s3", 27 0, L_0x7fab77d06060;  1 drivers
L_0x7fab77d06210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563aae9b280_0 .net *"_s31", 1 0, L_0x7fab77d06210;  1 drivers
L_0x7fab77d06258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9b360_0 .net/2u *"_s32", 7 0, L_0x7fab77d06258;  1 drivers
L_0x7fab77d060a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5563aae9b440_0 .net/2u *"_s4", 31 0, L_0x7fab77d060a8;  1 drivers
v0x5563aae9b520_0 .net *"_s6", 0 0, L_0x5563aaeb2830;  1 drivers
v0x5563aae9b5e0_0 .net *"_s8", 7 0, L_0x5563aaeb2970;  1 drivers
v0x5563aae9b6c0_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9b780_0 .net "ra1", 3 0, L_0x5563aaeb3450;  1 drivers
v0x5563aae9b860_0 .net "ra2", 3 0, L_0x5563aaeb3580;  1 drivers
v0x5563aae9b940_0 .net "rd1", 7 0, L_0x5563aaeb2bf0;  alias, 1 drivers
v0x5563aae9ba00_0 .net "rd2", 7 0, L_0x5563aaeb3300;  alias, 1 drivers
v0x5563aae9baa0 .array "regb", 15 0, 7 0;
v0x5563aae9bb40_0 .net "wa3", 3 0, L_0x5563aaeb3620;  1 drivers
v0x5563aae9bc20_0 .net "wd3", 7 0, L_0x5563aaeb36c0;  alias, 1 drivers
v0x5563aae9bd00_0 .net "we3", 0 0, v0x5563aaea15a0_0;  alias, 1 drivers
E_0x5563aae7cde0 .event posedge, v0x5563aae9b6c0_0;
L_0x5563aaea2730 .concat [ 4 28 0 0], L_0x5563aaeb3450, L_0x7fab77d06060;
L_0x5563aaeb2830 .cmp/ne 32, L_0x5563aaea2730, L_0x7fab77d060a8;
L_0x5563aaeb2970 .array/port v0x5563aae9baa0, L_0x5563aaeb2a10;
L_0x5563aaeb2a10 .concat [ 4 2 0 0], L_0x5563aaeb3450, L_0x7fab77d060f0;
L_0x5563aaeb2bf0 .functor MUXZ 8, L_0x7fab77d06138, L_0x5563aaeb2970, L_0x5563aaeb2830, C4<>;
L_0x5563aaeb2d80 .concat [ 4 28 0 0], L_0x5563aaeb3580, L_0x7fab77d06180;
L_0x5563aaeb2eb0 .cmp/ne 32, L_0x5563aaeb2d80, L_0x7fab77d061c8;
L_0x5563aaeb2ff0 .array/port v0x5563aae9baa0, L_0x5563aaeb30e0;
L_0x5563aaeb30e0 .concat [ 4 2 0 0], L_0x5563aaeb3580, L_0x7fab77d06210;
L_0x5563aaeb3300 .functor MUXZ 8, L_0x7fab77d06258, L_0x5563aaeb2ff0, L_0x5563aaeb2eb0, C4<>;
S_0x5563aae9bec0 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x5563aae9c060_0 .net "carga", 0 0, v0x5563aaea1690_0;  alias, 1 drivers
v0x5563aae9c140_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9c230_0 .net "d", 0 0, L_0x5563aaeb3a30;  alias, 1 drivers
v0x5563aae9c330_0 .var "q", 0 0;
v0x5563aae9c3d0_0 .net "reset", 0 0, v0x5563aaea2280_0;  alias, 1 drivers
E_0x5563aae7cbf0 .event posedge, v0x5563aae9c3d0_0, v0x5563aae9b6c0_0;
S_0x5563aae9c520 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x5563aae4e070 .functor BUFZ 16, L_0x5563aaea2530, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x5563aae9c760_0 .net *"_s0", 15 0, L_0x5563aaea2530;  1 drivers
v0x5563aae9c860_0 .net *"_s2", 11 0, L_0x5563aaea25f0;  1 drivers
L_0x7fab77d06018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5563aae9c940_0 .net *"_s5", 1 0, L_0x7fab77d06018;  1 drivers
v0x5563aae9ca00_0 .net "a", 9 0, v0x5563aae9e740_0;  alias, 1 drivers
v0x5563aae9cae0_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9cc20 .array "mem", 1023 0, 15 0;
v0x5563aae9cce0_0 .net "rd", 15 0, L_0x5563aae4e070;  alias, 1 drivers
L_0x5563aaea2530 .array/port v0x5563aae9cc20, L_0x5563aaea25f0;
L_0x5563aaea25f0 .concat [ 10 2 0 0], v0x5563aae9e740_0, L_0x7fab77d06018;
S_0x5563aae9ce40 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5563aae9d060 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5563aae9d100_0 .net "d0", 9 0, L_0x5563aaea2490;  1 drivers
v0x5563aae9d1e0_0 .net "d1", 9 0, L_0x5563aaeb3aa0;  alias, 1 drivers
v0x5563aae9d2c0_0 .net "s", 0 0, v0x5563aaea1280_0;  alias, 1 drivers
v0x5563aae9d360_0 .net "y", 9 0, L_0x5563aaea2340;  alias, 1 drivers
L_0x5563aaea2340 .functor MUXZ 10, L_0x5563aaea2490, L_0x5563aaeb3aa0, v0x5563aaea1280_0, C4<>;
S_0x5563aae9d4f0 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x5563aae9d6c0 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x5563aae9d790_0 .net "d0", 7 0, v0x5563aae9a210_0;  alias, 1 drivers
v0x5563aae9d8a0_0 .net "d1", 7 0, L_0x5563aaeb37f0;  1 drivers
v0x5563aae9d960_0 .net "s", 0 0, v0x5563aaea13c0_0;  alias, 1 drivers
v0x5563aae9da30_0 .net "y", 7 0, L_0x5563aaeb36c0;  alias, 1 drivers
L_0x5563aaeb36c0 .functor MUXZ 8, v0x5563aae9a210_0, L_0x5563aaeb37f0, v0x5563aaea13c0_0, C4<>;
S_0x5563aae9dbb0 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x5563aae9dd80 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x5563aae9de50_0 .net "d0", 9 0, L_0x5563aaea2340;  alias, 1 drivers
v0x5563aae9df60_0 .net "d1", 9 0, v0x5563aae9ee40_0;  alias, 1 drivers
v0x5563aae9e020_0 .net "s", 0 0, v0x5563aaea14b0_0;  alias, 1 drivers
v0x5563aae9e0f0_0 .net "y", 9 0, L_0x5563aaeb3c40;  alias, 1 drivers
L_0x5563aaeb3c40 .functor MUXZ 10, L_0x5563aaea2340, v0x5563aae9ee40_0, v0x5563aaea14b0_0, C4<>;
S_0x5563aae9e280 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x5563aae9e450 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x5563aae9e590_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9e650_0 .net "d", 9 0, L_0x5563aaeb3c40;  alias, 1 drivers
v0x5563aae9e740_0 .var "q", 9 0;
v0x5563aae9e840_0 .net "reset", 0 0, v0x5563aaea2280_0;  alias, 1 drivers
S_0x5563aae9e960 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x5563aae9ec20_0 .net "clk", 0 0, v0x5563aaea21e0_0;  alias, 1 drivers
v0x5563aae9ece0_0 .net "inpush", 9 0, v0x5563aae9e740_0;  alias, 1 drivers
v0x5563aae9eda0 .array "mem", 7 0, 9 0;
v0x5563aae9ee40_0 .var "outpop", 9 0;
v0x5563aae9ef00_0 .net "pop", 0 0, v0x5563aaea10a0_0;  alias, 1 drivers
v0x5563aae9efa0_0 .net "push", 0 0, v0x5563aaea1190_0;  alias, 1 drivers
v0x5563aae9f060_0 .net "reset", 0 0, v0x5563aaea2280_0;  alias, 1 drivers
v0x5563aae9f150_0 .var "sp", 2 0;
E_0x5563aae7cbb0/0 .event edge, v0x5563aae9c3d0_0, v0x5563aae9ef00_0, v0x5563aae9efa0_0;
E_0x5563aae7cbb0/1 .event posedge, v0x5563aae9b6c0_0;
E_0x5563aae7cbb0 .event/or E_0x5563aae7cbb0/0, E_0x5563aae7cbb0/1;
S_0x5563aae9f330 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x5563aae73c00;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x5563aae9f570_0 .net "a", 9 0, v0x5563aae9e740_0;  alias, 1 drivers
L_0x7fab77d062a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x5563aae9f650_0 .net "b", 9 0, L_0x7fab77d062a0;  1 drivers
v0x5563aae9f730_0 .net "y", 9 0, L_0x5563aaeb3aa0;  alias, 1 drivers
L_0x5563aaeb3aa0 .arith/sum 10, v0x5563aae9e740_0, L_0x7fab77d062a0;
S_0x5563aaea0ba0 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x5563aae73f10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x5563aaea0eb0_0 .var "op_alu", 2 0;
v0x5563aaea0fe0_0 .net "opcode", 5 0, L_0x5563aaeb3e00;  alias, 1 drivers
v0x5563aaea10a0_0 .var "pop", 0 0;
v0x5563aaea1190_0 .var "push", 0 0;
v0x5563aaea1280_0 .var "s_inc", 0 0;
v0x5563aaea13c0_0 .var "s_inm", 0 0;
v0x5563aaea14b0_0 .var "s_pila", 0 0;
v0x5563aaea15a0_0 .var "we3", 0 0;
v0x5563aaea1690_0 .var "wez", 0 0;
v0x5563aaea1730_0 .net "z", 0 0, v0x5563aae9c330_0;  alias, 1 drivers
E_0x5563aae7c960 .event edge, v0x5563aae9fcf0_0;
    .scope S_0x5563aae9e280;
T_0 ;
    %wait E_0x5563aae7cbf0;
    %load/vec4 v0x5563aae9e840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x5563aae9e740_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5563aae9e650_0;
    %assign/vec4 v0x5563aae9e740_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5563aae9c520;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x5563aae9cc20 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x5563aae9a580;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x5563aae9baa0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x5563aae9a580;
T_3 ;
    %wait E_0x5563aae7cde0;
    %load/vec4 v0x5563aae9bd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5563aae9bc20_0;
    %load/vec4 v0x5563aae9bb40_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5563aae9baa0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5563aae49500;
T_4 ;
    %wait E_0x5563aae57550;
    %load/vec4 v0x5563aae9a130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x5563aae6d620_0;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x5563aae6d620_0;
    %inv;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x5563aae6d620_0;
    %load/vec4 v0x5563aae9a070_0;
    %add;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x5563aae6d620_0;
    %load/vec4 v0x5563aae9a070_0;
    %sub;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x5563aae6d620_0;
    %load/vec4 v0x5563aae9a070_0;
    %and;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x5563aae6d620_0;
    %load/vec4 v0x5563aae9a070_0;
    %or;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x5563aae6d620_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x5563aae9a070_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x5563aae9a210_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5563aae9bec0;
T_5 ;
    %wait E_0x5563aae7cbf0;
    %load/vec4 v0x5563aae9c3d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5563aae9c330_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x5563aae9c060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x5563aae9c230_0;
    %assign/vec4 v0x5563aae9c330_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5563aae9e960;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5563aae9f150_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x5563aae9e960;
T_7 ;
    %wait E_0x5563aae7cbb0;
    %load/vec4 v0x5563aae9f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5563aae9f150_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x5563aae9efa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x5563aae9ece0_0;
    %load/vec4 v0x5563aae9f150_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x5563aae9eda0, 4, 0;
    %load/vec4 v0x5563aae9f150_0;
    %addi 1, 0, 3;
    %store/vec4 v0x5563aae9f150_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x5563aae9ef00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5563aae9f150_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x5563aae9eda0, 4;
    %store/vec4 v0x5563aae9ee40_0, 0, 10;
    %load/vec4 v0x5563aae9f150_0;
    %subi 1, 0, 3;
    %store/vec4 v0x5563aae9f150_0, 0, 3;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5563aaea0ba0;
T_8 ;
    %wait E_0x5563aae7c960;
    %load/vec4 v0x5563aaea0fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x5563aaea0fe0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x5563aaea0eb0_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea13c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea15a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea13c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea15a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %load/vec4 v0x5563aaea1730_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
T_8.10 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %load/vec4 v0x5563aaea1730_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1280_0, 0, 1;
T_8.12 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea1190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea10a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea14b0_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5563aae74270;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea21e0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea21e0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5563aae74270;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5563aaea2280_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5563aaea2280_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x5563aae74270;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
