Analysis & Synthesis report for MAX1000
Tue Nov 27 10:16:58 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Tue Nov 27 10:16:58 2018               ;
; Quartus Prime Version              ; 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Revision Name                      ; MAX1000                                         ;
; Top-level Entity Name              ; MAX1000                                         ;
; Family                             ; MAX 10                                          ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
; UFM blocks                         ; N/A until Partition Merge                       ;
; ADC blocks                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M16SAU169C8G     ;                    ;
; Top-level entity name                                                      ; MAX1000            ; MAX1000            ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Processing started: Tue Nov 27 10:16:45 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR.v
    Info (12023): Found entity 1: AC_MOTOR File: /home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000.bdf
    Info (12023): Found entity 1: MAX1000
Info (12021): Found 1 design units, including 1 entities, in source file src/PLL/PLL.v
    Info (12023): Found entity 1: PLL File: /home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v Line: 39
Warning (12019): Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing
Info (12021): Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v
    Info (12023): Found entity 1: SPI_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 2
    Info (12023): Found entity 2: SPI_INP_FILTER_HOST File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 223
Info (12021): Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v
    Info (12023): Found entity 1: DC_MOTOR File: /home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v
    Info (12023): Found entity 1: CLOCK_GENERATOR File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v
    Info (12023): Found entity 1: ADC_MCP3201 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v
    Info (12023): Found entity 1: DIG_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v
    Info (12023): Found entity 1: RGB_PL9823 File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v
    Info (12023): Found entity 1: DAC_MCP4921 File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v Line: 2
Info (12021): Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v
    Info (12023): Found entity 1: DATA_IN_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_FT2232 File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 44
    Info (12023): Found entity 3: DATA_IN_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 68
    Info (12023): Found entity 4: DATA_OUT_VAR_RPI File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v Line: 139
Info (12021): Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v
    Info (12023): Found entity 1: SEL_SPI_INPUT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 2
    Info (12023): Found entity 2: SEL_1_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 84
    Info (12023): Found entity 3: SEL_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v Line: 95
Info (12021): Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v
    Info (12023): Found entity 1: MAX_12_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v
    Info (12023): Found entity 1: WDT File: /home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v
    Info (12023): Found entity 1: GLUE_LOGIC File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v
    Info (12023): Found entity 1: ADC_MCP3201_MOV_AVG File: /home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf
    Info (12023): Found entity 1: APP_TIMER
Info (12021): Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v
    Info (12023): Found entity 1: TIMER_APP File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 1
    Info (12023): Found entity 2: HEX_SEG_7 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v Line: 166
Warning (12019): Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf
    Info (12023): Found entity 1: APP_IO_EXPANDER
Warning (10229): Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 59
Info (12021): Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v
    Info (12023): Found entity 1: CLIENT_MCP23S17 File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 3
    Info (12023): Found entity 2: SHIFTER_24_BIT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 217
    Info (12023): Found entity 3: SPI_INP_FILTER_CLIENT File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 365
Info (12021): Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v
    Info (12023): Found entity 1: IO16_VERILOG File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf
    Info (12023): Found entity 1: BLOCK_DIAGRAM_START
Info (12021): Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v
    Info (12023): Found entity 1: TEST File: /home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 2
    Info (12023): Found entity 2: ENC_INP_FILTER File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v Line: 108
Info (12021): Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v
    Info (12023): Found entity 1: QUADRATUR_ENCODER_SIMPLE File: /home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v Line: 1
Warning (12019): Can't analyze file -- file MAX1000_SPI.bdf is missing
Warning (12019): Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v
    Info (12023): Found entity 1: DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf
    Info (12023): Found entity 1: MAX1000_DEMO
Info (12021): Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v
    Info (12023): Found entity 1: DATA_IN_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 2
    Info (12023): Found entity 2: DATA_OUT_VAR_RPI_DEMO File: /home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v
    Info (12023): Found entity 1: RGB_PL9823_OFF File: /home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for "SPI_CS_OUT" File: /home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v Line: 50
Warning (10236): Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for "spi_miso_filter" File: /home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v Line: 56
Info (12127): Elaborating entity "MAX1000" for the top level hierarchy
Error (275044): Port "CLK" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "ENABLE" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "CW" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "CCW" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "VALUE[11..0]" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "ADC_CMP[11..0]" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (275044): Port "ADC[11..0]" of type DC_MOTOR of instance "dc_motor" is missing source signal
Error (12153): Can't elaborate top-level user hierarchy
Info (144001): Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 8 warnings
    Error: Peak virtual memory: 1095 megabytes
    Error: Processing ended: Tue Nov 27 10:16:58 2018
    Error: Elapsed time: 00:00:13
    Error: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg.


