Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jan 20 15:35:30 2026
| Host         : LenovoDeRaul running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Ascensor_timing_summary_routed.rpt -pb Ascensor_timing_summary_routed.pb -rpx Ascensor_timing_summary_routed.rpx -warn_on_violation
| Design       : Ascensor
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   33          
TIMING-20  Warning   Non-clocked latch               4           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (12)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.788        0.000                      0                  106        0.078        0.000                      0                  106        4.500        0.000                       0                    72  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.788        0.000                      0                  106        0.078        0.000                      0                  106        4.500        0.000                       0                    72  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.788ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.099ns  (logic 1.120ns (21.965%)  route 3.979ns (78.035%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.876    10.287    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.411 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[8]_i_1/O
                         net (fo=1, routed)           0.000    10.411    u_piso_actual/p_0_in[8]
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[8]/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.031    15.199    u_piso_actual/timer_cnt_piso_reg[8]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.411    
  -------------------------------------------------------------------
                         slack                                  4.788    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.089ns  (logic 1.120ns (22.009%)  route 3.969ns (77.991%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.866    10.277    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.401 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[2]_i_1/O
                         net (fo=1, routed)           0.000    10.401    u_piso_actual/p_0_in[2]
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[2]/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.031    15.199    u_piso_actual/timer_cnt_piso_reg[2]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.401    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.120ns (22.645%)  route 3.826ns (77.355%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.723    10.134    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.258 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[4]_i_1/O
                         net (fo=1, routed)           0.000    10.258    u_piso_actual/p_0_in[4]
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[4]/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.032    15.200    u_piso_actual/timer_cnt_piso_reg[4]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.258    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.941ns  (logic 1.120ns (22.668%)  route 3.821ns (77.332%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.718    10.129    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y89          LUT6 (Prop_lut6_I0_O)        0.124    10.253 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[3]_i_1/O
                         net (fo=1, routed)           0.000    10.253    u_piso_actual/p_0_in[3]
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y89          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[3]/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X7Y89          FDCE (Setup_fdce_C_D)        0.031    15.199    u_piso_actual/timer_cnt_piso_reg[3]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.253    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.936ns  (logic 1.120ns (22.690%)  route 3.816ns (77.310%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.713    10.124    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.248 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[7]_i_1/O
                         net (fo=1, routed)           0.000    10.248    u_piso_actual/p_0_in[7]
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[7]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.032    15.201    u_piso_actual/timer_cnt_piso_reg[7]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -10.248    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.956ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.120ns (22.714%)  route 3.811ns (77.286%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.708    10.119    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y90          LUT6 (Prop_lut6_I0_O)        0.124    10.243 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[6]_i_1/O
                         net (fo=1, routed)           0.000    10.243    u_piso_actual/p_0_in[6]
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601    15.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[6]/C
                         clock pessimism              0.180    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X7Y90          FDCE (Setup_fdce_C_D)        0.031    15.199    u_piso_actual/timer_cnt_piso_reg[6]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.956    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 1.120ns (22.713%)  route 3.811ns (77.287%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          1.154     6.984    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y98          LUT3 (Prop_lut3_I1_O)        0.150     7.134 f  u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual[5]_i_4/O
                         net (fo=3, routed)           0.950     8.083    u_piso_actual/u_piso_decoder/request_reg_reg[1]_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I3_O)        0.328     8.411 r  u_piso_actual/u_piso_decoder/piso_actual[2]_i_3/O
                         net (fo=31, routed)          1.708    10.119    u_piso_actual/u_piso_decoder/FSM_onehot_senial_estado_actual_reg[2]
    SLICE_X7Y91          LUT6 (Prop_lut6_I0_O)        0.124    10.243 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[12]_i_1/O
                         net (fo=1, routed)           0.000    10.243    u_piso_actual/p_0_in[12]
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.602    15.025    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y91          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[12]/C
                         clock pessimism              0.180    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X7Y91          FDCE (Setup_fdce_C_D)        0.031    15.200    u_piso_actual/timer_cnt_piso_reg[12]
  -------------------------------------------------------------------
                         required time                         15.200    
                         arrival time                         -10.243    
  -------------------------------------------------------------------
                         slack                                  4.957    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.948ns (40.904%)  route 2.814ns (59.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721     5.324    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.645    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.301     6.946 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.946    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.459 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.805 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.640     8.445    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.310     8.755 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.331    10.086    u_fsm/timer_cnt_espera_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.093    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.948ns (40.904%)  route 2.814ns (59.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721     5.324    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.645    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.301     6.946 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.946    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.459 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.805 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.640     8.445    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.310     8.755 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.331    10.086    u_fsm/timer_cnt_espera_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.093    u_fsm/timer_cnt_espera_reg[1]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.007    

Slack (MET) :             5.007ns  (required time - arrival time)
  Source:                 u_fsm/timer_cnt_espera_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.762ns  (logic 1.948ns (40.904%)  route 2.814ns (59.096%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.324ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.721     5.324    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDCE (Prop_fdce_C_Q)         0.478     5.802 r  u_fsm/timer_cnt_espera_reg[8]/Q
                         net (fo=3, routed)           0.844     6.645    u_fsm/timer_cnt_espera[8]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.301     6.946 r  u_fsm/i__carry_i_8/O
                         net (fo=1, routed)           0.000     6.946    u_fsm/i__carry_i_8_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.459 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.459    u_fsm/timer_cnt_espera0_inferred__0/i__carry_n_0
    SLICE_X2Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.576 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.576    u_fsm/timer_cnt_espera0_inferred__0/i__carry__0_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.805 r  u_fsm/timer_cnt_espera0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.640     8.445    u_fsm/timer_cnt_espera0_inferred__0/i__carry__1_n_1
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.310     8.755 r  u_fsm/timer_cnt_espera[28]_i_1/O
                         net (fo=29, routed)          1.331    10.086    u_fsm/timer_cnt_espera_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.600    15.023    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.093    u_fsm/timer_cnt_espera_reg[2]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.007    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/llegada_pend_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.246ns (51.556%)  route 0.231ns (48.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.148     1.666 r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/Q
                         net (fo=10, routed)          0.231     1.898    u_piso_actual/u_piso_decoder/piso_deseado[2]
    SLICE_X2Y98          LUT5 (Prop_lut5_I3_O)        0.098     1.996 r  u_piso_actual/u_piso_decoder/llegada_pend_i_1/O
                         net (fo=1, routed)           0.000     1.996    u_piso_actual/u_piso_decoder/llegada_pend_i_1_n_0
    SLICE_X2Y98          FDCE                                         r  u_piso_actual/u_piso_decoder/llegada_pend_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.878     2.043    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  u_piso_actual/u_piso_decoder/llegada_pend_reg/C
                         clock pessimism             -0.245     1.797    
    SLICE_X2Y98          FDCE (Hold_fdce_C_D)         0.120     1.917    u_piso_actual/u_piso_decoder/llegada_pend_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_piso_actual/u_piso_decoder/llegada_pend_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.558ns  (logic 0.209ns (37.477%)  route 0.349ns (62.523%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.605     1.524    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y98          FDCE                                         r  u_piso_actual/u_piso_decoder/llegada_pend_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDCE (Prop_fdce_C_Q)         0.164     1.688 f  u_piso_actual/u_piso_decoder/llegada_pend_reg/Q
                         net (fo=5, routed)           0.349     2.037    u_piso_actual/u_piso_decoder/llegada_pend_reg_n_0
    SLICE_X2Y100         LUT4 (Prop_lut4_I0_O)        0.045     2.082 r  u_piso_actual/u_piso_decoder/request_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.082    u_piso_actual/u_piso_decoder/request_reg[1]_i_1_n_0
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[1]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X2Y100         FDCE (Hold_fdce_C_D)         0.121     1.912    u_piso_actual/u_piso_decoder/request_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.246ns (62.423%)  route 0.148ns (37.577%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=10, routed)          0.148     1.819    u_fsm/Q[2]
    SLICE_X2Y94          LUT6 (Prop_lut6_I3_O)        0.098     1.917 r  u_fsm/FSM_onehot_senial_estado_actual[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    u_fsm/FSM_onehot_senial_estado_actual[3]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.121     1.644    u_fsm/FSM_onehot_senial_estado_actual_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.187ns (43.922%)  route 0.239ns (56.078%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.239     1.903    u_fsm/Q[0]
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.046     1.949 r  u_fsm/FSM_onehot_senial_estado_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.949    u_fsm/FSM_onehot_senial_estado_actual[2]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.131     1.670    u_fsm/FSM_onehot_senial_estado_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.670    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.108%)  route 0.185ns (49.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          0.185     1.849    u_piso_actual/piso_actual[1]
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.894 r  u_piso_actual/piso_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u_piso_actual/piso_actual[1]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.092     1.614    u_piso_actual/piso_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/Q
                         net (fo=38, routed)          0.200     1.887    u_fsm/Q[4]
    SLICE_X2Y93          LUT3 (Prop_lut3_I1_O)        0.045     1.932 r  u_fsm/FSM_onehot_senial_estado_actual[4]_i_1/O
                         net (fo=1, routed)           0.000     1.932    u_fsm/FSM_onehot_senial_estado_actual[4]_i_1_n_0
    SLICE_X2Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y93          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X2Y93          FDCE (Hold_fdce_C_D)         0.120     1.643    u_fsm/FSM_onehot_senial_estado_actual_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/FSM_onehot_senial_estado_actual_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.790%)  route 0.239ns (56.210%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.239     1.903    u_fsm/Q[0]
    SLICE_X2Y94          LUT2 (Prop_lut2_I0_O)        0.045     1.948 r  u_fsm/FSM_onehot_senial_estado_actual[1]_i_1/O
                         net (fo=1, routed)           0.000     1.948    u_fsm/FSM_onehot_senial_estado_actual[1]_i_1_n_0
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.877     2.042    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y94          FDCE (Hold_fdce_C_D)         0.120     1.659    u_fsm/FSM_onehot_senial_estado_actual_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/piso_actual_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          0.196     1.859    u_piso_actual/piso_actual[2]
    SLICE_X4Y93          LUT6 (Prop_lut6_I5_O)        0.045     1.904 r  u_piso_actual/piso_actual[2]_i_1/O
                         net (fo=1, routed)           0.000     1.904    u_piso_actual/piso_actual[2]_i_1_n_0
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.874     2.039    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X4Y93          FDCE (Hold_fdce_C_D)         0.091     1.613    u_piso_actual/piso_actual_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 u_piso_actual/timer_cnt_piso_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_piso_actual/timer_cnt_piso_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.704%)  route 0.196ns (51.296%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.602     1.521    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  u_piso_actual/timer_cnt_piso_reg[0]/Q
                         net (fo=3, routed)           0.196     1.858    u_piso_actual/u_piso_decoder/Q[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I2_O)        0.045     1.903 r  u_piso_actual/u_piso_decoder/timer_cnt_piso[0]_i_1/O
                         net (fo=1, routed)           0.000     1.903    u_piso_actual/p_0_in[0]
    SLICE_X4Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y92          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDCE (Hold_fdce_C_D)         0.091     1.612    u_piso_actual/timer_cnt_piso_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 u_fsm/timer_cnt_espera_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.600     1.519    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 f  u_fsm/timer_cnt_espera_reg[0]/Q
                         net (fo=2, routed)           0.233     1.917    u_fsm/timer_cnt_espera[0]
    SLICE_X2Y86          LUT3 (Prop_lut3_I2_O)        0.045     1.962 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X2Y86          FDCE (Hold_fdce_C_D)         0.121     1.640    u_fsm/timer_cnt_espera_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y86     u_fsm/timer_cnt_espera_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     u_fsm/timer_cnt_espera_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y88     u_fsm/timer_cnt_espera_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y94     u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     u_fsm/FSM_onehot_senial_estado_actual_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.633ns  (logic 4.141ns (47.973%)  route 4.492ns (52.027%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           4.492     5.117    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         3.516     8.633 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.633    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 4.167ns (48.334%)  route 4.454ns (51.666%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           4.454     5.079    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         3.542     8.621 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.621    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.515ns  (logic 4.140ns (48.620%)  route 4.375ns (51.380%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           4.375     5.000    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         3.515     8.515 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.515    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 4.149ns (48.748%)  route 4.362ns (51.252%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           4.362     4.987    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         3.524     8.512 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.512    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.958ns  (logic 1.403ns (47.445%)  route 1.554ns (52.555%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[3]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[3]/Q
                         net (fo=1, routed)           1.554     1.732    LEDS_control_OBUF[3]
    E6                   OBUF (Prop_obuf_I_O)         1.225     2.958 r  LEDS_control_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.958    LEDS_control[3]
    E6                                                                r  LEDS_control[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.039ns  (logic 1.394ns (45.872%)  route 1.645ns (54.128%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[0]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[0]/Q
                         net (fo=1, routed)           1.645     1.823    LEDS_control_OBUF[0]
    J2                   OBUF (Prop_obuf_I_O)         1.216     3.039 r  LEDS_control_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.039    LEDS_control[0]
    J2                                                                r  LEDS_control[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.421ns (45.891%)  route 1.675ns (54.109%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[1]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[1]/Q
                         net (fo=1, routed)           1.675     1.853    LEDS_control_OBUF[1]
    G6                   OBUF (Prop_obuf_I_O)         1.243     3.096 r  LEDS_control_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.096    LEDS_control[1]
    G6                                                                r  LEDS_control[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/LEDS_control_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LEDS_control[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.144ns  (logic 1.396ns (44.386%)  route 1.749ns (55.614%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          LDCE                         0.000     0.000 r  u_fsm/LEDS_control_reg[2]/G
    SLICE_X2Y97          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_fsm/LEDS_control_reg[2]/Q
                         net (fo=1, routed)           1.749     1.927    LEDS_control_OBUF[2]
    J4                   OBUF (Prop_obuf_I_O)         1.218     3.144 r  LEDS_control_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.144    LEDS_control[2]
    J4                                                                r  LEDS_control[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.157ns  (logic 4.344ns (47.434%)  route 4.814ns (52.566%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          1.296     7.079    u_piso_actual/piso_actual[0]
    SLICE_X2Y95          LUT3 (Prop_lut3_I2_O)        0.146     7.225 r  u_piso_actual/LEDS_PISOS_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.517    10.742    LEDS_PISOS_OBUF[0]
    D14                  OBUF (Prop_obuf_I_O)         3.742    14.484 r  LEDS_PISOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.484    LEDS_PISOS[0]
    D14                                                               r  LEDS_PISOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.068ns  (logic 4.363ns (48.121%)  route 4.704ns (51.879%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.369     7.152    u_piso_actual/piso_actual[2]
    SLICE_X1Y97          LUT3 (Prop_lut3_I0_O)        0.150     7.302 r  u_piso_actual/LEDS_DISPLAYS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.637    LEDS_DISPLAYS_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.757    14.394 r  LEDS_DISPLAYS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.394    LEDS_DISPLAYS[1]
    R10                                                               r  LEDS_DISPLAYS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.938ns  (logic 4.361ns (48.788%)  route 4.577ns (51.212%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 f  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.476     7.258    u_piso_actual/piso_actual[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I2_O)        0.152     7.410 r  u_piso_actual/LEDS_PISOS_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.102    10.512    LEDS_PISOS_OBUF[3]
    F13                  OBUF (Prop_obuf_I_O)         3.753    14.265 r  LEDS_PISOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.265    LEDS_PISOS[3]
    F13                                                               r  LEDS_PISOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.720ns  (logic 4.157ns (47.670%)  route 4.563ns (52.330%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.415     7.198    u_piso_actual/piso_actual[2]
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.149    10.470    LEDS_DISPLAYS_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.047 r  LEDS_DISPLAYS_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.047    LEDS_DISPLAYS[0]
    T10                                                               r  LEDS_DISPLAYS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.339ns  (logic 4.172ns (50.027%)  route 4.167ns (49.973%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          0.894     6.724    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I1_O)        0.124     6.848 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.273    10.121    LEDS_PISO_deseado_OBUF[1]
    G13                  OBUF (Prop_obuf_I_O)         3.530    13.651 r  LEDS_PISO_deseado_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.651    LEDS_PISO_deseado[1]
    G13                                                               r  LEDS_PISO_deseado[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.039ns  (logic 4.126ns (51.328%)  route 3.913ns (48.672%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.476     7.258    u_piso_actual/piso_actual[1]
    SLICE_X1Y98          LUT3 (Prop_lut3_I1_O)        0.124     7.382 r  u_piso_actual/LEDS_PISOS_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.437     9.819    LEDS_PISOS_OBUF[1]
    E16                  OBUF (Prop_obuf_I_O)         3.546    13.365 r  LEDS_PISOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.365    LEDS_PISOS[1]
    E16                                                               r  LEDS_PISOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.972ns  (logic 4.398ns (55.169%)  route 3.574ns (44.831%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.710     5.312    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  u_piso_actual/u_piso_decoder/request_reg_reg[0]/Q
                         net (fo=10, routed)          0.904     6.734    u_piso_actual/u_piso_decoder/piso_deseado[0]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.150     6.884 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.670     9.554    LEDS_PISO_deseado_OBUF[3]
    H16                  OBUF (Prop_obuf_I_O)         3.730    13.284 r  LEDS_PISO_deseado_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.284    LEDS_PISO_deseado[3]
    H16                                                               r  LEDS_PISO_deseado[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISOS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.334ns (54.690%)  route 3.591ns (45.310%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          1.148     6.931    u_piso_actual/piso_actual[1]
    SLICE_X1Y94          LUT3 (Prop_lut3_I1_O)        0.153     7.084 r  u_piso_actual/LEDS_PISOS_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.442     9.526    LEDS_PISOS_OBUF[2]
    F16                  OBUF (Prop_obuf_I_O)         3.725    13.251 r  LEDS_PISOS_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.251    LEDS_PISOS[2]
    F16                                                               r  LEDS_PISOS[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.882ns  (logic 4.141ns (52.536%)  route 3.741ns (47.464%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDPE                                         r  u_piso_actual/piso_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDPE (Prop_fdpe_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[0]/Q
                         net (fo=15, routed)          0.856     6.639    u_piso_actual/piso_actual[0]
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.124     6.763 r  u_piso_actual/LEDS_DISPLAYS_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.885     9.648    LEDS_DISPLAYS_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.208 r  LEDS_DISPLAYS_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.208    LEDS_DISPLAYS[5]
    T11                                                               r  LEDS_DISPLAYS[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.860ns  (logic 4.130ns (52.550%)  route 3.729ns (47.450%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.724     5.327    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  u_piso_actual/piso_actual_reg[2]/Q
                         net (fo=16, routed)          1.415     7.198    u_piso_actual/piso_actual[2]
    SLICE_X1Y95          LUT2 (Prop_lut2_I0_O)        0.124     7.322 r  u_piso_actual/LEDS_DISPLAYS_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.314     9.636    LEDS_DISPLAYS_OBUF[0]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.186 r  LEDS_DISPLAYS_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.186    LEDS_DISPLAYS[3]
    K13                                                               r  LEDS_DISPLAYS[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.384ns  (logic 0.164ns (42.752%)  route 0.220ns (57.248%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=7, routed)           0.220     1.907    u_fsm/Q[3]
    SLICE_X2Y97          LDCE                                         r  u_fsm/LEDS_control_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.471ns  (logic 0.141ns (29.936%)  route 0.330ns (70.064%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q
                         net (fo=8, routed)           0.330     1.994    u_fsm/Q[5]
    SLICE_X2Y97          LDCE                                         r  u_fsm/LEDS_control_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.148ns (31.182%)  route 0.327ns (68.818%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.148     1.671 r  u_fsm/FSM_onehot_senial_estado_actual_reg[2]/Q
                         net (fo=10, routed)          0.327     1.998    u_fsm/Q[2]
    SLICE_X2Y97          LDCE                                         r  u_fsm/LEDS_control_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_fsm/LEDS_control_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.164ns (32.941%)  route 0.334ns (67.059%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=8, routed)           0.334     2.021    u_fsm/Q[1]
    SLICE_X2Y97          LDCE                                         r  u_fsm/LEDS_control_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.415ns (74.176%)  route 0.493ns (25.824%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[3]/Q
                         net (fo=7, routed)           0.493     2.180    LEDS_INDICADORES_ESTADOS_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.431 r  LEDS_INDICADORES_ESTADOS_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.431    LEDS_INDICADORES_ESTADOS[3]
    N14                                                               r  LEDS_INDICADORES_ESTADOS[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.964ns  (logic 1.400ns (71.287%)  route 0.564ns (28.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDCE (Prop_fdce_C_Q)         0.164     1.687 r  u_fsm/FSM_onehot_senial_estado_actual_reg[1]/Q
                         net (fo=8, routed)           0.564     2.251    LEDS_INDICADORES_ESTADOS_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.487 r  LEDS_INDICADORES_ESTADOS_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.487    LEDS_INDICADORES_ESTADOS[1]
    K15                                                               r  LEDS_INDICADORES_ESTADOS[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.987ns  (logic 1.362ns (68.551%)  route 0.625ns (31.449%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDPE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDPE (Prop_fdpe_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[0]/Q
                         net (fo=7, routed)           0.625     2.289    LEDS_INDICADORES_ESTADOS_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.511 r  LEDS_INDICADORES_ESTADOS_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.511    LEDS_INDICADORES_ESTADOS[0]
    H17                                                               r  LEDS_INDICADORES_ESTADOS[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/piso_actual_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_DISPLAYS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.489ns (72.530%)  route 0.564ns (27.470%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.603     1.522    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X4Y93          FDCE                                         r  u_piso_actual/piso_actual_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  u_piso_actual/piso_actual_reg[1]/Q
                         net (fo=17, routed)          0.235     1.899    u_piso_actual/piso_actual[1]
    SLICE_X1Y93          LUT3 (Prop_lut3_I0_O)        0.048     1.947 r  u_piso_actual/LEDS_DISPLAYS_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.329     2.275    LEDS_DISPLAYS_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.300     3.575 r  LEDS_DISPLAYS_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.575    LEDS_DISPLAYS[6]
    L18                                                               r  LEDS_DISPLAYS[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_PISO_deseado[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.241ns  (logic 1.462ns (65.218%)  route 0.780ns (34.782%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.599     1.518    u_piso_actual/u_piso_decoder/CLK_IBUF_BUFG
    SLICE_X2Y100         FDCE                                         r  u_piso_actual/u_piso_decoder/request_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y100         FDCE (Prop_fdce_C_Q)         0.148     1.666 f  u_piso_actual/u_piso_decoder/request_reg_reg[2]/Q
                         net (fo=10, routed)          0.134     1.801    u_piso_actual/u_piso_decoder/piso_deseado[2]
    SLICE_X2Y100         LUT3 (Prop_lut3_I2_O)        0.098     1.899 r  u_piso_actual/u_piso_decoder/LEDS_PISO_deseado_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.645     2.544    LEDS_PISO_deseado_OBUF[0]
    G16                  OBUF (Prop_obuf_I_O)         1.216     3.760 r  LEDS_PISO_deseado_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.760    LEDS_PISO_deseado[0]
    G16                                                               r  LEDS_PISO_deseado[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDS_INDICADORES_ESTADOS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.242ns  (logic 1.393ns (62.153%)  route 0.849ns (37.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.604     1.523    u_fsm/CLK_IBUF_BUFG
    SLICE_X1Y94          FDCE                                         r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDCE (Prop_fdce_C_Q)         0.141     1.664 r  u_fsm/FSM_onehot_senial_estado_actual_reg[5]/Q
                         net (fo=8, routed)           0.849     2.513    LEDS_INDICADORES_ESTADOS_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     3.765 r  LEDS_INDICADORES_ESTADOS_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.765    LEDS_INDICADORES_ESTADOS[5]
    V17                                                               r  LEDS_INDICADORES_ESTADOS[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           143 Endpoints
Min Delay           143 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 1.631ns (27.313%)  route 4.341ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.660     5.972    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y94          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[21]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 1.631ns (27.313%)  route 4.341ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.660     5.972    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y94          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 1.631ns (27.313%)  route 4.341ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.660     5.972    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y94          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.972ns  (logic 1.631ns (27.313%)  route 4.341ns (72.687%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.660     5.972    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y94          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.603     5.026    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y94          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.631ns (27.706%)  route 4.256ns (72.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.575     5.887    u_fsm/RESET
    SLICE_X4Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[13]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.631ns (27.706%)  route 4.256ns (72.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.575     5.887    u_fsm/RESET
    SLICE_X4Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[14]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.631ns (27.706%)  route 4.256ns (72.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.575     5.887    u_fsm/RESET
    SLICE_X4Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[15]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.887ns  (logic 1.631ns (27.706%)  route 4.256ns (72.294%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.575     5.887    u_fsm/RESET
    SLICE_X4Y89          FDCE                                         f  u_fsm/timer_cnt_espera_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_fsm/CLK_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  u_fsm/timer_cnt_espera_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.850ns  (logic 1.631ns (27.882%)  route 4.219ns (72.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.538     5.850    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            u_piso_actual/timer_cnt_piso_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.850ns  (logic 1.631ns (27.882%)  route 4.219ns (72.118%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           2.681     4.188    u_fsm/RESET_IBUF
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.124     4.312 f  u_fsm/FSM_onehot_senial_estado_actual[5]_i_3/O
                         net (fo=71, routed)          1.538     5.850    u_piso_actual/request_reg_reg[2]
    SLICE_X7Y90          FDCE                                         f  u_piso_actual/timer_cnt_piso_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          1.601     5.024    u_piso_actual/CLK_IBUF_BUFG
    SLICE_X7Y90          FDCE                                         r  u_piso_actual/timer_cnt_piso_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.298ns (42.082%)  route 0.410ns (57.918%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.410     0.663    u_fsm/S_presencia_IBUF
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.045     0.708 r  u_fsm/timer_cnt_espera[10]_i_1/O
                         net (fo=1, routed)           0.000     0.708    u_fsm/timer_cnt_espera[10]_i_1_n_0
    SLICE_X2Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[10]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.298ns (42.082%)  route 0.410ns (57.918%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.410     0.663    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.708 r  u_fsm/timer_cnt_espera[1]_i_1/O
                         net (fo=1, routed)           0.000     0.708    u_fsm/timer_cnt_espera[1]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[1]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.301ns (42.326%)  route 0.410ns (57.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.410     0.663    u_fsm/S_presencia_IBUF
    SLICE_X2Y88          LUT3 (Prop_lut3_I1_O)        0.048     0.711 r  u_fsm/timer_cnt_espera[12]_i_1/O
                         net (fo=1, routed)           0.000     0.711    u_fsm/timer_cnt_espera[12]_i_1_n_0
    SLICE_X2Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.875     2.040    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  u_fsm/timer_cnt_espera_reg[12]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.301ns (42.326%)  route 0.410ns (57.674%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.410     0.663    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.048     0.711 r  u_fsm/timer_cnt_espera[3]_i_1/O
                         net (fo=1, routed)           0.000     0.711    u_fsm/timer_cnt_espera[3]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[3]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.782ns  (logic 0.298ns (38.112%)  route 0.484ns (61.888%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.484     0.737    u_fsm/S_presencia_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.782 r  u_fsm/timer_cnt_espera[6]_i_1/O
                         net (fo=1, routed)           0.000     0.782    u_fsm/timer_cnt_espera[6]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[6]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.783ns  (logic 0.298ns (38.064%)  route 0.485ns (61.936%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.485     0.738    u_fsm/S_presencia_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.045     0.783 r  u_fsm/timer_cnt_espera[5]_i_1/O
                         net (fo=1, routed)           0.000     0.783    u_fsm/timer_cnt_espera[5]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[5]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.299ns (38.143%)  route 0.485ns (61.857%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.485     0.738    u_fsm/S_presencia_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.046     0.784 r  u_fsm/timer_cnt_espera[7]_i_1/O
                         net (fo=1, routed)           0.000     0.784    u_fsm/timer_cnt_espera[7]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[7]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.784ns  (logic 0.300ns (38.270%)  route 0.484ns (61.730%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.484     0.737    u_fsm/S_presencia_IBUF
    SLICE_X2Y87          LUT3 (Prop_lut3_I1_O)        0.047     0.784 r  u_fsm/timer_cnt_espera[8]_i_1/O
                         net (fo=1, routed)           0.000     0.784    u_fsm/timer_cnt_espera[8]_i_1_n_0
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.873     2.038    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  u_fsm/timer_cnt_espera_reg[8]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.298ns (37.530%)  route 0.496ns (62.470%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.496     0.749    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I0_O)        0.045     0.794 r  u_fsm/timer_cnt_espera[0]_i_1/O
                         net (fo=1, routed)           0.000     0.794    u_fsm/timer_cnt_espera[0]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[0]/C

Slack:                    inf
  Source:                 S_presencia
                            (input port)
  Destination:            u_fsm/timer_cnt_espera_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.298ns (34.812%)  route 0.558ns (65.188%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  S_presencia (IN)
                         net (fo=0)                   0.000     0.000    S_presencia
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  S_presencia_IBUF_inst/O
                         net (fo=36, routed)          0.558     0.811    u_fsm/S_presencia_IBUF
    SLICE_X2Y86          LUT3 (Prop_lut3_I1_O)        0.045     0.856 r  u_fsm/timer_cnt_espera[2]_i_1/O
                         net (fo=1, routed)           0.000     0.856    u_fsm/timer_cnt_espera[2]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_IBUF_BUFG_inst/O
                         net (fo=71, routed)          0.872     2.037    u_fsm/CLK_IBUF_BUFG
    SLICE_X2Y86          FDCE                                         r  u_fsm/timer_cnt_espera_reg[2]/C





