{ "Warning" "WCPT_CANNOT_CONTACT_SERVER" "1702@licserver.mrt.ac.lk " "Can't contact license server \"1702@licserver.mrt.ac.lk\" -- this server will be ignored." {  } {  } 0 292006 "Can't contact license server \"%1!s!\" -- this server will be ignored." 0 0 "Design Software" 0 -1 1625467297231 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625467297231 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625467297231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 05 12:11:37 2021 " "Processing started: Mon Jul 05 12:11:37 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625467297231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467297231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Singlecore-hasini -c Singlecore-hasini " "Command: quartus_map --read_settings_files=on --write_settings_files=off Singlecore-hasini -c Singlecore-hasini" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467297231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1625467297810 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1625467297810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit_tb " "Found entity 1: Control_Unit_tb" {  } { { "Control_Unit_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char7.v 1 1 " "Found 1 design units, including 1 entities, in source file char7.v" { { "Info" "ISGN_ENTITY_NAME" "1 char7 " "Found entity 1: char7" {  } { { "char7.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/char7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecore.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecore.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlecore " "Found entity 1: singlecore" {  } { { "singlecore.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/singlecore.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP " "Found entity 1: Module_RP_CP" {  } { { "Module_RP_CP.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_RP_CP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF " "Found entity 1: Module_RegF" {  } { { "Module_RegF.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_RegF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg " "Found entity 1: Module_Reg" {  } { { "Module_Reg.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_Reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define.v 0 0 " "Found 0 design units, including 0 entities, in source file define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core.v 1 1 " "Found 1 design units, including 1 entities, in source file core.v" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "core.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/core.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Control_Unit.v(21) " "Verilog HDL information at Control_Unit.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "clkdiv.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/clkdiv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/ALU.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iram.v 1 1 " "Found 1 design units, including 1 entities, in source file iram.v" { { "Info" "ISGN_ENTITY_NAME" "1 IRAM " "Found entity 1: IRAM" {  } { { "IRAM.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/IRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.v 1 1 " "Found 1 design units, including 1 entities, in source file dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "DRAM.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/DRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecore_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecore_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 singlecore_tb " "Found entity 1: singlecore_tb" {  } { { "singlecore_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/singlecore_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "BUS_MUX.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/BUS_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pointer_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pointer_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pointer_MUX " "Found entity 1: Pointer_MUX" {  } { { "Pointer_MUX.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Pointer_MUX.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_rp_cp_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file module_rp_cp_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RP_CP_tb " "Found entity 1: Module_RP_CP_tb" {  } { { "Module_RP_CP_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_RP_CP_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_reg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file module_reg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_Reg_tb " "Found entity 1: Module_Reg_tb" {  } { { "Module_Reg_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_Reg_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "module_regf_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file module_regf_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Module_RegF_tb " "Found entity 1: Module_RegF_tb" {  } { { "Module_RegF_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Module_RegF_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_tb " "Found entity 1: ALU_tb" {  } { { "ALU_tb.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/ALU_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467307242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467307242 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Control_Unit " "Elaborating entity \"Control_Unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1625467307321 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "WideOr11_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"WideOr11_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 20 " "Parameter WIDTH_A set to 20" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE Singlecore-hasini.Control_Unit0.rtl.mif " "Parameter INIT_FILE set to Singlecore-hasini.Control_Unit0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1625467307906 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1625467307906 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1625467307906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:WideOr11_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:WideOr11_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625467308149 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:WideOr11_rtl_0 " "Instantiated megafunction \"altsyncram:WideOr11_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 20 " "Parameter \"WIDTH_A\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE Singlecore-hasini.Control_Unit0.rtl.mif " "Parameter \"INIT_FILE\" = \"Singlecore-hasini.Control_Unit0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1625467308149 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1625467308149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l511.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l511.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l511 " "Found entity 1: altsyncram_l511" {  } { { "db/altsyncram_l511.tdf" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/db/altsyncram_l511.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1625467308196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467308196 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "WRT_en\[2\] GND " "Pin \"WRT_en\[2\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|WRT_en[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "WRT_en\[8\] GND " "Pin \"WRT_en\[8\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|WRT_en[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[1\] GND " "Pin \"INC_en\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[6\] GND " "Pin \"INC_en\[6\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[7\] GND " "Pin \"INC_en\[7\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[9\] GND " "Pin \"INC_en\[9\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[10\] GND " "Pin \"INC_en\[10\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[11\] GND " "Pin \"INC_en\[11\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INC_en\[12\] GND " "Pin \"INC_en\[12\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|INC_en[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RST_en\[0\] GND " "Pin \"RST_en\[0\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|RST_en[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RST_en\[1\] GND " "Pin \"RST_en\[1\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|RST_en[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEMCtrl\[3\] GND " "Pin \"MEMCtrl\[3\]\" is stuck at GND" {  } { { "Control_Unit.v" "" { Text "C:/Users/inesh/Documents/Singlecore-Hasini/Control_Unit.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1625467308644 "|Control_Unit|MEMCtrl[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1625467308644 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1625467308723 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/inesh/Documents/Singlecore-Hasini/output_files/Singlecore-hasini.map.smsg " "Generated suppressed messages file C:/Users/inesh/Documents/Singlecore-Hasini/output_files/Singlecore-hasini.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467309653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1625467309770 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1625467309770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "215 " "Implemented 215 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1625467309859 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1625467309859 ""} { "Info" "ICUT_CUT_TM_LCELLS" "126 " "Implemented 126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1625467309859 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1625467309859 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1625467309859 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625467309907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 05 12:11:49 2021 " "Processing ended: Mon Jul 05 12:11:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625467309907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625467309907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625467309907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1625467309907 ""}
