perf::PERF_COUNT_HW_CPU_CYCLES
perf::PERF_COUNT_HW_INSTRUCTIONS
perf::PERF_COUNT_HW_BRANCH_INSTRUCTIONS
perf::PERF_COUNT_HW_BRANCH_MISSES
perf::PERF_COUNT_HW_BUS_CYCLES
perf::PERF_COUNT_HW_REF_CPU_CYCLES
perf::PERF_COUNT_SW_PAGE_FAULTS
perf::PERF_COUNT_SW_CONTEXT_SWITCHES
perf::PERF_COUNT_SW_CPU_MIGRATIONS
perf::PERF_COUNT_HW_CACHE_L1D:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_L1D:READ:MISS
perf::PERF_COUNT_HW_CACHE_L1D:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_L1I:READ:MISS
perf::PERF_COUNT_HW_CACHE_LL:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_LL:READ:MISS
perf::PERF_COUNT_HW_CACHE_LL:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_LL:WRITE:MISS
perf::PERF_COUNT_HW_CACHE_DTLB:READ:ACCESS
perf::PERF_COUNT_HW_CACHE_DTLB:READ:MISS
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:ACCESS
perf::PERF_COUNT_HW_CACHE_DTLB:WRITE:MISS
CYCLE_ACTIVITY:CYCLES_L1D_MISS
CYCLE_ACTIVITY:CYCLES_L2_MISS
CYCLE_ACTIVITY:CYCLES_L3_MISS
CYCLE_ACTIVITY:STALLS_L1D_MISS
CYCLE_ACTIVITY:STALLS_L2_MISS
CYCLE_ACTIVITY:STALLS_L3_MISS
RESOURCE_STALLS
L2_RQSTS:ALL_DEMAND_DATA_RD
L2_RQSTS:DEMAND_DATA_RD_HIT
L2_RQSTS:DEMAND_DATA_RD_MISS
L2_RQSTS:ALL_RFO
L2_RQSTS:RFO_HIT
L2_RQSTS:RFO_MISS
L2_RQSTS:ALL_CODE_RD
L2_RQSTS:CODE_RD_HIT
L2_RQSTS:CODE_RD_MISS
L2_RQSTS:ALL_PF
L2_RQSTS:PF_HIT
L2_RQSTS:PF_MISS
L2_RQSTS:ALL_DEMAND_REFERENCES
L2_RQSTS:ALL_DEMAND_MISS
L2_RQSTS:REFERENCES
L2_RQSTS:MISS
OFFCORE_RESPONSE_0:DMND_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:DMND_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_0:DMND_CODE_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L2_DATA_RD:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L2_RFO:ANY_RESPONSE
OFFCORE_RESPONSE_0:PF_L1D_AND_SW:ANY_RESPONSE
