//  $Id: $
//  $Revision: $
//  $Date: $
//  $Author: $
//  Automatically generated by register_slave.pl version 45c456a
//

// ABSOLUTE Base address of each register
`define COUNTER_ALL_APB_REG_INTR_STATUS_ADDR 'h 44108000
`define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_ADDR 'h 44108004
`define COUNTER_ALL_APB_REG_INTR_CLR_ADDR 'h 44108008
`define COUNTER_ALL_APB_REG_INTR_SET_ADDR 'h 4410800C
`define COUNTER_ALL_APB_REG_INTR_MASK_SET_ADDR 'h 44108010
`define COUNTER_ALL_APB_REG_INTR_MASK_CLR_ADDR 'h 44108014
`define COUNTER_ALL_APB_REG_INTR_SRESET_ADDR 'h 44108018
`define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_ADDR 'h 44108040
`define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_ADDR 'h 44108044
`define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_ADDR 'h 44108048
`define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_ADDR 'h 4410804C
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_ADDR 'h 44108080
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_ADDR 'h 44108084
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_ADDR 'h 44108088
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_ADDR 'h 4410808C
`define COUNTER_ALL_APB_REG_ENABLE_C0_ADDR 'h 44108090
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_ADDR 'h 44108094
`define COUNTER_ALL_APB_REG_MUX_SEL_C0_ADDR 'h 44108098
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_ADDR 'h 441080A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_ADDR 'h 441080A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C0_ADDR 'h 441080A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C0_ADDR 'h 441080AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_ADDR 'h 441080B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_ADDR 'h 441080B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_ADDR 'h 441080B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_ADDR 'h 441080BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_ADDR 'h 441080C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_ADDR 'h 441080C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_ADDR 'h 441080C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_ADDR 'h 441080CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_ADDR 'h 441080D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_ADDR 'h 441080D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_ADDR 'h 441080DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_ADDR 'h 441080E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_ADDR 'h 441080E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_ADDR 'h 441080E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_ADDR 'h 441080EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_ADDR 'h 441080F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_ADDR 'h 441080F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_ADDR 'h 441080F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_ADDR 'h 441080FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_ADDR 'h 44108100
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_ADDR 'h 44108104
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_ADDR 'h 44108108
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_ADDR 'h 4410810C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_ADDR 'h 44108110
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_ADDR 'h 44108180
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_ADDR 'h 44108184
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_ADDR 'h 44108188
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_ADDR 'h 4410818C
`define COUNTER_ALL_APB_REG_ENABLE_C1_ADDR 'h 44108190
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_ADDR 'h 44108194
`define COUNTER_ALL_APB_REG_MUX_SEL_C1_ADDR 'h 44108198
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_ADDR 'h 441081A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_ADDR 'h 441081A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C1_ADDR 'h 441081A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C1_ADDR 'h 441081AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_ADDR 'h 441081B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_ADDR 'h 441081B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_ADDR 'h 441081B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_ADDR 'h 441081BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_ADDR 'h 441081C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_ADDR 'h 441081C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_ADDR 'h 441081C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_ADDR 'h 441081CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_ADDR 'h 441081D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_ADDR 'h 441081D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_ADDR 'h 441081DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_ADDR 'h 441081E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_ADDR 'h 441081E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_ADDR 'h 441081E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_ADDR 'h 441081EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_ADDR 'h 441081F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_ADDR 'h 441081F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_ADDR 'h 441081F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_ADDR 'h 441081FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_ADDR 'h 44108200
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_ADDR 'h 44108204
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_ADDR 'h 44108208
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_ADDR 'h 4410820C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_ADDR 'h 44108210
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_ADDR 'h 44108280
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_ADDR 'h 44108284
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_ADDR 'h 44108288
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_ADDR 'h 4410828C
`define COUNTER_ALL_APB_REG_ENABLE_C2_ADDR 'h 44108290
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_ADDR 'h 44108294
`define COUNTER_ALL_APB_REG_MUX_SEL_C2_ADDR 'h 44108298
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_ADDR 'h 441082A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_ADDR 'h 441082A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C2_ADDR 'h 441082A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C2_ADDR 'h 441082AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_ADDR 'h 441082B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_ADDR 'h 441082B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_ADDR 'h 441082B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_ADDR 'h 441082BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_ADDR 'h 441082C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_ADDR 'h 441082C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_ADDR 'h 441082C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_ADDR 'h 441082CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_ADDR 'h 441082D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_ADDR 'h 441082D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_ADDR 'h 441082DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_ADDR 'h 441082E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_ADDR 'h 441082E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_ADDR 'h 441082E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_ADDR 'h 441082EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_ADDR 'h 441082F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_ADDR 'h 441082F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_ADDR 'h 441082F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_ADDR 'h 441082FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_ADDR 'h 44108300
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_ADDR 'h 44108304
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_ADDR 'h 44108308
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_ADDR 'h 4410830C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_ADDR 'h 44108310
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_ADDR 'h 44108380
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_ADDR 'h 44108384
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_ADDR 'h 44108388
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_ADDR 'h 4410838C
`define COUNTER_ALL_APB_REG_ENABLE_C3_ADDR 'h 44108390
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_ADDR 'h 44108394
`define COUNTER_ALL_APB_REG_MUX_SEL_C3_ADDR 'h 44108398
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_ADDR 'h 441083A0
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_ADDR 'h 441083A4
`define COUNTER_ALL_APB_REG_SHADOW_REG_C3_ADDR 'h 441083A8
`define COUNTER_ALL_APB_REG_MODE_SEL_C3_ADDR 'h 441083AC
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_ADDR 'h 441083B0
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_ADDR 'h 441083B4
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_ADDR 'h 441083B8
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_ADDR 'h 441083BC
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_ADDR 'h 441083C0
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_ADDR 'h 441083C4
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_ADDR 'h 441083C8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_ADDR 'h 441083CC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_ADDR 'h 441083D0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_ADDR 'h 441083D8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_ADDR 'h 441083DC
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_ADDR 'h 441083E0
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_ADDR 'h 441083E4
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_ADDR 'h 441083E8
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_ADDR 'h 441083EC
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_ADDR 'h 441083F0
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_ADDR 'h 441083F4
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_ADDR 'h 441083F8
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_ADDR 'h 441083FC
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_ADDR 'h 44108400
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_ADDR 'h 44108404
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_ADDR 'h 44108408
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_ADDR 'h 4410840C
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_ADDR 'h 44108410

// Reset values for each register
`define COUNTER_ALL_APB_REG_INTR_STATUS_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_RST 32'h 00000001
`define COUNTER_ALL_APB_REG_INTR_CLR_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_INTR_SET_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_INTR_MASK_SET_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_INTR_MASK_CLR_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_INTR_SRESET_RST 1'h 0
`define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_RST 1'h 0
`define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_RST 1'h 0
`define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_RST 1'h 0
`define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_ENABLE_C0_RST 16'h 0000
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_RST 8'h 00
`define COUNTER_ALL_APB_REG_MUX_SEL_C0_RST 4'h 0
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_RST 30'h 00000000
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_RST 4'h 0
`define COUNTER_ALL_APB_REG_SHADOW_REG_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C0_RST 3'h 0
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_RST 6'h 00
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_RST 16'h 0000
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_RST 25'h 0000000
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_ENABLE_C1_RST 16'h 0000
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_RST 8'h 00
`define COUNTER_ALL_APB_REG_MUX_SEL_C1_RST 4'h 0
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_RST 30'h 00000000
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_RST 4'h 0
`define COUNTER_ALL_APB_REG_SHADOW_REG_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C1_RST 3'h 0
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_RST 6'h 00
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_RST 16'h 0000
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_RST 25'h 0000000
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_ENABLE_C2_RST 16'h 0000
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_RST 8'h 00
`define COUNTER_ALL_APB_REG_MUX_SEL_C2_RST 4'h 0
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_RST 30'h 00000000
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_RST 4'h 0
`define COUNTER_ALL_APB_REG_SHADOW_REG_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C2_RST 3'h 0
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_RST 6'h 00
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_RST 16'h 0000
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_RST 25'h 0000000
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_ENABLE_C3_RST 16'h 0000
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_RST 8'h 00
`define COUNTER_ALL_APB_REG_MUX_SEL_C3_RST 4'h 0
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_RST 30'h 00000000
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_RST 4'h 0
`define COUNTER_ALL_APB_REG_SHADOW_REG_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C3_RST 3'h 0
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_RST 6'h 00
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_RST 6'h 00
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_RST 16'h 0000
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_RST 25'h 0000000
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_RST 1'h 0
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_RST 5'h 00
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_RST 32'h 00000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_RST 32'h 00000000

// Mask Values
`define COUNTER_ALL_APB_REG_INTR_STATUS_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_INTR_MASK_STATUS_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_INTR_CLR_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_INTR_SET_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_INTR_MASK_SET_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_INTR_MASK_CLR_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_INTR_SRESET_MASK 1'b 1
`define COUNTER_ALL_APB_REG_GLOBAL_START_TRIGGER_MASK 1'b 1
`define COUNTER_ALL_APB_REG_GLOBAL_STOP_TRIGGER_MASK 1'b 1
`define COUNTER_ALL_APB_REG_GLOBAL_CLEAR_TRIGGER_MASK 1'b 1
`define COUNTER_ALL_APB_REG_GLOBAL_RESET_TRIGGER_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_ENABLE_C0_MASK 16'b 1111111100000001
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C0_MASK 8'b 11111111
`define COUNTER_ALL_APB_REG_MUX_SEL_C0_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C0_MASK 30'b 111111001111110011111100111111
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C0_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SHADOW_REG_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C0_MASK 3'b 111
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C0_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C0_MASK 6'b 000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C0_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C0_MASK 16'b 1111111111111111
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C0_MASK 25'b 1000000011111111111111111
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C0_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C0_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C0_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C0_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C0_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_ENABLE_C1_MASK 16'b 1111111100000001
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C1_MASK 8'b 11111111
`define COUNTER_ALL_APB_REG_MUX_SEL_C1_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C1_MASK 30'b 111111001111110011111100111111
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C1_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SHADOW_REG_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C1_MASK 3'b 111
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C1_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C1_MASK 6'b 000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C1_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C1_MASK 16'b 1111111111111111
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C1_MASK 25'b 1000000011111111111111111
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C1_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C1_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C1_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C1_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C1_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_ENABLE_C2_MASK 16'b 1111111100000001
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C2_MASK 8'b 11111111
`define COUNTER_ALL_APB_REG_MUX_SEL_C2_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C2_MASK 30'b 111111001111110011111100111111
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C2_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SHADOW_REG_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C2_MASK 3'b 111
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C2_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C2_MASK 6'b 000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C2_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C2_MASK 16'b 1111111111111111
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C2_MASK 25'b 1000000011111111111111111
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C2_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C2_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C2_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C2_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C2_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SINGLE_START_TRIGGER_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_STOP_TRIGGER_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_CLEAR_TRIGGER_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SINGLE_RESET_TRIGGER_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_ENABLE_C3_MASK 16'b 1111111100000001
`define COUNTER_ALL_APB_REG_SOFT_TRIGGER_CTRL_C3_MASK 8'b 11111111
`define COUNTER_ALL_APB_REG_MUX_SEL_C3_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SRC_SEL_EDGE_C3_MASK 30'b 111111001111110011111100111111
`define COUNTER_ALL_APB_REG_CTRL_SNAP_C3_MASK 4'b 1111
`define COUNTER_ALL_APB_REG_SHADOW_REG_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_MODE_SEL_C3_MASK 3'b 111
`define COUNTER_ALL_APB_REG_TARGET_REG_CTRL_C3_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A0_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A1_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_A2_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B0_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B1_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_TARGET_REG_B2_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_STATUS_C3_MASK 6'b 000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_OVERFLOW_CTRL_C3_MASK 6'b 111111
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A0_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A1_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_A2_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B0_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B1_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_CAPTURE_REG_B2_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SWITCH_MODE_ONEBIT_CNTS_C3_MASK 16'b 1111111111111111
`define COUNTER_ALL_APB_REG_WAVEFORM_MODE_AUTOMATIC_C3_MASK 25'b 1000000011111111111111111
`define COUNTER_ALL_APB_REG_SHIFTMODE_CTRL_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_CTRL_BITCNTS_C3_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_C3_MASK 32'b 11111111111111111111111111111111
`define COUNTER_ALL_APB_REG_SHIFTOUT_DATA_VALID_C3_MASK 1'b 1
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_CTRL_BITCNTS_C3_MASK 5'b 11111
`define COUNTER_ALL_APB_REG_SHIFTIN_DATA_C3_MASK 32'b 00000000000000000000000000000000
`define COUNTER_ALL_APB_REG_SHIFTIN_DATABITS_UPDATED_C3_MASK 32'b 00000000000000000000000000000000

// Field locations within each register
`define COUNTER_ALL_APB_REG_intr_status_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_status_counter_a_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_status_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_status_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_clr_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_clr_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_set_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_set_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_set_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_set_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_clr_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_mask_clr_counter_RANGE 31:0
`define COUNTER_ALL_APB_REG_intr_sreset_RANGE 0:0
`define COUNTER_ALL_APB_REG_intr_sreset_o_intrctrl_sreset_RANGE 0
`define COUNTER_ALL_APB_REG_intr_sreset_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_start_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_start_trigger_o_global_start_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_start_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_stop_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_stop_trigger_o_global_stop_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_stop_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_clear_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_clear_trigger_o_global_clear_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_clear_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_global_reset_trigger_RANGE 0:0
`define COUNTER_ALL_APB_REG_global_reset_trigger_o_global_reset_trigger_RANGE 0
`define COUNTER_ALL_APB_REG_global_reset_trigger_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_o_single_start_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_o_single_stop_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_o_single_clear_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_o_single_reset_trigger_c0_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c0_o_enable_c0_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c0_o_clk_ctrl_c0_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c0_o_soft_trigger_ctrl_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_o_mux_sel_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c0_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_start_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_start_c0_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_stop_c0_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_stop_c0_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_din0_c0_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_din0_c0_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_sel_din1_c0_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_o_src_edge_din1_c0_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c0_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_o_ctrl_snap_c0_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c0_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_shadow_reg_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c0_i_shadow_reg_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_o_mode_sel_c0_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c0_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_o_target_reg_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c0_o_target_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c0_o_target_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c0_o_target_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c0_o_target_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c0_o_target_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c0_o_target_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_o_capture_reg_status_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_o_capture_reg_overflow_ctrl_c0_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c0_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c0_i_capture_reg_a0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c0_i_capture_reg_a1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c0_i_capture_reg_a2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c0_i_capture_reg_b0_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c0_i_capture_reg_b1_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c0_i_capture_reg_b2_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c0_o_switch_mode_onebit_cnts_c0_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_waveform_mode_cnts_c0_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_capture_mode_cnts_c0_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_waveform_mode_automatic_sw_c0_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_o_capture_mode_automatic_sw_c0_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c0_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_o_shiftmode_ctrl_c0_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_o_shiftout_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c0_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c0_o_shiftout_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_o_shiftout_data_valid_c0_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c0_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_o_shiftin_data_ctrl_bitcnts_c0_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c0_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c0_i_shiftin_data_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c0_i_shiftin_databits_updated_c0_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_o_single_start_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_o_single_stop_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_o_single_clear_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_o_single_reset_trigger_c1_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c1_o_enable_c1_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c1_o_clk_ctrl_c1_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c1_o_soft_trigger_ctrl_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_o_mux_sel_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c1_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_start_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_start_c1_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_stop_c1_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_stop_c1_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_din0_c1_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_din0_c1_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_sel_din1_c1_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_o_src_edge_din1_c1_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c1_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_o_ctrl_snap_c1_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c1_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_shadow_reg_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c1_i_shadow_reg_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_o_mode_sel_c1_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c1_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_o_target_reg_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c1_o_target_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c1_o_target_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c1_o_target_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c1_o_target_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c1_o_target_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c1_o_target_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_o_capture_reg_status_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_o_capture_reg_overflow_ctrl_c1_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c1_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c1_i_capture_reg_a0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c1_i_capture_reg_a1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c1_i_capture_reg_a2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c1_i_capture_reg_b0_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c1_i_capture_reg_b1_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c1_i_capture_reg_b2_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c1_o_switch_mode_onebit_cnts_c1_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_waveform_mode_cnts_c1_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_capture_mode_cnts_c1_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_waveform_mode_automatic_sw_c1_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_o_capture_mode_automatic_sw_c1_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c1_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_o_shiftmode_ctrl_c1_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_o_shiftout_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c1_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c1_o_shiftout_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_o_shiftout_data_valid_c1_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c1_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_o_shiftin_data_ctrl_bitcnts_c1_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c1_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c1_i_shiftin_data_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c1_i_shiftin_databits_updated_c1_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_o_single_start_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_o_single_stop_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_o_single_clear_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_o_single_reset_trigger_c2_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c2_o_enable_c2_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c2_o_clk_ctrl_c2_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c2_o_soft_trigger_ctrl_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_o_mux_sel_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c2_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_start_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_start_c2_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_stop_c2_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_stop_c2_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_din0_c2_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_din0_c2_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_sel_din1_c2_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_o_src_edge_din1_c2_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c2_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_o_ctrl_snap_c2_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c2_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_shadow_reg_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c2_i_shadow_reg_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_o_mode_sel_c2_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c2_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_o_target_reg_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c2_o_target_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c2_o_target_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c2_o_target_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c2_o_target_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c2_o_target_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c2_o_target_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_o_capture_reg_status_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_o_capture_reg_overflow_ctrl_c2_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c2_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c2_i_capture_reg_a0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c2_i_capture_reg_a1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c2_i_capture_reg_a2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c2_i_capture_reg_b0_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c2_i_capture_reg_b1_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c2_i_capture_reg_b2_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c2_o_switch_mode_onebit_cnts_c2_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_waveform_mode_cnts_c2_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_capture_mode_cnts_c2_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_waveform_mode_automatic_sw_c2_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_o_capture_mode_automatic_sw_c2_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c2_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_o_shiftmode_ctrl_c2_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_o_shiftout_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c2_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c2_o_shiftout_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_o_shiftout_data_valid_c2_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c2_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_o_shiftin_data_ctrl_bitcnts_c2_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c2_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c2_i_shiftin_data_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c2_i_shiftin_databits_updated_c2_RANGE 31:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_o_single_start_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_start_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_o_single_stop_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_stop_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_o_single_clear_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_clear_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_o_single_reset_trigger_c3_RANGE 0
`define COUNTER_ALL_APB_REG_single_reset_trigger_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_enable_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_enable_c3_o_enable_c3_RANGE 0
`define COUNTER_ALL_APB_REG_enable_c3_o_clk_ctrl_c3_RANGE 15:8
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_soft_trigger_ctrl_c3_o_soft_trigger_ctrl_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_o_mux_sel_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_mux_sel_c3_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_RANGE 29:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_start_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_start_c3_RANGE 5:4
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_stop_c3_RANGE 11:8
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_stop_c3_RANGE 13:12
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_din0_c3_RANGE 19:16
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_din0_c3_RANGE 21:20
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_sel_din1_c3_RANGE 27:24
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_o_src_edge_din1_c3_RANGE 29:28
`define COUNTER_ALL_APB_REG_src_sel_edge_c3_dummy_field_RANGE 31:30
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_o_ctrl_snap_c3_RANGE 3:0
`define COUNTER_ALL_APB_REG_ctrl_snap_c3_dummy_field_RANGE 7:4
`define COUNTER_ALL_APB_REG_shadow_reg_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shadow_reg_c3_i_shadow_reg_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_o_mode_sel_c3_RANGE 2:0
`define COUNTER_ALL_APB_REG_mode_sel_c3_dummy_field_RANGE 7:3
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_o_target_reg_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_target_reg_ctrl_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_target_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a0_c3_o_target_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a1_c3_o_target_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_a2_c3_o_target_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b0_c3_o_target_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b1_c3_o_target_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_target_reg_b2_c3_o_target_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_o_capture_reg_status_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_status_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_o_capture_reg_overflow_ctrl_c3_RANGE 5:0
`define COUNTER_ALL_APB_REG_capture_reg_overflow_ctrl_c3_dummy_field_RANGE 7:6
`define COUNTER_ALL_APB_REG_capture_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a0_c3_i_capture_reg_a0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a1_c3_i_capture_reg_a1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_a2_c3_i_capture_reg_a2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b0_c3_i_capture_reg_b0_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b1_c3_i_capture_reg_b1_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_capture_reg_b2_c3_i_capture_reg_b2_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_switch_mode_onebit_cnts_c3_o_switch_mode_onebit_cnts_c3_RANGE 15:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_RANGE 24:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_waveform_mode_cnts_c3_RANGE 7:0
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_capture_mode_cnts_c3_RANGE 15:8
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_waveform_mode_automatic_sw_c3_RANGE 16
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_o_capture_mode_automatic_sw_c3_RANGE 24
`define COUNTER_ALL_APB_REG_waveform_mode_automatic_c3_dummy_field_RANGE 31:25
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_o_shiftmode_ctrl_c3_RANGE 0
`define COUNTER_ALL_APB_REG_shiftmode_ctrl_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_o_shiftout_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftout_data_ctrl_bitcnts_c3_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftout_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_c3_o_shiftout_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_RANGE 0:0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_o_shiftout_data_valid_c3_RANGE 0
`define COUNTER_ALL_APB_REG_shiftout_data_valid_c3_dummy_field_RANGE 7:1
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_o_shiftin_data_ctrl_bitcnts_c3_RANGE 4:0
`define COUNTER_ALL_APB_REG_shiftin_data_ctrl_bitcnts_c3_dummy_field_RANGE 7:5
`define COUNTER_ALL_APB_REG_shiftin_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_data_c3_i_shiftin_data_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c3_RANGE 31:0
`define COUNTER_ALL_APB_REG_shiftin_databits_updated_c3_i_shiftin_databits_updated_c3_RANGE 31:0



////////////////////////////////////////////////////////////////////////////////////////
//
//  $Log: counter_all_apb_reg_sim_def.h,v $
//  Revision 1.0  4/25/2018 0:39:17  register_slave.pl
//  Initial rev
//
//
////////////////////////////////////////////////////////////////////////////////////////
