/*
 * PHY and RADIO specific portion of Broadcom BCM43XX 802.11abgn
 * Networking Device Driver.
 *
 * Copyright 2020 Broadcom
 *
 * This program is the proprietary software of Broadcom and/or
 * its licensors, and may only be used, duplicated, modified or distributed
 * pursuant to the terms and conditions of a separate, written license
 * agreement executed between you and Broadcom (an "Authorized License").
 * Except as set forth in an Authorized License, Broadcom grants no license
 * (express or implied), right to use, or waiver of any kind with respect to
 * the Software, and Broadcom expressly reserves all rights in and to the
 * Software and all intellectual property rights therein.  IF YOU HAVE NO
 * AUTHORIZED LICENSE, THEN YOU HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY
 * WAY, AND SHOULD IMMEDIATELY NOTIFY BROADCOM AND DISCONTINUE ALL USE OF
 * THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 * constitutes the valuable trade secrets of Broadcom, and you shall use
 * all reasonable efforts to protect the confidentiality thereof, and to
 * use this information only in connection with your use of Broadcom
 * integrated circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED
 * "AS IS" AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES,
 * REPRESENTATIONS OR WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR
 * OTHERWISE, WITH RESPECT TO THE SOFTWARE.  BROADCOM SPECIFICALLY
 * DISCLAIMS ANY AND ALL IMPLIED WARRANTIES OF TITLE, MERCHANTABILITY,
 * NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF VIRUSES,
 * ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR
 * CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING
 * OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL
 * BROADCOM OR ITS LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL,
 * SPECIAL, INDIRECT, OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR
 * IN ANY WAY RELATING TO YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN
 * IF BROADCOM HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii)
 * ANY AMOUNT IN EXCESS OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF
 * OR U.S. $1, WHICHEVER IS GREATER. THESE LIMITATIONS SHALL APPLY
 * NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * $Id: wlc_phy_n.c 676445 2016-12-22 03:13:51Z $
 */

/* XXX WARNING: phy structure has been changed, read this first
 *
 * This submodule is for NPHY phy only. It depends on the common submodule wlc_phy_cmn.c
 *   This file was created(split out of wlc_phy.c) on 3/11/2009.
 *   The full cvs history inherited from old wlc_phy.c. cvs annotate -r 1.2084 wlc_phy_n.c
 *   Refer to wlc_phy_cmn.c for new structure
 */

#include <wlc_cfg.h>

#if NCONF != 0
#include <typedefs.h>
#include <qmath.h>
#include <bcmdefs.h>
#include <osl.h>
#include <bcmutils.h>
#include <siutils.h>
#include <bcmendian.h>
#include <wlioctl.h>
#include <wlc_phy_radio.h>
#include <bitfuncs.h>
#include <bcmdevs.h>
#include <bcmnvram.h>
#include <proto/802.11.h>
#include <sbchipc.h>
#include <hndpmu.h>
#include <bcmsrom_fmt.h>
#include <sbsprom.h>

#include <wlc_phy_hal.h>
#include <wlc_phy_int.h>
#include <phy_utils_math.h>
#include <phy_utils_var.h>
#include <phy_utils_reg.h>
#include <phy_rxgcrs_api.h>

#include <phy_n_rssi.h>

#include <wlc_phyreg_n.h>
#include <wlc_phytbl_n.h>
#include <wlc_phy_n.h>

#include "wlc_phy_extended_n.h"

/* Needed for saverestore functionality support *
 * for hardware VSDB                            *
*/
#ifdef WLSRVSDB
#include <saverestore.h>

enum {
	SRVSDB_RESTORE,
	SRVSDB_SAVE
};
enum {
	ENTER,
	EXIT
};

#endif /* end WLSRVSDB */

#ifdef CODE_OPT_4324
#define DEFAULT_DGAIN_2G 0x4000000
#define DEFAULT_DGAIN_5G 0x4000000
#define DEFAULT_DGAIN_5G_43241b0_1 0x5000000
#define DEFAULT_DGAIN_5G_43241b0_2 0x2000000
typedef struct _dgaintbl_opt {
	uint8 idx;
	uint32 val;
} dgaintbl_opt_t;
#endif /* code optimized for 4324 */

typedef struct _nphy_iqcal_params {
	uint16 txlpf;
	uint16 txgm;
	uint16 pga;
	uint16 pad;
	uint16 ipa;
	uint16 cal_gain;
	uint16 cal_gain1;
	uint16 ncorr[5];
} nphy_iqcal_params_t;

typedef struct _nphy_txiqcal_ladder {
	uint8 percent;
	uint8 g_env;
} nphy_txiqcal_ladder_t;

typedef struct {
	nphy_txgains_t gains;
	bool useindex;
	uint8 index;
} nphy_ipa_txcalgains_t;

typedef struct nphy_papd_restore_state_t {
	uint16 fbmix[NPHY_CORE_NUM];
	uint16 vga_master[NPHY_CORE_NUM];
	uint16 intpa_master[NPHY_CORE_NUM];
	uint16 afectrl[NPHY_CORE_NUM];
	uint16 afeoverride[NPHY_CORE_NUM];
	uint16 pwrup[NPHY_CORE_NUM];
	uint16 atten[NPHY_CORE_NUM];
	uint16 mm;
	uint16 tr2g_config1;
	uint16 tr2g_config1_core[NPHY_CORE_NUM];
	uint16 tr2g_config4_core[NPHY_CORE_NUM];
	uint16 reg10;
	uint16 reg20;
	uint16 reg21;
	uint16 reg29;
} nphy_papd_restore_state;

typedef struct _nphy_ipa_txrxgain {
	uint16 hpvga;
	uint16 lpf_biq1;
	uint16 lpf_biq0;
	uint16 lna2;
	uint16 lna1;
	int8 txpwrindex;
} nphy_ipa_txrxgain_t;

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz[]=
                                     { {0, 0, 0, 0, 0, 100},
                                       {0, 0, 0, 0, 0, 50},
                                       {0, 0, 0, 0, 0, -1},
                                       {0, 0, 0, 3, 0, -1},
                                       {0, 0, 3, 3, 0, -1},
                                       {0, 2, 3, 3, 0, -1}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz[]=
                                     { {0, 0, 0, 0, 0, 128},
                                       {0, 0, 0, 0, 0, 70},
                                       {0, 0, 0, 0, 0, 20},
                                       {0, 0, 0, 3, 0, 20},
                                       {0, 0, 3, 3, 0, 20},
                                       {0, 2, 3, 3, 0, 20}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz_rev7[]=
                                     { {0, 0, 0, 0, 0, 100},
                                       {0, 0, 0, 0, 0, 50},
                                       {0, 0, 0, 0, 0, -1},
                                       {0, 0, 0, 3, 0, -1},
                                       {0, 0, 3, 3, 0, -1},
                                       {0, 0, 5, 3, 0, -1}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz_rev7[]=
                                     { {0, 0, 0, 0, 0, 10},
                                       {0, 0, 0, 1, 0, 10},
                                       {0, 0, 1, 2, 0, 10},
                                       {0, 0, 1, 3, 0, 10},
                                       {0, 0, 4, 3, 0, 10},
                                       {0, 0, 6, 3, 0, 10}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz_rev19_en[]=
                                     { {0, 0, 0, 0, 0, 100},
                                       {0, 0, 0, 0, 0, 50},
                                       {0, 0, 0, 0, 0, 10},
                                       {0, 0, 6, 0, 0, 10},
                                       {0, 3, 6, 0, 0, 10},
                                       {0, 5, 6, 0, 0, 10}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_5GHz_rev19_dis[]=
                                     { {0, 0, 0, 0, 0, 72},
                                       {0, 0, 0, 0, 0, 72},
                                       {0, 0, 0, 0, 0, 62},
                                       {0, 0, 0, 0, 0, 42},
                                       {0, 0, 0, 1, 0, 42},
                                       {0, 0, 0, 0, 1, 42}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz_rev19_en[]=
                                     { {0, 0, 0, 0, 0, 70},
                                       {0, 0, 2, 0, 0, 40},
                                       {0, 0, 4, 0, 0, 10},
                                       {0, 0, 6, 0, 0, 10},
                                       {0, 3, 6, 0, 0, 10},
                                       {0, 5, 6, 0, 0, 10}
                                     };

nphy_ipa_txrxgain_t nphy_ipa_rxcal_gaintbl_2GHz_rev19_dis[]=
                                     { {0, 0, 0, 0, 0, 62},
                                       {0, 0, 0, 0, 1, 62},
                                       {0, 0, 0, 0, 1, 52},
                                       {0, 0, 0, 0, 1, 42},
                                       {0, 0, 1, 0, 1, 42},
                                       {0, 1, 1, 0, 1, 42}
                                     };

enum {
	NPHY_RXCAL_GAIN_INIT = 0,
	NPHY_RXCAL_GAIN_UP,
	NPHY_RXCAL_GAIN_DOWN
};

/**
 * The 4322newest filter was designed for improving the spectral mask margins in the 4324B0 iPA
 * chip. It is based on the 4322 filter, the response was shaped such that the outer subcarriers
 * were attenuated.
 */
uint16 NPHY_IPA_REV4_txdigi_filtcoeffs[][NPHY_NUM_DIG_FILT_COEFFS] = {
	/* #0: ofdm20 */
	{-377, 137, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201},
	/* #1: ofdm40 for 40MHz */
	{-77, 20, -98, 49, -93, 60, 56, 111, 56, 26, -5,
	26, 34, -32, 34},
	/* #2: cck gauss2.2 */
	{-360, 164, -376, 164, -1533, 576, 308, -314, 308,
	121, -73, 121, 91, 124, 91},
	/* #3: 4322 default 20mhz */
	{-295, 200, -363, 142, -1391, 826, 151, 301, 151,
	151, 301, 151, 602, -752, 602},
	/* #4: 4322 default 40mhz */
	{-92, 58, -96, 49, -104, 44, 17, 35, 17,
	12, 25, 12, 13, 27, 13},
	/* #5: a-band ofdm20 */
	{-375, 136, -399, 209, -1479, 949, 130, 260, 130,
	230, -44, 230, 201, -191, 201},
	/* #6 : Japan channel 14 (CCK) */
	{0xed9, 0xc8, 0xe95, 0x8e, 0xa91, 0x33a, 0x97, 0x12d, 0x97,
	0x97, 0x12d, 0x97, 0x25a, 0xd10, 0x25a},
	/* #7: ofdm40 sharper cut-off. ofdm22 in Tcl. */
	{-77, 20, -97, 47, -96, 59, 62, 122, 62, 20, -4,
	20, 32, -30, 32},
	/* #8: ofdm40 for 53572 / ofdm5 for 40MHz */
	{-77, 20, -98, 49, -93, 60, 76, 0, 0, 38, 24,
	4, 76, -82, 76},
	/* #9: ofdm20 for 43228 */
	{-375, 136, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201},
	/* #10: New cck filter for 43239 with better SM */
	{-337, 144, -376, 164, -1533, 576, 308, -235, 308,
	121, -73, 121, 91, 124, 91},
	/* #11: ofdm26 for 43217 */
	{-77, 20, -96, 49, -92, 60, 58, 99, 58,
	29, -18, 29, 58, -63, 58},
	/* #12: ofdm5 for 43217 20HMz */
	{-377, 137, -409, 213, -1517, 964, 93, 186, 93,
	230, -44, 230, 201, -191, 201},
	/* #13: ofdm20 for 43239 */
	{-352, 207, -255, 64, -1168, 433, 151, 301, 151,
	151, 24, 151, 602, -380, 602},
	/* #14: ofdm20 for 43217 */
	{-375, 136, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -191, 201},
	/* #15: ofdm3 */
	{-307, 82, -389, 189, -1529, 938, 256, 511, 256,
	102, -20, 102, 273, -260, 273},
	/* #16: ofdm20 for 43239 ofdmfilttype=2 */
	{-375, 136, -407, 208, -1527, 956, 93, 186, 93,
	230, -44, 230, 201, -150, 201},
	/* #17: 4324 addition : 4322newest */
	{-212, 104, -360, 142, -1391, 826, 151, 301, 151,
	230, -44, 230, 602, -662, 602},
	/* #18: 43242 addition : 4322newest40 */
	{-53, 26, -90, 36, -87, 52, 40, 80, 40,
	64, -12, 64, 64, -70, 64},
	/* #19: CCK gauss2.2: 4324b1gauss2.2_mod */
	{-360, 164, -376, 164, -1533, 576, 308, -314, 308,
	121, -73, 121, 45, 62, 45},
	/* #20: 4324x_MEDIA_FAMILY - 4322cdd 20 MHz - based on 4322newest */
	/* gain increased on stage 1 by 1.35dB */
	{-212, 104, -360, 142, -1391, 826, 204, 406, 204,
	230, -44, 230, 602, -662, 602},
	/* #21: 4324x_MEDIA_FAMILY - ofdm3 for 40 MHz */
	{-77, 20, -97, 47, -96, 59, 64, 127, 64,
	20, -4, 20, 32, -30, 32},
	/* #22: 4324x_media_family_cck - gauss2.2 except for the last stage */
	/* coefficients reducing gain by 3 dB */
	{-360, 164, -376, 164, -1533, 576, 308, -314, 308,
	121, -73, 121, 65, 89, 65},
	/* #23: 4324B1/B3 epa - gauss6 except for last stage */
	/* coefficients reducing gain by 3 dB */
	{-299, 164, -368, 164, -1530, 576, 103, 129, 103,
	128, 235, 128, 88, -57, 88},
	/* #24: OFDM26 40 MHz filter */
	{-77, 20, -96, 49, -92, 60, 58, 99, 58, 29, -18,
	29, 58, -63, 58},
	/* #25: OFDM6 40 MHz filter */
	{-93, 60, -77, 20, -98, 49, 51, 68, 51, 51, -18,
	51, 26, -22, 26},
	/* #26: OFDM8 40 MHZ Filter */
	{-93, 60, -77, 20, -98, 49, 49, 68, 49, 49, -39,
	49, 25, -7, 25},
	/* #27: 4322mod1_4324x_epa filter 20 MHz */
	{-295, 200, -363, 142, -1391, 826, 201, 401, 201, 307,
	-59, 307, 452, -552, 452},
	/* #28: OFDM1 20MHz filter */
	{-377, 137, -404, 189, -1553, 919, 39, 79, 39, 91,
	183, 92, 91, 183, 91},
	/* #29: 4324x_EPA_40MHz Filter */
	{-74, 50, -91, 36, -87, 52, 50, 100, 50, 77, -12,
	77, 44, -55, 44},
	/* #30: 4322mod2_4324x_epa for 20MHz Filter */
	{-350, 200, -363, 142, -1300, 826, 189, 328, 189, 288, -55,
	288, 424, -518, 424}
};
/* %%%%%% channel/radio */

typedef struct nphy_sfo_cfg {
	uint16 PHY_BW1a;
	uint16 PHY_BW2;
	uint16 PHY_BW3;
	uint16 PHY_BW4;
	uint16 PHY_BW5;
	uint16 PHY_BW6;
} nphy_sfo_cfg_t;

/* %%%%%% tx gain table */
/* Default LNA gain values for the NPHY */
static int16 nphy_def_lnagains[] = {-2, 10, 19, 25};

/* Slope and Y-intercept of the LNA gain line */
static int32 nphy_lnagain_est0[] = {-315, 40370}; /* 13 bit precision (-.0384, 4.9280) */
static int32 nphy_lnagain_est1[] = {-224, 23242}; /* 13 bit precision (-.0273, 2.8372) */

/**
 * IQCAL parameters for various Tx gain settings
 * tx_gains and intervals for given target tx_gains (for 2G and 5G bands)
 * Table format:
 *    Target, TxGm, PGA, PAD, N_search_log2 for CalType 0/1/2/3
 * PR 39087: larger cal gains for small nominal gain values (removed again)
 */
static const uint16 tbl_iqcal_gainparams_nphy[2][NPHY_IQCAL_NUMGAINS][8] = {
	{ /* 2G table */
	{0x000, 0, 0, 2, 0x69, 0x69, 0x69, 0x69},
	{0x700, 7, 0, 0, 0x69, 0x69, 0x69, 0x69},
	{0x710, 7, 1, 0, 0x68, 0x68, 0x68, 0x68},
	{0x720, 7, 2, 0, 0x67, 0x67, 0x67, 0x67},
	{0x730, 7, 3, 0, 0x66, 0x66, 0x66, 0x66},
	{0x740, 7, 4, 0, 0x65, 0x65, 0x65, 0x65},
	{0x741, 7, 4, 1, 0x65, 0x65, 0x65, 0x65},
	{0x742, 7, 4, 2, 0x65, 0x65, 0x65, 0x65},
	{0x743, 7, 4, 3, 0x65, 0x65, 0x65, 0x65}
	},
	{ /* 5G table */
	{0x000, 7, 0, 0, 0x79, 0x79, 0x79, 0x79},
	{0x700, 7, 0, 0, 0x79, 0x79, 0x79, 0x79},
	{0x710, 7, 1, 0, 0x79, 0x79, 0x79, 0x79},
	{0x720, 7, 2, 0, 0x78, 0x78, 0x78, 0x78},
	{0x730, 7, 3, 0, 0x78, 0x78, 0x78, 0x78},
	{0x740, 7, 4, 0, 0x78, 0x78, 0x78, 0x78},
	{0x741, 7, 4, 1, 0x78, 0x78, 0x78, 0x78},
	{0x742, 7, 4, 2, 0x78, 0x78, 0x78, 0x78},
	{0x743, 7, 4, 3, 0x78, 0x78, 0x78, 0x78}
	}
};

/**
 * NPHY tx power gain table
 * SEE: src/tools/47xxtcl/gaintable_11n.tcl r2.14
 *
 * PR 39409 WAR : use DAC gain instead of bb_mult for fine gain steps so that 11b
 *                frames get fine gain control
 *
 * PR 41772 fix : approximate DAC gain steps as 0.5dB
 *                (actually between 0.5-0.7dB; previously had assumed to be 0.4dB / LSB)
 */
static const uint32 nphy_tpc_txgain[] = {
	0x03cc2b44, 0x03cc2b42, 0x03cc2a44, 0x03cc2a42,
	0x03cc2944, 0x03c82b44, 0x03c82b42, 0x03c82a44,
	0x03c82a42, 0x03c82944, 0x03c82942, 0x03c82844,
	0x03c82842, 0x03c42b44, 0x03c42b42, 0x03c42a44,
	0x03c42a42, 0x03c42944, 0x03c42942, 0x03c42844,
	0x03c42842, 0x03c42744, 0x03c42742, 0x03c42644,
	0x03c42642, 0x03c42544, 0x03c42542, 0x03c42444,
	0x03c42442, 0x03c02b44, 0x03c02b42, 0x03c02a44,
	0x03c02a42, 0x03c02944, 0x03c02942, 0x03c02844,
	0x03c02842, 0x03c02744, 0x03c02742, 0x03b02b44,
	0x03b02b42, 0x03b02a44, 0x03b02a42, 0x03b02944,
	0x03b02942, 0x03b02844, 0x03b02842, 0x03b02744,
	0x03b02742, 0x03b02644, 0x03b02642, 0x03b02544,
	0x03b02542, 0x03a02b44, 0x03a02b42, 0x03a02a44,
	0x03a02a42, 0x03a02944, 0x03a02942, 0x03a02844,
	0x03a02842, 0x03a02744, 0x03a02742, 0x03902b44,
	0x03902b42, 0x03902a44, 0x03902a42, 0x03902944,
	0x03902942, 0x03902844, 0x03902842, 0x03902744,
	0x03902742, 0x03902644, 0x03902642, 0x03902544,
	0x03902542, 0x03802b44, 0x03802b42, 0x03802a44,
	0x03802a42, 0x03802944, 0x03802942, 0x03802844,
	0x03802842, 0x03802744, 0x03802742, 0x03802644,
	0x03802642, 0x03802544, 0x03802542, 0x03802444,
	0x03802442, 0x03802344, 0x03802342, 0x03802244,
	0x03802242, 0x03802144, 0x03802142, 0x03802044,
	0x03802042, 0x03801f44, 0x03801f42, 0x03801e44,
	0x03801e42, 0x03801d44, 0x03801d42, 0x03801c44,
	0x03801c42, 0x03801b44, 0x03801b42, 0x03801a44,
	0x03801a42, 0x03801944, 0x03801942, 0x03801844,
	0x03801842, 0x03801744, 0x03801742, 0x03801644,
	0x03801642, 0x03801544, 0x03801542, 0x03801444,
	0x03801442, 0x03801344, 0x03801342, 0x00002b00
	};

/** lo_scale compensates digital LO coeffs for changes in DAC gain based on tx_gain_entries table */
static const uint16 nphy_tpc_loscale[] = {
	256, 256, 271, 271, 287, 256, 256, 271,
	271, 287, 287, 304, 304, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 341,
	341, 362, 362, 383, 383, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 256,
	256, 271, 271, 287, 287, 304, 304, 322,
	322, 341, 341, 362, 362, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 256,
	256, 271, 271, 287, 287, 304, 304, 322,
	322, 341, 341, 362, 362, 256, 256, 271,
	271, 287, 287, 304, 304, 322, 322, 341,
	341, 362, 362, 383, 383, 406, 406, 430,
	430, 455, 455, 482, 482, 511, 511, 541,
	541, 573, 573, 607, 607, 643, 643, 681,
	681, 722, 722, 764, 764, 810, 810, 858,
	858, 908, 908, 962, 962, 1019, 1019, 256
	};

/**
 * NPHY tx power gain table for BCM4322(2056) use PAD to provide gross gain and bb_mult
 * for fine gain steps.
 */

static uint32 nphy_tpc_txgain_ipa[] = {
	0x5ff7002d, 0x5ff7002b, 0x5ff7002a, 0x5ff70029,
	0x5ff70028, 0x5ff70027, 0x5ff70026, 0x5ff70025,
	0x5ef7002d, 0x5ef7002b, 0x5ef7002a, 0x5ef70029,
	0x5ef70028, 0x5ef70027, 0x5ef70026, 0x5ef70025,
	0x5df7002d, 0x5df7002b, 0x5df7002a, 0x5df70029,
	0x5df70028, 0x5df70027, 0x5df70026, 0x5df70025,
	0x5cf7002d, 0x5cf7002b, 0x5cf7002a, 0x5cf70029,
	0x5cf70028, 0x5cf70027, 0x5cf70026, 0x5cf70025,
	0x5bf7002d, 0x5bf7002b, 0x5bf7002a, 0x5bf70029,
	0x5bf70028, 0x5bf70027, 0x5bf70026, 0x5bf70025,
	0x5af7002d, 0x5af7002b, 0x5af7002a, 0x5af70029,
	0x5af70028, 0x5af70027, 0x5af70026, 0x5af70025,
	0x59f7002d, 0x59f7002b, 0x59f7002a, 0x59f70029,
	0x59f70028, 0x59f70027, 0x59f70026, 0x59f70025,
	0x58f7002d, 0x58f7002b, 0x58f7002a, 0x58f70029,
	0x58f70028, 0x58f70027, 0x58f70026, 0x58f70025,
	0x57f7002d, 0x57f7002b, 0x57f7002a, 0x57f70029,
	0x57f70028, 0x57f70027, 0x57f70026, 0x57f70025,
	0x56f7002d, 0x56f7002b, 0x56f7002a, 0x56f70029,
	0x56f70028, 0x56f70027, 0x56f70026, 0x56f70025,
	0x55f7002d, 0x55f7002b, 0x55f7002a, 0x55f70029,
	0x55f70028, 0x55f70027, 0x55f70026, 0x55f70025,
	0x54f7002d, 0x54f7002b, 0x54f7002a, 0x54f70029,
	0x54f70028, 0x54f70027, 0x54f70026, 0x54f70025,
	0x53f7002d, 0x53f7002b, 0x53f7002a, 0x53f70029,
	0x53f70028, 0x53f70027, 0x53f70026, 0x53f70025,
	0x52f7002d, 0x52f7002b, 0x52f7002a, 0x52f70029,
	0x52f70028, 0x52f70027, 0x52f70026, 0x52f70025,
	0x51f7002d, 0x51f7002b, 0x51f7002a, 0x51f70029,
	0x51f70028, 0x51f70027, 0x51f70026, 0x51f70025,
	0x50f7002d, 0x50f7002b, 0x50f7002a, 0x50f70029,
	0x50f70028, 0x50f70027, 0x50f70026, 0x50f70025
};

static uint32 nphy_tpc_txgain_ipa_rev5[] = {
	0x1ff7002d, 0x1ff7002b, 0x1ff7002a, 0x1ff70029,
	0x1ff70028, 0x1ff70027, 0x1ff70026, 0x1ff70025,
	0x1ef7002d, 0x1ef7002b, 0x1ef7002a, 0x1ef70029,
	0x1ef70028, 0x1ef70027, 0x1ef70026, 0x1ef70025,
	0x1df7002d, 0x1df7002b, 0x1df7002a, 0x1df70029,
	0x1df70028, 0x1df70027, 0x1df70026, 0x1df70025,
	0x1cf7002d, 0x1cf7002b, 0x1cf7002a, 0x1cf70029,
	0x1cf70028, 0x1cf70027, 0x1cf70026, 0x1cf70025,
	0x1bf7002d, 0x1bf7002b, 0x1bf7002a, 0x1bf70029,
	0x1bf70028, 0x1bf70027, 0x1bf70026, 0x1bf70025,
	0x1af7002d, 0x1af7002b, 0x1af7002a, 0x1af70029,
	0x1af70028, 0x1af70027, 0x1af70026, 0x1af70025,
	0x19f7002d, 0x19f7002b, 0x19f7002a, 0x19f70029,
	0x19f70028, 0x19f70027, 0x19f70026, 0x19f70025,
	0x18f7002d, 0x18f7002b, 0x18f7002a, 0x18f70029,
	0x18f70028, 0x18f70027, 0x18f70026, 0x18f70025,
	0x17f7002d, 0x17f7002b, 0x17f7002a, 0x17f70029,
	0x17f70028, 0x17f70027, 0x17f70026, 0x17f70025,
	0x16f7002d, 0x16f7002b, 0x16f7002a, 0x16f70029,
	0x16f70028, 0x16f70027, 0x16f70026, 0x16f70025,
	0x15f7002d, 0x15f7002b, 0x15f7002a, 0x15f70029,
	0x15f70028, 0x15f70027, 0x15f70026, 0x15f70025,
	0x14f7002d, 0x14f7002b, 0x14f7002a, 0x14f70029,
	0x14f70028, 0x14f70027, 0x14f70026, 0x14f70025,
	0x13f7002d, 0x13f7002b, 0x13f7002a, 0x13f70029,
	0x13f70028, 0x13f70027, 0x13f70026, 0x13f70025,
	0x12f7002d, 0x12f7002b, 0x12f7002a, 0x12f70029,
	0x12f70028, 0x12f70027, 0x12f70026, 0x12f70025,
	0x11f7002d, 0x11f7002b, 0x11f7002a, 0x11f70029,
	0x11f70028, 0x11f70027, 0x11f70026, 0x11f70025,
	0x10f7002d, 0x10f7002b, 0x10f7002a, 0x10f70029,
	0x10f70028, 0x10f70027, 0x10f70026, 0x10f70025
};

static uint32 nphy_tpc_txgain_ipa_rev6[] = {
	0x0ff7002d, 0x0ff7002b, 0x0ff7002a, 0x0ff70029,
	0x0ff70028, 0x0ff70027, 0x0ff70026, 0x0ff70025,
	0x0ef7002d, 0x0ef7002b, 0x0ef7002a, 0x0ef70029,
	0x0ef70028, 0x0ef70027, 0x0ef70026, 0x0ef70025,
	0x0df7002d, 0x0df7002b, 0x0df7002a, 0x0df70029,
	0x0df70028, 0x0df70027, 0x0df70026, 0x0df70025,
	0x0cf7002d, 0x0cf7002b, 0x0cf7002a, 0x0cf70029,
	0x0cf70028, 0x0cf70027, 0x0cf70026, 0x0cf70025,
	0x0bf7002d, 0x0bf7002b, 0x0bf7002a, 0x0bf70029,
	0x0bf70028, 0x0bf70027, 0x0bf70026, 0x0bf70025,
	0x0af7002d, 0x0af7002b, 0x0af7002a, 0x0af70029,
	0x0af70028, 0x0af70027, 0x0af70026, 0x0af70025,
	0x09f7002d, 0x09f7002b, 0x09f7002a, 0x09f70029,
	0x09f70028, 0x09f70027, 0x09f70026, 0x09f70025,
	0x08f7002d, 0x08f7002b, 0x08f7002a, 0x08f70029,
	0x08f70028, 0x08f70027, 0x08f70026, 0x08f70025,
	0x07f7002d, 0x07f7002b, 0x07f7002a, 0x07f70029,
	0x07f70028, 0x07f70027, 0x07f70026, 0x07f70025,
	0x06f7002d, 0x06f7002b, 0x06f7002a, 0x06f70029,
	0x06f70028, 0x06f70027, 0x06f70026, 0x06f70025,
	0x05f7002d, 0x05f7002b, 0x05f7002a, 0x05f70029,
	0x05f70028, 0x05f70027, 0x05f70026, 0x05f70025,
	0x04f7002d, 0x04f7002b, 0x04f7002a, 0x04f70029,
	0x04f70028, 0x04f70027, 0x04f70026, 0x04f70025,
	0x03f7002d, 0x03f7002b, 0x03f7002a, 0x03f70029,
	0x03f70028, 0x03f70027, 0x03f70026, 0x03f70025,
	0x02f7002d, 0x02f7002b, 0x02f7002a, 0x02f70029,
	0x02f70028, 0x02f70027, 0x02f70026, 0x02f70025,
	0x01f7002d, 0x01f7002b, 0x01f7002a, 0x01f70029,
	0x01f70028, 0x01f70027, 0x01f70026, 0x01f70025,
	0x00f7002d, 0x00f7002b, 0x00f7002a, 0x00f70029,
	0x00f70028, 0x00f70027, 0x00f70026, 0x00f70025
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev3[] = {
	0x70ff0040, 0x70f7003e, 0x70ef003b, 0x70e70039,
	0x70df0037, 0x70d70036, 0x70cf0033, 0x70c70032,
	0x70bf0031, 0x70b7002f, 0x70af002e, 0x70a7002d,
	0x709f002d, 0x7097002c, 0x708f002c, 0x7087002c,
	0x707f002b, 0x7077002c, 0x706f002c, 0x7067002d,
	0x705f002e, 0x705f002b, 0x705f0029, 0x7057002a,
	0x70570028, 0x704f002a, 0x7047002c, 0x7047002a,
	0x70470028, 0x70470026, 0x70470024, 0x70470022,
	0x7047001f, 0x70370027, 0x70370024, 0x70370022,
	0x70370020, 0x7037001f, 0x7037001d, 0x7037001b,
	0x7037001a, 0x70370018, 0x70370017, 0x7027001e,
	0x7027001d, 0x7027001a, 0x701f0024, 0x701f0022,
	0x701f0020, 0x701f001f, 0x701f001d, 0x701f001b,
	0x701f001a, 0x701f0018, 0x701f0017, 0x701f0015,
	0x701f0014, 0x701f0013, 0x701f0012, 0x701f0011,
	0x70170019, 0x70170018, 0x70170016, 0x70170015,
	0x70170014, 0x70170013, 0x70170012, 0x70170010,
	0x70170010, 0x7017000f, 0x700f001d, 0x700f001b,
	0x700f001a, 0x700f0018, 0x700f0017, 0x700f0015,
	0x700f0015, 0x700f0013, 0x700f0013, 0x700f0011,
	0x700f0010, 0x700f0010, 0x700f000f, 0x700f000e,
	0x700f000d, 0x700f000c, 0x700f000b, 0x700f000b,
	0x700f000b, 0x700f000a, 0x700f0009, 0x700f0009,
	0x700f0009, 0x700f0008, 0x700f0007, 0x700f0007,
	0x700f0006, 0x700f0006, 0x700f0006, 0x700f0006,
	0x700f0005, 0x700f0005, 0x700f0005, 0x700f0004,
	0x700f0004, 0x700f0004, 0x700f0004, 0x700f0004,
	0x700f0004, 0x700f0003, 0x700f0003, 0x700f0003,
	0x700f0003, 0x700f0002, 0x700f0002, 0x700f0002,
	0x700f0002, 0x700f0002, 0x700f0002, 0x700f0001,
	0x700f0001, 0x700f0001, 0x700f0001, 0x700f0001,
	0x700f0001, 0x700f0001, 0x700f0001, 0x700f0001
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev4n6[] = {
	0xf0ff0040, 0xf0f7003e, 0xf0ef003b, 0xf0e70039,
	0xf0df0037, 0xf0d70036, 0xf0cf0033, 0xf0c70032,
	0xf0bf0031, 0xf0b7002f, 0xf0af002e, 0xf0a7002d,
	0xf09f002d, 0xf097002c, 0xf08f002c, 0xf087002c,
	0xf07f002b, 0xf077002c, 0xf06f002c, 0xf067002d,
	0xf05f002e, 0xf05f002b, 0xf05f0029, 0xf057002a,
	0xf0570028, 0xf04f002a, 0xf047002c, 0xf047002a,
	0xf0470028, 0xf0470026, 0xf0470024, 0xf0470022,
	0xf047001f, 0xf0370027, 0xf0370024, 0xf0370022,
	0xf0370020, 0xf037001f, 0xf037001d, 0xf037001b,
	0xf037001a, 0xf0370018, 0xf0370017, 0xf027001e,
	0xf027001d, 0xf027001a, 0xf01f0024, 0xf01f0022,
	0xf01f0020, 0xf01f001f, 0xf01f001d, 0xf01f001b,
	0xf01f001a, 0xf01f0018, 0xf01f0017, 0xf01f0015,
	0xf01f0014, 0xf01f0013, 0xf01f0012, 0xf01f0011,
	0xf0170019, 0xf0170018, 0xf0170016, 0xf0170015,
	0xf0170014, 0xf0170013, 0xf0170012, 0xf0170010,
	0xf0170010, 0xf017000f, 0xf00f001d, 0xf00f001b,
	0xf00f001a, 0xf00f0018, 0xf00f0017, 0xf00f0015,
	0xf00f0015, 0xf00f0013, 0xf00f0013, 0xf00f0011,
	0xf00f0010, 0xf00f0010, 0xf00f000f, 0xf00f000e,
	0xf00f000d, 0xf00f000c, 0xf00f000b, 0xf00f000b,
	0xf00f000b, 0xf00f000a, 0xf00f0009, 0xf00f0009,
	0xf00f0009, 0xf00f0008, 0xf00f0007, 0xf00f0007,
	0xf00f0006, 0xf00f0006, 0xf00f0006, 0xf00f0006,
	0xf00f0005, 0xf00f0005, 0xf00f0005, 0xf00f0004,
	0xf00f0004, 0xf00f0004, 0xf00f0004, 0xf00f0004,
	0xf00f0004, 0xf00f0003, 0xf00f0003, 0xf00f0003,
	0xf00f0003, 0xf00f0002, 0xf00f0002, 0xf00f0002,
	0xf00f0002, 0xf00f0002, 0xf00f0002, 0xf00f0001,
	0xf00f0001, 0xf00f0001, 0xf00f0001, 0xf00f0001,
	0xf00f0001, 0xf00f0001, 0xf00f0001, 0xf00f0001
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5[] = {
	0x30ff0031, 0x30e70031, 0x30e7002e, 0x30cf002e,
	0x30bf002e, 0x30af002e, 0x309f002f, 0x307f0033,
	0x307f0031, 0x307f002e, 0x3077002e, 0x306f002e,
	0x3067002e, 0x305f002f, 0x30570030, 0x3057002d,
	0x304f002e, 0x30470031, 0x3047002e, 0x3047002c,
	0x30470029, 0x303f002c, 0x303f0029, 0x3037002d,
	0x3037002a, 0x30370028, 0x302f002c, 0x302f002a,
	0x302f0028, 0x302f0026, 0x3027002c, 0x30270029,
	0x30270027, 0x30270025, 0x30270023, 0x301f002c,
	0x301f002a, 0x301f0028, 0x301f0025, 0x301f0024,
	0x301f0022, 0x301f001f, 0x3017002d, 0x3017002b,
	0x30170028, 0x30170026, 0x30170024, 0x30170022,
	0x30170020, 0x3017001e, 0x3017001d, 0x3017001b,
	0x3017001a, 0x30170018, 0x30170017, 0x30170015,
	0x300f002c, 0x300f0029, 0x300f0027, 0x300f0024,
	0x300f0022, 0x300f0021, 0x300f001f, 0x300f001d,
	0x300f001b, 0x300f001a, 0x300f0018, 0x300f0017,
	0x300f0016, 0x300f0015, 0x300f0115, 0x300f0215,
	0x300f0315, 0x300f0415, 0x300f0515, 0x300f0615,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715,
	0x300f0715, 0x300f0715, 0x300f0715, 0x300f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v1[] = {
	0x707f0030, 0x707f002d, 0x707f002b, 0x7077002b,
	0x706f002b, 0x7067002b, 0x705f002c, 0x7057002d,
	0x7057002a, 0x704f002b, 0x7047002d, 0x7047002b,
	0x70470029, 0x70470026, 0x703f0029, 0x703f0027,
	0x7037002a, 0x70370027, 0x70370025, 0x702f0029,
	0x702f0027, 0x702f0025, 0x702f0023, 0x70270029,
	0x70270027, 0x70270025, 0x70270023, 0x70270021,
	0x701f0029, 0x701f0027, 0x701f0025, 0x701f0023,
	0x701f0021, 0x701f001f, 0x701f001d, 0x7017002a,
	0x70170028, 0x70170025, 0x70170023, 0x70170021,
	0x7017001f, 0x7017001e, 0x7017001c, 0x7017001b,
	0x70170019, 0x70170018, 0x70170017, 0x70170015,
	0x70170014, 0x700f0029, 0x700f0027, 0x700f0024,
	0x700f0022, 0x700f0020, 0x700f001f, 0x700f001d,
	0x700f001b, 0x700f0019, 0x700f0018, 0x700f0017,
	0x700f0015, 0x700f0015, 0x700f0013, 0x700f0113,
	0x700f0213, 0x700f0313, 0x700f0413, 0x700f0513,
	0x700f0613, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v2[] = {
	0x70ff002d, 0x70e7002d, 0x70e7002b, 0x70cf002b,
	0x70bf002b, 0x70af002b, 0x709f002c, 0x707f0030,
	0x707f002d, 0x707f002b, 0x7077002b, 0x706f002b,
	0x7067002b, 0x705f002c, 0x7057002d, 0x7057002a,
	0x704f002b, 0x7047002d, 0x7047002b, 0x70470029,
	0x70470026, 0x703f0029, 0x703f0027, 0x7037002a,
	0x70370027, 0x70370025, 0x702f0029, 0x702f0027,
	0x702f0025, 0x702f0023, 0x70270029, 0x70270027,
	0x70270025, 0x70270023, 0x70270021, 0x701f0029,
	0x701f0027, 0x701f0025, 0x701f0023, 0x701f0021,
	0x701f001f, 0x701f001d, 0x7017002a, 0x70170028,
	0x70170025, 0x70170023, 0x70170021, 0x7017001f,
	0x7017001e, 0x7017001c, 0x7017001b, 0x70170019,
	0x70170018, 0x70170017, 0x70170015, 0x70170014,
	0x700f0029, 0x700f0027, 0x700f0024, 0x700f0022,
	0x700f0020, 0x700f001f, 0x700f001d, 0x700f001b,
	0x700f0019, 0x700f0018, 0x700f0017, 0x700f0015,
	0x700f0015, 0x700f0013, 0x700f0113, 0x700f0213,
	0x700f0313, 0x700f0413, 0x700f0513, 0x700f0613,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev5v3[] = {
	0x70cf0029, 0x70c70028, 0x70bf0027, 0x70b70027,
	0x70af0027, 0x70a70027, 0x709f0027, 0x70970027,
	0x708f0027, 0x70870027, 0x707f0026, 0x70770027,
	0x706f0027, 0x70670029, 0x705f002a, 0x7057002b,
	0x70570029, 0x704f002b, 0x704f0029, 0x704f0027,
	0x70470029, 0x70470027, 0x703f002a, 0x703f0027,
	0x703f0025, 0x70370029, 0x70370027, 0x70370025,
	0x702f002a, 0x702f0028, 0x702f0025, 0x702f0023,
	0x7027002a, 0x70270027, 0x70270025, 0x70270023,
	0x70270021, 0x701f002b, 0x701f0028, 0x701f0026,
	0x701f0023, 0x701f0021, 0x701f0020, 0x701f001e,
	0x7017002b, 0x70170029, 0x70170027, 0x70170024,
	0x70170022, 0x70170020, 0x7017001f, 0x7017001d,
	0x7017001b, 0x70170019, 0x70170018, 0x70170017,
	0x70170015, 0x70170015, 0x700f0029, 0x700f0027,
	0x700f0025, 0x700f0023, 0x700f0021, 0x700f001f,
	0x700f001d, 0x700f001b, 0x700f001a, 0x700f0019,
	0x700f0017, 0x700f0016, 0x700f0015, 0x700f0013,
	0x700f0113, 0x700f0213, 0x700f0313, 0x700f0413,
	0x700f0513, 0x700f0613, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713,
	0x700f0713, 0x700f0713, 0x700f0713, 0x700f0713
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev7[] = {
	0x70fe0031, 0x70e60031, 0x70e6002e, 0x70ce002e,
	0x70be002e, 0x70ae002e, 0x709e002f, 0x707e0033,
	0x707e0031, 0x707e002e, 0x7076002e, 0x706e002e,
	0x7066002e, 0x705e002f, 0x70560030, 0x7056002d,
	0x704e002e, 0x70460031, 0x7046002e, 0x7046002c,
	0x70460029, 0x703e002c, 0x703e0029, 0x7036002d,
	0x7036002a, 0x70360028, 0x702e002c, 0x702e002a,
	0x702e0028, 0x702e0026, 0x7026002c, 0x70260029,
	0x70260027, 0x70260025, 0x70260023, 0x701e002c,
	0x701e002a, 0x701e0028, 0x701e0025, 0x701e0024,
	0x701e0022, 0x701e001f, 0x7016002d, 0x7016002b,
	0x70160028, 0x70160026, 0x70160024, 0x70160022,
	0x70160020, 0x7016001e, 0x7016001d, 0x7016001b,
	0x7016001a, 0x70160018, 0x70160017, 0x70160015,
	0x700e002c, 0x700e0029, 0x700e0027, 0x700e0024,
	0x700e0022, 0x700e0021, 0x700e001f, 0x700e001d,
	0x700e001b, 0x700e001a, 0x700e0018, 0x700e0017,
	0x700e0016, 0x700e0015, 0x700e0115, 0x700e0215,
	0x700e0315, 0x700e0415, 0x700e0515, 0x700e0615,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715,
	0x700e0715, 0x700e0715, 0x700e0715, 0x700e0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev7_ver2[] = {
    0x607f0030, 0x60770031, 0x6077002e, 0x606f002f,
    0x60670031, 0x6067002e, 0x605f0030, 0x605f002d,
    0x6057002f, 0x6057002c, 0x6057002a, 0x604f002d,
    0x604f002a, 0x6047002e, 0x6047002b, 0x60470029,
    0x603f002c, 0x603f0029, 0x603f0027, 0x6037002c,
    0x60370029, 0x60370027, 0x602f002d, 0x602f002a,
    0x602f0028, 0x602f0026, 0x602f0024, 0x602f0022,
    0x60270028, 0x60270026, 0x60270024, 0x60270022,
    0x6027001f, 0x6027001e, 0x6027001d, 0x601f0024,
    0x601f0022, 0x601f0021, 0x601f001f, 0x601f001d,
    0x6017002a, 0x60170028, 0x60170026, 0x60170024,
    0x60170022, 0x6017001f, 0x6017001e, 0x6017001c,
    0x6017001a, 0x60170019, 0x60170018, 0x60170016,
    0x60170015, 0x600f002c, 0x600f0029, 0x600f0027,
    0x600f0024, 0x600f0022, 0x600f0021, 0x600f001f,
    0x600f001d, 0x600f001b, 0x600f001a, 0x600f0018,
    0x600f0017, 0x600f0015, 0x600f0015, 0x600f0115,
    0x600f0215, 0x600f0315, 0x600f0415, 0x600f0515,
    0x600f0615, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
    0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev8[] = {
	0x40ff0031, 0x40e70031, 0x40e7002e, 0x40cf002e,
	0x40bf002e, 0x40af002e, 0x409f002f, 0x407f0033,
	0x407f0031, 0x407f002e, 0x4077002e, 0x406f002e,
	0x4067002e, 0x405f002f, 0x40570030, 0x4057002d,
	0x404f002e, 0x40470031, 0x4047002e, 0x4047002c,
	0x40470029, 0x403f002c, 0x403f0029, 0x4037002d,
	0x4037002a, 0x40370028, 0x402f002c, 0x402f002a,
	0x402f0028, 0x402f0026, 0x4027002c, 0x40270029,
	0x40270027, 0x40270025, 0x40270023, 0x401f002c,
	0x401f002a, 0x401f0028, 0x401f0025, 0x401f0024,
	0x401f0022, 0x401f001f, 0x4017002d, 0x4017002b,
	0x40170028, 0x40170026, 0x40170024, 0x40170022,
	0x40170020, 0x4017001e, 0x4017001d, 0x4017001b,
	0x4017001a, 0x40170018, 0x40170017, 0x40170015,
	0x400f002c, 0x400f0029, 0x400f0027, 0x400f0024,
	0x400f0022, 0x400f0021, 0x400f001f, 0x400f001d,
	0x400f001b, 0x400f001a, 0x400f0018, 0x400f0017,
	0x400f0016, 0x400f0015, 0x400f0115, 0x400f0215,
	0x400f0315, 0x400f0415, 0x400f0515, 0x400f0615,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
	0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715
};
static uint32 nphy_tpc_txgain_ipa_2g_2057rev9[] = {
	0x60ff0031, 0x60e7002c, 0x60cf002a, 0x60c70029,
	0x60b70029, 0x60a70029, 0x609f002a, 0x6097002b,
	0x6087002e, 0x60770031, 0x606f0032, 0x60670034,
	0x60670031, 0x605f0033, 0x605f0031, 0x60570033,
	0x60570030, 0x6057002d, 0x6057002b, 0x604f002d,
	0x604f002b, 0x604f0029, 0x604f0026, 0x60470029,
	0x60470027, 0x603f0029, 0x603f0027, 0x603f0025,
	0x60370029, 0x60370027, 0x60370024, 0x602f002a,
	0x602f0028, 0x602f0026, 0x602f0024, 0x6027002a,
	0x60270028, 0x60270026, 0x60270024, 0x60270022,
	0x601f002b, 0x601f0029, 0x601f0027, 0x601f0024,
	0x601f0022, 0x601f0020, 0x601f001f, 0x601f001d,
	0x60170029, 0x60170027, 0x60170025, 0x60170023,
	0x60170021, 0x6017001f, 0x6017001d, 0x6017001c,
	0x6017001a, 0x60170018, 0x60170018, 0x60170016,
	0x60170015, 0x600f0029, 0x600f0027, 0x600f0025,
	0x600f0023, 0x600f0021, 0x600f001f, 0x600f001d,
	0x600f001c, 0x600f001a, 0x600f0019, 0x600f0018,
	0x600f0016, 0x600f0015, 0x600f0115, 0x600f0215,
	0x600f0315, 0x600f0415, 0x600f0515, 0x600f0615,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev11[] = {
	0x60ff0065, 0x60ff0053, 0x60ff0044, 0x60ff003a,
	0x60ff0031, 0x60ef002f, 0x60df002e, 0x60d7002c,
	0x60cf002b, 0x60bf002d, 0x60af002f, 0x60a7002f,
	0x609f002f, 0x609f002c, 0x6097002c, 0x608f002c,
	0x6087002c, 0x60770034, 0x60770031, 0x606f0032,
	0x60670034, 0x60670031, 0x605f0033, 0x605f0031,
	0x60570033, 0x60570030, 0x6057002d, 0x6057002b,
	0x604f002d, 0x604f002b, 0x604f0029, 0x604f0026,
	0x60470029, 0x60470027, 0x603f0029, 0x603f0027,
	0x603f0025, 0x60370029, 0x60370027, 0x60370024,
	0x602f002a, 0x602f0028, 0x602f0026, 0x602f0024,
	0x6027002a, 0x60270028, 0x60270026, 0x60270024,
	0x60270022, 0x601f002b, 0x601f0029, 0x601f0027,
	0x601f0024, 0x601f0022, 0x601f0020, 0x601f001f,
	0x601f001d, 0x60170029, 0x60170027, 0x60170025,
	0x60170023, 0x60170021, 0x6017001f, 0x6017001d,
	0x6017001c, 0x6017001a, 0x60170018, 0x60170018,
	0x60170016, 0x60170015, 0x600f0029, 0x600f0027,
	0x600f0025, 0x600f0023, 0x600f0021, 0x600f001f,
	0x600f001d, 0x600f001c, 0x600f001a, 0x600f0019,
	0x600f0018, 0x600f0016, 0x600f0015, 0x600f0115,
	0x600f0215, 0x600f0315, 0x600f0415, 0x600f0515,
	0x600f0615, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715,
	0x600f0715, 0x600f0715, 0x600f0715, 0x600f0715
};

/* BCM63268 */
static uint32 nphy_tpc_txgain_ipa_2g_2057rev12[] = {
    0x40ff0031, 0x40f70030, 0x40ef002f, 0x40e7002f,
    0x40df002e, 0x40d7002e, 0x40cf002e, 0x40c7002e,
    0x40bf002e, 0x40b7002e, 0x40af002e, 0x40a7002e,
    0x409f002e, 0x4097002f, 0x408f0030, 0x40870031,
    0x4087002e, 0x4087002c, 0x40870029, 0x407f002c,
    0x4077002d, 0x406f002e, 0x40670030, 0x4067002d,
    0x405f002f, 0x405f002c, 0x4057002e, 0x4057002c,
    0x404f002e, 0x404f002c, 0x404f0029, 0x4047002d,
    0x4047002a, 0x40470028, 0x403f002c, 0x403f0029,
    0x4037002e, 0x4037002b, 0x40370029, 0x40370027,
    0x402f002c, 0x402f0029, 0x402f0027, 0x402f0025,
    0x4027002c, 0x4027002a, 0x40270028, 0x40270025,
    0x40270024, 0x401f002d, 0x401f002b, 0x401f0028,
    0x401f0026, 0x401f0024, 0x401f0022, 0x401f0020,
    0x401f001e, 0x4017002c, 0x40170029, 0x40170027,
    0x40170025, 0x40170023, 0x40170021, 0x4017001f,
    0x4017001d, 0x4017001c, 0x4017001a, 0x40170019,
    0x40170018, 0x40170016, 0x400f002c, 0x400f0029,
    0x400f0027, 0x400f0024, 0x400f0023, 0x400f0021,
    0x400f001f, 0x400f001d, 0x400f001c, 0x400f001a,
    0x400f0018, 0x400f0017, 0x400f0016, 0x400f0015,
    0x400f0115, 0x400f0215, 0x400f0315, 0x400f0415,
    0x400f0515, 0x400f0615, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715,
    0x400f0715, 0x400f0715, 0x400f0715, 0x400f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev13[] = {
	0x70df002e, 0x70d7002d, 0x70cf002d, 0x70c7002c,
	0x70bf002c, 0x70b7002c, 0x70af002c, 0x70a7002b,
	0x709f002b, 0x7097002c, 0x708f002c, 0x7087002c,
	0x707f002c, 0x7077002c, 0x706f002d, 0x7067002e,
	0x705f0030, 0x705f002e, 0x70570030, 0x7057002d,
	0x704f0030, 0x704f002d, 0x704f002a, 0x7047002e,
	0x7047002b, 0x70470029, 0x703f002c, 0x703f0029,
	0x703f0027, 0x7037002c, 0x70370029, 0x70370027,
	0x702f002c, 0x702f0029, 0x702f0027, 0x702f0025,
	0x7027002c, 0x7027002a, 0x70270027, 0x70270025,
	0x70270023, 0x701f002c, 0x701f002a, 0x701f0028,
	0x701f0026, 0x701f0024, 0x701f0022, 0x701f001f,
	0x701f001e, 0x7017002b, 0x70170029, 0x70170027,
	0x70170024, 0x70170022, 0x70170020, 0x7017001f,
	0x7017001d, 0x7017001b, 0x7017001a, 0x70170018,
	0x70170017, 0x70170015, 0x700f002c, 0x700f0029,
	0x700f0027, 0x700f0024, 0x700f0022, 0x700f0021,
	0x700f001f, 0x700f001d, 0x700f001b, 0x700f001a,
	0x700f0018, 0x700f0017, 0x700f0015, 0x700f0015,
	0x700f0115, 0x700f0215, 0x700f0315, 0x700f0415,
	0x700f0515, 0x700f0615, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715,
	0x700f0715, 0x700f0715, 0x700f0715, 0x700f0715
};

static uint32 nphy_tpc_txgain_ipa_2g_2057rev14[] = {
	0x50df002e, 0x50cf002d, 0x50bf002c, 0x50b7002b,
	0x50af002a, 0x50a70029, 0x509f0029, 0x50970028,
	0x508f0027, 0x50870027, 0x507f0027, 0x50770027,
	0x506f0027, 0x50670027, 0x505f0028, 0x50570029,
	0x504f002b, 0x5047002e, 0x5047002b, 0x50470029,
	0x503f002c, 0x503f0029, 0x5037002c, 0x5037002a,
	0x50370028, 0x502f002d, 0x502f002b, 0x502f0028,
	0x502f0026, 0x5027002d, 0x5027002a, 0x50270028,
	0x50270026, 0x50270024, 0x501f002e, 0x501f002b,
	0x501f0029, 0x501f0027, 0x501f0024, 0x501f0022,
	0x501f0020, 0x501f001f, 0x5017002c, 0x50170029,
	0x50170027, 0x50170024, 0x50170022, 0x50170021,
	0x5017001f, 0x5017001d, 0x5017001b, 0x5017001a,
	0x50170018, 0x50170017, 0x50170015, 0x500f002c,
	0x500f002a, 0x500f0027, 0x500f0025, 0x500f0023,
	0x500f0022, 0x500f001f, 0x500f001e, 0x500f001c,
	0x500f001a, 0x500f0019, 0x500f0018, 0x500f0016,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015,
	0x500f0015, 0x500f0015, 0x500f0015, 0x500f0015
};

static uint32 nphy_tpc_txgain_ipa_2g_20671rev1[] = {
	0xF7FFFFFF, 0xF7F0FFFF, 0xF7E1FFFF, 0xF7D2FFFF,
	0xF7C8FFFF, 0xF7BDFFFF, 0xF7AFFFFF, 0xF7A5FFFF,
	0xF79BFFFF, 0xF78DFFFF, 0xF784FFFF, 0xF77BFFFF,
	0xF774FFFF, 0xF76EFFFF, 0xF768FFFF, 0xF765FFFF,
	0xF760FFFF, 0xF75BFFFF, 0xF757FFFF, 0xF753FFFF,
	0xF74FFFFF, 0xF74CFFFF, 0xF748FFFF, 0xF744FFFF,
	0xF740FFFF, 0xF73CFFFF, 0xF738FFFF, 0xF734FFFF,
	0xF732FFFF, 0xF730FFFF, 0xF72EFFFF, 0xF72CFFFF,
	0xF72AFFFF, 0xF728FFFF, 0xF726FFFF, 0xF724FFFF,
	0xF722FFFF, 0xF720FFFF, 0xF71FFFFF, 0xF71DFFFF,
	0xF71BFFFF, 0xF719FFFF, 0xF718FFFF, 0xF717FFFF,
	0xF716FFFF, 0xF715FFFF, 0xF714FFFF, 0xF712FFFF,
	0xF711FFFF, 0xF710FFFF, 0xF710E6FF, 0xF70FFFFF,
	0xF70EFFFF, 0xF70DFFFF, 0xF70CFFFF, 0xF70CE6FF,
	0xF70BFFFF, 0xF70AFFFF, 0xF709FFFF, 0xF709E6FF,
	0xF708FFFF, 0xF708E6FF, 0xF707FFFF, 0xF707E6FF,
	0xF706FFFF, 0xF706E6FF, 0xF705FFFF, 0xF705E6FF,
	0xF704FFFF, 0xF704E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF,
	0xF703E6FF, 0xF703E6FF, 0xF703E6FF, 0xF703E6FF
};

static uint32 nphy_tpc_txgain_ipa_5g[] = {
	0x7ff70035, 0x7ff70033, 0x7ff70032, 0x7ff70031,
	0x7ff7002f, 0x7ff7002e, 0x7ff7002d, 0x7ff7002b,
	0x7ff7002a, 0x7ff70029, 0x7ff70028, 0x7ff70027,
	0x7ff70026, 0x7ff70024, 0x7ff70023, 0x7ff70022,
	0x7ef70028, 0x7ef70027, 0x7ef70026, 0x7ef70025,
	0x7ef70024, 0x7ef70023, 0x7df70028, 0x7df70027,
	0x7df70026, 0x7df70025, 0x7df70024, 0x7df70023,
	0x7df70022, 0x7cf70029, 0x7cf70028, 0x7cf70027,
	0x7cf70026, 0x7cf70025, 0x7cf70023, 0x7cf70022,
	0x7bf70029, 0x7bf70028, 0x7bf70026, 0x7bf70025,
	0x7bf70024, 0x7bf70023, 0x7bf70022, 0x7bf70021,
	0x7af70029, 0x7af70028, 0x7af70027, 0x7af70026,
	0x7af70025, 0x7af70024, 0x7af70023, 0x7af70022,
	0x79f70029, 0x79f70028, 0x79f70027, 0x79f70026,
	0x79f70025, 0x79f70024, 0x79f70023, 0x79f70022,
	0x78f70029, 0x78f70028, 0x78f70027, 0x78f70026,
	0x78f70025, 0x78f70024, 0x78f70023, 0x78f70022,
	0x77f70029, 0x77f70028, 0x77f70027, 0x77f70026,
	0x77f70025, 0x77f70024, 0x77f70023, 0x77f70022,
	0x76f70029, 0x76f70028, 0x76f70027, 0x76f70026,
	0x76f70024, 0x76f70023, 0x76f70022, 0x76f70021,
	0x75f70029, 0x75f70028, 0x75f70027, 0x75f70026,
	0x75f70025, 0x75f70024, 0x75f70023, 0x74f70029,
	0x74f70028, 0x74f70026, 0x74f70025, 0x74f70024,
	0x74f70023, 0x74f70022, 0x73f70029, 0x73f70027,
	0x73f70026, 0x73f70025, 0x73f70024, 0x73f70023,
	0x73f70022, 0x72f70028, 0x72f70027, 0x72f70026,
	0x72f70025, 0x72f70024, 0x72f70023, 0x72f70022,
	0x71f70028, 0x71f70027, 0x71f70026, 0x71f70025,
	0x71f70024, 0x71f70023, 0x70f70028, 0x70f70027,
	0x70f70026, 0x70f70024, 0x70f70023, 0x70f70022,
	0x70f70021, 0x70f70020, 0x70f70020, 0x70f7001f
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev9[] = {
	0x7f7f0053, 0x7f7f004b, 0x7f7f0044, 0x7f7f003f,
	0x7f7f0039, 0x7f7f0035, 0x7f7f0032, 0x7f7f0030,
	0x7f7f002d, 0x7e7f0030, 0x7e7f002d, 0x7d7f0032,
	0x7d7f002f, 0x7d7f002c, 0x7c7f0032, 0x7c7f0030,
	0x7c7f002d, 0x7b7f0030, 0x7b7f002e, 0x7b7f002b,
	0x7a7f0032, 0x7a7f0030, 0x7a7f002d, 0x7a7f002b,
	0x797f0030, 0x797f002e, 0x797f002b, 0x797f0029,
	0x787f0030, 0x787f002d, 0x787f002b, 0x777f0032,
	0x777f0030, 0x777f002d, 0x777f002b, 0x767f0031,
	0x767f002f, 0x767f002c, 0x767f002a, 0x757f0031,
	0x757f002f, 0x757f002c, 0x757f002a, 0x747f0030,
	0x747f002d, 0x747f002b, 0x737f0032, 0x737f002f,
	0x737f002c, 0x737f002a, 0x727f0030, 0x727f002d,
	0x727f002b, 0x727f0029, 0x717f0030, 0x717f002d,
	0x717f002b, 0x707f0031, 0x707f002f, 0x707f002c,
	0x707f002a, 0x707f0027, 0x707f0025, 0x707f0023,
	0x707f0021, 0x707f001f, 0x707f001d, 0x707f001c,
	0x707f001a, 0x707f0019, 0x707f0017, 0x707f0016,
	0x707f0015, 0x707f0014, 0x707f0012, 0x707f0012,
	0x707f0011, 0x707f0010, 0x707f000f, 0x707f000e,
	0x707f000d, 0x707f000d, 0x707f000c, 0x707f000b,
	0x707f000a, 0x707f000a, 0x707f0009, 0x707f0008,
	0x707f0008, 0x707f0008, 0x707f0008, 0x707f0007,
	0x707f0007, 0x707f0006, 0x707f0006, 0x707f0006,
	0x707f0005, 0x707f0005, 0x707f0005, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev11[] = {
	0x7f7f007d, 0x7f7f0071, 0x7f7f0062, 0x7f7f005a,
	0x7f7f0053, 0x7f7f004b, 0x7f7f0044, 0x7f7f003f,
	0x7f7f0039, 0x7f7f0035, 0x7f7f0032, 0x7f7f0030,
	0x7f7f002d, 0x7e7f0030, 0x7e7f002d, 0x7d7f0032,
	0x7d7f002f, 0x7d7f002c, 0x7c7f0032, 0x7c7f0030,
	0x7c7f002d, 0x7b7f0030, 0x7b7f002e, 0x7b7f002b,
	0x7a7f0032, 0x7a7f0030, 0x7a7f002d, 0x7a7f002b,
	0x797f0030, 0x797f002e, 0x797f002b, 0x797f0029,
	0x787f0030, 0x787f002d, 0x787f002b, 0x777f0032,
	0x777f0030, 0x777f002d, 0x777f002b, 0x767f0031,
	0x767f002f, 0x767f002c, 0x767f002a, 0x757f0031,
	0x757f002f, 0x757f002c, 0x757f002a, 0x747f0030,
	0x747f002d, 0x747f002b, 0x737f0032, 0x737f002f,
	0x737f002c, 0x737f002a, 0x727f0030, 0x727f002d,
	0x727f002b, 0x727f0029, 0x717f0030, 0x717f002d,
	0x717f002b, 0x707f0031, 0x707f002f, 0x707f002c,
	0x707f002a, 0x707f0027, 0x707f0025, 0x707f0023,
	0x707f0021, 0x707f001f, 0x707f001d, 0x707f001c,
	0x707f001a, 0x707f0019, 0x707f0017, 0x707f0016,
	0x707f0015, 0x707f0014, 0x707f0012, 0x707f0012,
	0x707f0011, 0x707f0010, 0x707f000f, 0x707f000e,
	0x707f000d, 0x707f000d, 0x707f000c, 0x707f000b,
	0x707f000a, 0x707f000a, 0x707f0009, 0x707f0008,
	0x707f0008, 0x707f0008, 0x707f0008, 0x707f0007,
	0x707f0007, 0x707f0006, 0x707f0006, 0x707f0006,
	0x707f0005, 0x707f0005, 0x707f0005, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_20671rev1[] = {
	0xF7FFFFFF, 0xF7E8FFFF, 0xF7DAFFFF, 0xF7CAFFFF,
	0xF7BEFFFF, 0xF7B2FFFF, 0xF7A8FFFF, 0xF79DFFFF,
	0xF794FFFF, 0xF78CFFFF, 0xF784FFFF, 0xF77DFFFF,
	0xF776FFFF, 0xF770FFFF, 0xF76AFFFF, 0xF764FFFF,
	0xF75FFFFF, 0xF75AFFFF, 0xF755FFFF, 0xF751FFFF,
	0xF74CFFFF, 0xF748FFFF, 0xF744FFFF, 0xF741FFFF,
	0xF73DFFFF, 0xF73AFFFF, 0xF736FFFF, 0xF734FFFF,
	0xF731FFFF, 0xF72EFFFF, 0xF72CFFFF, 0xF729FFFF,
	0xF727FFFF, 0xF725FFFF, 0xF723FFFF, 0xF721FFFF,
	0xF71FFFFF, 0xF71EFFFF, 0xF71CFFFF, 0xF71BFFFF,
	0xF719FFFF, 0xF718FFFF, 0xF717FFFF, 0xF716FFFF,
	0xF715FFFF, 0xF714FFFF, 0xF713FFFF, 0xF712FFFF,
	0xF711FFFF, 0xF710FFFF, 0xF70EFFFF, 0xF70DFFFF,
	0xF70CFFFF, 0xF70BFFFF, 0xF70BFFFF, 0xF70AFFFF,
	0xF70AFFFF, 0xF709FFFF, 0xF709FFFF, 0xF70AB4FF,
	0xF70AB4FF, 0xF70A9BFF, 0xF70A96FF, 0xF70A87FF,
	0xF70A82FF, 0xF70A78FF, 0xF70A76FF, 0xF70A68FF,
	0xF70A67FF, 0xF70A5BFF, 0xF70A5AFF, 0xF70A50FF,
	0xF70A4FFF, 0xF70A46FF, 0xF70A45FF, 0xF70A3EFF,
	0xF70A3EFF, 0xF70A37FF, 0xF70A36FF, 0xF70A30FF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF,
	0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF, 0xF70A2FFF
};

static uint32 nphy_tpc_txgain_ipa_2g_20671_rev1_ver1[] = {
	0xF7FFFFFF, 0xF7F6FFFF, 0xF7EDFFFF, 0xF7DEFFFF,
	0xF7D0FFFF, 0xF7BEFFFF, 0xF7B2FFFF, 0xF7A5FFFF,
	0xF799FFFF, 0xF78FFFFF, 0xF785FFFF, 0xF77CFFFF,
	0xF771FFFF, 0xF766FFFF, 0xF75EFFFF, 0xF757FFFF,
	0xF752FFFF, 0xF74BFFFF, 0xF746FFFF, 0xF743FFFF,
	0xF73EFFFF, 0xF739FFFF, 0xF736FFFF, 0xF733FFFF,
	0xF730FFFF, 0xF72CFFFF, 0xF72AFFFF, 0xF727FFFF,
	0xF725FFFF, 0xF723FFFF, 0xF721FFFF, 0xF71FFFFF,
	0xF71DFFFF, 0xF71BFFFF, 0xF71AFFFF, 0xF718FFFF,
	0xF716FFFF, 0xF715FFFF, 0xF714FFFF, 0xF713FFFF,
	0xF712FFFF, 0xF711FFFF, 0xF710FFFF, 0xF70EFFFF,
	0xF70DFFFF, 0xF70CFFFF, 0xF70BFFFF, 0xF70AFFFF,
	0xF70AFFFF, 0xF70AF5FF, 0xF70AE7FF, 0xF70ADCFF,
	0xF70ADCFF, 0xF70AD3FF, 0xF70ACAFF, 0xF70AC0FF,
	0xF70AB9FF, 0xF70AB1FF, 0xF70AA8FF, 0xF70AA0FF,
	0xF70A99FF, 0xF70A93FF, 0xF70A8CFF, 0xF70A86FF,
	0xF70A7FFF, 0xF70A7AFF, 0xF70A74FF, 0xF70A6EFF,
	0xF70A69FF, 0xF70A64FF, 0xF70A60FF, 0xF70A5BFF,
	0xF70A57FF, 0xF70A53FF, 0xF70A4EFF, 0xF70A4AFF,
	0xF70A47FF, 0xF70A43FF, 0xF70A40FF, 0xF70A3EFF,
	0xF70A3BFF, 0xF70A38FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF,
	0xF70A35FF, 0xF70A35FF, 0xF70A35FF, 0xF70A35FF
};

static uint32 nphy_tpc_txgain_ipa_5g_20671_rev1_ver1[] = {
	0xF7FFFFFF, 0xF7F1FFFF, 0xF7E4FFFF, 0xF7D7FFFF,
	0xF7CBFFFF, 0xF7C0FFFF, 0xF7B5FFFF, 0xF7ABFFFF,
	0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF,
	0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF,
	0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF,
	0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF, 0xF7A1FFFF,
	0xF7A1FFFF, 0xF798FFFF, 0xF78FFFFF, 0xF787FFFF,
	0xF77FFFFF, 0xF778FFFF, 0xF771FFFF, 0xF76BFFFF,
	0xF765FFFF, 0xF75FFFFF, 0xF75AFFFF, 0xF755FFFF,
	0xF750FFFF, 0xF74CFFFF, 0xF748FFFF, 0xF744FFFF,
	0xF740FFFF, 0xF73CFFFF, 0xF739FFFF, 0xF736FFFF,
	0xF733FFFF, 0xF730FFFF, 0xF72DFFFF, 0xF72AFFFF,
	0xF728FFFF, 0xF726FFFF, 0xF724FFFF, 0xF722FFFF,
	0xF720FFFF, 0xF71EFFFF, 0xF71CFFFF, 0xF71AFFFF,
	0xF719FFFF, 0xF718FFFF, 0xF717FFFF, 0xF716FFFF,
	0xF715FFFF, 0xF714FFFF, 0xF713FFFF, 0xF712FFFF,
	0xF711FFFF, 0xF710FEFF, 0xF70FFEFF, 0xF70EFFFF,
	0xF70DFEFF, 0xF70CFEFF, 0xF70AFEFF, 0xF706F5FF,
	0xF706FFFF, 0xF706FFFF, 0xF706FFFF, 0xF706FFFF,
	0xF706FFFF, 0xF706B4FF, 0xF706FFFF, 0xF70A9BFF,
	0xF70A96FF, 0xF70A87FF, 0xF70A82FF, 0xF70A78FF,
	0xF70A76FF, 0xF70A68FF, 0xF70A67FF, 0xF70A5BFF,
	0xF70A5AFF, 0xF70A50FF, 0xF70A4FFF, 0xF70A46FF,
	0xF70A45FF, 0xF70A3EFF, 0xF70A3EFF, 0xF70A37FF,
	0xF70A36FF, 0xF70A30FF, 0xF70A2FFF, 0xF70AFDFF,
	0xF70AFCFF, 0xF70AFBFF, 0xF70AFAFF, 0xF70AF9FF,
	0xF70AF8FF, 0xF70AF7FF, 0xF70AF6FF, 0xF70AF5FF,
	0xF70AF4FF, 0xF70AF2FF, 0xF70AF1FF, 0xF70AF0FF,
	0xF70AB4FF, 0xF70A9BFF, 0xF70A96FF, 0xF70A87FF,
	0xF70A82FF, 0xF70A78FF, 0xF70A76FF, 0xF70A68FF,
	0xF70A67FF, 0xF70A5BFF, 0xF70A5AFF, 0xF70A50FF,
	0xF70A4FFF, 0xF70A46FF, 0xF70A45FF, 0xF70A3EFF
};

static uint32 nphy_tpc_txgain_ipa_5g_2057[] = {
	0x7f7f0044, 0x7f7f0040, 0x7f7f003c, 0x7f7f0039,
	0x7f7f0036, 0x7e7f003c, 0x7e7f0038, 0x7e7f0035,
	0x7d7f003c, 0x7d7f0039, 0x7d7f0036, 0x7d7f0033,
	0x7c7f003b, 0x7c7f0037, 0x7c7f0034, 0x7b7f003a,
	0x7b7f0036, 0x7b7f0033, 0x7a7f003c, 0x7a7f0039,
	0x7a7f0036, 0x7a7f0033, 0x797f003b, 0x797f0038,
	0x797f0035, 0x797f0032, 0x787f003b, 0x787f0038,
	0x787f0035, 0x787f0032, 0x777f003a, 0x777f0037,
	0x777f0034, 0x777f0031, 0x767f003a, 0x767f0036,
	0x767f0033, 0x767f0031, 0x757f003a, 0x757f0037,
	0x757f0034, 0x747f003c, 0x747f0039, 0x747f0036,
	0x747f0033, 0x737f003b, 0x737f0038, 0x737f0035,
	0x737f0032, 0x727f0039, 0x727f0036, 0x727f0033,
	0x727f0030, 0x717f003a, 0x717f0037, 0x717f0034,
	0x707f003b, 0x707f0038, 0x707f0035, 0x707f0032,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0028,
	0x707f0025, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001b, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0013, 0x707f0012, 0x707f0011, 0x707f0010,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000d,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0007, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0006, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0004, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev7[] = {
	0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
	0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
	0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
	0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
	0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
	0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
	0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
	0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
	0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
	0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
	0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
	0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
	0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
	0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
	0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev7_sul[] = {
    0x7f7f0035, 0x7f7f0032, 0x7f7f0030, 0x7f7f002d,
    0x7f7f002b, 0x7e7f0032, 0x7e7f0030, 0x7e7f002d,
    0x7d7f0034, 0x7d7f0030, 0x7d7f002e, 0x7d7f002b,
    0x7c7f0035, 0x7c7f0031, 0x7c7f002f, 0x7b7f0032,
    0x7b7f0030, 0x7b7f002d, 0x7b7f002b, 0x7a7f0032,
    0x7a7f0030, 0x7a7f002d, 0x797f0035, 0x797f0032,
    0x797f002f, 0x797f002c, 0x787f0033, 0x787f0030,
    0x787f002d, 0x787f002b, 0x777f0033, 0x777f0030,
    0x777f002d, 0x767f0035, 0x767f0032, 0x767f0030,
    0x767f002d, 0x757f0035, 0x757f0032, 0x757f002f,
    0x757f002c, 0x747f0035, 0x747f0031, 0x747f002f,
    0x747f002c, 0x737f0033, 0x737f0030, 0x737f002d,
    0x727f0035, 0x727f0031, 0x727f002f, 0x727f002c,
    0x717f0035, 0x717f0032, 0x717f002f, 0x717f002c,
    0x707f0033, 0x707f0030, 0x707f002d, 0x707f002b,
    0x707f0029, 0x707f0026, 0x707f0024, 0x707f0022,
    0x707f0021, 0x707f001e, 0x707f001c, 0x707f001b,
    0x707f001a, 0x707f0018, 0x707f0017, 0x707f0016,
    0x707f0014, 0x707f0013, 0x707f0012, 0x707f0011,
    0x707f0010, 0x707f000f, 0x707f000e, 0x707f000d,
    0x707f000d, 0x707f000c, 0x707f000c, 0x707f000b,
    0x707f000a, 0x707f000a, 0x707f0009, 0x707f0008,
    0x707f0008, 0x707f0008, 0x707f0008, 0x707f0007,
    0x707f0007, 0x707f0006, 0x707f0006, 0x707f0005,
    0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
    0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0003, 0x707f0003,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
    0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

static uint32 nphy_tpc_txgain_ipa_5g_2057rev8[] = {
	0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
	0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
	0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
	0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
	0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
	0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
	0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
	0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
	0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
	0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
	0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
	0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
	0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
	0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
	0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
	0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
	0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
	0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
	0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
	0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
	0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
	0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
	0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
	0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
	0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
	0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
	0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
	0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
	0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

/* BCM63268 */
static uint32 nphy_tpc_txgain_ipa_5g_2057rev12[] = {
    0x7f7f0031, 0x7f7f002e, 0x7f7f002c, 0x7f7f002a,
    0x7f7f0027, 0x7e7f002e, 0x7e7f002c, 0x7e7f002a,
    0x7d7f0030, 0x7d7f002d, 0x7d7f002a, 0x7d7f0028,
    0x7c7f0030, 0x7c7f002d, 0x7c7f002b, 0x7b7f002e,
    0x7b7f002c, 0x7b7f002a, 0x7b7f0027, 0x7a7f002e,
    0x7a7f002c, 0x7a7f002a, 0x797f0030, 0x797f002e,
    0x797f002b, 0x797f0029, 0x787f002f, 0x787f002d,
    0x787f002a, 0x787f0027, 0x777f002f, 0x777f002d,
    0x777f002a, 0x767f0031, 0x767f002e, 0x767f002c,
    0x767f002a, 0x757f0030, 0x757f002e, 0x757f002b,
    0x757f0029, 0x747f0030, 0x747f002d, 0x747f002b,
    0x747f0029, 0x737f002f, 0x737f002d, 0x737f002a,
    0x727f0030, 0x727f002d, 0x727f002b, 0x727f0029,
    0x717f0030, 0x717f002e, 0x717f002b, 0x717f0029,
    0x707f002f, 0x707f002d, 0x707f002a, 0x707f0027,
    0x707f0026, 0x707f0023, 0x707f0021, 0x707f0020,
    0x707f001e, 0x707f001c, 0x707f001a, 0x707f0019,
    0x707f0018, 0x707f0016, 0x707f0015, 0x707f0014,
    0x707f0012, 0x707f0012, 0x707f0011, 0x707f000f,
    0x707f000f, 0x707f000e, 0x707f000d, 0x707f000c,
    0x707f000c, 0x707f000b, 0x707f000b, 0x707f000a,
    0x707f0009, 0x707f0009, 0x707f0008, 0x707f0008,
    0x707f0008, 0x707f0007, 0x707f0007, 0x707f0006,
    0x707f0006, 0x707f0005, 0x707f0005, 0x707f0005,
    0x707f0005, 0x707f0005, 0x707f0004, 0x707f0004,
    0x707f0004, 0x707f0004, 0x707f0003, 0x707f0003,
    0x707f0003, 0x707f0003, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0002, 0x707f0002, 0x707f0002,
    0x707f0002, 0x707f0001, 0x707f0001, 0x707f0001,
    0x707f0001, 0x707f0001, 0x707f0001, 0x707f0001
};

/** rfpwr offset for 2G 43221 for pga gains 0 to 15 */
static int8 nphy_papd_pga_gain_delta_ipa_2g[] = {
	-114, -108, -98, -91, -84, -78, -70, -62,
	-54, -46, -39, -31, -23, -15, -8, 0};

/**
 * papd rf pwr adjust for pga gains 0 through 15. In other words, pga gain in dB * 4, for pga gain
 * value 0:15
 */
static int8 nphy_papd_pga_gain_delta_ipa_5g[] = {
	-100, -95, -89, -83, -77, -70, -63, -56,
	-48, -41, -33, -25, -19, -12, -6, 0};

/**
 * 2057 gain deltas tables below are generated in matlab from TCL by:
 *   > tmp = fliplr(round(-4*cumsum(fliplr([pad,pga]_gain_delta))));
 *   > [pad,pga]_gain_delta_drv = [tmp(2:end), 0];
 */
/** rfpwr offset for 2.4G 43226a0/a1 & 6362a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev3n4[] = {
	-159, -113, -86, -72, -62, -54, -48, -43,
	-39, -35, -31, -28, -25, -23, -20, -18,
	-17, -15, -13, -11, -10, -8, -7, -6,
	-5, -4, -3, -3, -2, -1, -1, 0};

/** rfpwr offset for 2.4G 5357a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev5[] = {
	-109, -109, -82, -68, -58, -50, -44, -39,
	-35, -31, -28, -26, -23, -21, -19, -17,
	-16, -14, -13, -11, -10, -9, -8, -7,
	-5, -5, -4, -3, -2, -1, -1, 0};

/** rfpwr offset for 2.4G 5357b1 for pad gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev5v1[] = {
	-125, -125, -125, -98, -84, -73, -66, -59,
	-53, -49, -45, -41, -37, -34, -31,
	-29, -26, -25, -23, -20, -19, -17,
	-15, -13, -11, -10, -8, -7,
	-5, -4, -3, -1};

/** rfpwr offset for 2.4G 43236a0, 43236b0, 43236b1, 43237a0 for pga gains 0 to 31 */
static int16 nphy_papd_padgain_dlt_2g_2057rev7[] = {
	-122, -122, -95, -80, -69, -61, -54, -49,
	-43, -39, -35, -32, -28, -26, -23, -21,
	-18, -16, -15, -13, -11, -10, -8, -7,
	-6, -5, -4, -3, -2, -1, -1, 0};

static int16 nphy_papd_padgain_dlt_2g_2057rev7_ver2[] = {
	-199, -135, -108, -93, -81, -73, -66,
	-61, -56, -51, -47, -44, -40, -37, -34,
	-31, -29, -27, -24, -22, -19, -17, -15,
	-13, -12, -10, -8, -6, -5, -3, -1, 0};

static int16 nphy_papd_padgain_dlt_2g_2057rev9_ver1[] = {
	-133, -133, -107, -92, -81, -73,
	-66, -61, -56, -52, -48, -44, -41, -37,
	-34, -31, -28, -25, -22, -19, -17, -14,
	-12, -10, -9, -7, -6, -4, -3, -2, -1, 0};

/** BCM63268 */
static int16 nphy_papd_padgain_dlt_2g_2057rev12[] = {
	-136, -136,  -111,   -96,   -85,   -77,   -70,   -64,
	-59,   -55,   -51,   -47,   -44,   -41,   -38,   -35,
	-30,   -28,   -25,   -23,   -21,   -18,   -16,   -14,
	-12,   -10,    -9,    -7,    -5,    -3,    -2,     0};

static int16 nphy_papd_padgain_dlt_2g_2057rev13[] = {
	-128, -128, -128, -102, -87, -77, -69,
	-62, -56, -52, -47, -43, -40, -37, -34,
	-31, -28, -27, -25, -22, -20, -18, -16,
	-14, -12, -11, -9, -8, -6, -5, -3, -2};

static int16 nphy_papd_padgain_dlt_2g_2057rev14[] = {
	-111, -111, -111, -84, -70, -59, -52, -45,
	-40, -36, -32, -29, -26, -23, -21, -18, -16,
	-15, -13, -11, -10,	-8, -7,	-6, -5,	-4,
	-4, -3,	-2, -2,	-1,	-1};

static int8 nphy_papd_pgagain_dlt_5g_2057[] = {
	-107, -101, -92, -85, -78, -71, -62, -55,
	-47, -39, -32, -24, -19, -12, -6, 0};

static int8 nphy_papd_pgagain_dlt_5g_2057rev7[] = {
	-110, -104, -95, -88, -81, -74, -66, -58,
	-50, -44, -36, -28, -23, -15, -8, 0};

static int8 nphy_papd_pgagain_dlt_5g_2057rev9[] = {
	-101, -94, -86, -79, -72, -65, -57,
	-50, -42, -35, -28, -21, -16, -9, -4, 0};

static uint8 pad_gain_codes_used_2057rev5[] = {
	14, 13, 12, 11, 10, 9, 8,  7,  6,  5,
	4,  3,  2, 1};

static uint8 pad_gain_codes_used_2057rev7[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

static uint8 pad_gain_codes_used_2057rev7_sul[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

/** BCM63268 */
static uint8 pad_gain_codes_used_2057rev12[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6,
	5,  4,  3,  2,  1 };

static uint8 pad_all_gain_codes_2057[] = {
	31, 30, 29, 28, 27, 26, 25, 24, 23, 22,
	21, 20, 19, 18, 17, 16, 15, 14, 13, 12,
	11, 10,  9,  8,  7,  6,  5,  4,  3,  2,
	1,  0};

static uint8 pga_all_gain_codes_2057[] = {
	15, 14, 13, 12, 11, 10, 9, 8, 7, 6, 5, 4, 3, 2, 1, 0};

/* New gain codes used for 4324 papd gain ctrl */
static uint8 pga_gain_codes_used_20671_rev1_2G[] = {
	110, 104, 101, 96, 91, 87, 83, 79, 76, 72, 68, 64, 60,
	56, 52, 48, 46, 44, 42};
static uint8 pga_gain_codes_used_20671_rev1_ver1_2G[] = {
	255, 246, 237, 222, 208, 190, 178, 165, 153, 143, 133,
	124, 113, 102, 94, 87, 82, 75, 70, 67, 62, 57, 54, 51,
	48, 44, 42, 39, 37, 35, 33, 31, 29, 27, 26, 24, 22, 21,
	20, 19, 18, 17, 16, 14, 13, 12, 11, 10};
static uint8 pga_gain_codes_used_20671_rev1_5G[] = {
	255, 232, 218, 202, 190, 178, 168, 157, 148, 140, 132,
	125, 118, 112, 106, 100, 95, 90, 85, 81, 76, 72, 68,
	65, 61, 58, 54, 52, 49, 46};
static uint8 pga_gain_codes_used_20671_rev1_ver1_5G[] = {
	255, 218, 192, 176, 163, 151, 142, 133, 123, 115, 108,
	100, 95, 90, 84, 81, 75, 71, 67, 62, 59, 56, 52, 49,
	46, 44, 41, 38, 36, 34};
#ifdef BBMULT_PAPD_CAL
static uint8 pga_gain_codes_used_20671_rev1_ver1_5G_43241b0[] = {
	161, 161, 161, 161, 161, 161, 161, 161, 2};
static uint8 bbmult_gain_codes_used_20671_rev1_ver1_5G_43241b0[] = {
	100, 90, 80, 64, 60, 57, 54, 51, 2};
#endif /* 4324x : 5g_bbmult_papd_war */

/** pad gain delta tabl for 4324 */
/* bit width has been increased to 8 bits in lcnxnrev3 */
static int16 nphy_papd_padgain_dlt_2g_20671_rev1[] = {
	-193, -169, -154, -144, -137, -130, -125, -120, -116, -113, -109, -106, -104, -101, -99,
	-96, -94, -92, -90, -89, -87, -85, -84, -82, -81, -79, -78, -77, -76, -74, -73, -72, -71,
	-70, -69, -68, -67, -66, -65, -64, -64, -63, -62, -61, -60, -60, -59, -58, -57, -57, -56,
	-55, -55, -54, -53, -53, -52, -52, -51, -50, -50, -49, -49, -48, -48, -47, -47, -46, -46,
	-45, -45, -44, -44, -43, -43, -42, -42, -41, -41, -40, -40, -40, -39, -39, -38, -38, -37,
	-37, -37, -36, -36, -36, -35, -35, -34, -34, -34, -33, -33, -33, -32, -32, -32, -31, -31,
	-31, -30, -30, -30, -29, -29, -29, -28, -28, -28, -28, -27, -27, -27, -26, -26, -26, -25,
	-25, -25, -25, -24, -24, -24, -24, -23, -23, -23, -22, -22, -22, -22, -21, -21, -21, -21,
	-20, -20, -20, -20, -20, -19, -19, -19, -19, -18, -18, -18, -18, -17, -17, -17, -17, -17,
	-16, -16, -16, -16, -15, -15, -15, -15, -15, -14, -14, -14, -14, -14, -13, -13, -13, -13,
	-13, -12, -12, -12, -12, -12, -11, -11, -11, -11, -11, -11, -10, -10, -10, -10, -10, -9,
	-9, -9, -9, -9, -9, -8, -8, -8, -8, -8, -8, -7, -7, -7, -7, -7, -7, -6, -6, -6, -6, -6,
	-6, -5, -5, -5, -5, -5, -5, -4, -4, -4, -4, -4, -4, -4, -3, -3, -3, -3, -3, -3, -3, -2,
	-2, -2, -2, -2, -2, -2, -1, -1, -1, -1, -1, -1, -1, 0, 0, 0, 0 };

static int16 nphy_papd_padgain_dlt_5g_20671_rev1[] = {
	-193, -193, -168, -154, -144, -137, -130, -125, -120, -116, -113, -109, -106, -103,
	-101, -98, -96, -94, -92, -90, -88, -87, -85, -84, -82, -81, -79, -78, -77, -76, -74,
	-73, -72, -71, -70, -69, -68, -67, -66, -65, -64, -64, -63, -62, -61, -60, -60, -59,
	-58, -57, -57, -56, -55, -55, -54, -53, -53, -52, -51, -51, -50, -50, -49, -49, -48,
	-47, -47, -46, -46, -45, -45, -44, -44, -43, -43, -43, -42, -42, -41, -41, -40, -40,
	-39, -39, -39, -38, -38, -37, -37, -37, -36, -36, -35, -35, -35, -34, -34, -34, -33,
	-33, -33, -32, -32, -31, -31, -31, -30, -30, -30, -30, -29, -29, -29, -28, -28, -28,
	-27, -27, -27, -26, -26, -26, -26, -25, -25, -25, -24, -24, -24, -24, -23, -23, -23,
	-23, -22, -22, -22, -22, -21, -21, -21, -21, -20, -20, -20, -20, -19, -19, -19, -19,
	-18, -18, -18, -18, -18, -17, -17, -17, -17, -16, -16, -16, -16, -16, -15, -15, -15,
	-15, -14, -14, -14, -14, -14, -13, -13, -13, -13, -13, -12, -12, -12, -12, -12, -12,
	-11, -11, -11, -11, -11, -10, -10, -10, -10, -10, -9, -9, -9, -9, -9, -9, -8, -8, -8,
	-8, -8, -8, -7, -7, -7, -7, -7, -7, -6, -6, -6, -6, -6, -6, -5, -5, -5, -5, -5, -5,
	-5, -4, -4, -4, -4, -4, -4, -3, -3, -3, -3, -3, -3, -3, -2, -2, -2, -2, -2, -2, -2,
	-1, -1, -1, -1, -1, -1, -1, 0, 0, 0, 0};

static int16 nphy_papd_pgagain_dlt_2g_20671_rev1[] = {
	-149, -140, -134, -128, -123, -118, -115, -111, -108, -105, -102, -100, -98, -96, -93,
	-92, -90, -88, -86, -85, -83, -82, -80, -79, -78, -77, -75, -74, -73, -72, -71, -70,
	-69, -68, -67, -66, -65, -64, -64, -63, -62, -61, -60, -60, -59, -58, -57, -57, -56,
	-55, -55, -54, -53, -53, -52, -52, -51, -50, -50, -49, -49, -48, -48, -47, -47, -46,
	-46, -45, -45, -44, -44, -43, -43, -42, -42, -41, -41, -41, -40, -40, -39, -39, -38,
	-38, -38, -37, -37, -36, -36, -36, -35, -35, -35, -34, -34, -34, -33, -33, -32, -32,
	-32, -31, -31, -31, -30, -30, -30, -30, -29, -29, -29, -28, -28, -28, -27, -27, -27,
	-27, -26, -26, -26, -25, -25, -25, -25, -24, -24, -24, -23, -23, -23, -23, -22, -22,
	-22, -22, -21, -21, -21, -21, -20, -20, -20, -20, -19, -19, -19, -19, -19, -18, -18,
	-18, -18, -17, -17, -17, -17, -17, -16, -16, -16, -16, -15, -15, -15, -15, -15, -14,
	-14, -14, -14, -14, -13, -13, -13, -13, -13, -12, -12, -12, -12, -12, -12, -11, -11,
	-11, -11, -11, -10, -10, -10, -10, -10, -10, -9, -9, -9, -9, -9, -8, -8, -8, -8, -8,
	-8, -7, -7, -7, -7, -7, -7, -6, -6, -6, -6, -6, -6, -6, -5, -5, -5, -5, -5, -5, -4,
	-4, -4, -4, -4, -4, -4, -3, -3, -3, -3, -3, -3, -3, -2, -2, -2, -2, -2, -2, -2, -1,
	-1, -1, -1, -1, -1, -1, 0, 0, 0, 0};

static int16 nphy_papd_pgagain_dlt_5g_20671_rev1[] = {
	-193, -193, -168, -154, -144, -137, -130, -125, -120, -116, -113, -109, -106, -103,
	-101, -98, -96, -94, -92, -90, -88, -87, -85, -84, -82, -81, -79, -78, -77, -76, -74,
	-73, -72, -71, -70, -69, -68, -67, -66, -65, -64, -64, -63, -62, -61, -60, -60, -59,
	-58, -57, -57, -56, -55, -55, -54, -53, -53, -52, -51, -51, -50, -50, -49, -49, -48,
	-47, -47, -46, -46, -45, -45, -44, -44, -43, -43, -43, -42, -42, -41, -41, -40, -40,
	-39, -39, -39, -38, -38, -37, -37, -37, -36, -36, -35, -35, -35, -34, -34, -34, -33,
	-33, -33, -32, -32, -31, -31, -31, -30, -30, -30, -30, -29, -29, -29, -28, -28, -28,
	-27, -27, -27, -26, -26, -26, -26, -25, -25, -25, -24, -24, -24, -24, -23, -23, -23,
	-23, -22, -22, -22, -22, -21, -21, -21, -21, -20, -20, -20, -20, -19, -19, -19, -19,
	-18, -18, -18, -18, -18, -17, -17, -17, -17, -16, -16, -16, -16, -16, -15, -15, -15,
	-15, -14, -14, -14, -14, -14, -13, -13, -13, -13, -13, -12, -12, -12, -12, -12, -12,
	-11, -11, -11, -11, -11, -10, -10, -10, -10, -10, -9, -9, -9, -9, -9, -9, -8, -8, -8,
	-8, -8, -8, -7, -7, -7, -7, -7, -7, -6, -6, -6, -6, -6, -6, -5, -5, -5, -5, -5, -5,
	-5, -4, -4, -4, -4, -4, -4, -3, -3, -3, -3, -3, -3, -3, -2, -2, -2, -2, -2, -2, -2,
	-1, -1, -1, -1, -1, -1, -1, 0, 0, 0, 0};

static uint32 nphy_papd_scaltbl[] = {
	0x0ae2002f, 0x0a3b0032, 0x09a70035, 0x09220038,
	0x0887003c, 0x081f003f, 0x07a20043, 0x07340047,
	0x06d2004b, 0x067a004f, 0x06170054, 0x05bf0059,
	0x0571005e, 0x051e0064, 0x04d3006a, 0x04910070,
	0x044c0077, 0x040f007e, 0x03d90085, 0x03a1008d,
	0x036f0095, 0x033d009e, 0x030b00a8, 0x02e000b2,
	0x02b900bc, 0x029200c7, 0x026d00d3, 0x024900e0,
	0x022900ed, 0x020a00fb, 0x01ec010a, 0x01d0011a,
	0x01b7012a, 0x019e013c, 0x0187014f, 0x01720162,
	0x015d0177, 0x0149018e, 0x013701a5, 0x012601be,
	0x011501d9, 0x010501f5, 0x00f70212, 0x00e90232,
	0x00dc0253, 0x00d00276, 0x00c4029c, 0x00b902c3,
	0x00af02ed, 0x00a5031a, 0x009c0349, 0x0093037a,
	0x008b03af, 0x008303e7, 0x007c0422, 0x00750461,
	0x006e04a3, 0x006804ea, 0x00620534, 0x005d0583,
	0x005805d7, 0x0053062f, 0x004e068d, 0x004a06f1
};

/* EXTPA */
static uint32 nphy_tpc_txgain_rev3[] = {
	0x1f410044, 0x1f410042, 0x1f410040, 0x1f41003e,
	0x1f41003c, 0x1f41003b, 0x1f410039, 0x1f410037,
	0x1e410044, 0x1e410042, 0x1e410040, 0x1e41003e,
	0x1e41003c, 0x1e41003b, 0x1e410039, 0x1e410037,
	0x1d410044, 0x1d410042, 0x1d410040, 0x1d41003e,
	0x1d41003c, 0x1d41003b, 0x1d410039, 0x1d410037,
	0x1c410044, 0x1c410042, 0x1c410040, 0x1c41003e,
	0x1c41003c, 0x1c41003b, 0x1c410039, 0x1c410037,
	0x1b410044, 0x1b410042, 0x1b410040, 0x1b41003e,
	0x1b41003c, 0x1b41003b, 0x1b410039, 0x1b410037,
	0x1a410044, 0x1a410042, 0x1a410040, 0x1a41003e,
	0x1a41003c, 0x1a41003b, 0x1a410039, 0x1a410037,
	0x19410044, 0x19410042, 0x19410040, 0x1941003e,
	0x1941003c, 0x1941003b, 0x19410039, 0x19410037,
	0x18410044, 0x18410042, 0x18410040, 0x1841003e,
	0x1841003c, 0x1841003b, 0x18410039, 0x18410037,
	0x17410044, 0x17410042, 0x17410040, 0x1741003e,
	0x1741003c, 0x1741003b, 0x17410039, 0x17410037,
	0x16410044, 0x16410042, 0x16410040, 0x1641003e,
	0x1641003c, 0x1641003b, 0x16410039, 0x16410037,
	0x15410044, 0x15410042, 0x15410040, 0x1541003e,
	0x1541003c, 0x1541003b, 0x15410039, 0x15410037,
	0x14410044, 0x14410042, 0x14410040, 0x1441003e,
	0x1441003c, 0x1441003b, 0x14410039, 0x14410037,
	0x13410044, 0x13410042, 0x13410040, 0x1341003e,
	0x1341003c, 0x1341003b, 0x13410039, 0x13410037,
	0x12410044, 0x12410042, 0x12410040, 0x1241003e,
	0x1241003c, 0x1241003b, 0x12410039, 0x12410037,
	0x11410044, 0x11410042, 0x11410040, 0x1141003e,
	0x1141003c, 0x1141003b, 0x11410039, 0x11410037,
	0x10410044, 0x10410042, 0x10410040, 0x1041003e,
	0x1041003c, 0x1041003b, 0x10410039, 0x10410037
};

/**
 * This gain table is used on 47162 P96x hi power PA boards to prevent PA blowup.
 * The gain is backed off by 4 dB compared to the table above.
 */
static uint32 nphy_tpc_txgain_HiPwrEPA[] = {
	0x0f410044, 0x0f410042, 0x0f410040, 0x0f41003e,
	0x0f41003c, 0x0f41003b, 0x0f410039, 0x0f410037,
	0x0e410044, 0x0e410042, 0x0e410040, 0x0e41003e,
	0x0e41003c, 0x0e41003b, 0x0e410039, 0x0e410037,
	0x0d410044, 0x0d410042, 0x0d410040, 0x0d41003e,
	0x0d41003c, 0x0d41003b, 0x0d410039, 0x0d410037,
	0x0c410044, 0x0c410042, 0x0c410040, 0x0c41003e,
	0x0c41003c, 0x0c41003b, 0x0c410039, 0x0c410037,
	0x0b410044, 0x0b410042, 0x0b410040, 0x0b41003e,
	0x0b41003c, 0x0b41003b, 0x0b410039, 0x0b410037,
	0x0a410044, 0x0a410042, 0x0a410040, 0x0a41003e,
	0x0a41003c, 0x0a41003b, 0x0a410039, 0x0a410037,
	0x09410044, 0x09410042, 0x09410040, 0x0941003e,
	0x0941003c, 0x0941003b, 0x09410039, 0x09410037,
	0x08410044, 0x08410042, 0x08410040, 0x0841003e,
	0x0841003c, 0x0841003b, 0x08410039, 0x08410037,
	0x07410044, 0x07410042, 0x07410040, 0x0741003e,
	0x0741003c, 0x0741003b, 0x07410039, 0x07410037,
	0x06410044, 0x06410042, 0x06410040, 0x0641003e,
	0x0641003c, 0x0641003b, 0x06410039, 0x06410037,
	0x05410044, 0x05410042, 0x05410040, 0x0541003e,
	0x0541003c, 0x0541003b, 0x05410039, 0x05410037,
	0x04410044, 0x04410042, 0x04410040, 0x0441003e,
	0x0441003c, 0x0441003b, 0x04410039, 0x04410037,
	0x03410044, 0x03410042, 0x03410040, 0x0341003e,
	0x0341003c, 0x0341003b, 0x03410039, 0x03410037,
	0x02410044, 0x02410042, 0x02410040, 0x0241003e,
	0x0241003c, 0x0241003b, 0x02410039, 0x02410037,
	0x01410044, 0x01410042, 0x01410040, 0x0141003e,
	0x0141003c, 0x0141003b, 0x01410039, 0x01410037,
	0x00410044, 0x00410042, 0x00410040, 0x0041003e,
	0x0041003c, 0x0041003b, 0x00410039, 0x00410037
};

/**
 * 6362A0 ExtPA gain table to front load the gains to counter the broadband noise introduced by the
 * TxBuf LPF = 1, gm = 0, intPA = 1 bbmult is kept as high as possible (max 66) throughout the gain
 * table PAD is varied as much as possible before varying bbmult.
 * Note: In this table, the gain codes are limited to having a minimum bbmult of 30 to avoid
 * quantization noise effects. Also, the 7 0.5 dB step-size attens of the DAC are used at the end
 * of the gain table.
 */
static uint32 nphy_tpc_txgain_epa_2057rev3[] = {
	0x80f90040, 0x80e10040, 0x80e1003c, 0x80c9003d,
	0x80b9003c, 0x80a9003d, 0x80a1003c, 0x8099003b,
	0x8091003b, 0x8089003a, 0x8081003a, 0x80790039,
	0x80710039, 0x8069003a, 0x8061003b, 0x8059003d,
	0x8051003f, 0x80490042, 0x8049003e, 0x8049003b,
	0x8041003e, 0x8041003b, 0x8039003e, 0x8039003b,
	0x80390038, 0x80390035, 0x8031003a, 0x80310036,
	0x80310033, 0x8029003a, 0x80290037, 0x80290034,
	0x80290031, 0x80210039, 0x80210036, 0x80210033,
	0x80210030, 0x8019003c, 0x80190039, 0x80190036,
	0x80190033, 0x80190030, 0x8019002d, 0x8019002b,
	0x80190028, 0x8011003a, 0x80110036, 0x80110033,
	0x80110030, 0x8011002e, 0x8011002b, 0x80110029,
	0x80110027, 0x80110024, 0x80110022, 0x80110020,
	0x8011001f, 0x8011001d, 0x8009003a, 0x80090037,
	0x80090034, 0x80090031, 0x8009002e, 0x8009002c,
	0x80090029, 0x80090027, 0x80090025, 0x80090023,
	0x80090021, 0x8009001f, 0x8009001d, 0x8009011d,
	0x8009021d, 0x8009031d, 0x8009041d, 0x8009051d,
	0x8009061d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d,
	0x8009071d, 0x8009071d, 0x8009071d, 0x8009071d
};

/**
 * 5357A0 ExtPA initial gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult is kept as high as possible (max 66) throughout the gain table
 * PAD is varied as much as possible before varying bbmult
 */
static uint32 nphy_tpc_txgain_epa_2057rev5[] = {
	0x10f90040, 0x10e10040, 0x10e1003c, 0x10c9003d,
	0x10b9003c, 0x10a9003d, 0x10a1003c, 0x1099003b,
	0x1091003b, 0x1089003a, 0x1081003a, 0x10790039,
	0x10710039, 0x1069003a, 0x1061003b, 0x1059003d,
	0x1051003f, 0x10490042, 0x1049003e, 0x1049003b,
	0x1041003e, 0x1041003b, 0x1039003e, 0x1039003b,
	0x10390038, 0x10390035, 0x1031003a, 0x10310036,
	0x10310033, 0x1029003a, 0x10290037, 0x10290034,
	0x10290031, 0x10210039, 0x10210036, 0x10210033,
	0x10210030, 0x1019003c, 0x10190039, 0x10190036,
	0x10190033, 0x10190030, 0x1019002d, 0x1019002b,
	0x10190028, 0x1011003a, 0x10110036, 0x10110033,
	0x10110030, 0x1011002e, 0x1011002b, 0x10110029,
	0x10110027, 0x10110024, 0x10110022, 0x10110020,
	0x1011001f, 0x1011001d, 0x1009003a, 0x10090037,
	0x10090034, 0x10090031, 0x1009002e, 0x1009002c,
	0x10090029, 0x10090027, 0x10090025, 0x10090023,
	0x10090021, 0x1009001f, 0x1009001d, 0x1009001b,
	0x1009001a, 0x10090018, 0x10090017, 0x10090016,
	0x10090015, 0x10090013, 0x10090012, 0x10090011,
	0x10090010, 0x1009000f, 0x1009000f, 0x1009000e,
	0x1009000d, 0x1009000c, 0x1009000c, 0x1009000b,
	0x1009000a, 0x1009000a, 0x10090009, 0x10090009,
	0x10090008, 0x10090008, 0x10090007, 0x10090007,
	0x10090007, 0x10090006, 0x10090006, 0x10090005,
	0x10090005, 0x10090005, 0x10090005, 0x10090004,
	0x10090004, 0x10090004, 0x10090004, 0x10090003,
	0x10090003, 0x10090003, 0x10090003, 0x10090003,
	0x10090003, 0x10090002, 0x10090002, 0x10090002,
	0x10090002, 0x10090002, 0x10090002, 0x10090002,
	0x10090002, 0x10090002, 0x10090001, 0x10090001,
	0x10090001, 0x10090001, 0x10090001, 0x10090001
};

/**
 * 5357B0 ExtPA gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult capped at 51. PAD capped at gain code of 9 since the PAD is
 * center tuned instead of being off-tuned. The latter causes spectral asymmetry
 * PAD is varied as much as possible before varying bbmult
 * Note: In this table, the gain codes are limited to having a minium bbmult of 25 to avoid
 * quantization noise effects. Also, the 7 0.5 dB step-size attens of the DAC are used at the
 * end of the gain table.
 */
static uint32 nphy_tpc_txgain_epa_2057rev5v1[] = {
	0x10490031, 0x1049002e, 0x10410031, 0x1041002f,
	0x1041002c, 0x10390031, 0x1039002e, 0x10310033,
	0x10310030, 0x1031002d, 0x1031002b, 0x10290031,
	0x1029002f, 0x1029002c, 0x1029002a, 0x10210031,
	0x1021002f, 0x1021002c, 0x1021002a, 0x10210027,
	0x10210025, 0x10190031, 0x1019002e, 0x1019002b,
	0x10190029, 0x10190027, 0x10190024, 0x10190022,
	0x10110032, 0x1011002f, 0x1011002c, 0x1011002a,
	0x10110028, 0x10110025, 0x10110023, 0x10110021,
	0x1011001f, 0x1011001e, 0x1011001c, 0x1011001a,
	0x10110019, 0x10090033, 0x10090031, 0x1009002e,
	0x1009002b, 0x10090029, 0x10090027, 0x10090024,
	0x10090022, 0x10090020, 0x1009001f, 0x1009001d,
	0x1009001b, 0x1009001a, 0x1009011a, 0x1009021a,
	0x1009031a, 0x1009041a, 0x1009051a, 0x1009061a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a,
	0x1009071a, 0x1009071a, 0x1009071a, 0x1009071a
};

/** 5357B1 ExtPA gain table. bbmult smoothing to avoid kinks at EVM 20Mhz / 40Mhz */
static uint32 nphy_tpc_txgain_epa_2057rev5v2[] = {
		0x104a0031, 0x104a002e, 0x104a002b, 0x104a0029,
		0x1042002c, 0x1042002a, 0x10420027, 0x10420025,
		0x10420023, 0x10420021, 0x1042001f, 0x10320029,
		0x10320026, 0x10320024, 0x10320022, 0x10320020,
		0x102a0025, 0x102a0023, 0x102a0021, 0x102a001f,
		0x10220025, 0x10220023, 0x10220021, 0x1022001f,
		0x1022011f, 0x1022021f, 0x1022031f, 0x101a0022,
		0x101a0020, 0x101a0120, 0x101a0220, 0x101a0320,
		0x101a0420, 0x101a0520, 0x101a0620, 0x101a0720,
		0x1012001f, 0x1012001e, 0x1012001c, 0x1012001a,
		0x10120019, 0x10120119, 0x10120219, 0x10120319,
		0x10120419, 0x10120519, 0x10120619, 0x100a0024,
		0x100a0022, 0x100a0020, 0x100a001f, 0x100a001d,
		0x100a001b, 0x100a001a, 0x100a011a, 0x100a021a,
		0x100a031a, 0x100a041a, 0x100a051a, 0x100a061a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
		0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a
};

/**
 * 43236A0 ExtPA gain table
 * LPF = 0, gm = 1, intPA = 1. bbmult is kept as high as possible (max 62) throughout the gain table
 * PAD is varied as much as possible before varying bbmult. Maximum PAD in the gain table is 9
 */
static uint32 nphy_tpc_txgain_epa_2057rev7[] = {
	0x1049003e, 0x1049003b, 0x1041003e, 0x1041003b,
	0x1039003e, 0x1039003b, 0x10390038, 0x10390035,
	0x1031003a, 0x10310036, 0x10310033, 0x1029003a,
	0x10290037, 0x10290034, 0x10290031, 0x10210039,
	0x10210036, 0x10210033, 0x10210030, 0x1019003c,
	0x10190039, 0x10190036, 0x10190033, 0x10190030,
	0x1019002d, 0x1019002b, 0x10190028, 0x1011003a,
	0x10110036, 0x10110033, 0x10110030, 0x1011002e,
	0x1011002b, 0x10110029, 0x10110027, 0x10110024,
	0x10110022, 0x10110020, 0x1011001f, 0x1011001d,
	0x1009003a, 0x10090037, 0x10090034, 0x10090031,
	0x1009002e, 0x1009002c, 0x10090029, 0x10090027,
	0x10090025, 0x10090023, 0x10090021, 0x1009001f,
	0x1009001d, 0x1009011d, 0x1009021d, 0x1009031d,
	0x1009041d, 0x1009051d, 0x1009061d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d,
	0x1009071d, 0x1009071d, 0x1009071d, 0x1009071d
};

/**
 * 43236B1 ExtPA initial gain table. LPF = 0, gm = 1, intPA = 1
 * bbmult is kept as high as possible (max 64) throughout the gain table
 * PAD is varied as much as possible before varying bbmult
 * Maximum PAD in the gain table is 20
 */
static uint32 nphy_tpc_txgain_epa_2057rev7_2gv14[] = {
	0x10790040, 0x1079003c, 0x1071003d, 0x1069003e,
	0x1061003f, 0x1061003c, 0x1059003d, 0x1051003f,
	0x1051003c, 0x10510038, 0x1049003d, 0x10490039,
	0x1041003d, 0x10410039, 0x1039003e, 0x1039003b,
	0x10390037, 0x1031003d, 0x1031003a, 0x10310036,
	0x1029003e, 0x1029003a, 0x10290037, 0x10290034,
	0x1021003d, 0x10210039, 0x10210036, 0x10210033,
	0x10210030, 0x1019003e, 0x1019003a, 0x10190037,
	0x10190034, 0x10190031, 0x1019002e, 0x1019002c,
	0x1011003d, 0x1011003a, 0x10110037, 0x10110034,
	0x10110031, 0x1011002e, 0x1011002b, 0x10110029,
	0x10110027, 0x10110025, 0x10110023, 0x10110021,
	0x1011001f, 0x1009003e, 0x1009003a, 0x10090037,
	0x10090034, 0x10090031, 0x1009002e, 0x1009002c,
	0x10090029, 0x10090027, 0x10090025, 0x10090023,
	0x10090021, 0x1009001f, 0x1009001d, 0x1009001c,
	0x1009001a, 0x10090019, 0x10090017, 0x10090016,
	0x10090015, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014,
	0x10090014, 0x10090014, 0x10090014, 0x10090014
};

static uint32 nphy_tpc_txgain_epa_2057rev7_2gv17[] = {
	0x10520033, 0x10520031, 0x1052002f, 0x104a0031,
	0x104a002e, 0x104a002b, 0x104a0029, 0x1042002c,
	0x1042002a, 0x10420027, 0x10420025, 0x10420023,
	0x10420021, 0x1042001f, 0x10320029, 0x10320026,
	0x10320024, 0x10320022, 0x10320020, 0x102a0025,
	0x102a0023, 0x102a0021, 0x102a001f, 0x10220025,
	0x10220023, 0x10220021, 0x1022001f, 0x1022011f,
	0x1022021f, 0x1022031f, 0x101a0022, 0x101a0020,
	0x101a0120, 0x101a0220, 0x101a0320, 0x101a0420,
	0x101a0520, 0x101a0620, 0x101a0720, 0x1012001f,
	0x1012001e, 0x1012001c, 0x1012001a, 0x10120019,
	0x10120119, 0x10120219, 0x10120319, 0x10120419,
	0x10120519, 0x10120619, 0x100a0024, 0x100a0022,
	0x100a0020, 0x100a001f, 0x100a001d, 0x100a001b,
	0x100a001a, 0x100a011a, 0x100a021a, 0x100a031a,
	0x100a041a, 0x100a051a, 0x100a061a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a,
	0x100a071a, 0x100a071a, 0x100a071a, 0x100a071a
};

static uint32 nphy_tpc_2GHz_rfgain_epa_20671rev0[] = {
	0xF67D7F00, 0xF6777F00, 0xF6717F00, 0xF66B7F00,
	0xF6657F00, 0xF65F7F00, 0xF6597F00, 0xF6537F00,
	0xF64D7F00, 0xF6477F00, 0xF63F7F00, 0xF63D7F00,
	0xF63B7F00, 0xF6397F00, 0xF6377F00, 0xF6357F00,
	0xF6337F00, 0xF6317F00, 0xF62F7F00, 0xF62D7F00,
	0xF62B7F00, 0xF62A7F00, 0xF6297F00, 0xF6287F00,
	0xF6277F00, 0xF6267F00, 0xF6247F00, 0xF6227F00,
	0xF6217F00, 0xF61F7F00, 0xF61E7F00, 0xF61D7F00,
	0xF61C7F00, 0xF61B7F00, 0xF61A7F00, 0xF6197F00,
	0xF6187F00, 0xF6177F00, 0xF6167F00, 0xF6157F00,
	0xF6147F00, 0xF6147C00, 0xF6137F00, 0xF6137C00,
	0xF6127F00, 0xF6127C00, 0xF6117F00, 0xF6117C00,
	0xF6107F00, 0xF6107C00, 0xF6107900, 0xF6107600,
	0xF60F7F00, 0xF60F7C00, 0xF60F7900, 0xF60E7F00,
	0xF60E7C00, 0xF60D7C00, 0xF60D7900, 0xF60C7F00,
	0xF60C7C00, 0xF60C7900, 0xF60B7F00, 0xF60B7C00,
	0xF60B7900, 0xF60A7F00, 0xF60A7C00, 0xF60A7900,
	0xF6097F00, 0xF6097C00, 0xF6097800, 0xF6087F00,
	0xF6087B00, 0xF6087800, 0xF6087400, 0xF6087100,
	0xF6086F00, 0xF6077F00, 0xF6077B00, 0xF6077800,
	0xF6077400, 0xF6077100, 0xF6067F00, 0xF6067B00,
	0xF6067800, 0xF6067400, 0xF6067100, 0xF6057F00,
	0xF6057B00, 0xF6057800, 0xF6057400, 0xF6057100,
	0xF6056E00, 0xF6047F00, 0xF6047B00, 0xF6047800,
	0xF6047400, 0xF6047100, 0xF6046E00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00
};

static uint32 nphy_tpc_2GHz_rfgain_epa_20671rev0_ver1[] = {
	0xF67D7F00, 0xF6777F00, 0xF6717F00, 0xF66B7F00,
	0xF6657F00, 0xF65F7F00, 0xF6597F00, 0xF6537F00,
	0xF64D7F00, 0xF6477F00, 0xF63F7F00, 0xF63D7F00,
	0xF63B7F00, 0xF6397F00, 0xF6377F00, 0xF6357F00,
	0xF6337F00, 0xF6317F00, 0xF62F7F00, 0xF62D7F00,
	0xF62B7F00, 0xF62A7F00, 0xF6297F00, 0xF6287F00,
	0xF6277F00, 0xF6267F00, 0xF6247F00, 0xF6227F00,
	0xF6217F00, 0xF61F7F00, 0xF61E7F00, 0xF61D7F00,
	0xF61C7F00, 0xF61B7F00, 0xF61A7F00, 0xF6197F00,
	0xF6187F00, 0xF6177F00, 0xF6167F00, 0xF6157F00,
	0xF6147F00, 0xF6147C00, 0xF6137F00, 0xF6137C00,
	0xF6127F00, 0xF6127C00, 0xF6117F00, 0xF6117C00,
	0xF6107F00, 0xF6107C00, 0xF6107900, 0xF6107600,
	0xF60F7F00, 0xF60F7C00, 0xF60F7900, 0xF60E7F00,
	0xF60E7C00, 0xF60D7C00, 0xF60D7900, 0xF60C7F00,
	0xF60C7C00, 0xF60C7900, 0xF60B7F00, 0xF60B7C00,
	0xF60B7900, 0xF60A7F00, 0xF60A7C00, 0xF60A7900,
	0xF6097F00, 0xF6097C00, 0xF6097800, 0xF6087F00,
	0xF6087B00, 0xF6087800, 0xF6087400, 0xF6087100,
	0xF6086F00, 0xF6077F00, 0xF6077B00, 0xF6077800,
	0xF6077400, 0xF6077100, 0xF6067F00, 0xF6067B00,
	0xF6067800, 0xF6067400, 0xF6067100, 0xF6057F00,
	0xF6057B00, 0xF6057800, 0xF6057400, 0xF6057100,
	0xF6056E00, 0xF6047F00, 0xF6047B00, 0xF6047800,
	0xF6047400, 0xF6047100, 0xF6046E00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00,
	0xF6046A00, 0xF6046A00, 0xF6046A00, 0xF6046A00
};

static uint32 nphy_tpc_2GHz_rfgain_epa_20671_4324b1[] = {
	0xF78F7F00, 0xF7877F00, 0xF7877F00, 0xF77F7F00,
	0xF77F7F00, 0xF77F7F00, 0xF77F7F00, 0xF7777F00,
	0xF76F7F00, 0xF76F7F00, 0xF7677F00, 0xF7677F00,
	0xF7677F00, 0xF75F7F00, 0xF75F7F00, 0xF75F7F00,
	0xF7577F00, 0xF7577F00, 0xF7577F00, 0xF74F7F00,
	0xF74F7F00, 0xF74F7F00, 0xF74F7F00, 0xF7477F00,
	0xF7477F00, 0xF7477F00, 0xF7477F00, 0xF73F7F00,
	0xF73F7F00, 0xF73F7F00, 0xF73F7F00, 0xF73F7F00,
	0xF73F7F00, 0xF7377F00, 0xF7377F00, 0xF7377F00,
	0xF7377F00, 0xF72F7F00, 0xF72F7F00, 0xF72F7F00,
	0xF72F7F00, 0xF72F7F00, 0xF72F7F00, 0xF7277F00,
	0xF7277F00, 0xF7277F00, 0xF7277F00, 0xF7277F00,
	0xF7277F00, 0xF7277F00, 0xF7277F00, 0xF71F7F00,
	0xF71F7F00, 0xF71F7F00, 0xF71F7F00, 0xF71F7F00,
	0xF71F7F00, 0xF71F7F00, 0xF71F7F00, 0xF71F7F00,
	0xF71F7F00, 0xF7177F00, 0xF7177F00, 0xF7177F00,
	0xF7177F00, 0xF7177F00, 0xF7177F00, 0xF7177F00,
	0xF7177F00, 0xF7177F00, 0xF7177F00, 0xF7177F00,
	0xF7177F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF70F7F00, 0xF70F7F00, 0xF70F7F00,
	0xF70F7F00, 0xF7077F00, 0xF7077F00, 0xF7077F00,
	0xF7077F00, 0xF7077F00, 0xF7076700, 0xF7076700,
	0xF7075F00, 0xF7075F00, 0xF7075700, 0xF7075700,
	0xF7075100, 0xF7075100, 0xF7075100, 0xF7074900,
	0xF7074900, 0xF7074900, 0xF7074900, 0xF7074900,
	0xF7074300, 0xF7074300, 0xF7074300, 0xF7074300,
	0xF7074300, 0xF7074100, 0xF7074100, 0xF7074100,
	0xF7074000, 0xF7074000, 0xF7074000, 0xF7074000
};

static uint32 nphy_tpc_5GHz_rfgain_epa_20671_4324b1[] = {
		0xF3FF7F00,
		0xF3FF7F00,
		0xF3FF7F00,
		0xF3FF7F00,
		0xF3F77F00,
		0xF3EF7F00,
		0xF3EF7F00,
		0xF3E77F00,
		0xF3DF7F00,
		0xF3D77F00,
		0xF3D77F00,
		0xF3CF7F00,
		0xF3C77F00,
		0xF3C77F00,
		0xF3BF7F00,
		0xF3B77F00,
		0xF3B77F00,
		0xF3AF7F00,
		0xF3A77F00,
		0xF3A77F00,
		0xF39F7F00,
		0xF39F7F00,
		0xF3977F00,
		0xF3977F00,
		0xF38F7F00,
		0xF38F7F00,
		0xF3877F00,
		0xF3877F00,
		0xF37F7F00,
		0xF37F7F00,
		0xF3777F00,
		0xF3777F00,
		0xF36F7F00,
		0xF36F7F00,
		0xF36F7F00,
		0xF3677F00,
		0xF3677F00,
		0xF3677F00,
		0xF35F7F00,
		0xF35F7F00,
		0xF35F7F00,
		0xF3577F00,
		0xF3577F00,
		0xF3577F00,
		0xF34F7F00,
		0xF34F7F00,
		0xF34F7F00,
		0xF3477F00,
		0xF3477F00,
		0xF3477F00,
		0xF3477F00,
		0xF33F7F00,
		0xF33F7F00,
		0xF33F7F00,
		0xF33F7F00,
		0xF33F7F00,
		0xF3377F00,
		0xF3377F00,
		0xF3377F00,
		0xF3377F00,
		0xF3377F00,
		0xF32F7F00,
		0xF32F7F00,
		0xF32F7F00,
		0xF32F7F00,
		0xF32F7F00,
		0xF32F7F00,
		0xF3277F00,
		0xF3277F00,
		0xF3277F00,
		0xF3277F00,
		0xF3277F00,
		0xF3277F00,
		0xF3277F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF31F7F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF3177F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF30F7F00,
		0xF3077F00,
		0xF3077F00,
		0xF3077F00,
		0xF3077F00,
		0xF3077F00,
		0xF3077F00,
		0xF3077F00
};

static uint32 nphy_tpc_5GHz_rfgain_epa_20671rev0[] = {
	0xF6FFFF00,
	0xF6FAFF00,
	0xF6F1FF00,
	0xF6EBFF00,
	0xF6E4FF00,
	0xF6DBFF00,
	0xF6D6FF00,
	0xF6CFFF00,
	0xF6CAFF00,
	0xF6C2FF00,
	0xF6BCFF00,
	0xF6B6FF00,
	0xF6B0FF00,
	0xF6ACFF00,
	0xF6A6FF00,
	0xF6A1FF00,
	0xF69BFF00,
	0xF697FF00,
	0xF692FF00,
	0xF68EFF00,
	0xF68AFF00,
	0xF686FF00,
	0xF682FF00,
	0xF67EFF00,
	0xF67AFF00,
	0xF676FF00,
	0xF672FF00,
	0xF66FFF00,
	0xF66CFF00,
	0xF669FF00,
	0xF666FF00,
	0xF663FF00,
	0xF65EFF00,
	0xF65AFF00,
	0xF658FF00,
	0xF656FF00,
	0xF654FF00,
	0xF652FF00,
	0xF650FF00,
	0xF64FFF00,
	0xF64DFF00,
	0xF64AFF00,
	0xF648FF00,
	0xF642FF00,
	0xF63DFF00,
	0xF639FF00,
	0xF637FF00,
	0xF635FF00,
	0xF632FF00,
	0xF632F500,
	0xF632F000,
	0xF632E600,
	0xF632DC00,
	0xF632D200,
	0xF632CA00,
	0xF632C200,
	0xF632B900,
	0xF632B100,
	0xF632AB00,
	0xF632A500,
	0xF632A000,
	0xF6329A00,
	0xF6329500,
	0xF6329000,
	0xF6328B00,
	0xF6328600,
	0xF6328100,
	0xF6327C00,
	0xF6327700,
	0xF6327300,
	0xF6327000,
	0xF6326C00,
	0xF6326900,
	0xF6326600,
	0xF6326300,
	0xF6326100,
	0xF6325E00,
	0xF6325C00,
	0xF6325900,
	0xF6325600,
	0xF6325300,
	0xF6325100,
	0xF6324E00,
	0xF6324C00,
	0xF6324A00,
	0xF6324800,
	0xF6324600,
	0xF6324400,
	0xF6324200,
	0xF6324000,
	0xF6323E00,
	0xF6323C00,
	0xF6323A00,
	0xF6323900,
	0xF6323700,
	0xF6323600,
	0xF6323500,
	0xF6323400,
	0xF6323200,
	0xF6322F00,
	0xF6322D00,
	0xF6322C00,
	0xF6322A00,
	0xF6322900,
	0xF6322800,
	0xF6322700,
	0xF6322600,
	0xF6322500,
	0xF6322400,
	0xF6322300,
	0xF6322200,
	0xF6322100,
	0xF6322000,
	0xF6321F00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00,
	0xF6321E00
};

static uint32 nphy_tpc_5GHz_rfgain_epa_20671rev0_ver1[] = {
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF67F7F00,
	   0xF6787F00,
	   0xF65F7F00,
	   0xF6477F00,
	   0xF63D7F00,
	   0xF6387F00,
	   0xF6337F00,
	   0xF62F7F00,
	   0xF62C7F00,
	   0xF62A7F00,
	   0xF6287F00,
	   0xF6267F00,
	   0xF6247F00,
	   0xF6237F00,
	   0xF6227F00,
	   0xF6207F00,
	   0xF61F7C00,
	   0xF61E7C00,
	   0xF61D7C00,
	   0xF61C7C00,
	   0xF61B7C00,
	   0xF61A7C00,
	   0xF6197E00,
	   0xF6187E00,
	   0xF6177E00,
	   0xF6177E00,
	   0xF6167F00,
	   0xF6157F00,
	   0xF6157E00,
	   0xF6157B00,
	   0xF6157700,
	   0xF6157400,
	   0xF6157100,
	   0xF6156E00,
	   0xF6156B00,
	   0xF6156800,
	   0xF6156600,
	   0xF6156400,
	   0xF6156100,
	   0xF6155F00,
	   0xF6155C00,
	   0xF6155900,
	   0xF6155700,
	   0xF6155400,
	   0xF6155200,
	   0xF6155000,
	   0xF6154E00,
	   0xF6154C00,
	   0xF6154A00,
	   0xF6154800,
	   0xF6154600,
	   0xF6154400,
	   0xF6154200,
	   0xF6154100,
	   0xF6153F00,
	   0xF6153E00,
	   0xF6153C00,
	   0xF6153A00,
	   0xF6153900,
	   0xF6153700,
	   0xF6153500,
	   0xF6153400,
	   0xF6153300,
	   0xF6153100,
	   0xF6153000,
	   0xF6152F00,
	   0xF6142F00,
	   0xF6142F00,
	   0xF6142E00,
	   0xF6142D00,
	   0xF6142C00,
	   0xF6142A00,
	   0xF6142900,
	   0xF6142800,
	   0xF6142700,
	   0xF6142600,
	   0xF6142500,
	   0xF6142400,
	   0xF6142300,
	   0xF6142200,
	   0xF6142100,
	   0xF6142000,
	   0xF6142000,
	   0xF6132000,
	   0xF6132000,
	   0xF6131F00,
	   0xF6131E00,
	   0xF6131D00,
	   0xF6131D00,
	   0xF6131C00,
	   0xF6121D00,
	   0xF6121C00,
	   0xF6121C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00,
	   0xF6111C00
};

/** Gain table (digital) 2G for 4324. This is the BBMult gain, nominally 64 (decimal) */
#ifdef CODE_OPT_4324
dgaintbl_opt_t phy_dgaintbl_opt_5G_rev1[] = {
	{46, 0x03F00000},
	{255, 0xffffffff}
	};
dgaintbl_opt_t phy_dgaintbl_opt_5G_rev1_ver1[] = {
	{9, 0x4C00000},
	{10, 0x4700000},
	{11, 0x4300000},
	{12, 0x4000000},
	{13, 0x3C00000},
	{14, 0x3900000},
	{15, 0x3500000},
	{16, 0x3200000},
	{17, 0x3000000},
	{18, 0x2D00000},
	{19, 0x2A00000},
	{20, 0x2800000},
	{21, 0x2600000},
	{22, 0x2400000},
	{23, 0x2200000},
	{255, 0xffffffff}
	};
dgaintbl_opt_t phy_dgaintbl_opt_2G_rev1[] = {
	{0, 0x04000000},
	{255, 0xffffffff}
	};
dgaintbl_opt_t phy_dgaintbl_opt_5G_rev0[] = {
	{0, 0x04000000},
	{255, 0xffffffff}
	};
dgaintbl_opt_t phy_dgaintbl_opt_2G_rev0[] = {
	{0, 0x03E00000},
	{255, 0xffffffff}
	};
#else
static uint32 nphy_tpc_2GHz_dgain_epa_20671rev0[] = {
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x3F00000,
	0x3E00000, 0x3F00000, 0x3F00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3F00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3F00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000
};
static uint32 nphy_tpc_2GHz_dgain_epa_20671rev0_ver1[] = {
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x3F00000,
	0x3E00000, 0x3F00000, 0x3F00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3F00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3F00000, 0x3F00000,
	0x3F00000, 0x3F00000, 0x3E00000, 0x3E00000,
	0x3E00000, 0x3E00000, 0x3E00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000,
	0x3D00000, 0x3D00000, 0x3D00000, 0x3D00000
};

static uint32 nphy_tpc_2GHz_dgain_epa_20671_4324b1[] = {
	0x3D00000, 0x3F00000, 0x3D00000, 0x4000000,
	0x3E00000, 0x3C00000, 0x3A00000, 0x3E00000,
	0x3F00000, 0x3D00000, 0x4000000, 0x3E00000,
	0x3C00000, 0x4000000, 0x3E00000, 0x3C00000,
	0x3F00000, 0x3D00000, 0x3C00000, 0x4000000,
	0x3E00000, 0x3C00000, 0x3A00000, 0x3F00000,
	0x3D00000, 0x3B00000, 0x3900000, 0x3F00000,
	0x3D00000, 0x3B00000, 0x3A00000, 0x3800000,
	0x3600000, 0x3E00000, 0x3C00000, 0x3B00000,
	0x3900000, 0x3F00000, 0x3D00000, 0x3B00000,
	0x3900000, 0x3800000, 0x3600000, 0x3E00000,
	0x3D00000, 0x3B00000, 0x3900000, 0x3800000,
	0x3600000, 0x3500000, 0x3300000, 0x3F00000,
	0x3D00000, 0x3C00000, 0x3A00000, 0x3800000,
	0x3700000, 0x3500000, 0x3400000, 0x3200000,
	0x3100000, 0x3F00000, 0x3D00000, 0x3B00000,
	0x3A00000, 0x3800000, 0x3600000, 0x3500000,
	0x3300000, 0x3200000, 0x3100000, 0x2F00000,
	0x2E00000, 0x3F00000, 0x3D00000, 0x3B00000,
	0x3A00000, 0x3800000, 0x3700000, 0x3500000,
	0x3300000, 0x3200000, 0x3100000, 0x2F00000,
	0x2E00000, 0x2D00000, 0x2B00000, 0x2A00000,
	0x2900000, 0x2800000, 0x2700000, 0x2600000,
	0x2400000, 0x2300000, 0x2200000, 0x2100000,
	0x2000000, 0x3C00000, 0x3A00000, 0x3800000,
	0x3700000, 0x3500000, 0x3D00000, 0x3C00000,
	0x3E00000, 0x3D00000, 0x4000000, 0x3E00000,
	0x4000000, 0x3E00000, 0x3C00000, 0x4000000,
	0x3E00000, 0x3C00000, 0x3A00000, 0x3900000,
	0x3C00000, 0x3A00000, 0x3900000, 0x3700000,
	0x3500000, 0x3500000, 0x3300000, 0x3100000,
	0x3000000, 0x2900000, 0x2700000, 0x2500000
};

static uint32 nphy_tpc_5GHz_dgain_epa_20671_4324b1[] = {
		0x4400000,
		0x4000000,
		0x4000000,
		0x3E00000,
		0x3F00000,
		0x4000000,
		0x3E00000,
		0x3E00000,
		0x3F00000,
		0x4000000,
		0x3E00000,
		0x3F00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3F00000,
		0x3E00000,
		0x3F00000,
		0x4000000,
		0x3E00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3D00000,
		0x3F00000,
		0x3D00000,
		0x4000000,
		0x3E00000,
		0x3C00000,
		0x3F00000,
		0x3D00000,
		0x3B00000,
		0x3E00000,
		0x3D00000,
		0x3B00000,
		0x3E00000,
		0x3D00000,
		0x3B00000,
		0x3E00000,
		0x3D00000,
		0x3B00000,
		0x4000000,
		0x3E00000,
		0x3C00000,
		0x3B00000,
		0x4000000,
		0x3E00000,
		0x3C00000,
		0x3B00000,
		0x3900000,
		0x3F00000,
		0x3D00000,
		0x3B00000,
		0x3A00000,
		0x3800000,
		0x4000000,
		0x3E00000,
		0x3C00000,
		0x3A00000,
		0x3900000,
		0x3700000,
		0x3F00000,
		0x3E00000,
		0x3C00000,
		0x3A00000,
		0x3900000,
		0x3700000,
		0x3500000,
		0x4000000,
		0x3E00000,
		0x3C00000,
		0x3A00000,
		0x3900000,
		0x3700000,
		0x3600000,
		0x3400000,
		0x3300000,
		0x3100000,
		0x3F00000,
		0x3D00000,
		0x3B00000,
		0x3A00000,
		0x3800000,
		0x3600000,
		0x3500000,
		0x3300000,
		0x3200000,
		0x3100000,
		0x2F00000,
		0x2E00000,
		0x2D00000,
		0x3E00000,
		0x3C00000,
		0x3B00000,
		0x3900000,
		0x3700000,
		0x3600000,
		0x3400000,
		0x3300000,
		0x3100000,
		0x3000000,
		0x2F00000,
		0x2D00000,
		0x2C00000,
		0x2B00000,
		0x2A00000,
		0x2800000,
		0x2700000,
		0x2600000,
		0x2500000,
		0x2400000,
		0x2300000,
		0x2200000,
		0x2100000,
		0x2000000,
		0x3F00000,
		0x3D00000,
		0x3B00000,
		0x3900000,
		0x3800000,
		0x3600000,
		0x3500000
};
static uint32 nphy_tpc_5GHz_dgain_ipa_20671_rev1_ver1[] = {
	0x5000000, 0x5000000, 0x5000000, 0x5000000,
	0x5000000, 0x5000000, 0x5000000, 0x5000000,
	0x5000000, 0x4C00000, 0x4700000, 0x4300000,
	0x4000000, 0x3C00000, 0x3900000, 0x3500000,
	0x3200000, 0x3000000, 0x2D00000, 0x2A00000,
	0x2800000, 0x2600000, 0x2400000, 0x2200000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000,
	0x2000000, 0x2000000, 0x2000000, 0x2000000
};
static uint32 nphy_tpc_5GHz_dgain_ipa_20671rev1[] = {
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x3F00000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000
};
static uint32 nphy_tpc_2GHz_dgain_ipa_20671rev1[] = {
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000
};
static uint32 nphy_tpc_5GHz_dgain_epa_20671rev0[] = {
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000
};
static uint32 nphy_tpc_5GHz_dgain_epa_20671rev0_ver1[] = {
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000,
	0x4000000, 0x4000000, 0x4000000, 0x4000000
};
#endif /* code optimized for 4324 */

static uint32 nphy_tpc_5GHz_txgain_rev3[] = {
	0xcff70044, 0xcff70042, 0xcff70040, 0xcff7003e,
	0xcff7003c, 0xcff7003b, 0xcff70039, 0xcff70037,
	0xcef70044, 0xcef70042, 0xcef70040, 0xcef7003e,
	0xcef7003c, 0xcef7003b, 0xcef70039, 0xcef70037,
	0xcdf70044, 0xcdf70042, 0xcdf70040, 0xcdf7003e,
	0xcdf7003c, 0xcdf7003b, 0xcdf70039, 0xcdf70037,
	0xccf70044, 0xccf70042, 0xccf70040, 0xccf7003e,
	0xccf7003c, 0xccf7003b, 0xccf70039, 0xccf70037,
	0xcbf70044, 0xcbf70042, 0xcbf70040, 0xcbf7003e,
	0xcbf7003c, 0xcbf7003b, 0xcbf70039, 0xcbf70037,
	0xcaf70044, 0xcaf70042, 0xcaf70040, 0xcaf7003e,
	0xcaf7003c, 0xcaf7003b, 0xcaf70039, 0xcaf70037,
	0xc9f70044, 0xc9f70042, 0xc9f70040, 0xc9f7003e,
	0xc9f7003c, 0xc9f7003b, 0xc9f70039, 0xc9f70037,
	0xc8f70044, 0xc8f70042, 0xc8f70040, 0xc8f7003e,
	0xc8f7003c, 0xc8f7003b, 0xc8f70039, 0xc8f70037,
	0xc7f70044, 0xc7f70042, 0xc7f70040, 0xc7f7003e,
	0xc7f7003c, 0xc7f7003b, 0xc7f70039, 0xc7f70037,
	0xc6f70044, 0xc6f70042, 0xc6f70040, 0xc6f7003e,
	0xc6f7003c, 0xc6f7003b, 0xc6f70039, 0xc6f70037,
	0xc5f70044, 0xc5f70042, 0xc5f70040, 0xc5f7003e,
	0xc5f7003c, 0xc5f7003b, 0xc5f70039, 0xc5f70037,
	0xc4f70044, 0xc4f70042, 0xc4f70040, 0xc4f7003e,
	0xc4f7003c, 0xc4f7003b, 0xc4f70039, 0xc4f70037,
	0xc3f70044, 0xc3f70042, 0xc3f70040, 0xc3f7003e,
	0xc3f7003c, 0xc3f7003b, 0xc3f70039, 0xc3f70037,
	0xc2f70044, 0xc2f70042, 0xc2f70040, 0xc2f7003e,
	0xc2f7003c, 0xc2f7003b, 0xc2f70039, 0xc2f70037,
	0xc1f70044, 0xc1f70042, 0xc1f70040, 0xc1f7003e,
	0xc1f7003c, 0xc1f7003b, 0xc1f70039, 0xc1f70037,
	0xc0f70044, 0xc0f70042, 0xc0f70040, 0xc0f7003e,
	0xc0f7003c, 0xc0f7003b, 0xc0f70039, 0xc0f70037
};

static uint32 nphy_tpc_5GHz_txgain_rev4[] = {
	0x2ff20044, 0x2ff20042, 0x2ff20040, 0x2ff2003e,
	0x2ff2003c, 0x2ff2003b, 0x2ff20039, 0x2ff20037,
	0x2ef20044, 0x2ef20042, 0x2ef20040, 0x2ef2003e,
	0x2ef2003c, 0x2ef2003b, 0x2ef20039, 0x2ef20037,
	0x2df20044, 0x2df20042, 0x2df20040, 0x2df2003e,
	0x2df2003c, 0x2df2003b, 0x2df20039, 0x2df20037,
	0x2cf20044, 0x2cf20042, 0x2cf20040, 0x2cf2003e,
	0x2cf2003c, 0x2cf2003b, 0x2cf20039, 0x2cf20037,
	0x2bf20044, 0x2bf20042, 0x2bf20040, 0x2bf2003e,
	0x2bf2003c, 0x2bf2003b, 0x2bf20039, 0x2bf20037,
	0x2af20044, 0x2af20042, 0x2af20040, 0x2af2003e,
	0x2af2003c, 0x2af2003b, 0x2af20039, 0x2af20037,
	0x29f20044, 0x29f20042, 0x29f20040, 0x29f2003e,
	0x29f2003c, 0x29f2003b, 0x29f20039, 0x29f20037,
	0x28f20044, 0x28f20042, 0x28f20040, 0x28f2003e,
	0x28f2003c, 0x28f2003b, 0x28f20039, 0x28f20037,
	0x27f20044, 0x27f20042, 0x27f20040, 0x27f2003e,
	0x27f2003c, 0x27f2003b, 0x27f20039, 0x27f20037,
	0x26f20044, 0x26f20042, 0x26f20040, 0x26f2003e,
	0x26f2003c, 0x26f2003b, 0x26f20039, 0x26f20037,
	0x25f20044, 0x25f20042, 0x25f20040, 0x25f2003e,
	0x25f2003c, 0x25f2003b, 0x25f20039, 0x25f20037,
	0x24f20044, 0x24f20042, 0x24f20040, 0x24f2003e,
	0x24f2003c, 0x24f2003b, 0x24f20039, 0x24f20038,
	0x23f20041, 0x23f20040, 0x23f2003f, 0x23f2003e,
	0x23f2003c, 0x23f2003b, 0x23f20039, 0x23f20037,
	0x22f20044, 0x22f20042, 0x22f20040, 0x22f2003e,
	0x22f2003c, 0x22f2003b, 0x22f20039, 0x22f20037,
	0x21f20044, 0x21f20042, 0x21f20040, 0x21f2003e,
	0x21f2003c, 0x21f2003b, 0x21f20039, 0x21f20037,
	0x20d20043, 0x20d20041, 0x20d2003e, 0x20d2003c,
	0x20d2003a, 0x20d20038, 0x20d20036, 0x20d20034
};

static uint32 nphy_tpc_5GHz_txgain_rev5[] = {
	0x0f62004a, 0x0f620048, 0x0f620046, 0x0f620044,
	0x0f620042, 0x0f620040, 0x0f62003e, 0x0f62003c,
	0x0e620044, 0x0e620042, 0x0e620040, 0x0e62003e,
	0x0e62003c, 0x0e62003d, 0x0e62003b, 0x0e62003a,
	0x0d620043, 0x0d620041, 0x0d620040, 0x0d62003e,
	0x0d62003d, 0x0d62003c, 0x0d62003b, 0x0d62003a,
	0x0c620041, 0x0c620040, 0x0c62003f, 0x0c62003e,
	0x0c62003c, 0x0c62003b, 0x0c620039, 0x0c620037,
	0x0b620046, 0x0b620044, 0x0b620042, 0x0b620040,
	0x0b62003e, 0x0b62003c, 0x0b62003b, 0x0b62003a,
	0x0a620041, 0x0a620040, 0x0a62003e, 0x0a62003c,
	0x0a62003b, 0x0a62003a, 0x0a620039, 0x0a620038,
	0x0962003e, 0x0962003d, 0x0962003c, 0x0962003b,
	0x09620039, 0x09620037, 0x09620035, 0x09620033,
	0x08620044, 0x08620042, 0x08620040, 0x0862003e,
	0x0862003c, 0x0862003b, 0x0862003a, 0x08620039,
	0x07620043, 0x07620042, 0x07620040, 0x0762003f,
	0x0762003d, 0x0762003b, 0x0762003a, 0x07620039,
	0x0662003e, 0x0662003d, 0x0662003c, 0x0662003b,
	0x06620039, 0x06620037, 0x06620035, 0x06620033,
	0x05620046, 0x05620044, 0x05620042, 0x05620040,
	0x0562003e, 0x0562003c, 0x0562003b, 0x05620039,
	0x04620044, 0x04620042, 0x04620040, 0x0462003e,
	0x0462003c, 0x0462003b, 0x04620039, 0x04620038,
	0x0362003c, 0x0362003b, 0x0362003a, 0x03620039,
	0x03620038, 0x03620037, 0x03620035, 0x03620033,
	0x0262004c, 0x0262004a, 0x02620048, 0x02620047,
	0x02620046, 0x02620044, 0x02620043, 0x02620042,
	0x0162004a, 0x01620048, 0x01620046, 0x01620044,
	0x01620043, 0x01620042, 0x01620041, 0x01620040,
	0x00620042, 0x00620040, 0x0062003e, 0x0062003c,
	0x0062003b, 0x00620039, 0x00620037, 0x00620035
};

static uint32 nphy_tpc_5GHz_txgain_HiPwrEPA[] = {
	0x2ff10044, 0x2ff10042, 0x2ff10040, 0x2ff1003e,
	0x2ff1003c, 0x2ff1003b, 0x2ff10039, 0x2ff10037,
	0x2ef10044, 0x2ef10042, 0x2ef10040, 0x2ef1003e,
	0x2ef1003c, 0x2ef1003b, 0x2ef10039, 0x2ef10037,
	0x2df10044, 0x2df10042, 0x2df10040, 0x2df1003e,
	0x2df1003c, 0x2df1003b, 0x2df10039, 0x2df10037,
	0x2cf10044, 0x2cf10042, 0x2cf10040, 0x2cf1003e,
	0x2cf1003c, 0x2cf1003b, 0x2cf10039, 0x2cf10037,
	0x2bf10044, 0x2bf10042, 0x2bf10040, 0x2bf1003e,
	0x2bf1003c, 0x2bf1003b, 0x2bf10039, 0x2bf10037,
	0x2af10044, 0x2af10042, 0x2af10040, 0x2af1003e,
	0x2af1003c, 0x2af1003b, 0x2af10039, 0x2af10037,
	0x29f10044, 0x29f10042, 0x29f10040, 0x29f1003e,
	0x29f1003c, 0x29f1003b, 0x29f10039, 0x29f10037,
	0x28f10044, 0x28f10042, 0x28f10040, 0x28f1003e,
	0x28f1003c, 0x28f1003b, 0x28f10039, 0x28f10037,
	0x27f10044, 0x27f10042, 0x27f10040, 0x27f1003e,
	0x27f1003c, 0x27f1003b, 0x27f10039, 0x27f10037,
	0x26f10044, 0x26f10042, 0x26f10040, 0x26f1003e,
	0x26f1003c, 0x26f1003b, 0x26f10039, 0x26f10037,
	0x25f10044, 0x25f10042, 0x25f10040, 0x25f1003e,
	0x25f1003c, 0x25f1003b, 0x25f10039, 0x25f10037,
	0x24f10044, 0x24f10042, 0x24f10040, 0x24f1003e,
	0x24f1003c, 0x24f1003b, 0x24f10039, 0x24f10038,
	0x23f10041, 0x23f10040, 0x23f1003f, 0x23f1003e,
	0x23f1003c, 0x23f1003b, 0x23f10039, 0x23f10037,
	0x22f10044, 0x22f10042, 0x22f10040, 0x22f1003e,
	0x22f1003c, 0x22f1003b, 0x22f10039, 0x22f10037,
	0x21f10044, 0x21f10042, 0x21f10040, 0x21f1003e,
	0x21f1003c, 0x21f1003b, 0x21f10039, 0x21f10037,
	0x20d10043, 0x20d10041, 0x20d1003e, 0x20d1003c,
	0x20d1003a, 0x20d10038, 0x20d10036, 0x20d10034
};

/* External PA Gain Table for 43236+ */
static uint32 nphy_tpc_5GHz_txgain_epa_2057rev7[] = {
	0x2d59003c, 0x2d590039, 0x2d590035, 0x2c59003f,
	0x2c59003b, 0x2c590038, 0x2b59003d, 0x2b59003a,
	0x2b590037, 0x2b590034, 0x2a59003e, 0x2a59003b,
	0x2a590037, 0x29590040, 0x2959003d, 0x29590039,
	0x29590036, 0x2859003f, 0x2859003c, 0x28590039,
	0x28590035, 0x2759003f, 0x2759003c, 0x27590039,
	0x27490040, 0x2749003d, 0x27490039, 0x27490036,
	0x27490033, 0x2739003d, 0x27390039, 0x27390036,
	0x27390033, 0x2729003f, 0x2729003c, 0x27290039,
	0x27290035, 0x27290032, 0x27290030, 0x2729002d,
	0x27190040, 0x2719003d, 0x27190039, 0x27190036,
	0x27190033, 0x27190030, 0x2719002d, 0x2719002b,
	0x27190028, 0x27190026, 0x27190024, 0x27190022,
	0x2709003e, 0x2709003b, 0x27090037, 0x27090034,
	0x27090031, 0x2709002e, 0x2709002c, 0x27090029,
	0x27090027, 0x27090025, 0x27090023, 0x27090021,
	0x2709001f, 0x2709001d, 0x2709011d, 0x2709021d,
	0x2709031d, 0x2709041d, 0x2709051d, 0x2709061d,
	0x2709071d, 0x2609071d, 0x2509071d, 0x2409071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d, 0x2309071d,
	0x2309071d, 0x2309071d, 0x2309071d,	0x2309071d
};

/**
 * External PA Gain Tables for 43236B1 43238B1. Change both PGA and PAD. Base gain index is 0x1049.
 * Lower pga to 9 then start to decrease pad. bbmult = [20 - 50]. Lower DAC's gain after bbmult
 * reaches minimum
 */
static uint32 nphy_tpc_5GHz_txgain_epa_2057rev7_5gv7[] = {
	0x1f490032, 0x1f49002f, 0x1f49002d, 0x1f49002a,
	0x1e490031, 0x1e49002e, 0x1e49002b, 0x1e490029,
	0x1d490030, 0x1d49002d, 0x1d49002a, 0x1d490028,
	0x1c490030, 0x1c49002d, 0x1c49002b, 0x1b49002f,
	0x1b49002d, 0x1b49002a, 0x1b490028, 0x1a49002f,
	0x1a49002d, 0x1a49002a, 0x19490031, 0x1949002f,
	0x1949002c, 0x1939002f, 0x1939002d, 0x1939002a,
	0x19390028, 0x19290031, 0x1929002f, 0x1929002c,
	0x1929002a, 0x19290027, 0x19290025, 0x19290023,
	0x19190031, 0x1919002e, 0x1919002b, 0x19190029,
	0x19190027, 0x19190024, 0x19190022, 0x19190020,
	0x1919001f, 0x1919001d, 0x1919001b, 0x1919001a,
	0x1909002f, 0x1909002d, 0x1909002a, 0x19090028,
	0x19090026, 0x19090024, 0x19090022, 0x19090020,
	0x1909001e, 0x1909001c, 0x1909001b, 0x19090019,
	0x19090018, 0x19090016, 0x19090015, 0x19090014,
	0x19090114, 0x19090214, 0x19090314, 0x19090414,
	0x19090514, 0x19090614, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714,
	0x19090714, 0x19090714, 0x19090714, 0x19090714
};

/** External PA Gain Table for brd type 0xF52A corresponding to CISCO E3200 */
static uint32 nphy_tpc_5GHz_txgain_epa_2057rev7_brdtype_0xF52A[] = {
	0x2f590048, 0x2f590044, 0x2f590040, 0x2f59003d,
	0x2f590039, 0x2e590044, 0x2e590040, 0x2e59003d,
	0x2e590039, 0x2d590042, 0x2d59003e, 0x2d59003b,
	0x2c590046, 0x2c590042, 0x2c59003f, 0x2c59003b,
	0x2b590040, 0x2b59003d, 0x2b590039, 0x2a590044,
	0x2a590040, 0x2a59003d, 0x2a590039, 0x29590043,
	0x2959003f, 0x2959003c, 0x28590045, 0x28590041,
	0x2859003d, 0x2859003a, 0x27590045, 0x27590041,
	0x2759003d, 0x2759003a, 0x26590044, 0x26590040,
	0x2659003d, 0x26590039, 0x25590043, 0x2559003f,
	0x2559003c, 0x24590046, 0x24590042, 0x2459003f,
	0x2459003b, 0x23590045, 0x23590041, 0x2359003d,
	0x2359003a, 0x22590042, 0x2259003f, 0x2259003b,
	0x21590047, 0x21590043, 0x2159003f, 0x2159003c,
	0x20590045, 0x20590041, 0x2059003d, 0x2059003a,
	0x20590037, 0x20590034, 0x20590031, 0x2059002e,
	0x2059002b, 0x20590029, 0x20590027, 0x20590024,
	0x20590022, 0x20590021, 0x2059001f, 0x2059001d,
	0x2059011d, 0x2059021d, 0x2059031d, 0x2059041d,
	0x2059051d, 0x2059061d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d,
	0x2059071d, 0x2059071d, 0x2059071d, 0x2059071d
};

static void wlc_phy_poll_rssi_nphy_rev19(phy_info_t *pi, uint8 rssi_type,
	int32 *rssi_buf, uint8 nsamps);

/* AntSwCtrlLUT mods for core1 on 535[78] and 47186:
 * mimophy_core1_ant1_[rx,tx] are the dedicated pins (not mimophy_core1_ant0_[rx,tx]
 */
/* to ensure 3rd switch is always in a defined state for boards with 3 antennas */

/* %%%%%% function declaration */

static void wlc_phy_watchdog_nphy(phy_info_t *pi);
static void wlc_phy_chanspec_nphy_setup(phy_info_t *pi, chanspec_t chans, const nphy_sfo_cfg_t *c);

static void wlc_phy_adjust_rx_analpfbw_nphy(phy_info_t *pi, uint16 reduction_factr);
static void wlc_phy_adjust_min_noisevar_nphy(phy_info_t *pi, int ntones, int *, uint32 *buf);
static void wlc_phy_adjust_base_noisevar_nphy(phy_info_t *pi, int ntones,
                                              int *tone_id_buf, uint32 *base_nvar_delta_buf);
static void wlc_phy_adjust_crsminpwr_nphy(phy_info_t *pi, uint8 minpwr);
static void wlc_phy_txlpfbw_nphy(phy_info_t *pi);
static void wlc_phy_spurwar_nphy(phy_info_t *pi);

/* Note: cap_val contains
 * cap_val[0,1,2] = [big_cap[0], small_cap[0], adc_cap[0]]
 * cap_val[3,4,5] = [big_cap[1], small_cap[1], adc_cap[1]]
 * (in that order)
 */
void wlc_phy_workarounds_nphy(phy_info_t *pi);
void wlc_phy_workarounds_nphy_20671(phy_info_t *pi);
void wlc_phy_workarounds_nphy_rev16(phy_info_t *pi);
void wlc_phy_workarounds_nphy_rev17(phy_info_t *pi);
void wlc_phy_workarounds_nphy_rev18(phy_info_t *pi);
void wlc_phy_workarounds_nphy_rev19(phy_info_t *pi);
static void wlc_phy_chanspec_war_nphy_rev16(phy_info_t *pi);
static void wlc_phy_chanspec_war_nphy_rev18(phy_info_t *pi);
static void wlc_phy_chanspec_war_nphy_rev19(phy_info_t *pi);
static void wlc_phy_oclscd_feature_ctrl_nphy(phy_info_t *pi);
static void wlc_phy_aci_noise_store_values_rev16(phy_info_t *pi);
static void wlc_phy_aci_noise_store_values_rev18(phy_info_t *pi);
static void wlc_phy_noisecal_based_rssi_offset_nphy(phy_info_t *pi);
static void wlc_phy_load_adj_pwr_table(phy_info_t *pi, uint8 * value);
void wlc_phy_workarounds_nphy_gainctrl(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev3(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev5(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev6(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev7(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev9(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_20671(phy_info_t *pi);
static void wlc_phy_noise_cal_upd_nphy(phy_info_t *pi);
void wlc_phy_workarounds_nphy_gainctrl_2057_rev11(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev13(phy_info_t *pi);
static void wlc_phy_workarounds_nphy_gainctrl_2057_rev14(phy_info_t *pi);
void wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(phy_info_t *pi);
static uint8 wlc_phy_spuravoid_5357(phy_info_t *pi, uint16 chan);
/* static void wlc_phy_subband_cust_2057_rev7_nphy(phy_info_t *pi); */
static void wlc_phy_subband_cust_43236B1_sulley_nphy(phy_info_t *pi);
static void wlc_phy_subband_cust_43236B1_usbelna_nphy(phy_info_t *pi);
static void wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(phy_info_t *pi);
static void wlc_phy_subband_cust_43236B1_um_nphy(phy_info_t *pi);
static void wlc_phy_adjust_lnagaintbl_nphy(phy_info_t *pi);
static void wlc_phy_restore_rssical_nphy(phy_info_t *pi);
static void wlc_phy_reapply_txcal_coeffs_nphy(phy_info_t *pi);
static void wlc_phy_tx_iq_war_nphy(phy_info_t *pi);
static int wlc_phy_cal_rxiq_nphy_rev3(phy_info_t *pi, nphy_txgains_t tg, uint8 type, bool d,
                                      uint8 core_mask);
static void wlc_phy_rxcal_gainctrl_nphy_rev5(phy_info_t *pi, uint8 rxcore, uint16 *rg, uint8 type);
static void wlc_phy_update_mimoconfig_nphy(phy_info_t *pi, int32 preamble);
static void wlc_phy_aci_home_channel_nphy(phy_info_t *pi, chanspec_t chanspec);
#ifndef WLC_DISABLE_ACI
static void wlc_phy_bphy_ofdm_noise_update_LUT(phy_info_t *pi, bool aci_enable);
#endif /* WLC_DISABLE_ACI */
static void wlc_phy_savecal_nphy(phy_info_t *pi);
static void wlc_phy_restorecal_nphy(phy_info_t *pi);

static void wlc_phy_enable_extlna_ctrl_nphy(phy_info_t *pi);
static void wlc_phy_enable_extpa_ctrl_nphy(phy_info_t *pi);
static void wlc_phy_enable_rfswctrl_nphy(phy_info_t *pi);
static void wlc_phy_enable_shared_ant_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_config_nphy(phy_info_t *pi);
static void wlc_phy_ipa_internal_tssi_setup_nphy(phy_info_t *pi, bool use_pad_tapoff);
static void wlc_phy_internal_tssi_cleanup_nphy(phy_info_t *pi);
static void wlc_phy_internal_cal_txgain_nphy(phy_info_t *pi);
static void wlc_phy_precal_txgain_nphy(phy_info_t *pi);
static void wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(phy_info_t *pi);
static void wlc_phy_update_txcal_ladder_nphy(phy_info_t *pi, uint16 core);

static void wlc_phy_extpa_set_tx_digi_filts_nphy(phy_info_t *pi);
static void wlc_phy_ipa_set_tx_digi_filts_nphy(phy_info_t *pi);
static void wlc_phy_ipa_set_cal_tx_digi_filts_nphy(phy_info_t *pi);
static uint16 wlc_phy_bbmult0_nphy(phy_info_t *pi, uint16 coeff, uint8 enable);
static uint16 wlc_phy_ipa_get_bbmult_nphy(phy_info_t *pi);
static void wlc_phy_ipa_set_bbmult_nphy(phy_info_t *pi, uint8 m0, uint8 m1);
static uint32* wlc_phy_get_ipa_gaintbl_nphy(phy_info_t *pi);
uint16 wlc_phy_gain_from_code(phy_info_t *pi, uint8 type, uint8 core_num);

static void wlc_phy_papd_smooth_nphy(phy_info_t *pi, uint8 core, uint32 winsz, uint32, uint32 e);
static uint8 wlc_phy_papd_cal_gctrl_nphy(phy_info_t *pi, uint8 start_gain, uint8 core,
uint8 *mixgain_ovr, uint8 * atten_ovr);
uint32  wlc_phy_papd_cal_nphy(phy_info_t *pi, nphy_ipa_txcalgains_t *txgains,
phy_cal_mode_t cal_mode, uint16 num_iter, uint8 core);
static void wlc_phy_papd_cal_cleanup_nphy(phy_info_t *pi, nphy_papd_restore_state *state);
static void wlc_phy_papd_cal_setup_nphy(phy_info_t *pi, nphy_papd_restore_state *state, uint8);
static void wlc_phy_papd_cal_setup_lcnxn_rev3(phy_info_t *pi, uint8);

#ifndef WLC_DISABLE_ACI
static int wlc_phy_aci_scan_iqbased_nphy(phy_info_t *pi);
static void wlc_phy_aci_pwr_upd_nphy(phy_info_t *pi, int aci_pwr);
static void wlc_phy_aci_noise_shared_reset_nphy(phy_info_t *pi);
static void wlc_phy_noisemode_set_nphy(phy_info_t *pi, uint8 raise);
static void wlc_phy_aci_sw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr);
static void wlc_phy_noise_sw_set_nphy(phy_info_t *pi);
static void wlc_phy_aci_hw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr);
static void wlc_phy_aci_noise_shared_hw_set_nphy(phy_info_t *pi, bool enable,
	bool from_aci_call);
static void wlc_phy_noise_adj_thresholds_nphy(phy_info_t *pi, uint8 raise);
static void wlc_phy_noise_limit_rfgain_nphy(phy_info_t *pi, int16 *newgain);
static void wlc_phy_noise_limit_crsmin_nphy(phy_info_t *pi, uint16 gain);
static void wlc_phy_noisemode_glitch_chk_adj_nphy(phy_info_t *pi, uint16 noise_enter_th,
	uint16 noise_glitch_th_up, uint16 noise_glitch_th_dn);
#endif /* Compiling out ACI code for 4324 */

static void wlc_phy_aci_noise_store_values_nphy(phy_info_t *pi);

static void wlc_phy_rssi_cal_nphy_rev2(phy_info_t *pi, uint8 rssi_type);
static void wlc_phy_rssi_cal_nphy_rev3(phy_info_t *pi);

static bool wlc_phy_srom_read_nphy(phy_info_t *pi);
static void wlc_phy_txpwr_limit_to_tbl_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_coeff_setup_nphy(phy_info_t *pi);
static void wlc_phy_txpwrctrl_pwr_setup_nphy(phy_info_t *pi);
static int16 wlc_phy_set_txpwr_clamp_nphy(phy_info_t *pi, uint8 core);
static void wlc_phy_get_tssi_floor_nphy(phy_info_t *pi, int16 floor[]);
void wlc_phy_txpwrctrl_pwr_setup_rev19_nphy(phy_info_t *pi, uint8 avg_en,
	uint8 analog_lpf_bw, int16 a1[], int16 b0[], int16 b1[]);
static void wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(phy_info_t *pi, uint8 cores, uint16 field,
	uint16 value);
static void wlc_phy_adjust_ClipLO_for_triso_20671_rev0(phy_info_t *pi);
static void wlc_phy_lcnxn_rev3_setup_pwr_ctrl_mux_tables_nphy(phy_info_t *pi,
	uint8 tx_pwr_ctrl_scheme, uint8 gn_tbl_mode, uint8 vbat_fsm_dis);
static void wlc_phy_lcnxn_rev3_adc_init_nphy(phy_info_t *pi, uint8 mode, uint8 cal, uint8 core);
void wlc_phy_20671_noise_var_shaping_nphy(phy_info_t *pi);
void wlc_phy_20671_noise_var_shaping_media(phy_info_t *pi);

static void wlc_phy_lcnxn_rev3_iqloCal_GainCtrl_war_nphy(phy_info_t *pi, uint16 cal_cmd,
	uint16 nnum, uint16 gctl, uint16 gainThresh);
int16* wlc_phy_lcnxn_rev3_iqloCalCmd_war_nphy(phy_info_t *pi, uint16 cal_cmd, uint16 nnum,
	uint16 gctl, uint16 gainThresh, bool envDetGctl_en);
int16 best_iq_cal_coeff[2] = {0, 0};
int16* wlc_phy_iqCalGrid_nphy(phy_info_t *pi, int16 x, int16 y, int16 delta,
	int16 limit_lo, int16 limit_hi);
int16 CoeffGrid[18];
static void wlc_phy_do_noisecal_nphy(phy_info_t *pi);

#ifdef WL_LPC
uint8 wlc_phy_lpc_getminidx_nphy(void);
uint8 wlc_phy_lpc_getoffset_nphy(uint8 index);
uint8 wlc_phy_lpc_get_txcpwrval_nphy(uint16 phytxctrlword);
void wlc_phy_lpc_setmode_nphy(phy_info_t *pi, bool enable);
void wlc_phy_lpc_set_txcpwrval_nphy(uint16 *phytxctrlword, uint8 txcpwrval);
#endif /* WL_LPC */

static void wlc_phy_intpa_set_tx_digi_filts_nphy(phy_info_t *pi, uint16 addr_offset, int idx);
static void wlc_phy_papd_cal_set_txrx_atten(phy_info_t *pi, uint8 core, uint8 atten_ovr);
static bool wlc_phy_txpwr_ison_nphy(phy_info_t *pi);
static uint8 wlc_phy_txpwr_idx_cur_get_nphy(phy_info_t *pi, uint8 core);
static void wlc_phy_txpwr_idx_cur_set_nphy(phy_info_t *pi, uint8 idx0, uint8 idx1);
static void wlc_phy_txpwr_papd_cal_run(phy_info_t *pi, bool full_cal,
	uint8 core_from, uint8 core_to);

static void wlc_phy_papd_cal_watchdog_nphy_setup_rev19(phy_info_t *pi,
                                                       uint8 core_from, uint8 core_to);

static uint16 wlc_phy_gen_load_samples_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val,
                                            uint8 dac_test_mode);
#ifndef DONGLEBUILD
static void wlc_phy_loadsampletable_nphy(phy_info_t *pi, math_cint32 *tone_buf, uint16 num_samps);
#endif // endif
static void wlc_phy_runsamples_nphy(phy_info_t *pi, uint16 n, uint16 lps, uint16 wait, uint8 iq,
                                    uint8 dac_test_mode, bool modify_bbmult);
int16 wlc_phy_rxgaincode_to_dB_nphy(phy_info_t *pi, uint16 gain_code);

#if defined(PHYCAL_CACHING)
static void wlc_phy_cal_cache_nphy(wlc_phy_t *pih);
static void wlc_phy_cal_cache_dbg_nphy(wlc_phy_t *pih, ch_calcache_t *ctx);
#endif // endif

static int16 wlc_phy_get_tssi_pwr_limit_nphy(int16 a1, int16 b0, int16 b1, uint8 maxlimit, uint8
					     offset);
static int16 wlc_phy_tssi2qtrdbm_nphy(int16 tssi, int16 a1, int16 b0, int16 b1, uint8 mult);
static void  wlc_phy_set_tssi_pwr_limit_nphy(phy_info_t *pi, int16 *a1, int16 *b0, int16 *b1, uint8
					     mode);
#ifdef NOISE_CAL_LCNXNPHY /* NOISE_CAL_LCNXNPHY */
static void wlc_phy_noise_measure_time_window_nphy(phy_info_t *pi, uint32 window_time,
	uint32 *minpwr, uint32 *maxpwr, bool *measurement_valid);
static uint32 wlc_phy_abs_time_nphy(uint32 end, uint32 start);
static void wlc_phy_get_noise_pwr_nphy(phy_info_t *pi);
static void wlc_phy_noise_fifo_avg_nphy(phy_info_t *pi, uint32 *avg_noise);
#ifndef OLD_NOISE_AVG_SCHEME
static void wlc_phy_noise_fifo_min_nphy(phy_info_t *pi, uint32 *avg_noise);
#endif // endif
static void wlc_phy_noise_fifo_init_nphy(phy_info_t *pi);
static void wlc_phy_noise_measure_setup_nphy(phy_info_t *pi);
static uint8 wlc_nphy_rx_noise_lut(phy_info_t *pi, uint8 noise_val);
static void wlc_phy_noise_measure_change_rxpo_nphy(phy_info_t *pi, uint32 *avg_noise);
static void wlc_phy_calc_init_gain_nphy(phy_info_t *pi, int16 *total_gain_core1,
	int16 *total_gain_core2);
#ifdef ENABLE_NOISE_VAR_CHANGE
static void wlc_nphy_noise_measure_computeNf(phy_info_t *pi);
#endif // endif
#endif /* NOISE_CAL_LCNXNPHY */

#if defined(WLTEST) || defined(DBG_PHY_IOV)
void wlc_phy_dynamic_ml_set(phy_info_t *pi, int32 ml_type);
void wlc_phy_dynamic_ml_get(phy_info_t *pi);
#endif // endif

static void wlc_phy_ant_force_nphy(phy_info_t* pi, uint8* entries);
static void wlc_phy_ant_release_nphy(phy_info_t* pi, uint8* entries);

#ifdef WLSRVSDB
#define SRVSDB_IS_BANK0(pi, channel) (channel == pi->srvsdb_state->sr_vsdb_channels[0])
#define SRVSDB_IS_BANK1(pi, channel) (channel == pi->srvsdb_state->sr_vsdb_channels[1])
#define SRVSDSB_MEM_ALLOC_FAIL(pi)	 (pi->vsdb_bkp[0] == NULL) || (pi->vsdb_bkp[1] == NULL)
#define SRVSDB_BAND_BANK_INVALID(pi, isbank0)		(wlc_phy_sr_vsdb_status(pi) ^ isbank0)
#define ROAM_SRVSDB_RESET(pi) \
	((pi->srvsdb_state->vsdb_trig_cnt == 0) && (wlc_phy_sr_vsdb_status(pi) == 1))
static uint8 wlc_phy_sr_vsdb_status(phy_info_t *pi);
static uint8 sr_vsdb_switch_allowed(phy_info_t *pi, chanspec_t chanspec);
static void sr_vsdb_trigger(phy_info_t *pi, int delay);
static void wlc_phy_srvsdb_prepare(phy_info_t *pi, int sav_res);
static uint8  wlc_vsdb_switch(phy_info_t *ppi, chanspec_t chanspec);
static void wlc_vsdb_sr_chanspec_set(phy_info_t *ppi, uint8 save, uint8 offset);
/* static void wlc_vsdb_disable_stall(phy_info_t *ppi);
static void wlc_vsdb_enable_stall(phy_info_t *ppi);
*/
static void wlc_vsdb_radio_snapshot(phy_info_t *ppi, uint8 offset);
#ifndef WLUCODE_RDO_SR
static void wlc_vsdb_radio_restore(phy_info_t *ppi, uint8 offset);
#endif // endif

static void wlc_vsdb_txpower_snapshot(phy_info_t *ppi, uint8 offset);
static void wlc_vsdb_txpower_restore(phy_info_t *ppi, uint8 offset);

static uint8  wlc_set_chanspec_vsdb_phy(phy_info_t *pi, chanspec_t chanspec);
static uint8 wlc_phy_srvsdb_swbackup_restore(phy_info_t *pi, chanspec_t chanspec);
static uint8  wlc_phy_srvsdb_swbackup_save(phy_info_t * pi);
#endif /* WLSRVSDB */
#if defined(GAIN_ADJUST_4324B1)
void wlc_phy_gain_adjust_nphy(phy_info_t *pi, int8 override_flag);
#endif // endif
extern uint32 hnd_clk_count(void);

static void wlc_phy_set_srom_eu_edthresh_nphy(phy_info_t *pi);

/* For phyrev 3 to 6, same LUT applies for ACI on and ACI off.
* Only the minimum sensitivity changes.
* The change in sensitivity is constant and equal to
* the difference in initgain of ACI off and ACI on.
*/
/** Bphy desense settings in ~1dB steps, starting from 0dB */
bphy_desense_info_t NPHY_bphy_desense_lut_rev3to6[] = {
	{0x4477, 0x10, 0}, {0x4403, 0x10, 0}, {0x4404, 0x24, 0},
	{0x4403, 0x3b, 1}, {0x4404, 0x20, 1}, {0x4404, 0x24, 1},
	{0x4404, 0x28, 1}, {0x4404, 0x2c, 1}, {0x4404, 0x33, 1},
	{0x4404, 0x40, 1}, {0x4404, 0x2a, 2}, {0x4404, 0x30, 2},
	{0x4404, 0x3a, 2}, {0x4404, 0x45, 2}, {0x4404, 0x32, 3},
	{0x4404, 0x37, 3}, {0x4404, 0x45, 3}, {0x4404, 0x30, 4},
	{0x4404, 0x38, 4}, {0x4404, 0x45, 4}
};

/** Bphy desense settings in ~1dB steps, starting from 0dB */
bphy_desense_info_t NPHY_bphy_desense_aci_off_lut_rev7to15[] = {
	{0x4477, 0x10, 0}, {0x4403, 0x40, 0}, {0x4404, 0x3c, 1},
	{0x4404, 0x34, 2}, {0x4404, 0x3a, 2}, {0x4404, 0x44, 2},
	{0x4404, 0x2c, 3}, {0x4404, 0x33, 3}, {0x4404, 0x42, 3},
	{0x4404, 0x30, 4}, {0x4404, 0x33, 4}, {0x4404, 0x44, 4},
	{0x4404, 0x30, 5}, {0x4404, 0x36, 5}, {0x4404, 0x40, 5},
	{0x4404, 0x30, 6}, {0x4404, 0x38, 6}, {0x4404, 0x3c, 6},
	{0x4404, 0x44, 6}
};

/** Bphy desense settings in ~1dB steps, starting from 0dB */
bphy_desense_info_t NPHY_bphy_desense_aci_on_lut_rev7to15[] = {
	{0x4477, 0x10, 0}, {0x4403, 0x20, 0}, {0x4403, 0x30, 1},
	{0x4403, 0x40, 1}, {0x4404, 0x30, 0}, {0x4403, 0x40, 2},
	{0x4404, 0x20, 2}, {0x4404, 0x30, 1}, {0x4404, 0x40, 1},
	{0x4404, 0x20, 2}, {0x4404, 0x20, 3}, {0x4404, 0x10, 4},
	{0x4404, 0x30, 2}, {0x4404, 0x40, 2}, {0x4404, 0x20, 4},
	{0x4403, 0x40, 5}, {0x4404, 0x40, 3}, {0x4404, 0x30, 4},
	{0x4404, 0x40, 4}, {0x4404, 0x30, 5}
};

/**
 * The crsminpwr threshold in 0.25 dBm steps
 * formula:  round((10.^(([-91:+0.25:-74]-2+69-30)/10)*50)*(2^9/0.4)^2 /(2^4))
 * valid values are < 255. But, when we reduce the BQ1, we just need to
 * divide the crsmin_value by 2 for every tick drop BQ1.
 */
uint16 NPHY_ofdm_desense_lut_rev3to6[] = {
	20, 22, 23, 24, 26, 27, 29, 30, 32, 34, 36, 38, 41, 43, 46, 48, 51,
	54, 57, 61, 64, 68, 72, 77, 81, 86, 91, 96, 102, 108, 115, 121, 129,
	136, 144, 153, 162, 172, 182, 192, 204, 216, 229, 242, 257, 272, 288,
	305, 323, 342, 362, 384, 407, 431, 456, 483, 512, 542, 574, 609, 645,
	683, 723, 766, 811, 860, 910, 964, 1022
};

/** Reclaimable strings that are only accessed in attach functions. */
static const char BCMATTACHDATA(rstr_cckfilttype)[] = "cckfilttype";
static const char BCMATTACHDATA(rstr_disable_spuravoid)[] = "disable_spuravoid";
static const char BCMATTACHDATA(rstr_elnabypass2g)[] = "elnabypass2g";
static const char BCMATTACHDATA(rstr_elnabypass5g)[] = "elnabypass5g";
static const char BCMATTACHDATA(rstr_noisecaloffset)[] = "noisecaloffset";
static const char BCMATTACHDATA(rstr_noisecaloffset5g)[] = "noisecaloffset5g";
static const char BCMATTACHDATA(rstr_noiselvl2ga0)[] = "noiselvl2ga0";
static const char BCMATTACHDATA(rstr_noiselvl2ga1)[] = "noiselvl2ga1";
static const char BCMATTACHDATA(rstr_noiselvl5gha0)[] = "noiselvl5gha0";
static const char BCMATTACHDATA(rstr_noiselvl5gha1)[] = "noiselvl5gha1";
static const char BCMATTACHDATA(rstr_noiselvl5gla0)[] = "noiselvl5gla0";
static const char BCMATTACHDATA(rstr_noiselvl5gla1)[] = "noiselvl5gla1";
static const char BCMATTACHDATA(rstr_noiselvl5gma0)[] = "noiselvl5gma0";
static const char BCMATTACHDATA(rstr_noiselvl5gma1)[] = "noiselvl5gma1";
static const char BCMATTACHDATA(rstr_noiselvl5gua0)[] = "noiselvl5gua0";
static const char BCMATTACHDATA(rstr_noiselvl5gua1)[] = "noiselvl5gua1";
static const char BCMATTACHDATA(rstr_noisevaroffset)[] = "noisevaroffset";
static const char BCMATTACHDATA(rstr_filttype)[] = "filttype";
static const char BCMATTACHDATA(rstr_txiqcal_adc)[] = "txiqcal_adc";
static const char BCMATTACHDATA(rstr_ofdmfilttype)[] = "ofdmfilttype";
static const char BCMATTACHDATA(rstr_ofdmfilttype40)[] = "ofdmfilttype40";
static const char BCMATTACHDATA(rstr_offtgpwr)[] = "offtgpwr";
static const char BCMATTACHDATA(rstr_pa2gw0a0_lo)[] = "pa2gw0a0_lo";
static const char BCMATTACHDATA(rstr_pa2gw0a1_lo)[] = "pa2gw0a1_lo";
static const char BCMATTACHDATA(rstr_pa2gw1a0_lo)[] = "pa2gw1a0_lo";
static const char BCMATTACHDATA(rstr_pa2gw1a1_lo)[] = "pa2gw1a1_lo";
static const char BCMATTACHDATA(rstr_pa2gw2a0_lo)[] = "pa2gw2a0_lo";
static const char BCMATTACHDATA(rstr_pa2gw2a1_lo)[] = "pa2gw2a1_lo";
static const char BCMATTACHDATA(rstr_pa5ghw0a0_lo)[] = "pa5ghw0a0_lo";
static const char BCMATTACHDATA(rstr_pa5ghw0a1_lo)[] = "pa5ghw0a1_lo";
static const char BCMATTACHDATA(rstr_pa5ghw1a0_lo)[] = "pa5ghw1a0_lo";
static const char BCMATTACHDATA(rstr_pa5ghw1a1_lo)[] = "pa5ghw1a1_lo";
static const char BCMATTACHDATA(rstr_pa5ghw2a0_lo)[] = "pa5ghw2a0_lo";
static const char BCMATTACHDATA(rstr_pa5ghw2a1_lo)[] = "pa5ghw2a1_lo";
static const char BCMATTACHDATA(rstr_pa5glw0a0_lo)[] = "pa5glw0a0_lo";
static const char BCMATTACHDATA(rstr_pa5glw0a1_lo)[] = "pa5glw0a1_lo";
static const char BCMATTACHDATA(rstr_pa5glw1a0_lo)[] = "pa5glw1a0_lo";
static const char BCMATTACHDATA(rstr_pa5glw1a1_lo)[] = "pa5glw1a1_lo";
static const char BCMATTACHDATA(rstr_pa5glw2a0_lo)[] = "pa5glw2a0_lo";
static const char BCMATTACHDATA(rstr_pa5glw2a1_lo)[] = "pa5glw2a1_lo";
static const char BCMATTACHDATA(rstr_pa5gw0a0_lo)[] = "pa5gw0a0_lo";
static const char BCMATTACHDATA(rstr_pa5gw0a1_lo)[] = "pa5gw0a1_lo";
static const char BCMATTACHDATA(rstr_pa5gw1a0_lo)[] = "pa5gw1a0_lo";
static const char BCMATTACHDATA(rstr_pa5gw1a1_lo)[] = "pa5gw1a1_lo";
static const char BCMATTACHDATA(rstr_pa5gw2a0_lo)[] = "pa5gw2a0_lo";
static const char BCMATTACHDATA(rstr_pa5gw2a1_lo)[] = "pa5gw2a1_lo";
static const char BCMATTACHDATA(rstr_parefldovoltage)[] = "parefldovoltage";
static const char BCMATTACHDATA(rstr_PwrOffset40mhz5g)[] = "PwrOffset40mhz5g";
static const char BCMATTACHDATA(rstr_PwrOffsetcck)[] = "PwrOffsetcck";
static const char BCMATTACHDATA(rstr_cckPwrIdxCorr)[] = "cckPwrIdxCorr";
static const char BCMATTACHDATA(rstr_bphy_sm_fix_opt)[] = "bphy_sm_fix_opt";
static const char BCMATTACHDATA(rstr_temp_high)[] = "tpc_temp_hi";
static const char BCMATTACHDATA(rstr_temp_offs1_2g)[] = "tpc_temp_offs1_2g";
static const char BCMATTACHDATA(rstr_temp_offs1_5g)[] = "tpc_temp_offs1_5g";
static const char BCMATTACHDATA(rstr_temp_low)[] = "tpc_temp_low";
static const char BCMATTACHDATA(rstr_temp_offs2_2g)[] = "tpc_temp_offs2_2g";
static const char BCMATTACHDATA(rstr_temp_offs2_5g)[] = "tpc_temp_offs2_5g";
static const char BCMATTACHDATA(rstr_temp_diff)[] = "tpc_temp_diff";
static const char BCMATTACHDATA(rstr_vbat_high)[] = "tpc_vbat_hi";
static const char BCMATTACHDATA(rstr_vbat_offs1_2g)[] = "tpc_vbat_offs1_2g";
static const char BCMATTACHDATA(rstr_vbat_offs1_5g)[] = "tpc_vbat_offs1_5g";
static const char BCMATTACHDATA(rstr_vbat_low)[] = "tpc_vbat_low";
static const char BCMATTACHDATA(rstr_vbat_offs2_2g)[] = "tpc_vbat_offs2_2g";
static const char BCMATTACHDATA(rstr_vbat_offs2_5g)[] = "tpc_vbat_offs2_5g";
static const char BCMATTACHDATA(rstr_vbat_diff)[] = "tpc_vbat_diff";
static const char BCMATTACHDATA(rstr_rawtempsense)[] = "rawtempsense";
static const char BCMATTACHDATA(rstr_RcalOtpValFlag)[] = "RcalOtpValFlag";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core0)[] = "rssicorrnorm_core0";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core0_5g1)[] = "rssicorrnorm_core0_5g1";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core0_5g2)[] = "rssicorrnorm_core0_5g2";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core0_5g3)[] = "rssicorrnorm_core0_5g3";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core1)[] = "rssicorrnorm_core1";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core1_5g1)[] = "rssicorrnorm_core1_5g1";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core1_5g2)[] = "rssicorrnorm_core1_5g2";
static const char BCMATTACHDATA(rstr_rssicorrnorm_core1_5g3)[] = "rssicorrnorm_core1_5g3";
static const char BCMATTACHDATA(rstr_rxgainerr2ga0)[] = "rxgainerr2ga0";
static const char BCMATTACHDATA(rstr_rxgainerr2ga1)[] = "rxgainerr2ga1";
static const char BCMATTACHDATA(rstr_rxgainerr5gha0)[] = "rxgainerr5gha0";
static const char BCMATTACHDATA(rstr_rxgainerr5gha1)[] = "rxgainerr5gha1";
static const char BCMATTACHDATA(rstr_rxgainerr5gla0)[] = "rxgainerr5gla0";
static const char BCMATTACHDATA(rstr_rxgainerr5gla1)[] = "rxgainerr5gla1";
static const char BCMATTACHDATA(rstr_rxgainerr5gma0)[] = "rxgainerr5gma0";
static const char BCMATTACHDATA(rstr_rxgainerr5gma1)[] = "rxgainerr5gma1";
static const char BCMATTACHDATA(rstr_rxgainerr5gua0)[] = "rxgainerr5gua0";
static const char BCMATTACHDATA(rstr_rxgainerr5gua1)[] = "rxgainerr5gua1";
static const char BCMATTACHDATA(rstr_subband5gver)[] = "subband5gver";
static const char BCMATTACHDATA(rstr_triso2g)[] = "triso2g";
static const char BCMATTACHDATA(rstr_triso5g)[] = "triso5g";
static const char BCMATTACHDATA(rstr_triso5g_h_c0)[] = "triso5g_h_c0";
static const char BCMATTACHDATA(rstr_triso5g_h_c1)[] = "triso5g_h_c1";
static const char BCMATTACHDATA(rstr_triso5g_l_c0)[] = "triso5g_l_c0";
static const char BCMATTACHDATA(rstr_triso5g_l_c1)[] = "triso5g_l_c1";
static const char BCMATTACHDATA(rstr_triso5g_m_c0)[] = "triso5g_m_c0";
static const char BCMATTACHDATA(rstr_triso5g_m_c1)[] = "triso5g_m_c1";
static const char BCMATTACHDATA(rstr_TssiAv2g)[] = "TssiAv2g";
static const char BCMATTACHDATA(rstr_TssiAv5g)[] = "TssiAv5g";
static const char BCMATTACHDATA(rstr_tssifloor2ga0)[] = "tssifloor2ga0";
static const char BCMATTACHDATA(rstr_tssifloor2ga1)[] = "tssifloor2ga1";
static const char BCMATTACHDATA(rstr_tssifloor5ga0)[] = "tssifloor5ga0";
static const char BCMATTACHDATA(rstr_tssifloor5ga1)[] = "tssifloor5ga1";
static const char BCMATTACHDATA(rstr_tssifloor5gha0)[] = "tssifloor5gha0";
static const char BCMATTACHDATA(rstr_tssifloor5gha1)[] = "tssifloor5gha1";
static const char BCMATTACHDATA(rstr_tssifloor5gla0)[] = "tssifloor5gla0";
static const char BCMATTACHDATA(rstr_tssifloor5gla1)[] = "tssifloor5gla1";
static const char BCMATTACHDATA(rstr_tssioffsetmax)[] = "tssioffsetmax";
static const char BCMATTACHDATA(rstr_tssioffsetmin)[] = "tssioffsetmin";
static const char BCMATTACHDATA(rstr_TssiVmid2g)[] = "TssiVmid2g";
static const char BCMATTACHDATA(rstr_TssiVmid5g)[] = "TssiVmid5g";
static const char BCMATTACHDATA(rstr_txidxcap2g)[] = "txidxcap2g";
static const char BCMATTACHDATA(rstr_txidxcap5g)[] = "txidxcap5g";
static const char BCMATTACHDATA(rstr_txidxcap2g_hi)[] = "txidxcap2g_hi";
static const char BCMATTACHDATA(rstr_txidxcap5g_hi)[] = "txidxcap5g_hi";
static const char BCMATTACHDATA(rstr_txidxcap2g_lo)[] = "txidxcap2g_lo";
static const char BCMATTACHDATA(rstr_txidxcap5g_lo)[] = "txidxcap5g_lo";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_2g)[] = "rssi_gain_delta_2g";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_2gh)[] = "rssi_gain_delta_2gh";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_2ghh)[] = "rssi_gain_delta_2ghh";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_5gl)[] = "rssi_gain_delta_5gl";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_5gml)[] = "rssi_gain_delta_5gml";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_5gmu)[] = "rssi_gain_delta_5gmu";
static const char BCMATTACHDATA(rstr_rssi_gain_delta_5gh)[] = "rssi_gain_delta_5gh";
static const char BCMATTACHDATA(rstr_ed_assert_thresh_dbm)[] = "ed_assert_thresh_dbm";
static const char BCMATTACHDATA(rstr_eu_edthresh2g)[] = "eu_edthresh2g";
static const char BCMATTACHDATA(rstr_eu_edthresh5g)[] = "eu_edthresh5g";

/* %%%%%% Function implementation */
static INLINE void
wlc_phy_btcx_wlan_critical_enter_nphy(phy_info_t *pi)
{
	wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_WLAN_CRITICAL, MHF1_WLAN_CRITICAL, WLC_BAND_2G);
}

static INLINE void
wlc_phy_btcx_wlan_critical_exit_nphy(phy_info_t *pi)
{
	wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_WLAN_CRITICAL, 0, WLC_BAND_2G);
}

bool
wlc_phy_bist_check_phy(wlc_phy_t *pih)
{
	phy_info_t *pi = (phy_info_t*)pih;
	uint32 phybist0, phybist1, phybist2, phybist3, phybist4;
	/* LCNXN */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV))
		return TRUE;

	phybist0 = phy_utils_read_phyreg(pi, NPHY_BistStatus0);
	phybist1 = phy_utils_read_phyreg(pi, NPHY_BistStatus1);
	phybist2 = phy_utils_read_phyreg(pi, NPHY_BistStatus2);
	phybist3 = phy_utils_read_phyreg(pi, NPHY_BistStatus3);
	phybist4 = phy_utils_read_phyreg(pi, NPHY_BistStatus4);

	if ((phybist0 == 0) && (phybist1 == 0x4000) && (phybist2 == 0x1fe0) &&
	    (phybist3 == 0) && (phybist4 == 0)) {
		return TRUE;
	}

	PHY_ERROR(("bist failed with 0x%x 0x%x 0x%x 0x%x 0x%x\n", phybist0, phybist1, phybist2,
		phybist3, phybist4));
	return FALSE;
}

/* Start phy init code from d11procs.tcl */
/** Initialize the bphy in an nphy */
static void
WLBANDINITFN(wlc_phy_bphy_init_nphy)(phy_info_t *pi)
{
	uint16	addr, val;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	ASSERT(ISNPHY(pi));

	/* RSSI LUT is now a memory and must therefore be initialized */
	val = 0x1e1f;
	for (addr = (NPHY_TO_BPHY_OFF + BPHY_RSSI_LUT);
	     addr <= (NPHY_TO_BPHY_OFF + BPHY_RSSI_LUT_END); addr++) {
		PHY_TRACE(("wl%d: %s writing phy addr 0x%x with 0x%x\n", pi->sh->unit,
		          __FUNCTION__, addr, val));
		phy_utils_write_phyreg(pi, addr, val);
		if (addr == (NPHY_TO_BPHY_OFF + 0x97))
			val = 0x3e3f;
		else
			val -= 0x0202;
	}

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));
	if (NORADIO_ENAB(pi->pubpi)) {

		/* only for use on QT */
		PHY_REG_LIST_START_WLBANDINITDATA
			/* CRS thresholds */
			PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_PHYCRSTH, 0x3206)
			/* RSSI thresholds */
			PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_RSSI_TRESH, 0x281e)
			/* LNA gain range */
			PHY_REG_OR_RAW_ENTRY(NPHY_TO_BPHY_OFF + BPHY_LNA_GAIN_RANGE, 0x1a)
		PHY_REG_LIST_EXECUTE(pi);

	} else	{
		/* kimmer - add change from 0x667 to x668 very slight improvement */
		phy_utils_write_phyreg(pi, NPHY_TO_BPHY_OFF + BPHY_STEP, 0x668);
	}
	PHY_TRACE(("wl%d: %s, exiting\n", pi->sh->unit, __FUNCTION__));
}

void
wlc_phy_table_write_nphy(phy_info_t *pi, uint32 id, uint32 len, uint32 offset, uint32 width,
                     const void *data)
{
	mimophytbl_info_t tbl;
	/*	PHY_TRACE(("wlc_phy_table_write_nphy, id %d, len %d, offset %d, width %d\n",
		id, len, offset, width));
	*/
	tbl.tbl_id = id;
	tbl.tbl_len = len;
	tbl.tbl_offset = offset;
	tbl.tbl_width = width;
	tbl.tbl_ptr = data;
	wlc_phy_write_table_nphy(pi, &tbl);
}

void
wlc_phy_table_read_nphy(phy_info_t *pi, uint32 id, uint32 len, uint32 offset, uint32 width,
	void *data)
{
	mimophytbl_info_t tbl;
	/*	PHY_TRACE(("wlc_phy_table_read_nphy, id %d, len %d, offset %d, width %d\n",
		id, len, offset, width));
	*/
	tbl.tbl_id = id;
	tbl.tbl_len = len;
	tbl.tbl_offset = offset;
	tbl.tbl_width = width;
	tbl.tbl_ptr = data;
	wlc_phy_read_table_nphy(pi, &tbl);
}

/**
 * PR 87670: compact initialization for sparse tables, ie, with large consecutive blocks of 0s
 *   To exploit gaps in table, this function needs:
 *   1. a data array of the non-zero init values (for non-consecutive offsets),
 *   2. an offset struct to indicate the start of blocks of offset with non-zero init values,
 *      together with the length of the block
 * FIXME: currently works only for 32-bit wide table entries, but can be extended to other widths
 */
static void
WLBANDINITFN(wlc_phy_sparse_table_init)(phy_info_t *pi,
                                        uint8 table_id,
                                        CONST phytbl_init_t *offset_list,
                                        CONST uint32 *data_list)
{
	uint16 addr, num, ctr;
	uint8 num_zero_offsets, i;

	/* since the data array of non-zero init values corresponds to non-consecutive offsets,
	 * we need to keep track of pointed in this array
	 */
	ctr = 0;

	/* point to start of table */
	phy_utils_write_phyreg(pi, NPHY_TableAddress, (table_id << 10));

	/* keep going until we exhaust the blocks of offsets with non-zero init values */
	while ((num = offset_list->num) > 0) {

		if (offset_list->base != 0) {
			/* number of offsets that need to be init-ed to zero */
			num_zero_offsets = offset_list->base -
			        ((*(offset_list - 1)).base + (*(offset_list - 1)).num);

			/* loop to init these offsets to zero */
			for (i = 0; i < num_zero_offsets; i++) {
				PHY_REG_LIST_START_WLBANDINITDATA
					PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x0)
					PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		/* loop over num(ber of consecutive offsets with non-zero values) */
		for (addr = offset_list->base; num; addr++, num--) {
			phy_utils_write_phyreg(pi, NPHY_TableDataHi,
			                       (uint16)(data_list[ctr] >> 16));
			phy_utils_write_phyreg(pi, NPHY_TableDataLo, (uint16)(data_list[ctr]));

			/* increment the entry in the data array of non-zero init values */
			ctr++;
		}

		/* move on to the next block of offsets that have non-zero init values */
		offset_list++;
	}

	/* start from the last offset with non-zero init value, and loop over the trailing offsets
	 * that are init-ed to zero
	 */
	num_zero_offsets = offset_list->base -
	        ((*(offset_list - 1)).base + (*(offset_list - 1)).num);

	for (i = 0; i < num_zero_offsets; i++) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x0)
		PHY_REG_LIST_EXECUTE(pi);
	}
}

/**
 * PR 87670: compact and rapid initialization of static tables.
 * Compact because it exploits the structure of the values to init, instead of defining data struct
 * Rapid   because it relies on the TableAddress auto-increment
 */
static void
WLBANDINITFN(wlc_phy_compact_table_init)(phy_info_t *pi)
{
	uint8  core, ctr, chanest_tbl_block_len;
	uint16 offset;
	uint16 chanest_tbl_rev3_vals[2]   = {0x4444, 0x1010};
	uint16 chanest_tbl_rev3_offlen    = 9;
	uint16 noise_var_tbl_rev7_length  = 256;
	uint8  adj_pwr_lut_rev3_val       = 0;
	uint16 adj_pwr_lut_rev3_start     = 64;
	uint16 adj_pwr_lut_rev3_length    = 128;

	/* Noise var table (id 0xa): setup starting offset and then loop over init length,
	 * the offset is auto-incremented at every write
	 */
	phy_utils_write_phyreg(pi, NPHY_TableAddress, (NPHY_TBL_ID_NOISEVAR << 10));

	for (offset = 0; offset < noise_var_tbl_rev7_length; offset = offset + 2) {
		PHY_REG_LIST_START_WLBANDINITDATA
			/* write 0x20c020c */
			PHY_REG_WRITE_ENTRY(NPHY, TableDataHi, 0x020c)
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x020c)
			/* write 0x14d */
			PHY_REG_WRITE_ENTRY(NPHY, TableDataLo, 0x014d)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Adjusted power per rates (offsets 0x40-0xbf of table ids 0x1a/0x1b).
	 * This table will be overwritten during PHY init anyway, but to be safe,
	 * all 128 entries are init-ed to 0 (even though only 84 entries are used).
	 */
	FOREACH_CORE(pi, core) {
		/* setup starting offset */
		phy_utils_write_phyreg(pi, NPHY_TableAddress, ((core == PHY_CORE_0 ?
		                                       NPHY_TBL_ID_CORE1TXPWRCTL :
		                                       NPHY_TBL_ID_CORE2TXPWRCTL) << 10)
		              | adj_pwr_lut_rev3_start);

		/* loop over the init length, the offset is auto-incremented at every write */
		for (offset = 0; offset < adj_pwr_lut_rev3_length; offset++)
		              phy_utils_write_phyreg(pi, NPHY_TableDataLo, adj_pwr_lut_rev3_val);
	}

	/* The frame struct table is sparse, so we can avoid listing all zero init values
	 * and instead use a list of offsets of non-zero init values and how many there are
	 */
	wlc_phy_sparse_table_init(pi, NPHY_TBL_ID_FRAME_STRUCT, frame_struct_rev8_offsets,
	                          frame_struct_rev8_redux);

	/* The tone mapper table is sparse, so we can avoid listing all zero init values
	 * and instead use a list of offsets of non-zero init values and how many there are
	 */
	wlc_phy_sparse_table_init(pi, NPHY_TBL_ID_TONE_MAPPER, tmap_tbl_rev7_offsets,
	                          tmap_tbl_rev7_redux);

	/* Chanest table contains only blocs of 0x44444444 or 0x10101010 */
	phy_utils_write_phyreg(pi, NPHY_TableAddress, (NPHY_TBL_ID_CHANEST << 10));

	for (ctr = 0; ctr < chanest_tbl_rev3_offlen - 1; ctr++) {

		/* determine the length of the block to init */
		chanest_tbl_block_len = chanest_tbl_rev3_offsets[ctr + 1] -
		        chanest_tbl_rev3_offsets[ctr];

		/* init this block with either 0x44444444 or 0x10101010 */
		for (offset = 0; offset < chanest_tbl_block_len; offset++) {
			phy_utils_write_phyreg(pi, NPHY_TableDataHi,
			                       chanest_tbl_rev3_vals[ctr % 2]);
			phy_utils_write_phyreg(pi, NPHY_TableDataLo,
			                       chanest_tbl_rev3_vals[ctr % 2]);
		}
	}
}

/**
 * Initialize the static tables defined in auto-generated mimophytbls.c,
 * see mimophyprocs.tcl, proc mimophy_init_tbls
 * After called in the attach stage, all the static phy tables are reclaimed.
 */
static void
WLBANDINITFN(wlc_phy_static_table_download_nphy)(phy_info_t *pi)
{
	uint idx;

	/* these tables are not affected by phy reset, only power down */
	/* LCNXN */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev16; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev16[idx]);

	} else if (NREV_GE(pi->pubpi.phy_rev, 8) && NREV_LE(pi->pubpi.phy_rev, 10)) {

		if ((CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43236_CHIP_ID)) {
			/* PR 87670: PHY tables have unfortunately been ROM-ed for 43236,
			 * so keep most of the original code so as not to increase RAM size
			 */
			for (idx = 0; idx < mimophytbl_info_sz_43236; idx++)
				wlc_phy_write_table_nphy(pi, &mimophytbl_info_43236[idx]);

		} else {
			for (idx = 0; idx < mimophytbl_info_sz_rev8to10; idx++)
				wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev8to10[idx]);

			/* Compact initialization: customize init to account for content structure.
			 * PR 87670: avoids defining large data struct and thus shrinks code size
			 */
			wlc_phy_compact_table_init(pi);
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev7; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev7[idx]);

		/* Compact initialization: customize init to account for content structure.
		 * PR 87670: this avoids defining large data struct and thus shrinks code size
		 */
		wlc_phy_compact_table_init(pi);

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev3; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev3[idx]);

	} else {
		for (idx = 0; idx < mimophytbl_info_sz_rev0; idx++)
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev0[idx]);
	}
}

/**
 * Given a map and value array, the length of these arrays and a core_offset, iterate over both
 * arrays and get the index from the map array with the accompaning value from the value array. Then
 * write the value to the antswctrllut LUT at offset = core_offset + index.
 */
static void
WLBANDINITFN(wlc_phy_set_antswctrllut_nphy)(phy_info_t *pi,
                                            const uint8 *map, const uint8 *vals,
                                            uint8 len, uint8 core_offset)
{
	uint8 i;
	uint32 offset;

	for (i = 0; i < len; i++) {
		offset = core_offset + map[i];
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
		                         1, offset, 8, &vals[i]);
	}
}

/**
 * initialize all the tables defined in auto-generated mimophytbls.c,
 * see mimophyprocs.tcl, proc mimophy_init_tbls. Skip static one after first up.
 */
static void
WLBANDINITFN(wlc_phy_tbl_init_nphy)(phy_info_t *pi)
{
	uint idx = 0;
	uint8 antswctrllut;

	PHY_TRACE(("wl%d: %s, dnld tables = %d\n", pi->sh->unit,
	          __FUNCTION__, pi->phy_init_por));

	/* these tables are not affected by phy reset, only power down */
	if (pi->phy_init_por)
		wlc_phy_static_table_download_nphy(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {

		uint8 Noffset = 0;
		uint8 Nmap = 0;
		uint8 offset_band = 0;
		uint8 ct1 = 0, ct2 = 0;
		uint32 offset;

		offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;

		/* only AntSwCtrlLUT is a volatile table */
		antswctrllut = CHSPEC_IS2G(pi->radio_chanspec) ?
		        pi->fem2g->antswctrllut : pi->fem5g->antswctrllut;

		/* 4324 switch control table fixes */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x3);
			} else {
				phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x18);
			}
			phy_utils_write_phyreg(pi, NPHY_BT_SwControl, 0x00);
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				0 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_1_MASK,
				0 << NPHY_REV19_high_gain_ovr_tr_rx_pu_1_SHIFT);

			/* PR 108019: CLB bug WAR
			 * by default set clb_rf_sw_ctrl_mask_ctrl to have WLAN controls
			 * all RF_SW_CTRL lines. If needed override for specific board
			 */
			phy_utils_write_phyreg(pi, NPHY_REV19_clb_rf_sw_ctrl_mask_ctrl, 0xfff);
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
				LCNXN_SWCTRL_MASK_DEFAULT);
		}

		switch (antswctrllut) {
		case 0: {
			/* 43226, 43236, 6362 */
			uint8 offset_core[] = {0, 32}; /* offsets for 2G core0, 2G core 1 */

			/* PR86412: tput/PHY rate dips at powers > ~ -20 dBm because TR switch for
			   unused core during SISO TX is in an undefined state
			   Fix is to make sure all entries corresponding to LUT indices
			   having RX=0, TX=0 throw TR switch to R.
			*/
			uint8 map[] = {0, 4, 8};
			uint8 antswctrllut_vals[2][3] = {{0x2, 0x12, 0x8}, {0x2, 0x18, 0x2}};

			if (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) {
				/* for 43235, it was found that putting TR switch on T for
				   unused core during SISO TX helps with HD2/HD3 rejection.
				*/
				antswctrllut_vals[0][0] = 0x1;
				antswctrllut_vals[1][0] = 0x1;
			}

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2] + offset_band;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 1: {
			/* for 2G: 5357, 5358, 47186
			   difference is in LUT entries for Core 1 because
			   mimophy_core1_ant1_[rx,tx] instead of mimophy_core1_ant0_[rx,tx]
			   are the dedicated pins5357, 47186, 5358, 5356
			*/

			/* PR86412: tput/PHY rate dips at powers > ~ -20 dBm because TR switch for
			   unused core during SISO TX is in an undefined state
			   Fix is to make sure all entries corresponding to LUT indices
			   having RX=0, TX=0 throw TR switch to R.
			*/
			uint8 map0[] = {0, 4, 8};
			uint8 antswctrllut_vals0[] = {0x1, 0x11, 0x1};

			uint8 map1[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals1[] =
			        {0x4, 0x04, 0x08, 0x4, 0x04, 0x08, 0x11, 0x11, 0x12};

			if (pi->aa2g == 7) {
				/* 3 available antennas
				 * ensure 3rd switch is always in a defined state
				 */
				antswctrllut_vals1[0] = 0x14;
				antswctrllut_vals1[1] = 0x14;
				antswctrllut_vals1[2] = 0x18;
			}

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 2: {
			/* for Olympic Sulley using 43236B1
			 * When in RX mode in 2.4G, look up entries 13, 14, and 45, 46
			 * for cores 0 and 1. Entries 13 and 45 will put ext. LNA in bypass
			 * mode instead of the traditional approach of throwing TR to T
			 * at high enough RX powers
			 * Here, write all 2G, 5G entries that're different from default in one shot
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 3, 12, 13, 14, 15};
			uint8 antswctrllut_vals[4][8] = {
				{0xa,  0x6,  0xa,  0xa,  0x2,  0x2,  0xa,  0xa}, /* 2G core 0 */
				{0xa,  0x6,  0xa,  0x12, 0x2,  0x2,  0xa,  0x12}, /* 2G core 1 */
				{0xa,  0x9,  0xa,  0xa,  0xa,  0x9,  0xa,  0xa}, /* 5G core 0 */
				{0x12, 0x11, 0x12, 0x12, 0x12, 0x11, 0x12, 0x12} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 3: {
			/* for 47186nrh that uses 2 SPDT switches */

		        /* PR87989: TR switch for shared antenna should be in defined
			   state, i.e., the control lines should be (high, low) or (low high)
			   for any situation.
			*/

		  uint8 offset_core[] = {0, 32, 16, 48};

			/* PR86412: tput/PHY rate dips at powers > ~ -20 dBm because TR switch for
			   unused core during SISO TX is in an undefined state
			   Fix is to make sure all entries corresponding to LUT indices
			   having RX=0, TX=0 throw TR switch to R.
			*/
			uint8 map[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals[4][9] = {
				{0x0A, 0x05, 0x06, 0x1A, 0x19, 0x1A, 0x0A, 0x05, 0x06},
				{0x1A, 0x15, 0x09, 0x0A, 0x05, 0x09, 0x1A, 0x16, 0x1A},
				{0x02, 0x01, 0x02, 0x12, 0x14, 0x18, 0x02, 0x01, 0x02},
				{0x12, 0x11, 0x12, 0x02, 0x01, 0x02, 0x12, 0x14, 0x18}
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 4: {
			/* for Olympic Sulley DEV2 using 43236B1
			 * When in RX mode in 2.4G *and* 5G, look up entries +13, +14
			 * for cores 0 and 1.
			 * Here, write all 2G, 5G entries that're different from default in one shot
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 3, 12, 13, 14, 15};
			uint8 antswctrllut_vals[4][8] = {
				{0xa,  0x6,  0xa,  0xa,  0x2,  0x2,  0xa,  0xa}, /* 2G core 0 */
				{0xa,  0x6,  0xa,  0x12, 0x2,  0x2,  0xa,  0x12}, /* 2G core 1 */
				{0xa,  0x9,  0xa,  0xa,  0xa,  0xb,  0xa,  0xa}, /* 5G core 0 */
				{0x12, 0x11, 0x12, 0x12, 0x12, 0x13, 0x12, 0x12} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 5: {
			/* for preproto blu2o3 */

			uint8 offset_core[] = {0, 32}; /* offsets for 2G core0, 2G core 1 */

			uint8 map[] = {0, 1, 2, 4, 5, 6, 8, 9, 10};
			uint8 antswctrllut_vals[2][9] = {
				{0x16, 0x15, 0x16, 0x1a, 0x19, 0x1a, 0x16, 0x05, 0x06},
				{0x16, 0x05, 0x06, 0x16, 0x05, 0x06, 0x1a, 0x19, 0x1a}
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2] + offset_band;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					                         1, offset, 8,
					                         &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 6:{
		        /* for BCM943234ug(2G) and BCM43234usb_div(2G & 5G) */
			uint8 offset_core = 32; /* Only core1 & G-band is in use. */
			uint8 map[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11};
			uint8 antswctrllut_vals[12] =
				{0x0, 0x5, 0x6, 0x5, 0x0, 0x5, 0x6, 0x5, 0x0, 0x9, 0xA, 0x9};

			Nmap = (sizeof(map) / sizeof(map[0]));

			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = offset_core + map[ct2] + offset_band;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, offset,
				                         8, &antswctrllut_vals[ct2]);
			}
			break;
		}
		case 7: {
			/* BCM94324A0 ePA+eLNA FCBGA BRCM BU Board 2G(bcm94324epaBU) */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x0a, 0x0a, 0x09, 0x08};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x14, 0x10, 0x14, 0x10};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 8: {
			/* BCM94324A0 ePA+eLNA FCBGA BRCM BU Board 5G(bcm94324epaBU) */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x10, 0x08, 0x12, 0x0a};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x20, 0x10, 0x20, 0x10};

			/* 5G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 5G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 9: {
			/* 4324 2g */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x12, 0x12, 0x11, 0x14};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x28, 0x24, 0x28, 0x24};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB);
			break;
		}
		case 10: {
			/* 4324 5g */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x0c, 0x14, 0x0a, 0x12};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x14, 0x24, 0x14, 0x24};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB);
			break;
		}
		case 11: {
			/* for usb elna  using 43236B1
			 * When in RX mode in 2.4G, look up entries 13, 14, and 45, 46
			 * for cores 0 and 1. Entries 13 and 45 will put ext. LNA in bypass
			 * mode instead of the traditional approach of throwing TR to T
			 * at high enough RX powers
			 * Here, write all 2G, 5G entries that're different from default in one shot
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {12, 13, 14};
			uint8 antswctrllut_vals[4][3] = {
				{ 0x2,  0x11,  0x12}, /* 2G core 0 */
				{ 0x2,  0x11,  0x12}, /* 2G core 1 */
				{ 0x2,  0x11,  0x12}, /* 5G core 0 */
				{ 0x2,  0x11,  0x12}  /* 5G core 1 */
			};
			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1,
						offset, 8, &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 12: {
			/* bcm94324epaabg 2g */
			uint8 map0[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals0[] = {0x0A, 0x28, 0x2A, 0x0A, 0x28, 0x2A};

			uint8 map1[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals1[] = {0x28, 0x20, 0x03, 0x28, 0x20, 0x03};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			/* set bit1 to mux out rf_sw_ctrl_5 from LUT */
			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x1a);

			/* to goto LUT 11 state in Hi SNR region, only for core0,
			* since only core0 LNA PU comes from LUT,
			* core1 comes from PHy direct signal
			*/
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);
			break;
		}
		case 13: {
			/* bcm94324epaabg 5g */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x10, 0x08, 0x12, 0x0a};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x10, 0x20, 0x10, 0x20};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			break;
		}

		/* case 14 is in only TCL: 43238ucg */

		case 15:
			{
			/* for 238UM
			 */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 3};
			uint8 antswctrllut_vals[4][4] = {
			  { 0x01,  0x10,  0x03, 0x12}, /* 2G core 0 */
			  { 0x01,  0x10,  0x03, 0x12}, /* 2G core 1 */
			  { 0x01,  0x05,  0x09, 0x01}, /* 5G core 0 */
			  { 0x01,  0x05,  0x09, 0x01}  /* 5G core 1 */
			};
			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
						1, offset, 8, &antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
			}
		case 16: {
			/* Adding SW CTRL support for BCM943228hm4l-P500 boards where,the  */
			/* TX & RX sw ctrl lines are swapped */
			uint8 offset_core[] = {0, 32, 16, 48};
			uint8 map[] = {0, 1, 2, 4, 8};
			uint8 antswctrllut_vals[4][5] = {
				{0x1,  0x2,  0x1, 0x12, 0x8}, /* 2G core 0 */
				{0x2,  0x1,  0x2, 0x18, 0x2}, /* 2G core 1 */
				{0x1,  0x2,  0x1, 0x12, 0x8}, /* 5G core 0 */
				{0x2,  0x1,  0x2, 0x18, 0x2} /* 5G core 1 */
			};

			Noffset = (sizeof(offset_core) / sizeof(offset_core[0]));
			Nmap = (sizeof(map) / sizeof(map[0]));
			for (ct1 = 0; ct1 < Noffset; ct1++) {
				for (ct2 = 0; ct2 < Nmap; ct2++) {
					offset = offset_core[ct1] + map[ct2];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
						1, offset, 8,
						&antswctrllut_vals[ct1][ct2]);
				}
			}
			break;
		}
		case 17: {
			/* 4324 2g */
			/* For BCM943241 iPA+eLNA WLBGA Module AZW - 2G(bcm943241wlmdazw) */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x09, 0x2c, 0x09, 0x2c};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x14, 0x18, 0x14, 0x18};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			/* set bit1 to mux out rf_sw_ctrl_5 from LUT */
			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x1a);

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB_eLNA);
			break;
		}
		case 18: {
			/* 4324 5g */
			/* For BCM943241 iPA+eLNA WLBGA Module AZW - 2G(bcm943241wlmdazw) */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x12, 0x0a, 0x14, 0x0c};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x28, 0x18, 0x28, 0x18};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB_eLNA);
			break;
		}
		case 19: {
			/* 43242A0 2g */
			/* For BCM943242A0 iPA+iLNA FCBGA BRCM BU board */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x21, 0x24, 0x22, 0x22};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x02, 0x01, 0x02, 0x01};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					1, offset, 8,
					&antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					1, offset, 8,
					&antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 20: {
			/* 43242A0 5g */
			/* For BCM943242A0 iPA+iLNA FCBGA BRCM BU board */
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x10, 0x20, 0x12, 0x22};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x01, 0x02, 0x01, 0x02};

			/* 5G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					1, offset, 8,
					&antswctrllut_vals0[ct2]);
			}

			/* 5G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
					1, offset, 8,
					&antswctrllut_vals1[ct2]);
			}
			break;
		}
		case 21: {
			/* 43242A0 2G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x2e, 0x2e, 0x29, 0x25};
			const uint8 vals1[4] = {0x02, 0x01, 0x02, 0x01};

			/* 2G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 2G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43242USBREF
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43242USBREF);
			break;
		}
		case 22: {
			/* 43242A0 5G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x1a, 0x26, 0x14, 0x24};
			const uint8 vals1[4] = {0x01, 0x02, 0x01, 0x02};

			/* 5G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 5G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x3);

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43242USBREF
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43242USBREF);
			break;
		}
		case 23: {
			/* BCM943241 iPA+eLNA FCBGA SS P10 rev0.2 COB - 2G
			 * for 5G its same as ipaagb ref board (0xa OR case 10)
			 */
			uint8 map0[] = {1, 2, 3, 17, 18};
			uint8 antswctrllut_vals0[] = {0x11, 0x2c, 0x29, 0x11, 0x2c};

			uint8 map1[] = {1, 2, 3, 17, 18};
			uint8 antswctrllut_vals1[] = {0x28, 0x14, 0x3, 0x28, 0x14};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* set bit1 to mux out rf_sw_ctrl_5 from LUT */
			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x1a);

			/* to goto LUT 11 state in Hi SNR region, only for core0,
			* since only core0 LNA PU comes from LUT,
			* core1 comes from PHy direct signal
			*/
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB_eLNA);
			break;
		}
		case 24: {
			/* BCM94324B1 ePA+eLNA FCBGA BRCM REF Board(efoagb COB)
			 */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
			/* For FEM SKY65534-11 for 2g
			*/
			uint8 map0[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals0[] = {0x08, 0x29, 0x09, 0x08, 0x29, 0x09};

			uint8 map1[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals1[] = {0x10, 0x14, 0x14, 0x10, 0x14, 0x14};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* set bit1 to mux out rf_sw_ctrl_5 from LUT */
			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x1a);

			/* to goto LUT 11 state in Hi SNR region, only for core0,
			* since only core0 LNA PU comes from LUT,
			* core1 comes from PHy direct signal
			*/
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_1_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_1_SHIFT);
			} else {
			/* For FEM SKY65535 for 5g
			*/
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x01, 0x09, 0x01, 0x09};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x04, 0x14, 0x04, 0x14};

			/* 5G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 5G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			}
			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 4324B1EFOAGB
			 * FIX ME: 4324B1 has an ECO fix that needs to be brought up
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
				LCNXN_SWCTRL_MASK_4324B1EFOAGB);

			break;
		}
		case 25: {
			/* 43242A0 2G */
			/* For BCM943242MD5ANT "5 antenna board" */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x21, 0x21, 0x22, 0x21};
			const uint8 vals1[4] = {0x02, 0x01, 0x02, 0x01};

			/* 2G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 2G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			break;
		}
		case 26: {
			/* 43242A0 5G */
			/* For BCM943242MD5ANT "5 antenna board" */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x11, 0x21, 0x11, 0x21};
			const uint8 vals1[4] = {0x01, 0x02, 0x01, 0x02};

			/* 5G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 5G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x3);

			break;
		}
		case 27: {
			/* BCM943241 iPA+eLNA FCBGA SS P10 rev0.2 COB - 5G
			 */
			uint8 map0[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals0[] = {0x0c, 0x14, 0x4, 0x0a, 0x12, 0x2};

			uint8 map1[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals1[] = {0x14, 0x24, 0x4, 0x14, 0x24, 0x4};

			/* 5G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 5G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_1_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_1_SHIFT);

			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 43241IPAAGB
			 */

			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
			                     LCNXN_SWCTRL_MASK_43241IPAAGB_eLNA);
			break;
		}
		case 28: {
			/* 43242A0 P303+ 2G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board with seperate BT-Tx */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x36, 0x36, 0x39, 0x35};
			const uint8 vals1[4] = {0x02, 0x01, 0x02, 0x01};

			/* 2G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 2G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			break;
		}
		case 29: {
			/* 43242A0 P303+ 5G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board with seperate BT-Tx */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x16, 0x26, 0x15, 0x25};
			const uint8 vals1[4] = {0x01, 0x02, 0x01, 0x02};

			/* 5G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 5G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x3);

			break;
		}
		case 30: {
			/* BCM94324B1 ePA+eLNA FCBGA BRCM REF Board(efoagb COB)
			 */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
			/* For FEM SKY65534-11 for 2g
			*/
			uint8 map0[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals0[] = {0x08, 0x29, 0x09, 0x08, 0x29, 0x09};

			uint8 map1[] = {1, 2, 3, 17, 18, 19};
			uint8 antswctrllut_vals1[] = {0x10, 0x1c, 0x14, 0x10, 0x1c, 0x14};

			/* 2G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 2G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}

			/* set bit1 to mux out rf_sw_ctrl_5 from LUT */
			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x1a);

			/* to goto LUT 11 state in Hi SNR region, only for core0,
			* since only core0 LNA PU comes from LUT,
			* core1 comes from PHy direct signal
			*/
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_0_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_0_SHIFT);
			phy_utils_mod_phyreg(pi,	NPHY_REV19_Override_TR_rx_pu_high_gain,
				NPHY_REV19_high_gain_ovr_tr_rx_pu_1_MASK,
				1 << NPHY_REV19_high_gain_ovr_tr_rx_pu_1_SHIFT);
			} else {
			/* For FEM SKY65535 for 5g
			*/
			uint8 map0[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals0[] = {0x01, 0x09, 0x01, 0x09};

			uint8 map1[] = {1, 2, 17, 18};
			uint8 antswctrllut_vals1[] = {0x04, 0x14, 0x04, 0x14};

			/* 5G core 0 */
			Nmap = (sizeof(map0) / sizeof(map0[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = map0[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals0[ct2]);
			}

			/* 5G core 1 */
			Nmap = (sizeof(map1) / sizeof(map1[0]));
			for (ct2 = 0; ct2 < Nmap; ct2++) {
				offset = 32 + map1[ct2];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT,
				                         1, offset, 8,
				                         &antswctrllut_vals1[ct2]);
			}
			}
			/* PR 108019: CLB bug WAR
			 * program clb_rf_sw_ctrl_mask_ctrl for 4324B1EFOAGB
			 * FIX ME: 4324B1 has an ECO fix that needs to be brought up
			 */
			wlapi_bmac_write_shm(pi->sh->physhim, M_LCNXN_SWCTRL_MASK,
				LCNXN_SWCTRL_MASK_4324B1EFOAGB);

			break;
		}
		case 31: {
			/* 43242A0 P400+ 2G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board with seperate BT-Tx */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x36, 0x36, 0x39, 0x35};
			const uint8 vals1[4] = {0x06, 0x05, 0x06, 0x05};

			/* 2G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 2G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			break;
		}
		case 32: {
			/* 43242A0 P400+ 5G */
			/* For BCM943242USBREF iPA+iLNA FCBGA BRCM REF board with seperate BT-Tx */
			const uint8 map[4]   = {   1,    2,   17,   18};
			const uint8 vals0[4] = {0x16, 0x26, 0x15, 0x25};
			const uint8 vals1[4] = {0x05, 0x02, 0x05, 0x02};

			/* 5G core 0 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals0, ARRAYSIZE(map), 0);

			/* 5G core 1 */
			wlc_phy_set_antswctrllut_nphy(pi, map, vals1, ARRAYSIZE(map), 32);

			phy_utils_write_phyreg(pi, NPHY_REV19_swCtrlLUTConfig, 0x3);

			break;

		}

		default:
			/* Illegal value. Don't silently ignore an error. */
			ASSERT(0);
			break;
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		for (idx = 0; idx < mimophytbl_info_sz_rev3_volatile; idx++) {
			const mimophytbl_info_t *ent = &mimophytbl_info_rev3_volatile[idx];

			/* Load different antswctrlLUTs based on FEM types */
			/* Use entry IDX defined for ant_swctrl_tbl */
			if (idx == ANT_SWCTRL_TBL_REV3_IDX) {
				antswctrllut = CHSPEC_IS2G(pi->radio_chanspec) ?
					pi->fem2g->antswctrllut : pi->fem5g->antswctrllut;
				switch (antswctrllut) {
				case 0:
					break;
				case 1:
					ent = &mimophytbl_info_rev3_volatile1[idx];
					break;
				case 2:
					ent = &mimophytbl_info_rev3_volatile2[idx];
					break;
				case 3:
					ent = &mimophytbl_info_rev3_volatile3[idx];
					break;
				default:
					/* Illegal value. Don't silently ignore an error. */
					ent = NULL;
					break;
				}
			}

			ASSERT(ent != NULL);
			wlc_phy_write_table_nphy(pi, ent);
		}
	} else {
		for (idx = 0; idx < mimophytbl_info_sz_rev0_volatile; idx++) {
			wlc_phy_write_table_nphy(pi, &mimophytbl_info_rev0_volatile[idx]);
		}
	}
}

static void
wlc_phy_write_txmacreg_nphy(phy_info_t *pi, uint16 holdoff, uint16 delay_val)
{
	phy_utils_write_phyreg(pi, NPHY_TxMacIfHoldOff, holdoff);
	phy_utils_write_phyreg(pi, NPHY_TxMacDelay, delay_val);
}

void wlc_phy_nphy_tkip_rifs_war(phy_info_t *pi, uint8 rifs)
{
	uint16 holdoff, delay_val;

	/* if rifs enabled, don't increase PHY holdoff time */
	if (rifs) {
		/* default PHY holdoff time */
		holdoff = 0x10;
		delay_val = 0x258;
	}
	else {
		/* increased PHY holdoff time */
		holdoff = 0x15;
		delay_val = 0x320;
	}
	/* write to phy registers */
	wlc_phy_write_txmacreg_nphy(pi, holdoff, delay_val);

	/* update the hw rifs flag if necesary */
	if (pi->sh->_rifs_phy != rifs) {
		pi->sh->_rifs_phy = rifs;
	}
}

static void
BCMATTACHFN(wlc_phy_srom_read_rxgainerr_nphy)(phy_info_t *pi)
{
	/* read and uncompress gain-error values for rx power reporting */

	int8 tmp[NPHY_CORE_NUM];
	int16 tmp2;

	/* read in temperature at calibration time */
	tmp2 = (int16) (((int16)PHY_GETINTVAR(pi, rstr_rawtempsense))  << 7) >> 7;
	if (tmp2 == -1) {
		/* set to some bogus value */
		pi->srom_rawtempsense = 255;
	} else {
		pi->srom_rawtempsense = tmp2;
	}

	/* 2G: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr2ga0)) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr2ga1)) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for cores 1 and 2 are stored in srom as deltas relative to core 0: */
	pi->rxgainerr_2g[0] = tmp[0];
	pi->rxgainerr_2g[1] = tmp[0] + tmp[1];

	/* 5G low: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gla0)) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gla1)) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->rxgainerr_5gl[0] = tmp[0];
	pi->rxgainerr_5gl[1] = tmp[0] + tmp[1];

	/* 5G mid: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gma0)) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gma1)) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->rxgainerr_5gm[0] = tmp[0];
	pi->rxgainerr_5gm[1] = tmp[0] + tmp[1];

	/* 5G high: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gha0)) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gha1)) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->rxgainerr_5gh[0] = tmp[0];
	pi->rxgainerr_5gh[1] = tmp[0] + tmp[1];

	/* 5G upper: */
	/* read and sign-extend */
	tmp[0] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gua0)) << 2) >> 2;
	tmp[1] = (int8)(((int8)PHY_GETINTVAR(pi, rstr_rxgainerr5gua1)) << 3) >> 3;
	if ((tmp[0] == -1) && (tmp[1] == -1)) {
		/* If all srom values are -1, then possibly
		 * no gainerror info was written to srom
		 */
		tmp[0] = 0; tmp[1] = 0;
	}
	/* gain errors for core 1 is stored in srom as deltas relative to core 0: */
	pi->rxgainerr_5gu[0] = tmp[0];
	pi->rxgainerr_5gu[1] = tmp[0] + tmp[1];
}

#define NPHY_SROM_NOISELVL_OFFSET (-70)

static void
BCMATTACHFN(wlc_phy_srom_read_noiselvl_nphy)(phy_info_t *pi)
{
	/* read noise levels from SROM */
	uint8 core;

	/* 2G: */
	FOREACH_CORE(pi, core) {
		pi->noiselvl_2g[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->noiselvl_2g[0] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl2ga0));
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		pi->noiselvl_2g[1] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl2ga1));

	/* 5G low: */
	FOREACH_CORE(pi, core) {
		pi->noiselvl_5gl[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->noiselvl_5gl[0] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gla0));
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		pi->noiselvl_5gl[1] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gla1));

	/* 5G mid: */
	FOREACH_CORE(pi, core) {
		pi->noiselvl_5gm[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->noiselvl_5gm[0] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gma0));
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		pi->noiselvl_5gm[1] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gma1));

	/* 5G high: */
	FOREACH_CORE(pi, core) {
		pi->noiselvl_5gh[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->noiselvl_5gh[0] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gha0));
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		pi->noiselvl_5gh[1] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gha1));

	/* 5G upper: */
	FOREACH_CORE(pi, core) {
		pi->noiselvl_5gu[core] = NPHY_SROM_NOISELVL_OFFSET;
	}
	pi->noiselvl_5gu[0] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gua0));
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		pi->noiselvl_5gu[1] -= ((uint8)PHY_GETINTVAR(pi, rstr_noiselvl5gua1));
}

/**
 * Assign preffered values to tx gain stages. Equivalent to mimophy_set_ipa_gain_preference in tcl.
 */
static void
wlc_phy_nphy_set_ipa_gain_preference(phy_info_t *pi)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (pi_nphy == NULL)
		return;

	pi_nphy = pi->u.pi_nphy;

	FOREACH_CORE(pi, core) {
		/*
		 * .txlpf[] struct member is later written to RFSEQ table entry
		 * 'init_txgain?_40_32', where ? signifies the core number.
		 */
		if (CHIPID_4324X_IPA_FAMILY(pi)) {
			pi_nphy->nphy_ipa_pref_gain.txlpf[core] = 0;
		} else {
			if (CHSPEC_IS2G(pi->radio_chanspec))
				pi_nphy->nphy_ipa_pref_gain.txlpf[core] = 0;
			else
				pi_nphy->nphy_ipa_pref_gain.txlpf[core] = 1;
		}
		pi_nphy->nphy_ipa_pref_gain.txgm[core] = 247;
		if (CHSPEC_IS2G(pi->radio_chanspec))
			pi_nphy->nphy_ipa_pref_gain.pga[core] = 75;
		else
			pi_nphy->nphy_ipa_pref_gain.pga[core] = 121;
		pi_nphy->nphy_ipa_pref_gain.pad[core] = 255;
		pi_nphy->nphy_ipa_pref_gain.ipa[core] = 255;
	}

}

bool
BCMATTACHFN(wlc_phy_attach_nphy)(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy;
	shared_phy_t *sh;
	uint i;
	uint16 filttype;
	uint16 iqcal_adc;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	ASSERT(pi);
	if (!pi) {
		PHY_ERROR(("wl: wlc_phy_attach_nphy: NULL pi\n"));
		return FALSE;
	}

	sh = pi->sh;

	if ((pi->u.pi_nphy = (phy_info_nphy_t *) MALLOC(sh->osh,
		sizeof(phy_info_nphy_t))) == NULL) {
		PHY_ERROR(("wl%d: wlc_phy_attach_nphy: out of memory, malloced %d bytes\n",
			sh->unit, MALLOCED(sh->osh)));
		return FALSE;
	}
	bzero((char*)pi->u.pi_nphy, sizeof(phy_info_nphy_t));
	pi_nphy = (void *)pi->u.pi_nphy;

#ifdef WLSRVSDB
	wlc_phy_sr_vsdb_reset((wlc_phy_t *)pi);
#endif /* WLSRVSDB */

	/* Set spur mode to 0 */
	pi->phy_spuravoid_mode = 0;

	/* Extract xtal frequency */
	pi->xtalfreq = si_alp_clock(pi->sh->sih);

	/* enable initcal by default */
	pi->u.pi_nphy->do_initcal = TRUE;

	pi->u.pi_nphy->cal_type_override = PHY_PERICAL_AUTO;
	/* Reset the saved noisevar count */
	pi->u.pi_nphy->nphy_saved_noisevars.bufcount = 0;

	/* Initialize to -1 to indicate that rx2tx table wasn't modified
	* to NOP the CLR_RXTX_BIAS entry
	*/
	pi->u.pi_nphy->rx2tx_biasentry = -1;

	/* Flag initialization should happen at attach, not in the PHY init function.
	 * The former is called once (at insmod), while the latter can be called multiple times.
	 * This would reset the flag each time, which is generally undesirable.
	 *
	 * FIXME: the min_nvar_adjusted flag should also be moved here.
	 */
	((phy_info_nphy_t *)pi_nphy)->nphy_base_nvars_adjusted = FALSE;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 6)) {
		pi_nphy->phyhang_avoid = TRUE;
	}

	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		pi_nphy->phyhang_avoid = TRUE;
	}

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		pi_nphy->phyhang_avoid = TRUE;
	}

	/* Set voltages on 43242A1 */
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		/* 43242A1 set cbuck, lnldo1, lnldo2 */
		wlc_phy_cbuck_war_nphy(pi, 1, 2);
		wlc_phy_lnldo1_war_nphy(pi, 1, 2);
		wlc_phy_lnldo2_war_nphy(pi, 1, 2);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		/* Enable spur avoidance WAR for Ch11 40 MHz mode.
		 * Not needed for REV7+
		 */
		pi_nphy->nphy_gband_spurwar_en = TRUE;

		/* PR 64616 fix: Move nphy_aband_spurwar_en from nphy_init to phy_attach.
		   wlc_phy_chanspec_nphy_setup uses this flag and is called beforenphy_init,
		   and thus we need to initialize this flag before
		   calling wlc_phy_chanspec_nphy_setup
		*/
		/* Check if A-band spur WAR should be enabled for this board */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SPUR_WAR) {
			pi_nphy->nphy_aband_spurwar_en = TRUE;
		}
	}
	if (NREV_GE(pi->pubpi.phy_rev, 6)) {
		/* Check if extra G-band spur WAR for REV6 40MHz channels 3 through 10
		 * or REV7 all 2G channels (for 43236 only) should be enabled for this board.
		 */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_2G_SPUR_WAR) {
			pi_nphy->nphy_gband_spurwar2_en = TRUE;
		}
	}

	pi->n_preamble_override = AUTO;
	/* XXX PR52458 war, allow mixed mode only for 4322A0/A1
	 * The only issue is to be compatible with old PO driver
	 * The HW restriction is removed in NPHY_REV5
	 */
	if (NREV_IS(pi->pubpi.phy_rev, 3) || NREV_IS(pi->pubpi.phy_rev, 4))
		pi->n_preamble_override = WLC_N_PREAMBLE_MIXEDMODE;

	pi->nphy_txrx_chain = AUTO;
	pi->phy_scraminit = AUTO;
	/* Use T (24-31), Couple On (16-23), 181 tone amplitude (0-15) */
	pi_nphy->nphy_rxcalparams = 0x010100B5;

	pi->phy_cal_mode = PHY_PERICAL_MPHASE;
	pi->phy_cal_delay = PHY_PERICAL_DELAY_DEFAULT;

	pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_IDLE;
	pi->def_cal_info->txcal_numcmds = MPHASE_TXCAL_NUMCMDS;

	pi->nphy_gain_boost = TRUE;
	pi->nphy_elna_gain_config = FALSE;
	pi->radio_is_on = FALSE;
	pi_nphy->nphy_papd_kill_switch_en = FALSE;
	pi_nphy->ppr_offsets_copied = 0;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		pi_nphy->nphy_iqlocal_swar_en = FALSE;
	} else {
		pi_nphy->nphy_iqlocal_swar_en = TRUE;
	}

	pi_nphy->firstTime = FALSE;
	pi_nphy->bbmult_gaintbl = FALSE;
	pi_nphy->bbmult_papd_cal = 0;
#ifdef RXIQCAL_FW_WAR
	pi_nphy->nphy_rxiqcal_fw_war_en = TRUE;
#else
	pi_nphy->nphy_rxiqcal_fw_war_en = FALSE;
#endif // endif

#if defined(WLTEST) || defined(DBG_PHY_IOV)
	/* aci non assoc mode saity */
	/* usage: ./wl aci_nams X
	 * X = 1: allowed
	 * X = 0: not allowed
	 */
	pi->aci_nams = 0;
#endif // endif

	/* Enabling OCL and SCD for 43239 */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
		pi->nphy_oclscd = 3;

	pi_nphy->twostageLOCal = FALSE;
	pi_nphy->lowpwrLoCalflag = FALSE;

	/* Enabling OCL and SCD for 4324 chips (LCNXN revs 3+)
	 * But disable them for 4324X_media chips since low power is not needed
	 */
	if (CHIPID_4324X_MEDIA_FAMILY(pi))
		pi->nphy_oclscd = 0;
	else if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
#ifndef WLPHY_OCLSCD_DISABLE
		pi->nphy_oclscd = 3;
#else
		pi->nphy_oclscd = 0;
#endif /* Compiling out OCLSCD 4324b1/b3 - use 'oclscd' target to compile in */
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		pi->nphy_oclscd = 3;

	if ((PHY_GETVAR(pi, rstr_subband5gver)) != NULL)
		pi->sromi->subband5Gver = (uint)PHY_GETINTVAR(pi, rstr_subband5gver);
	else
		pi->sromi->subband5Gver = PHY_SUBBAND_3BAND_JAPAN;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* triso2g read from nvram */
		if ((PHY_GETVAR(pi, rstr_triso2g)) != NULL)
			pi->sromi->triso2g = (uint8)PHY_GETINTVAR(pi, rstr_triso2g);
		else
			pi->sromi->triso2g = 0;

		/* triso5g read from nvram */
		if ((PHY_GETVAR(pi, rstr_triso5g)) != NULL)
			pi->sromi->triso5g = (uint8)PHY_GETINTVAR(pi, rstr_triso5g);
		else
			pi->sromi->triso5g = 0;

		/* elnabypass2g read from nvram */
		if ((PHY_GETVAR(pi, rstr_elnabypass2g)) != NULL)
			pi->sromi->elnabypass2g = (int8)PHY_GETINTVAR(pi, rstr_elnabypass2g);
		else
			pi->sromi->elnabypass2g = 0;

		/* elnabypass5g read from nvram */
		if ((PHY_GETVAR(pi, rstr_elnabypass5g)) != NULL)
			pi->sromi->elnabypass5g = (int8)PHY_GETINTVAR(pi, rstr_elnabypass5g);
		else
			pi->sromi->elnabypass5g = 0;

		/* offset Target pwr read from nvram */
		if ((PHY_GETVAR(pi, rstr_offtgpwr)) != NULL)
			pi->sromi->offset_targetpwr = (int8)PHY_GETINTVAR(pi, rstr_offtgpwr);
		else
			pi->sromi->offset_targetpwr = 0;

		/* CCK Power Offset read from nvram */
		pi->sromi->cck_pwr_offset = (int16)PHY_GETINTVAR_DEFAULT(pi, rstr_PwrOffsetcck, 13);

		/* 40 MHZ Power Offset for 5G from nvram */
		pi->sromi->bw40_5g_pwr_offset =
			(int16) PHY_GETINTVAR_DEFAULT(pi, rstr_PwrOffset40mhz5g, 4);

		/* CCK Power index correction read from nvram */
		pi->sromi->cckPwrIdxCorr = (int16) PHY_GETINTVAR_DEFAULT(pi, rstr_cckPwrIdxCorr, 0);

		/* Option for BPHY SM fix :
		 * 0 -> do nothing,
		 * 1 -> put back Gauss2.2 IIR filter with 6dB higher gain and add cckPwrIdxCorr,
		 * 2 -> Turn-OFF DAC scrambler for 2G
		 */
		pi->sromi->bphy_sm_fix_opt =
			(uint8) PHY_GETINTVAR_DEFAULT(pi, rstr_bphy_sm_fix_opt, 2);

		pi->sromi->high_temp_threshold =
			(int8)PHY_GETINTVAR_DEFAULT(pi, rstr_temp_high, 85);
		pi->sromi->temp_offs1_2g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_temp_offs1_2g, 0);
		pi->sromi->temp_offs1_5g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_temp_offs1_5g, 0);
		pi->sromi->low_temp_threshold = (int8)PHY_GETINTVAR_DEFAULT(pi, rstr_temp_low, -20);
		pi->sromi->temp_offs2_2g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_temp_offs2_2g, 0);
		pi->sromi->temp_offs2_5g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_temp_offs2_5g, 0);
		pi->sromi->temp_diff = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_temp_diff, 10);

		pi->sromi->high_vbat_threshold =
			(int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_high, 35);
		pi->sromi->vbat_offs1_2g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_offs1_2g, 0);
		pi->sromi->vbat_offs1_5g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_offs1_5g, 0);
		pi->sromi->low_vbat_threshold = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_low, 25);
		pi->sromi->vbat_offs2_2g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_offs2_2g, 0);
		pi->sromi->vbat_offs2_5g = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_offs2_5g, 0);
		pi->sromi->vbat_diff = (int8) PHY_GETINTVAR_DEFAULT(pi, rstr_vbat_diff, 10);

		/* OTP RCAL flag from nvram */
		pi->sromi->rcal_otp_flag = (uint8)PHY_GETINTVAR_DEFAULT(pi, rstr_RcalOtpValFlag, 0);

		/* Av for TSSI */
		pi->sromi->TssiAuxgain5g = (uint8) PHY_GETINTVAR_DEFAULT(pi, rstr_TssiAv5g, 0);
		pi->sromi->TssiAuxgain2g = (uint8) PHY_GETINTVAR_DEFAULT(pi, rstr_TssiAv2g, 0);
		/* Vmid for TSSI */
		pi->sromi->TssiVmid5g = (uint16) PHY_GETINTVAR_DEFAULT(pi, rstr_TssiVmid5g, 0x9C);
		pi->sromi->TssiVmid2g = (uint16) PHY_GETINTVAR_DEFAULT(pi, rstr_TssiVmid2g, 0x9C);
		/* Txidx cap from nvram */
		/* For 4324 EPA chips */
		if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
			pi->sromi->nom_txidxcap_5g = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap5g, 0);
			pi->sromi->nom_txidxcap_2g = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap2g, 0);
			pi->sromi->txidxcap_5g_high = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap5g_hi, NPHY_4324EPA_TXIDXCAP_INVALID);
			pi->sromi->txidxcap_2g_high = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap2g_hi, NPHY_4324EPA_TXIDXCAP_INVALID);
			pi->sromi->txidxcap_5g_low = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap5g_lo, NPHY_4324EPA_TXIDXCAP_INVALID);
			pi->sromi->txidxcap_2g_low = (int16) PHY_GETINTVAR_DEFAULT(pi,
				rstr_txidxcap2g_lo, NPHY_4324EPA_TXIDXCAP_INVALID);

			pi->sromi->nom_txidxcap_2g = MIN(pi->sromi->nom_txidxcap_2g, 127);
			pi->sromi->nom_txidxcap_2g = MAX(pi->sromi->nom_txidxcap_2g, 0);
			pi->sromi->nom_txidxcap_5g = MIN(pi->sromi->nom_txidxcap_5g, 127);
			pi->sromi->nom_txidxcap_5g = MAX(pi->sromi->nom_txidxcap_5g, 0);
			pi->sromi->min_txpwrindex_2g = pi->sromi->nom_txidxcap_2g;
			pi->sromi->min_txpwrindex_5g = pi->sromi->nom_txidxcap_5g;
		}
	}

	/* TSSI Clamping for 4324B1 ePA chips (LCNXN rev 5)
	 */
	if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
		(pi->sh->boardtype != 0x0670)) {
		/* 2g */
		if ((PHY_GETVAR(pi, rstr_tssifloor2ga0)) != NULL)
			pi->sromi->tssifloor2ga0 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor2ga0);
		else
			pi->sromi->tssifloor2ga0 = -256;
		if ((PHY_GETVAR(pi, rstr_tssifloor2ga1)) != NULL)
			pi->sromi->tssifloor2ga1 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor2ga1);
		else
			pi->sromi->tssifloor2ga1 = -256;
		/* 5g midband */
		if ((PHY_GETVAR(pi, rstr_tssifloor5ga0)) != NULL)
			pi->sromi->tssifloor5ga0 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5ga0);
		else
			pi->sromi->tssifloor5ga0 = -256;
		if ((PHY_GETVAR(pi, rstr_tssifloor5ga1)) != NULL)
			pi->sromi->tssifloor5ga1 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5ga1);
		else
			pi->sromi->tssifloor5ga1 = -256;
		/* 5g lowband */
		if ((PHY_GETVAR(pi, rstr_tssifloor5gla0)) != NULL)
			pi->sromi->tssifloor5gla0 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5gla0);
		else
			pi->sromi->tssifloor5gla0 = -256;
		if ((PHY_GETVAR(pi, rstr_tssifloor5gla1)) != NULL)
			pi->sromi->tssifloor5gla1 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5gla1);
		else
			pi->sromi->tssifloor5gla1 = -256;
		/* 5g highband */
		if ((PHY_GETVAR(pi, rstr_tssifloor5gha0)) != NULL)
			pi->sromi->tssifloor5gha0 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5gha0);
		else
			pi->sromi->tssifloor5gha0 = -256;
		if ((PHY_GETVAR(pi, rstr_tssifloor5gha1)) != NULL)
			pi->sromi->tssifloor5gha1 = (int16)PHY_GETINTVAR(pi, rstr_tssifloor5gha1);
		else
			pi->sromi->tssifloor5gha1 = -256;
	}

	/* disable_spuravoid read from nvram */
	if ((PHY_GETVAR(pi, rstr_disable_spuravoid)) != NULL)
		pi->sh->disable_spuravoid = (uint8)PHY_GETINTVAR(pi, rstr_disable_spuravoid);
	else
		pi->sh->disable_spuravoid = 0;

#ifdef TWO_PWR_RANGE
	/* Read dual tssi (TWO_PWR_RANGE) tunables from nvram */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		/* 2g */
		if ((PHY_GETVAR(pi, rstr_pa2gw0a0_lo)) != NULL) {
			pi->sromi->pa2gw0a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw0a0_lo);
		} else {
			pi->sromi->pa2gw0a0_lo = 0xFFFA;
		}
		if ((PHY_GETVAR(pi, rstr_pa2gw1a0_lo)) != NULL) {
			pi->sromi->pa2gw1a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw1a0_lo);
		} else {
			pi->sromi->pa2gw1a0_lo = 0x0766;
		}
		if ((PHY_GETVAR(pi, rstr_pa2gw2a0_lo)) != NULL) {
			pi->sromi->pa2gw2a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw2a0_lo);
		} else {
			pi->sromi->pa2gw2a0_lo = 0xFF7B;
		}
		if ((PHY_GETVAR(pi, rstr_pa2gw0a1_lo)) != NULL) {
			pi->sromi->pa2gw0a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw0a1_lo);
		} else {
			pi->sromi->pa2gw0a1_lo = 0xFFEE;
		}
		if ((PHY_GETVAR(pi, rstr_pa2gw1a1_lo)) != NULL) {
			pi->sromi->pa2gw1a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw1a1_lo);
		} else {
			pi->sromi->pa2gw1a1_lo = 0x07AD;
		}
		if ((PHY_GETVAR(pi, rstr_pa2gw2a1_lo)) != NULL) {
			pi->sromi->pa2gw2a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa2gw2a1_lo);
		} else {
			pi->sromi->pa2gw2a1_lo = 0xFF6E;
		}

		/* 5g */
		if ((PHY_GETVAR(pi, rstr_pa5gw0a0_lo)) != NULL) {
			pi->sromi->pa5gw0a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw0a0_lo);
		} else {
			pi->sromi->pa5gw0a0_lo = 0xFFF0;
		}
		if ((PHY_GETVAR(pi, rstr_pa5gw1a0_lo)) != NULL) {
			pi->sromi->pa5gw1a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw1a0_lo);
		} else {
			pi->sromi->pa5gw1a0_lo = 0x08D0;
		}
		if ((PHY_GETVAR(pi, rstr_pa5gw2a0_lo)) != NULL) {
			pi->sromi->pa5gw2a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw2a0_lo);
		} else {
			pi->sromi->pa5gw2a0_lo = 0xFF5C;
		}
		if ((PHY_GETVAR(pi, rstr_pa5gw0a1_lo)) != NULL) {
			pi->sromi->pa5gw0a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw0a1_lo);
		} else {
			pi->sromi->pa5gw0a1_lo = 0xFFD4;
		}
		if ((PHY_GETVAR(pi, rstr_pa5gw1a1_lo)) != NULL) {
			pi->sromi->pa5gw1a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw1a1_lo);
		} else {
			pi->sromi->pa5gw1a1_lo = 0x09B0;
		}
		if ((PHY_GETVAR(pi, rstr_pa5gw2a1_lo)) != NULL) {
			pi->sromi->pa5gw2a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5gw2a1_lo);
		} else {
			pi->sromi->pa5gw2a1_lo = 0xFF3F;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw0a0_lo)) != NULL) {
			pi->sromi->pa5glw0a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw0a0_lo);
		} else {
			pi->sromi->pa5glw0a0_lo = 0xFFE1;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw1a0_lo)) != NULL) {
			pi->sromi->pa5glw1a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw1a0_lo);
		} else {
			pi->sromi->pa5glw1a0_lo = 0x0934;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw2a0_lo)) != NULL) {
			pi->sromi->pa5glw2a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw2a0_lo);
		} else {
			pi->sromi->pa5glw2a0_lo = 0xFF4A;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw0a1_lo)) != NULL) {
			pi->sromi->pa5glw0a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw0a1_lo);
		} else {
			pi->sromi->pa5glw0a1_lo = 0xFFEA;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw1a1_lo)) != NULL) {
			pi->sromi->pa5glw1a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw1a1_lo);
		} else {
			pi->sromi->pa5glw1a1_lo = 0x09AD;
		}
		if ((PHY_GETVAR(pi, rstr_pa5glw2a1_lo)) != NULL) {
			pi->sromi->pa5glw2a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5glw2a1_lo);
		} else {
			pi->sromi->pa5glw2a1_lo = 0xFF4E;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw0a0_lo)) != NULL) {
			pi->sromi->pa5ghw0a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw0a0_lo);
		} else {
			pi->sromi->pa5ghw0a0_lo = 0xFFDD;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw1a0_lo)) != NULL) {
			pi->sromi->pa5ghw1a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw1a0_lo);
		} else {
			pi->sromi->pa5ghw1a0_lo = 0x08DD;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw2a0_lo)) != NULL) {
			pi->sromi->pa5ghw2a0_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw2a0_lo);
		} else {
			pi->sromi->pa5ghw2a0_lo = 0xFF4D;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw0a1_lo)) != NULL) {
			pi->sromi->pa5ghw0a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw0a1_lo);
		} else {
			pi->sromi->pa5ghw0a1_lo = 0xFFDE;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw1a1_lo)) != NULL) {
			pi->sromi->pa5ghw1a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw1a1_lo);
		} else {
			pi->sromi->pa5ghw1a1_lo = 0x09D1;
		}
		if ((PHY_GETVAR(pi, rstr_pa5ghw2a1_lo)) != NULL) {
			pi->sromi->pa5ghw2a1_lo =
				(int16)PHY_GETINTVAR(pi, rstr_pa5ghw2a1_lo);
		} else {
			pi->sromi->pa5ghw2a1_lo = 0xFF46;
		}
	}
#endif /* nvram tunables for dual tssi method */

	/* Read SW RSSI (offsets) & TRISO tunables from nvram */
	 if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core0)) != NULL) {
			pi->sromi->rssicorrnorm_core0 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core0);
		} else {
			pi->sromi->rssicorrnorm_core0 = 0x2103;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core1)) != NULL) {
			pi->sromi->rssicorrnorm_core1 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core1);
		} else {
			pi->sromi->rssicorrnorm_core1 = 0x2103;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core0_5g1)) != NULL) {
			pi->sromi->rssicorrnorm_core0_5g1 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core0_5g1);
		} else {
			pi->sromi->rssicorrnorm_core0_5g1 = 0x1f03;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core0_5g2)) != NULL) {
			pi->sromi->rssicorrnorm_core0_5g2 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core0_5g2);
		} else {
			pi->sromi->rssicorrnorm_core0_5g2 = 0x1f03;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core0_5g3)) != NULL) {
			pi->sromi->rssicorrnorm_core0_5g3 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core0_5g3);
		} else {
			pi->sromi->rssicorrnorm_core0_5g3 = 0x1b03;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core1_5g1)) != NULL) {
			pi->sromi->rssicorrnorm_core1_5g1 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core1_5g1);
		} else {
			pi->sromi->rssicorrnorm_core1_5g1 = 0x2903;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core1_5g2)) != NULL) {
			pi->sromi->rssicorrnorm_core1_5g2 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core1_5g2);
		} else {
			pi->sromi->rssicorrnorm_core1_5g2 = 0x1b03;
		}

		if ((PHY_GETVAR(pi, rstr_rssicorrnorm_core1_5g3)) != NULL) {
			pi->sromi->rssicorrnorm_core1_5g3 =
			(int16)PHY_GETINTVAR(pi, rstr_rssicorrnorm_core1_5g3);
		} else {
			pi->sromi->rssicorrnorm_core1_5g3 = 0x1903;
		}

		/* GET TRISO PARAMS FOR EACH SUBBAND */
		/* CORE 0 */
		if ((PHY_GETVAR(pi, rstr_triso5g_l_c0)) != NULL) {
			pi->sromi->triso5g_l_c0 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_l_c0);
		} else {
			pi->sromi->triso5g_l_c0 = pi->sromi->triso5g;
		}
		if ((PHY_GETVAR(pi, rstr_triso5g_m_c0)) != NULL) {
			pi->sromi->triso5g_m_c0 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_m_c0);
		} else {
			pi->sromi->triso5g_m_c0 = pi->sromi->triso5g;
		}
		if ((PHY_GETVAR(pi, rstr_triso5g_h_c0)) != NULL) {
			pi->sromi->triso5g_h_c0 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_h_c0);
		} else {
			pi->sromi->triso5g_h_c0 = pi->sromi->triso5g;
		}

		/* CORE 1 */
		if ((PHY_GETVAR(pi, rstr_triso5g_l_c1)) != NULL) {
			pi->sromi->triso5g_l_c1 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_l_c1);
		} else {
			pi->sromi->triso5g_l_c1 = pi->sromi->triso5g;
		}
		if ((PHY_GETVAR(pi, rstr_triso5g_m_c1)) != NULL) {
			pi->sromi->triso5g_m_c1 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_m_c1);
		} else {
			pi->sromi->triso5g_m_c1 = pi->sromi->triso5g;
		}
		if ((PHY_GETVAR(pi, rstr_triso5g_h_c1)) != NULL) {
			pi->sromi->triso5g_h_c1 = (uint8)PHY_GETINTVAR(pi, rstr_triso5g_h_c1);
		} else {
			pi->sromi->triso5g_h_c1 = pi->sromi->triso5g;
		}
	}
	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		for (i = 0; i < NPHY_GAIN_DELTA_2G_PARAMS; i++) {
			pi_nphy->rssi_gain_delta_2g[i] = (int8)PHY_GETINTVAR_ARRAY_DEFAULT(pi,
				rstr_rssi_gain_delta_2g, i, 0);

			if (PHY_GETVAR(pi, rstr_rssi_gain_delta_2gh))
				pi_nphy->rssi_gain_delta_2gh[i] =
					(int8) PHY_GETINTVAR_ARRAY(pi,
					rstr_rssi_gain_delta_2gh, i);
			else
				pi_nphy->rssi_gain_delta_2gh[i] =
					pi_nphy->rssi_gain_delta_2g[i];

			if (PHY_GETVAR(pi, rstr_rssi_gain_delta_2ghh))
				pi_nphy->rssi_gain_delta_2ghh[i] =
					(int8) PHY_GETINTVAR_ARRAY(pi,
					rstr_rssi_gain_delta_2ghh, i);
			else
				pi_nphy->rssi_gain_delta_2ghh[i] =
					pi_nphy->rssi_gain_delta_2g[i];

		}

		for (i = 0; i < NPHY_GAIN_DELTA_5G_PARAMS; i++) {
			pi_nphy->rssi_gain_delta_5gl[i] =
				(int8)PHY_GETINTVAR_ARRAY_DEFAULT(pi,
				rstr_rssi_gain_delta_5gl, i, 0);
			pi_nphy->rssi_gain_delta_5gml[i] =
				(int8)PHY_GETINTVAR_ARRAY_DEFAULT(pi,
				rstr_rssi_gain_delta_5gml, i, 0);
			pi_nphy->rssi_gain_delta_5gmu[i] =
				(int8)PHY_GETINTVAR_ARRAY_DEFAULT(pi,
				rstr_rssi_gain_delta_5gmu, i, 0);
			pi_nphy->rssi_gain_delta_5gh[i] =
				(int8)PHY_GETINTVAR_ARRAY_DEFAULT(pi,
				rstr_rssi_gain_delta_5gh, i, 0);
		}
	}
	/* Bphy rates are seeing an offset compared to ofdm rates on 43227 boards */
	if (NREV_IS(pi->pubpi.phy_rev, 16))
		pi_nphy->nphy_cck_pwr_err_adjust = 2;

	for (i = 0; i < pi->pubpi.phy_corenum; i++) {
		pi_nphy->nphy_txpwrindex[i].index = AUTO;
	}

	wlc_phy_txpwrctrl_config_nphy(pi);
	if (pi->nphy_txpwrctrl == PHY_TPC_HW_ON)
		pi->hwpwrctrl_capable = TRUE;

#ifdef NOISE_CAL_LCNXNPHY
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
	NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if ((PHY_GETVAR(pi, rstr_noisecaloffset)) != NULL)
			pi->sromi->noisecaloffset = (int8)PHY_GETINTVAR(pi, rstr_noisecaloffset);
		else
			pi->sromi->noisecaloffset = 5;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if ((PHY_GETVAR(pi, rstr_noisecaloffset5g)) != NULL)
		pi->sromi->noisecaloffset5g = (int8)PHY_GETINTVAR(pi, rstr_noisecaloffset5g);
		else
		pi->sromi->noisecaloffset5g = 0;
	}

		if ((PHY_GETVAR(pi, rstr_noisevaroffset)) != NULL)
			pi->sromi->noisevaroffset = (int8)PHY_GETINTVAR(pi, rstr_noisevaroffset);
		else
			pi->sromi->noisevaroffset = 0;
	}
#endif /* noisecal */

	/* To enable/disable Low power ADC mode for TX IQ Cal */
	pi->sromi->iqcal_lowpwradc = 0;
	pi->sromi->iqcal_adcclampdisable = 0;

	if (CHIPID_4324X_EPA_FAMILY(pi) || CHIPID_4324X_MEDIA_FAMILY(pi)) {
		iqcal_adc = (uint16)PHY_GETINTVAR_DEFAULT(pi, rstr_txiqcal_adc, 0x3);
		/* The first bit enables or disables lowpwr mode of ADC */
		pi->sromi->iqcal_lowpwradc = (iqcal_adc & 0x1);
		/* The second bit enables or disables ADC clamp */
		pi->sromi->iqcal_adcclampdisable = ((iqcal_adc & 0x2) >> 1);
	}

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* In case of 4324 EPA chips */

		/* In case of 4324 EPA chips the driver tries to read the filter types
		 * from the NVRAM variable filttype, and then tries to read the filter
		 * types from the variable types ofdmfilttype, cckfilttype, ofdmfilttype40
		 * The values from ofdmfilttype, cckfilttype and ofdmfilttype40 override
		 * the filter types set by variable filttype
		 */

		/* Initially set the default filter types */
		pi->sromi->cckfilttype = 0;   /* CCK default filter */
		pi->sromi->ofdmfilttype = 5;  /* OFDM 5G 20 MHz filter */
		pi->sromi->ofdmfilttype_2g = 4; /* OFDM 2G 20 MHz filter */
		pi->sromi->ofdmfilttype40 = 1;  /* OFDM 40 MHz filter */

		/* The NVRAM variable filttype will have information about CCK,
		 * OFDM-20-2G, OFDM-20-5G and OFDM-40 filter in different nibbles
		 * bits 0-3 ==> CCK filt type
		 * bits 4-7 ==> ofdm-20 filt type for 2G
		 * bits 8-11 ==> ofdm-20 filt type for 5G
		 * bits 12-15 ==> ofdm-40 filt type
		 */
		if ((PHY_GETVAR(pi, rstr_filttype)) != NULL) {
			filttype = (uint16)PHY_GETINTVAR(pi, rstr_filttype);
			pi->sromi->cckfilttype = (int8)(filttype & 0x0f);
			pi->sromi->ofdmfilttype_2g = (int8)((filttype & 0xf0)>> 4);
			pi->sromi->ofdmfilttype = (int8)((filttype & 0xf00)>> 8);
			pi->sromi->ofdmfilttype40 = (int8)((filttype & 0xf000)>> 12);
		}
		if ((PHY_GETVAR(pi, rstr_cckfilttype)) != NULL) {
			pi->sromi->cckfilttype = (int8)PHY_GETINTVAR(pi, rstr_cckfilttype);
		}
		if ((PHY_GETVAR(pi, rstr_ofdmfilttype)) != NULL) {
			/* In this case make both 2G and 5G 20 Mhz filter same */
			pi->sromi->ofdmfilttype = (int8)PHY_GETINTVAR(pi, rstr_ofdmfilttype);
			pi->sromi->ofdmfilttype_2g = pi->sromi->ofdmfilttype;
		}
		if ((PHY_GETVAR(pi, rstr_ofdmfilttype40)) != NULL) {
			pi->sromi->ofdmfilttype40 = (int8)PHY_GETINTVAR(pi, rstr_ofdmfilttype40);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if ((PHY_GETVAR(pi, rstr_cckfilttype)) != NULL) {
			pi->sromi->cckfilttype = (int8)PHY_GETINTVAR(pi, rstr_cckfilttype);
		} else {
			pi->sromi->cckfilttype = 0;
		}

		if ((PHY_GETVAR(pi, rstr_ofdmfilttype)) != NULL) {
			pi->sromi->ofdmfilttype = (int8)PHY_GETINTVAR(pi, rstr_ofdmfilttype);
		} else {
			pi->sromi->ofdmfilttype = 0;
		}

		if ((PHY_GETVAR(pi, rstr_ofdmfilttype40)) != NULL) {
			pi->sromi->ofdmfilttype40 = (int8)PHY_GETINTVAR(pi, rstr_ofdmfilttype40);
		} else {
			pi->sromi->ofdmfilttype40 = 0;
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 8) && (pi->sh->sromrev >= 9)) {
		if (wlc_phy_srom_read_nphy(pi)) {
			/* Draconian Power Limits for Sulley */
			pi->u.pi_nphy->tssi_ladder_offset_maxpwr =
				(uint8)PHY_GETINTVAR_DEFAULT(pi, rstr_tssioffsetmax, 4);
			pi->u.pi_nphy->tssi_ladder_offset_minpwr =
				(uint8)PHY_GETINTVAR_DEFAULT(pi, rstr_tssioffsetmin, 3);
		} else
			goto exit;

	} else {
		if (!wlc_phy_srom_read_nphy(pi))
			goto exit;
	}

	/* Read from SROM/NVRAM. Above one is only for 4324(nvram) */
	pi->srom_eu_edthresh2g = (int8)PHY_GETINTVAR_DEFAULT(pi, rstr_eu_edthresh2g, 0);
	pi->srom_eu_edthresh5g = (int8)PHY_GETINTVAR_DEFAULT(pi, rstr_eu_edthresh5g, 0);

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		/* read and uncompress gain-error values for rx power reporting */
		wlc_phy_srom_read_rxgainerr_nphy(pi);
		/* read noise levels from SROM */
		/* FIXME:  need to update iovar wl phynoise_srom for NPHY
		 * otherwise this is useless
		 */
		wlc_phy_srom_read_noiselvl_nphy(pi);
	}

	/* Workarounds for BPHY LOFT in 4324x */
	if (CHIP_4324_B3(pi) || CHIP_4324_B4(pi) || CHIP_4324_B5(pi)) {
		pi_nphy->nphy_cck_filtbw_war_en = TRUE;
		pi_nphy->nphy_cck_digloft_war_en = FALSE;
	} else if (CHIP_4324_B0(pi) || CHIP_4324_B1(pi)) {
		pi_nphy->nphy_cck_filtbw_war_en = TRUE;
		pi_nphy->nphy_cck_digloft_war_en = TRUE;
	} else if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		pi_nphy->nphy_cck_filtbw_war_en = TRUE;
		if (CHIPREV(pi->sh->chiprev) == 0) {
			pi_nphy->nphy_cck_digloft_war_en = TRUE;
		} else {
			pi_nphy->nphy_cck_digloft_war_en = FALSE;
		}
	} else {
		pi_nphy->nphy_cck_filtbw_war_en = FALSE;
		pi_nphy->nphy_cck_digloft_war_en = FALSE;
	}

	/* gn_tbl_mode (indicates pwridx resolution)
	 * 0 - 0.25db step size
	 * 1 - 0.50db step size
	 */
	if (CHIPID_4324X_IPA_FAMILY(pi))
		pi_nphy->nphy_txGainTable_mode = 1;
	else if (CHIPID_4324X_EPA_FAMILY(pi))
		pi_nphy->nphy_txGainTable_mode = 0;
	else
		pi_nphy->nphy_txGainTable_mode = 0;

	/* SWWLAN-27483 : Power index initializations */
	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		pi_nphy->init_txpwr_idx_2G[0] = NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core0 <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
		pi_nphy->init_txpwr_idx_2G[1] = NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core1 <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
		pi_nphy->init_txpwr_idx_5G[0] = NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core0 <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
		pi_nphy->init_txpwr_idx_5G[1] = NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core1 <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
	}

	/* setup function pointers */
	pi->pi_fptr.calinit = wlc_phy_cal_init_nphy;
	pi->pi_fptr.chanset = wlc_phy_chanspec_set_nphy;
	pi->pi_fptr.phywatchdog = wlc_phy_watchdog_nphy;

#if defined(BCMDBG) || defined(WLTEST)
	if (!(CHIPID_43236X_FAMILY(pi))) {
		pi->pi_fptr.txiqccmimoget = wlc_nphy_get_tx_iqcc;
		pi->pi_fptr.txiqccmimoset = wlc_nphy_set_tx_iqcc;
		pi->pi_fptr.txloccmimoget = wlc_nphy_get_tx_locc;
		pi->pi_fptr.radioloftmimoget = wlc_nphy_get_radio_loft;
		pi->pi_fptr.txloccmimoset = wlc_nphy_set_tx_locc;
		pi->pi_fptr.radioloftmimoset = wlc_nphy_set_radio_loft;
	}
#endif /* defined(BCMDBG) || defined(WLTEST) */
	pi->pi_fptr.phybtcadjust = wlc_nphy_btc_adjust;

	/* initialize the interference mitigation rssi values */
	/* -60: any number between -30 and -90 */
	for (i = 0; i < PHY_RSSI_WINDOW_SZ; i++) {
			pi_nphy->intf_rssi_vals[i] = PHY_INTF_RSSI_INIT_VAL;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi_nphy->crsmin_rssi_avg_acioff_2G = PHY_CRSMIN_GE7_ACIOFF_2G;
		pi_nphy->crsmin_rssi_avg_acion_2G = PHY_CRSMIN_GE7_ACION_2G;
	} else {
		pi_nphy->crsmin_rssi_avg_acioff_2G = PHY_CRSMIN_LT7_ACIOFF_2G;
		pi_nphy->crsmin_rssi_avg_acion_2G = PHY_CRSMIN_LT7_ACION_2G;
	}
	pi_nphy->crsmin_pwr_aci2g[0] = PHY_CRSMIN_ACI2G_PWR_0;
	pi_nphy->crsmin_pwr_aci2g[1] = PHY_CRSMIN_ACI2G_PWR_1;
	pi_nphy->crsmin_pwr_aci2g[2] = PHY_CRSMIN_ACI2G_PWR_2;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi_nphy->rfgain_rssi_avg_acioff_2G = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G;
		pi_nphy->rfgain_rssi_avg_acioff_2G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_2G_MAX;
		pi_nphy->rfgain_rssi_avg_acioff_5G = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G;
		pi_nphy->rfgain_rssi_avg_acioff_5G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACIOFF_5G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_2G = PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G;
		pi_nphy->rfgain_rssi_avg_acion_2G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACION_2G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_5G = PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G;
		pi_nphy->rfgain_rssi_avg_acion_5G_max = PHY_RFGAIN_RSSI_AVG_GE7_ACION_5G_MAX;

	} else {
		pi_nphy->rfgain_rssi_avg_acioff_2G = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G;
		pi_nphy->rfgain_rssi_avg_acioff_2G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_2G_MAX;
		pi_nphy->rfgain_rssi_avg_acioff_5G = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G;
		pi_nphy->rfgain_rssi_avg_acioff_5G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACIOFF_5G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_2G = PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G;
		pi_nphy->rfgain_rssi_avg_acion_2G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACION_2G_MAX;

		pi_nphy->rfgain_rssi_avg_acion_5G = PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G;
		pi_nphy->rfgain_rssi_avg_acion_5G_max = PHY_RFGAIN_RSSI_AVG_LT7_ACION_5G_MAX;
	}

#ifdef WL_LPC
	pi->pi_fptr.lpcsetmode = wlc_phy_lpc_setmode_nphy;
	pi->pi_fptr.lpcgetpwros = wlc_phy_lpc_getoffset_nphy;
	pi->pi_fptr.lpcgetminidx = wlc_phy_lpc_getminidx_nphy;
	pi->pi_fptr.lpcgettxcpwrval = wlc_phy_lpc_get_txcpwrval_nphy;
	pi->pi_fptr.lpcsettxcpwrval = wlc_phy_lpc_set_txcpwrval_nphy;
#endif // endif

#ifdef ATE_BUILD
	pi->pi_fptr.gpaioconfigptr = NULL;
#endif // endif
	/* PA Mode change not supported by HT PHYs */
	pi->pi_fptr.txswctrlmapsetptr = NULL;
	pi->pi_fptr.txswctrlmapgetptr = NULL;

#if defined(WLTEST) || defined(BCMDBG)
	pi->pi_fptr.epadpdsetptr = NULL;
#endif // endif

#if defined(RXDESENS_EN)
	pi_nphy->ntd_current_rxdesens = 0;
	pi_nphy->ntd_save_current_rxdesens = 0;
#endif // endif
	pi_nphy->ed_assert_thresh_dbm =
		(int16)PHY_GETINTVAR_DEFAULT(pi, rstr_ed_assert_thresh_dbm, 0);

#ifdef WLMEDIA_TXFILTER_OVERRIDE
	pi_nphy->txfilter_sm_override = WLC_TXFILTER_OVERRIDE_DISABLED;
#endif /* WLMEDIA_TXFILTER_OVERRIDE */

	return TRUE;

exit:
	MFREE(pi->sh->osh, pi_nphy, sizeof(phy_info_nphy_t));
	pi->u.pi_nphy = NULL;

	return FALSE;
}

static void
BCMATTACHFN(wlc_phy_txpwrctrl_config_nphy)(phy_info_t *pi)
{
	/* HW power control is on by default for NPHY 3 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		pi->nphy_txpwrctrl = PHY_TPC_HW_ON;
		pi->phy_5g_pwrgain = TRUE;
		return;
	}

	/* H/W power control policy for 4321
	 *   turn on hw power control only if
	 *   - it is apple subsystem
	 *   - BFL2_TXPWRCTRL_EN == SET && BLF2_5G_PWR_GAIN == SET && rev >= b0
	 */
	pi->nphy_txpwrctrl = PHY_TPC_HW_OFF;
	pi->phy_5g_pwrgain = FALSE;

	if (pi->sh->boardvendor == VENDOR_APPLE &&
	    (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))) {

		pi->nphy_txpwrctrl =  PHY_TPC_HW_ON;
		pi->phy_5g_pwrgain = TRUE;

	} else if ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_TXPWRCTRL_EN) &&
		NREV_GE(pi->pubpi.phy_rev, 2) && (pi->sh->sromrev >= 4)) {
		/* 5G power gain is required for HW on dual band or 5G band boards */
		if ((pi->sh->did == BCM4321_D11N_ID) ||
		    (pi->sh->did ==  BCM4321_D11N5G_ID)) {
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_5G_PWRGAIN) {
				pi->nphy_txpwrctrl =  PHY_TPC_HW_ON;
				pi->phy_5g_pwrgain = TRUE;
			}
		} else
		{
			pi->nphy_txpwrctrl = PHY_TPC_HW_ON;
		}

	} else if ((pi->sh->sromrev >= 4) && (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_5G_PWRGAIN)) {
		pi->phy_5g_pwrgain = TRUE;
	}
}

/** Function to enable external LNA ctrl if dedicated pins are not available */
void wlc_phy_enable_extlna_ctrl_nphy(phy_info_t *pi)
{
	if ((ISNPHY(pi)) && (NREV_GE(pi->pubpi.phy_rev, 5)) &&
	    ((pi->sh->chippkg == BCM4717_PKG_ID) ||
	     (pi->sh->chippkg == BCM4718_PKG_ID))) {
		/* Set chipcommom/chipcontrol[6] to "1" to enable the toggling of
		 * EXT_LNA_2G_PU0/1 pins when doing RFSeq TX2RX, RX2TX sequences.
		 */
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
		    (CHSPEC_IS2G(pi->radio_chanspec))) {
			si_corereg(pi->sh->sih, SI_CC_IDX, OFFSETOF(chipcregs_t, chipcontrol),
			           0x40, 0x40);
		}
	}

	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
	    (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
	    (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
		if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & (BFL_EXTLNA_5GHz | BFL_EXTLNA)) {
			si_corereg(pi->sh->sih, SI_CC_IDX,
			           OFFSETOF(chipcregs_t, chipcontrol), 0x44, 0x04);
		}
	}

	/* Enable ELNA pwr up lines for 43239 */
	if (CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) {
		if (pi->sh->boardflags & (BFL_EXTLNA_5GHz | BFL_EXTLNA)) {
			si_pmu_chipcontrol(pi->sh->sih, 2, 0x1, 0x0);
		}
	}
}

/** Function to enable shared ant lines */
void wlc_phy_enable_shared_ant_nphy(phy_info_t *pi)
{
	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) || (pi->sh->chip == BCM43238_CHIP_ID))
		if ((pi->fem2g->antswctrllut == 11) || (pi->fem5g->antswctrllut == 11) ||
		(pi->fem2g->antswctrllut == 15) ||(pi->fem5g->antswctrllut == 15))
		{
			si_corereg(pi->sh->sih, SI_CC_IDX, OFFSETOF(chipcregs_t, chipcontrol),
				CCTRL43236_ANT_MUX_2o3, CCTRL43236_ANT_MUX_2o3);
		}
}

void wlc_phy_enable_rfswctrl_nphy(phy_info_t *pi)
{
	if (CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) {
		/* 1. Driving enable pin for External 3p3 regulator for PA */
		/*    [Assuming enable is active high] */
		si_pmu_chipcontrol(pi->sh->sih, 1, 0x40000000, 0x0);
		/* enable rf_sw_ctrl to be drivern from the chip */
		si_pmu_chipcontrol(pi->sh->sih, 2, 0x4, 0x0);
	}

}

/** Function to enable external PA ctrl if dedicated pins are not available */
void wlc_phy_enable_extpa_ctrl_nphy(phy_info_t *pi)
{
	if (!PHY_IPA(pi)) {
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43227_CHIP_ID)) {
			si_pmu_chipcontrol(pi->sh->sih, 1, CCTRL5357_EXTPA, CCTRL5357_EXTPA);
		}

		/* Set 43217 to enable the toggling of EXT_PA pins */
		if ((CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) &&
		    (!(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_ANAPACTRL_2G))) {
			si_pmu_chipcontrol(pi->sh->sih, 1,
				CCTRL43217_EXTPA_C0 | CCTRL43217_EXTPA_C1,
				CCTRL43217_EXTPA_C0 | CCTRL43217_EXTPA_C1);
		}

		/* Set 43228 to enable the toggling of EXT_PA pins */
		if ((CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) &&
		    (!(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_ANAPACTRL_5G))) {
			si_pmu_chipcontrol(pi->sh->sih, 1,
				CCTRL43228_EXTPA_C0 | CCTRL43228_EXTPA_C1,
				CCTRL43228_EXTPA_C0 | CCTRL43228_EXTPA_C1);
		}

		/* Set chipcommom/chipcontrol[21] to "1" to enable the toggling of EXT_PA pins */
		if ((CHIPID(pi->sh->chip) == BCM43224_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43421_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43225_CHIP_ID)) {
			si_corereg(pi->sh->sih, SI_CC_IDX, OFFSETOF(chipcregs_t, chipcontrol),
			           0x200000, 0x200000);
		}

		if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
			(BFL2_ANAPACTRL_2G | BFL2_ANAPACTRL_5G)) {
				/* External PA is controlled using ANALOG PA ctrl lines.
				 * Enable PARLDO_pwrup (bit 12).
				 */
				si_pmu_regcontrol(pi->sh->sih, 0, 0x3000, 0x1000);

				/* set PAREF LDO voltage */
				/* addr = 0, shift = 4, mask = 0xf */
				si_corereg(pi->sh->sih, SI_CC_IDX,
					OFFSETOF(chipcregs_t, regcontrol_addr), ~0, 0);
				si_corereg(pi->sh->sih, SI_CC_IDX,
					OFFSETOF(chipcregs_t, regcontrol_data),
					0xf << 4, ((pi->ldo_voltage/5+9) & 0xf) << 4);
			}
			if ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
			     (BFL2_ANAPACTRL_2G | BFL2_ANAPACTRL_5G)) !=
			    (BFL2_ANAPACTRL_2G | BFL2_ANAPACTRL_5G)) {
				/* XXX PR112244 : Using DIGITAL PA ctrl lines to control PA will
				 * cause TX rate drop on BCM47186NRH.
				 */
				if (pi->sh->boardtype != 0x052A) {
					/* External PA is controlled using DIGITAL PA ctrl lines */
					si_corereg(pi->sh->sih, SI_CC_IDX,
					   OFFSETOF(chipcregs_t, chipcontrol), 0x44, 0x44);
				}
			}
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324 ePA Board hence muxing ePA_VLin Via
			 * RF_SW_CTRL[7:6] O/p pin
			 */
			si_pmu_chipcontrol(pi->sh->sih, 4, 0x180000, 0x180000);
		}
	} else
	{
		/* turn off PAREFLDO */
		if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
				si_corereg(pi->sh->sih, SI_CC_IDX,
					OFFSETOF(chipcregs_t, regcontrol_addr), ~0, 0);
				si_corereg(pi->sh->sih, SI_CC_IDX,
					OFFSETOF(chipcregs_t, regcontrol_data),
					0x3 << 12, 0 << 12);
		}
	}
}

/** 4324SPFN */
void
wlc_phy_nphy_afectrl_override(phy_info_t *pi, uint8 cmd, uint8 value, uint8 off, uint8 coremask)
{
	if (coremask == 0x3) {
		/* need to be done for both cores. call it twice */
		wlc_phy_nphy_afectrl_override(pi, cmd, value, off, 0x1);
		coremask = 0x2;
	}

	switch (cmd) {
		case NPHY_ADC_PD:
			if (coremask == 0x1) {
				/* core 0 */
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal0,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					(off ? 0 : ((value ? 0x0 : 0x1f)) <<
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK,
					((off ? 0: 1) <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_SHIFT));
			} else {
				/* core 1 */
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal2,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					(off ? 0 : ((value ? 0x0 : 0x1f)) <<
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK,
					((off ? 0 : 1) <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_SHIFT));
			}
			break;
		case NPHY_DAC_PD:
			if (coremask == 0x1) {
				/* core 0 */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlMiscReg12,
					NPHY_REV19_RfctrlMiscReg_dac_pu_MASK,
					(off ? 0 : (!value)) <<
					NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT);
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK,
					(off ? 0 : 1) << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
			} else {
				/* core 1 */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlMiscReg14,
					NPHY_REV19_RfctrlMiscReg_dac_pu_MASK,
					(off ? 0 : (!value)) <<
					NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT);
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK,
					(off ? 0 : 1) << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
			}
			break;
		default:
			/* Illegal cmd */
			break;
	}
}

static void
wlc_phy_lcnxn_rev3_init_war(phy_info_t *pi)
{
	/* enable RFSEQ based control for SDADC and DAC in 4324 */
	phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl, NPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK,
		1 << NPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl, NPHY_AfePuCtrl_use_rfctrl_dac_pu_MASK,
		1 << NPHY_AfePuCtrl_use_rfctrl_dac_pu_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl, NPHY_AfePuCtrl_use_rfctrl_aux_en_MASK,
		1 << NPHY_AfePuCtrl_use_rfctrl_aux_en_SHIFT);

	/* This is related to lna1_2g freq_tune, preventing phy_direct_control on this, */
	/* as its needs tuning across channels/bands */
	if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR3, 0x400, 0x400);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR19, 0x400, 0x400);
	}

	phy_utils_write_phyreg(pi, NPHY_REV19_OverloadStatCtrl0, 64);
	phy_utils_write_phyreg(pi, NPHY_REV19_OverloadStatCtrl1, 64);

	/* RTL preferred settings to avoid Rx/Tx stalls */
	wlc_phy_rxfe_ctrl_nphy(pi);

	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_MASK,
		2 << NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_SHIFT);

	if (!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
	((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
	(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz)))) {
	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_MASK,
		2 << NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_SHIFT);
	} else {
	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_MASK,
		1 << NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_SHIFT);
		if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
			CHSPEC_IS5G(pi->radio_chanspec)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
			NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_MASK,
			2 << NPHY_REV19_NBWB_ClipMuxSel_clip1_wb_mux_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_MASK,
		2 << NPHY_REV19_NBWB_ClipMuxSel_clip1_nb_mux_SHIFT);
		}
	}

	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip2_nb_mux_MASK,
		2 << NPHY_REV19_NBWB_ClipMuxSel_clip2_nb_mux_SHIFT);

	if (!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
	((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
	(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz)))) {
	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_MASK,
		2 << NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_SHIFT);
	} else {
	phy_utils_mod_phyreg(pi, NPHY_REV19_NBWB_ClipMuxSel,
		NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_MASK,
		1 << NPHY_REV19_NBWB_ClipMuxSel_clip2_wb_mux_SHIFT);
	}
	/* Assign init pref values to gain stages */
	if (PHY_IPA(pi))
		wlc_phy_nphy_set_ipa_gain_preference(pi);

	/* rfpll reset duration set to 300ns */
	phy_utils_write_phyreg(pi, NPHY_REV19_Rfpll_resetCtrl, 60);
}

void
WLBANDINITFN(wlc_phy_init_nphy)(phy_info_t *pi)
{
	uint16 val;
	uint16 clip1_ths[NPHY_CORE_NUM];
	nphy_txgains_t target_gain;
	uint8 tx_pwr_ctrl_state;
	bool do_nphy_cal = FALSE;
	uint core;
	uint origidx, intr_val;
	d11regs_t *regs;
	uint32 d11_clk_ctl_st;
	uint32 temp = 0;
#if defined(PHYCAL_CACHING)
	ch_calcache_t *ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);
#endif // endif
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	bool aci_rev3to6 = FALSE;
	bool aci_rev7to15 = FALSE;
	bool aci_rev19plus = FALSE;
	uint16 min_txpwrindex = 0;

	/* HW43242-73 */
	if (CHIPID_4324X_MEDIA_A1(pi)) {
		wlc_si_pmu_chipcontrol_access(pi, 4, &temp, 0);
		/* set bit 30 PMU bit to enable 43242 btcx btprisel hw fix */
		temp |= 1 << 30;
		wlc_si_pmu_chipcontrol_access(pi, 4, &temp, 1);
	}

	core = 0;

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		pi->sromi->cond_offs1 = 0;
		pi->sromi->cond_offs2 = 0;
		pi->sromi->cond_offs3 = 0;
		pi->sromi->cond_offs4 = 0;
		/* For FSM based tempsense */
		pi->u.pi_nphy->last_valid_temp = 0;
		/* Ensure that during Band Init the Tx IQ Lo Coefficients are marked as invalid
		 * trigger a full Tx-IQ Lo cal
		 */
		pi->cal_info->u.ncal.txiqlocal_coeffsvalid = FALSE;
	}

	pi->aci_rev7_subband_cust_fix = CHIPID_43236X_FAMILY(pi) &&
		((pi->fem2g->antswctrllut == 11) ||
		(pi->fem5g->antswctrllut == 11) ||
		(pi->fem2g->antswctrllut == 15) ||
		(pi->fem5g->antswctrllut == 15));

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* init PUB_NOT_ASSOC */
	if (!(pi->measure_hold & PHY_HOLD_FOR_SCAN) &&
		!(pi->interf->aci.nphy.detection_in_progress)) {
#ifdef WLSRVSDB
		if (!pi->srvsdb_state->srvsdb_active)
			pi->measure_hold |= PHY_HOLD_FOR_NOT_ASSOC;
#else
		pi->measure_hold |= PHY_HOLD_FOR_NOT_ASSOC;
#endif // endif
	}

	/* phy direct control overrides for 4324 */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_lcnxn_rev3_init_war(pi);
	}

	/* Enable external LNA digital control lines */
	wlc_phy_enable_extlna_ctrl_nphy(pi);

	/* Enable external PA digital control lines */
	wlc_phy_enable_extpa_ctrl_nphy(pi);

	/* Enable Shared ant control lines */
	wlc_phy_enable_shared_ant_nphy(pi);

	/* Enable 3p3 regulator for PA, SEL0_BTCX, rfswctrl */
	wlc_phy_enable_rfswctrl_nphy(pi);

	if ((pi_nphy->nphy_gband_spurwar2_en) && CHSPEC_IS2G(pi->radio_chanspec) &&
	    CHSPEC_IS40(pi->radio_chanspec) && (NREV_LT(pi->pubpi.phy_rev, 7))) {
		/* Change the backplane clock from 96 MHz to 80 MHz. Also reduce the clock-drive
		 * strengths of PLL channels 1 through 4 from 0x8 to 0x1
		 */
		/* Remember original core before switch to d11 */
		regs = (d11regs_t *)si_switch_core(pi->sh->sih, D11_CORE_ID, &origidx,
		                                   &intr_val);
		ASSERT(regs != NULL);
		/* Remove force HT and HT Avail Request from d11 core */
		d11_clk_ctl_st = R_REG(pi->sh->osh, &regs->clk_ctl_st);
		AND_REG(pi->sh->osh, &regs->clk_ctl_st, ~(CCS_FORCEHT | CCS_HTAREQ));
		si_pmu_gband_spurwar(pi->sh->sih, pi->sh->osh);
		/* Restore force HT and HT Avail Request on the d11 core */
		W_REG(pi->sh->osh, &regs->clk_ctl_st, d11_clk_ctl_st);
		/* Return to original core */
		si_restore_core(pi->sh->sih, origidx, intr_val);
	}

	/* Currently, all internal PA boards will use the internal envelope detectors for Tx IQ/LO
	 * cal. For MIMOPHY REVs >=7, the external PA board will also use the internal envelope
	 * detectors for Tx IQ/LO cal. For boards wth NREV >= 5 and ext FEM, you can force
	 * the use of the internal envelope detector for TX IQCAL by setting the boardflags.
	 */
	pi_nphy->nphy_use_int_tx_iqlo_cal =
	    (PHY_IPA(pi) ||
	    (NREV_GE(pi->pubpi.phy_rev, 7) ||
	    (NREV_GE(pi->pubpi.phy_rev, 5) && BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
	    BFL2_INTERNDET_TXIQCAL)));

	/* By default, internal Tx IQ/LO cal will use the PAD tapoff point */
	pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa = FALSE;

	pi_nphy->nphy_deaf_count = 0;

	/* Step 0, initialize NPHY tables */
	wlc_phy_tbl_init_nphy(pi);

	/* Reset spur avoidance WAR flags.
	 * FIXME: the min_nvar_adjusted flag should be moved to wlc_phy_attach_nphy to avoid
	 * being reset to FALSE everytime wlc_phy_init_nphy is called.
	 */
	pi_nphy->nphy_crsminpwr_adjusted = FALSE;
	pi_nphy->nphy_noisevars_adjusted = FALSE;

	/***********************************
	 * Rfctrl, Rfseq, and Afectrl setup
	 */

	/* Step 1, power up and reset 2055
	 * Step 2, clear force reset to 2055
	 * NOT DONE HERE -- already done in wlc_phy_radio_preinit_2055
	 */

	/* Step 3, write 0x0000 to rfctrloverride
	 * Now you are done with the rfctrl (for controlling the 2055) part.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride0, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverride1, 0)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_REG_LIST_START_WLBANDINITDATA
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride3, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride4, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride5, 0)
				PHY_REG_WRITE_ENTRY(NPHY_REV7, RfctrlOverride6, 0)
			PHY_REG_LIST_EXECUTE(pi);
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl, 0x07, 0x07);

				PHY_REG_LIST_START_WLBANDINITDATA
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride7, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride8, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride9, 0)
					PHY_REG_WRITE_ENTRY(NPHY_REV19, RfctrlOverride10, 0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverrideAux0, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlOverrideAux1, 0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		phy_utils_write_phyreg(pi, NPHY_RfctrlOverride, 0);
	}

	/* Step 4, clear bit 8 in RfctrlIntc1 (0x91) to give the control to rfseq
	 * for the antenna for core1.
	 * Step 5, clear bit 8 in RfctrlIntc2 (0x92) to give the control to rfseq
	 * for the antenna for core2
	 */
	PHY_REG_LIST_START_WLBANDINITDATA
		PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc1, 0)
		PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc2, 0)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_LT(pi->pubpi.phy_rev, 6)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc3, 0)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc4, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Step 8, Write 0x0 to RfseqMode to turn off both CoreActv_override
	 * (to give control to Tx control word) and Trigger_override (to give
	 * control to rfseq)
	 *
	 * Now you are done with all rfseq INIT.
	 */
	phy_utils_and_phyreg(pi, NPHY_RfseqMode, ~3);

	/* Step 9, write 0x0 to AfectrlOverride (0xa5) to give control to Auto
	 * control mode.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* mimophy_afectrl_override adc_pd off {1 2} */
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK,
				0);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK,
				0);
			/* mimophy_afectrl_override dac_pd off {1 2} */
			phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
				NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
				NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);
		} else {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride1, 0)
			PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride2, 0)
		PHY_REG_LIST_EXECUTE(pi);
		}
	} else {
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride, 0);
	}

	/* ---------------------------------- */

	/* Defaulting scale factor to a small value in hardware
	 * Use value 0x40 for rev0-1 since bb_mult doesn't work
	 * Use value 0x3b for rev2 since bb_mult does work
	 *
	 * Later in this function, let pwrctrl_enable decide whether to boost
	 */
	if (NREV_IS(pi->pubpi.phy_rev, 2))
		phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x3b);
	else if (NREV_LT(pi->pubpi.phy_rev, 2))
		phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x40);

	/* gdk: not sure what these do but they are used in wmac */
	PHY_REG_LIST_START_WLBANDINITDATA
		PHY_REG_WRITE_ENTRY(NPHY, AfeseqTx2RxPwrUpDownDly20M, 32)
		PHY_REG_WRITE_ENTRY(NPHY, AfeseqTx2RxPwrUpDownDly40M, 32)
	PHY_REG_LIST_EXECUTE(pi);

	/* Delay mimophy start to 2.0 usec to match Skywork FEM board
	 * else Delay mimophy start to 2.3 usec to match BPHY
	 */
	/* XXX PR51695 : APPLE RDR:5416310: M93: 2.4GHz shows a sharp performance
	 * drop off around -85 dBm
	 */
	if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SKWRKFEM_BRD ||
	    ((pi->sh->boardvendor == VENDOR_APPLE) &&
	     (pi->sh->boardtype == 0x8b)))
		phy_utils_write_phyreg(pi, NPHY_TxRealFrameDelay, 160);
	else
		phy_utils_write_phyreg(pi, NPHY_TxRealFrameDelay, 184);

	PHY_REG_LIST_START_WLBANDINITDATA
		/* Turn on TxCRS extension. Need to eventually make the 1.0
		 * be native TxCRSOff (1.0us)
		 */
		PHY_REG_WRITE_ENTRY(NPHY, mimophycrsTxExtension, 200)
		/* Adjust for RX. This should have some better definition of
		 * native RxCRSoff (4.0us)
		 */
		PHY_REG_WRITE_ENTRY(NPHY, payloadcrsExtensionLen, 80)
		/* This number combined with MAC RIFS results in 2.0us RIFS air time */
		PHY_REG_WRITE_ENTRY(NPHY, TxRifsFrameDelay, 48)
	PHY_REG_LIST_EXECUTE(pi);

	/* set rx mixedmode capable
	 *  For REV8 PR 67396: there's no longer programmability to set AutoEnv or to force GF or MM
	 */
	if (NREV_LT(pi->pubpi.phy_rev, 8)) {
		wlc_phy_update_mimoconfig_nphy(pi, pi->n_preamble_override);
	}

	/* set tx/rx chain */
	wlc_phy_stf_chain_upd_nphy(pi);

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		PHY_REG_LIST_START_WLBANDINITDATA
			PHY_REG_WRITE_ENTRY(NPHY, dup40GFfrmtbladdr, 0xaa8)
			PHY_REG_WRITE_ENTRY(NPHY, dup40frmtbladdr, 0x9a4)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (PHY_IPA(pi)) {
		FOREACH_CORE(pi, core) {
			/* initialize PAPD */
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset,
			             pi_nphy->nphy_papd_epsilon_offset[core]);
		}

		/* change to spectral shaping tx digi filter for IntPA case */
		wlc_phy_ipa_set_tx_digi_filts_nphy(pi);

		if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
			wlc_phy_bbmult0_nphy(pi, 58, 1);
		}
	} else {
		/* For ExtPA, use sharp tx digital filter for BPHY transmission same as
		 * in the IntPA case to improve spectral-mask margin as well as EVM
		 */
		if (NREV_GE(pi->pubpi.phy_rev, 5)) {
			wlc_phy_extpa_set_tx_digi_filts_nphy(pi);
		}
	}

	wlc_phy_workarounds_nphy(pi);

	aci_rev19plus = (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
		(!(pi->aci_state & ACI_ACTIVE) &&
		(CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel)));

	if (aci_rev19plus) {
		/* store baseline init vals here */
		wlc_phy_aci_noise_store_values_nphy(pi);
	}

	aci_rev7to15 = ((NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)) &&
		!(pi->aci_state & ACI_ACTIVE) &&
		!pi->aci_rev7_subband_cust_fix);

	if (aci_rev7to15) {
		wlc_phy_aci_noise_store_values_nphy(pi);
	}

	if ((NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)) &&
		!pi->aci_rev7_subband_cust_fix &&
		(CHSPEC_IS2G(pi->radio_chanspec) &&
		((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
		pi->sh->interference_mode == WLAN_AUTO) ||
		pi->sh->interference_mode == WLAN_MANUAL))) {

		/*
		   If home channel, make sure the function to change ACI registers
		   to on-values is not bypassed due to pi->interf->hw_aci_mitig_on
		   being TRUE
		*/
		if (CHSPEC_CHANNEL(pi->radio_chanspec) ==
			pi->interf->curr_home_channel) {
			pi->interf->hw_aci_mitig_on = FALSE;
		}
		if (CHSPEC_IS20(pi->radio_chanspec) ||
			(SCAN_RM_IN_PROGRESS(pi) && CHSPEC_IS40(pi->radio_chanspec)))
			wlc_phy_aci_home_channel_nphy(pi, pi->radio_chanspec);
	}

	/* Pulse reset_cca after initing all the tables */
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

	val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

	/* Temporarily Force PHY gated clock on to avoid weird PHY hang
	 * issue.  refer to PR37122;
	 * NOTE: no longer need write to psm_phy_hdr_param, per
	 * mimophyprocs r2.141.
	 */
	wlapi_bmac_macphyclk_set(pi->sh->physhim, ON);

	/* trigger a rx2tx to get TX lpf bw and gain latched into 205x,
	 * trigger a reset2rx seq
	 */
	/* XXX : PR88274. Below code seems to cause a delay of 230ms for
	 * some 43236 customer boards. In fact, since the code is a legacy
	 * from 4321 days and is not needed for NREV >= 7, skip it altogether.
	 */
	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		wlc_phy_pa_override_nphy(pi, OFF);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
		wlc_phy_pa_override_nphy(pi, ON);
	 }

	/* example calls to avoid compiler warnings, not used elsewhere yet: */
	wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_clip_det_nphy(pi, 0, clip1_ths);

	/* Initialize the bphy part */
	if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV+1))
	{
		if (CHSPEC_IS2G(pi->radio_chanspec))
			wlc_phy_bphy_init_nphy(pi);
	}

	if (NORADIO_ENAB(pi->pubpi)) {
		/* FIXME4324: Hack for QT to go through */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			phy_utils_write_phyreg(pi, NPHY_forceClk, 0x32);
			phy_utils_write_phyreg(pi, NPHY_tx_resampler1, 0xe666);
			phy_utils_write_phyreg(pi, NPHY_tx_resampler3, 0x32);
			phy_utils_write_phyreg(pi, NPHY_rxFarrowDriftPeriod, 0x780);
			phy_utils_write_phyreg(pi, NPHY_rxFarrowCtrl, 0x57);
			phy_utils_write_phyreg(pi, NPHY_rxFarrowDeltaPhase, 0x2000);
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR10, 0x8, 0x8);
			if (CHSPEC_IS40(pi->radio_chanspec))
				phy_utils_write_radioreg(pi, RADIO_20671_RFPLL_CFG2, 0x740);
			else
				phy_utils_write_radioreg(pi, RADIO_20671_RFPLL_CFG2, 0x750);

			phy_utils_write_radioreg(pi, RADIO_20671_RFPLL_WILD_BASE0, 0x1b61);
			phy_utils_write_radioreg(pi, RADIO_20671_RFPLL_WILD_BASE1, 0x604);
			OSL_DELAY(1000);
			phy_utils_or_phyreg(pi, NPHY_RfctrlCmd, RFCC_CHIP0_PU);
			phy_utils_write_phyreg(pi, NPHY_forceClk, 0x12);
			return;
		}
	}

	/* ensure power control is off before starting cals */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	/* initially force txgain for when txpwrctrl is disabled */
	wlc_phy_txpwr_fixpower_nphy(pi);

	/* disable stalls before cals */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_lcnxn_disable_stalls(pi, 1);

	wlc_phy_txpwrctrl_idle_tssi_nphy(pi);

	/* enable stalls after cals */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_lcnxn_disable_stalls(pi, 0);

	/* SWWLAN-27483 : Initialize baseindex from the stored values */
	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		FOREACH_CORE(pi, core) {
			if (CHSPEC_IS2G(pi->radio_chanspec))
				pi_nphy->nphy_txpwr_baseidx[core] =
					pi_nphy->init_txpwr_idx_2G[core];
			else
				pi_nphy->nphy_txpwr_baseidx[core] =
					pi_nphy->init_txpwr_idx_5G[core];
		}
	}

	/* set up IQ & LO coeffs and set up pwr_ctrl params */
	wlc_phy_txpwrctrl_pwr_setup_nphy(pi);

	/* load tx gain tables (28:16 -- 2055 gain   13:8 -- 4321 DAC gain   7:0 -- BB mult)
	 *    entries in tx power table 0011xxxxx
	 *                              0100xxxxx
	 *    currently set 2055    gain to 0x0,
	 *              set DAC     gain to 0x2b (0dB)
	 *                            goes from 0xd -> 0x3f for -12 -> +8dB  in 0.4dB steps
	 *              set BB mult gain to 68 = 0x44 (to get rms of 128 at DAC)
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		uint32 *tx_pwrctrl_tbl = NULL;
		uint16 idx;
		int16 pga_gn = 0;
		int16 pad_gn = 0;
		int32 rfpwr_offset = 0;

		if (PHY_IPA(pi)) {
			tx_pwrctrl_tbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
		} else {
			tx_pwrctrl_tbl = wlc_phy_get_epa_gaintbl_nphy(pi);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 128, 192, 32,
			tx_pwrctrl_tbl);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 128, 192, 32,
			tx_pwrctrl_tbl);

		if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				pi->sromi->min_txpwrindex_2g = pi->sromi->nom_txidxcap_2g;
				min_txpwrindex = pi->sromi->min_txpwrindex_2g;
				pi->sromi->txidxcap_high = pi->sromi->txidxcap_2g_high;
				pi->sromi->txidxcap_low = pi->sromi->txidxcap_2g_low;
			} else {
				pi->sromi->min_txpwrindex_5g = pi->sromi->nom_txidxcap_5g;
				min_txpwrindex = pi->sromi->min_txpwrindex_5g;
				pi->sromi->txidxcap_high = pi->sromi->txidxcap_5g_high;
				pi->sromi->txidxcap_low = pi->sromi->txidxcap_5g_low;
			}
			pi_nphy->txidxcap_hi_inuse = FALSE;
			pi_nphy->txidxcap_lo_inuse = FALSE;
		}

		/* Read-Modify-Write Routine */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
#ifdef CODE_OPT_4324
			wlc_phy_get_dgaintbl_nphy_opt(pi);
#else
			uint32 local_temp_val = 0;
			uint32 *tx_dgain_tbl = wlc_phy_get_dgaintbl_nphy(pi);
			uint16 read_idx = 0;

			for (idx = 0; idx < 128; idx++) {
				if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
					read_idx = MAX(idx, min_txpwrindex);
					if (idx < min_txpwrindex) {
						/* cap rfgains for core 1 */
						wlc_phy_table_read_nphy(pi,
							NPHY_TBL_ID_CORE1TXPWRCTL, 1,
							(192 + read_idx), 32, &local_temp_val);
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_CORE1TXPWRCTL, 1,
							(192 + idx), 32, &local_temp_val);
						/* cap rfgains for core 2 */
						wlc_phy_table_read_nphy(pi,
							NPHY_TBL_ID_CORE2TXPWRCTL, 1,
							(192 + read_idx), 32, &local_temp_val);
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_CORE2TXPWRCTL, 1,
							(192 + idx), 32, &local_temp_val);
					}
				} else {
					read_idx = idx;
				}
				/* for core 1 */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					(320 + read_idx), 32, &local_temp_val);
				/* getting iqcomp-coef */
				local_temp_val = local_temp_val & 0x000fffff;
				/* packing bbmult and dac gain into iqcoefLut
				 * FIELDS: 31:28 DAC 27:20 BBMULT 19:10 iqcomp_a 9:0 iqcomp_b
				 * respectively.
				 */
				local_temp_val = ((tx_dgain_tbl[read_idx] & 0xfff00000)
							| local_temp_val);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					(320 + idx), 32, &local_temp_val);
				/* for core 2 */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					(320 + read_idx), 32, &local_temp_val);
				/* getting iqcomp-coef */
				local_temp_val = local_temp_val & 0x000fffff;
				/* packing bbmult and dac gain into iqcoefLut
				 * FIELDS: 31:28 DAC 27:20 BBMULT 19:10 iqcomp_a 9:0 iqcomp_b
				 * respectively.
				 */
				local_temp_val = ((tx_dgain_tbl[read_idx] & 0xfff00000)
							| local_temp_val);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					(320 + idx), 32, &local_temp_val);
			}
#endif /* code optimized for 4324 */
		}

		/* Store the TxGm value that we are using for h/w powerctrl. This is required
		   during gainctrl in Rx IQ cal
		*/
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			pi_nphy->nphy_gmval = (uint16) ((*tx_pwrctrl_tbl >> 24) & 0x00ff);
		} else {
			pi_nphy->nphy_gmval = (uint16) ((*tx_pwrctrl_tbl >> 16) & 0x7000);
		}

		/* NPHY_IPA : initialize PAPD RF pwr offset table */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* REV 7+ */
			if (PHY_IPA(pi)) {
				for (idx = 0; idx < 128; idx ++) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						pga_gn = (tx_pwrctrl_tbl[idx] >> 16) & 0x00ff;
						pad_gn = (tx_pwrctrl_tbl[idx] >>  8) & 0x00ff;
					} else {
						pga_gn = (tx_pwrctrl_tbl[idx] >> 24) & 0xf;
						pad_gn = (tx_pwrctrl_tbl[idx] >> 19) & 0x1f;
					}

					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
							/* for 4324 take padoffset + pga offset */
							rfpwr_offset = (int16)
							        nphy_papd_pgagain_dlt_2g_20671_rev1
							        [pga_gn] + (int16)
							        nphy_papd_padgain_dlt_2g_20671_rev1
							        [pad_gn];
						} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
						           (RADIOREV(pi->pubpi.radiorev) == 4) ||
						           (RADIOREV(pi->pubpi.radiorev) == 6)) {
							rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev3n4
							        [pad_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
							if (pi->pubpi.radiover == 1) {
							        rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev5
							        [pad_gn];
							} else {
								rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev5v1
							        [pad_gn];
							}
						} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
						           (RADIOREV(pi->pubpi.radiorev) == 8) ||
						           (RADIOREV(pi->pubpi.radiorev) == 10)) {
							if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
							    (RADIOVER(pi->pubpi.radiover) == 2)) {
								rfpwr_offset = (int16)
							      nphy_papd_padgain_dlt_2g_2057rev7_ver2
							      [pad_gn];
							} else {
								rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev7
							        [pad_gn];
							}
						} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
							/* LCNXN */
							rfpwr_offset = (int16)
							      nphy_papd_padgain_dlt_2g_2057rev9_ver1
						              [pad_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
							/* LCNXN 43239a0 */
							rfpwr_offset = (int16)
						              nphy_papd_padgain_dlt_2g_2057rev9_ver1
						              [pad_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
							/* BCM63268 */
							rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev12
							        [pad_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
							/* 53572A0 */
							rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev13
							        [pad_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
							/* BCM43217 */
							rfpwr_offset = (int16)
							        nphy_papd_padgain_dlt_2g_2057rev14
							        [pad_gn];
						} else {
						       PHY_ERROR(("Unsupported 2057 radio rev %d\n",
						                 RADIOREV(pi->pubpi.radiorev)));
							ASSERT(0);
						}

					} else {
						if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
							/* for 4324 take padoffset + pga offset */
							rfpwr_offset = (int16)
						       nphy_papd_pgagain_dlt_5g_20671_rev1[pga_gn] +
						       (int16)nphy_papd_padgain_dlt_5g_20671_rev1
						       [pad_gn];
						} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
						           (RADIOREV(pi->pubpi.radiorev) == 4) ||
						           (RADIOREV(pi->pubpi.radiorev) == 6)) {
							rfpwr_offset = (int16)
							      nphy_papd_pgagain_dlt_5g_2057[pga_gn];
						} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
						           (RADIOREV(pi->pubpi.radiorev) == 8) ||
						           (RADIOREV(pi->pubpi.radiorev) == 10) ||
						           (RADIOREV(pi->pubpi.radiorev) == 12)) {
							rfpwr_offset = (int16)
							      nphy_papd_pgagain_dlt_5g_2057rev7
							      [pga_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
							rfpwr_offset = (int16)
							      nphy_papd_pgagain_dlt_5g_2057rev9
							      [pga_gn];
						} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
							/* 43239a0 */
							rfpwr_offset = (int16)
							      nphy_papd_pgagain_dlt_5g_2057rev9
							      [pga_gn];
						} else {
						      PHY_ERROR(("Unsupported 2057 radio rev %d\n",
						                  RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
						}
					}
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					                         576 + idx, 32, &rfpwr_offset);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					                         576 + idx, 32, &rfpwr_offset);
					PHY_CAL(("rfpwr offset %d: pga_gain 0x%x, pad_gain 0x%x, "
					         "offset %d\n", idx, pga_gn, pad_gn, rfpwr_offset));
				}
			}
		} else {
			/* REVs 3 - 6 */
			for (idx = 0; idx < 128; idx ++) {
				pga_gn = (tx_pwrctrl_tbl[idx] >> 24) & 0xf;
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					rfpwr_offset = (int16)
					        nphy_papd_pga_gain_delta_ipa_2g[pga_gn];
				} else {
					rfpwr_offset = (int16)
					        nphy_papd_pga_gain_delta_ipa_5g[pga_gn];
				}

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					576 + idx, 32, &rfpwr_offset);
				PHY_CAL(("rfpwr offset %d: pga_gain 0x%x, offset %d\n",
				         idx, pga_gn, rfpwr_offset));
			}

		}
	} else {
		/* REVs 0 - 2 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 128, 192, 32,
			nphy_tpc_txgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 128, 192, 32,
			nphy_tpc_txgain);
	}

	/* If any rx cores were disabled before nphy_init,
	   disable them again since nphy init enables all
	   rx cores
	*/
	if (pi->sh->phyrxchain != 0x3) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, pi->sh->phyrxchain, 1);
		} else {
			wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, pi->sh->phyrxchain, 0);
		}
	}

	/* reset mphase calibration */
	if (PHY_PERICAL_MPHASE_PENDING(pi)) {
#ifdef PHYCAL_CACHING
		/* Switched the context so restart a pending MPHASE cal, else clear the state */
		if (ctx) {
			PHY_CAL(("%s: Restarting calibration for 0x%x phase %d\n",
			         __FUNCTION__, ctx->chanspec, pi->cal_info->cal_phase_id));
			/* Delete any exisiting timer just in case */
			wlapi_del_timer(pi->sh->physhim, pi->phycal_timer);
			wlapi_add_timer(pi->sh->physhim, pi->phycal_timer, 0, 0);
		} else
#endif // endif
			wlc_phy_cal_perical_mphase_restart(pi);
	}

	if (!NORADIO_ENAB(pi->pubpi)) {
		bool do_rssi_cal = FALSE;

		/* XXX perform init-time calibrations, required to
		 * resolve CCX RSSI report incorrectly.  BUT having
		 * this RSSI cal will cause noticeable audio pop
		 */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			do_rssi_cal = (CHSPEC_IS2G(pi->radio_chanspec)) ?
				(pi_nphy->nphy_rssical_chanspec_2G == 0) :
				(pi_nphy->nphy_rssical_chanspec_5G == 0);

			if (do_rssi_cal) {
				wlc_phy_rssi_cal_nphy(pi);
			} else {
				wlc_phy_restore_rssical_nphy(pi);
			}
		} else {
			wlc_phy_rssi_cal_nphy(pi);
		}

		if (!SCAN_RM_IN_PROGRESS(pi)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				do_nphy_cal = TRUE;
			} else {
				do_nphy_cal = (CHSPEC_IS2G(pi->radio_chanspec)) ?
					(pi_nphy->nphy_iqcal_chanspec_2G == 0) :
					(pi_nphy->nphy_iqcal_chanspec_5G == 0);
			}
		}

		if (!pi_nphy->do_initcal)
			do_nphy_cal = FALSE;

#if defined(PHYCAL_CACHING)
		if (ctx) {
			PHY_CAL(("wl%d: %s: Not doing a cal because cal caching is enabled\n",
				pi->sh->unit, __FUNCTION__));
			do_nphy_cal = FALSE;
		}
#endif /* PHYCAL_CACHING */

		if (do_nphy_cal) {
			/* read current tx gain and use as target_gain */
			wlc_phy_get_tx_gain_nphy(pi, &target_gain);

			/* want outer (0,1) ants so T/R works properly, before calibration */
			if (pi->antsel_type == ANTSEL_2x3)
				wlc_phy_antsel_init_nphy((wlc_phy_t *)pi, TRUE);

			PHY_CAL(("wlc_nphy_init: full cal on chanspec 0x%x\n",
				pi->radio_chanspec));

			if (pi->phy_cal_mode != PHY_PERICAL_MPHASE) {
				wlc_phy_rssi_cal_nphy(pi);

				/* For 4322, set the Tx power to approx 10dBm before
				   doing Tx/Rx cal
				*/
				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					pi_nphy->nphy_cal_orig_pwr_idx[0] =
					    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
					pi_nphy->nphy_cal_orig_pwr_idx[1] =
					    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

					wlc_phy_precal_txgain_nphy(pi);
					target_gain = pi_nphy->nphy_cal_target_gain;
				}

				if (wlc_phy_cal_txiqlo_nphy(pi, target_gain, TRUE, FALSE) ==
				    BCME_OK) {
#ifdef RXIQCAL_FW_WAR
					if ((CHSPEC_IS5G(pi->radio_chanspec) &&
						(wlc_phy_cal_rxiq_nphy_fw_war(pi,
						target_gain, 2, FALSE, 0x3) == BCME_OK)) ||
					    (CHSPEC_IS2G(pi->radio_chanspec) &&
						(wlc_phy_cal_rxiq_nphy(pi, target_gain, 2,
						FALSE, 0x3) == BCME_OK)))
#else
					if (wlc_phy_cal_rxiq_nphy(pi, target_gain, 2,
						FALSE, 0x3) == BCME_OK)
#endif // endif
					{
						wlc_phy_savecal_nphy(pi);
						/* txpwrctrl will be enabled out of this loop, then
						 * wlc_phy_txpwrctrl_coeff_setup_nphy will be called
						 */
					}
				} else
					PHY_ERROR(("wlc_nphy_init: !!! initial cal failed\n"));
			} else if (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_IDLE) {
				PHY_INFORM(("%s scheduling a multiphase calibration\n",
					__FUNCTION__));
				wlc_phy_cal_perical((wlc_phy_t *)pi, PHY_PERICAL_PHYINIT);
			}
		} else {
#ifdef PHYCAL_CACHING
				if (!ctx)
#endif // endif
					wlc_phy_restorecal_nphy(pi);
		}
	}

	/* configure and enable HW TX power control from soft state in
	 * case we got an init via scan or big hammer.
	 */
	wlc_phy_txpwrctrl_coeff_setup_nphy(pi);

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

#if defined(WLTEST)
	/* reapply txpwrindex soft state in case it was being forced
	 * and we got an init via scan or big hammer.
	 */
	wlc_phy_txpwr_index_nphy(pi, (1 << 0), pi_nphy->nphy_txpwrindex[PHY_CORE_0].index, TRUE);
	wlc_phy_txpwr_index_nphy(pi, (1 << 1), pi_nphy->nphy_txpwrindex[PHY_CORE_1].index, TRUE);
#endif // endif

	wlc_phy_nphy_tkip_rifs_war(pi, pi->sh->_rifs_phy);

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6))
		/* each count is 0.025usec (40MHz clock) */
		phy_utils_write_phyreg(pi, NPHY_payloadcrsExtensionLen, 50);

	/* Set the analog TX_LPF Bandwidth */
	wlc_phy_txlpfbw_nphy(pi);

	/* Spur avoidance WAR for 4322 */
	wlc_phy_spurwar_nphy(pi);

	aci_rev3to6 = ((NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) &&
		(!((pi->aci_state == ACI_ACTIVE) &&
		(CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel))));

	/* XXX Originally only one condition pi->phy_init_por was present
	 * Because of this, 5G channels were carying the 2G channel's defaults
	 * registers setting. To change that, we added the new condition where
	 * default values of all channels that come here are saved except for
	 * home channel if ACI is enabled. This is because, if we allow the
	 * registers settings of home channel to be saved, when ACI source is
	 * turned off, the ACI enabled register values are restored. Which is
	 * wrong.
	 * Also, added the above variable aci_rev3to6, because, all of the above
	 * analysis applies only for phyrev 3 to 6. For other revs, other variables
	 * can be created and added to the if condition below.
	 */
	if (aci_rev3to6) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			wlc_phy_aci_noise_store_values_nphy(pi);
		}
	}

	if (pi->phy_init_por) {
		wlc_phy_aci_noise_store_values_nphy(pi);
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 7))
			phy_utils_write_phyreg(pi, NPHY_fourwireclockcontrol, 1);

#ifndef WLC_DISABLE_ACI
		if (CHSPEC_IS2G(pi->radio_chanspec) &&
			(!(NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)) ||
			!(pi->interf->aci.nphy.detection_in_progress))) {
			wlc_phy_acimode_reset_nphy(pi);
		}
		wlc_phy_noisemode_reset_nphy(pi);
#endif // endif
		/* curr_home_channel may have changed from attached value */
		pi->interf->curr_home_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	}

#ifndef WLC_DISABLE_ACI
	if (!(SCAN_RM_IN_PROGRESS(pi)) &&
	(CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel)) {
#ifdef WLSRVSDB
		uint8 i = 0;
		for (i = 0; i < 2; i++) {
			if (pi->srvsdb_state->srvsdb_active &&
				(!pi->srvsdb_state->swbkp_snapshot_valid[i] ||
				!pi->srvsdb_state->acimode_noisemode_reset_done[i]) &&
				(CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
				pi->srvsdb_state->sr_vsdb_channels[i])) {
				pi->do_noisemode_reset = TRUE;
				if (!pi->srvsdb_state->acimode_noisemode_reset_done[i]) {
					pi->srvsdb_state->acimode_noisemode_reset_done[i] = TRUE;
				}
				break;
			}
		}
#endif // endif
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (pi->do_acimode_reset) {
				wlc_phy_acimode_reset_nphy(pi);
				PHY_ACI(("\n\n\n\n Ch %d : aci state reset! \n\n\n\n",
					CHSPEC_CHANNEL(pi->radio_chanspec)));
				pi->do_acimode_reset = FALSE;
			}
		}
		/* resets noisemode state if chspec changes via IOCTL call */

		if (pi->do_noisemode_reset) {
			wlc_phy_noisemode_reset_nphy(pi);
			PHY_ACI(("\n\n\n\n CurCh %d : noise state reset! \n\n\n\n",
				CHSPEC_CHANNEL(pi->radio_chanspec)));

			pi->do_noisemode_reset = FALSE;
		}
	}
#endif /* !defined(WLC_DISABLE_ACI) */

	/* restore only if scan in prog */
	if (SCAN_INPROG_PHY(pi)) {
		if ((pi->phy_init_por == FALSE) &&
		NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
		(CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel)) {
			if (pi->sh->interference_mode == INTERFERE_NONE) {
				wlc_phy_noise_cal_upd_nphy(pi);
			} else {
#ifndef WLC_DISABLE_ACI
				wlc_phy_aci_home_channel_nphy(pi, pi->radio_chanspec);
#endif // endif
			}
		}
	}

	phy_n_rssi_init_gain_err(pi->u.pi_nphy->rssii);

	/* Globally disable stalls after init */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		uint16 rfseq_updgn_lpf_biq2_dis_lo_core1_rev19[] = {0x70};

		wlc_phy_lcnxn_disable_stalls(pi, 0);

		/* RTL preferred settings to avoid Rx/Tx stalls */
		wlc_phy_rxfe_ctrl_nphy(pi);

		/* INV CLK in the DAC to avoid 40 MHz instability */
		phy_utils_mod_radioreg(pi, RADIO_20671_DAC_CFG1_CORE0, 0x1 << 12, 0x1 << 12);
		phy_utils_mod_radioreg(pi, RADIO_20671_DAC_CFG1_CORE1, 0x1 << 12, 0x1 << 12);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x13b, 16,
			rfseq_updgn_lpf_biq2_dis_lo_core1_rev19);

	}
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			phy_utils_mod_phyreg(pi, NPHY_TSSIMode,
			 NPHY_TSSIMode_PR87961_Fix_en_MASK,
			  (1 << NPHY_TSSIMode_PR87961_Fix_en_SHIFT));
	}

	/* Need to reset the pi handler for bt_active
	 * to catch the bt_active transition inside
	 * wlc_nphy_btc_adjust() after band switch
	 */
	if ((CHIPID(pi->sh->chip) == BCM4324_CHIP_ID) &&
		(CHIPREV(pi->sh->chiprev) == 2)) {
			pi->bt_active = FALSE;
	}

	/* Trigger ucode to enable BPHY digital LOFT WAR */
	if (pi_nphy->nphy_cck_digloft_war_en == TRUE) {
		uint16 shm_blk_ptr = wlapi_bmac_read_shm(pi->sh->physhim,  M_LCNXN_BLK_PTR);
		uint16 shm_ptr = wlapi_bmac_read_shm(pi->sh->physhim, (shm_blk_ptr*2));
		wlapi_bmac_write_shm(pi->sh->physhim, (shm_ptr*2), 0x1);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_utils_mod_phyreg(pi,	NPHY_mluA, NPHY_mluA_mluA1_MASK,
			4 << NPHY_mluA_mluA1_SHIFT);
		phy_utils_mod_phyreg(pi,	NPHY_mluA, NPHY_mluA_mluA2_MASK,
			4 << NPHY_mluA_mluA2_SHIFT);
	}
#if defined(RXDESENS_EN)
	/* apply desens back after scans */
	if ((pi_nphy->ntd_save_current_rxdesens != 0) &&
		(pi_nphy->ntd_save_current_rxdesens_channel ==
		CHSPEC_CHANNEL(pi->radio_chanspec))) {
		wlc_nphy_set_rxdesens((wlc_phy_t *)pi, pi_nphy->ntd_save_current_rxdesens);
	}
#endif // endif
}

/**
 * preamble =   WLC_N_PREAMBLE_MIXEDMODE: receive MM frame only
 * 		WLC_N_PREAMBLE_GF	: receive GF frame only
 *		other			: can receive either MM or GF
 */
static void
wlc_phy_update_mimoconfig_nphy(phy_info_t *pi, int32 preamble)
{
	bool gf_preamble = FALSE;
	uint16 val;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (preamble == WLC_N_PREAMBLE_GF) {
		gf_preamble = TRUE;
	}

	/* if autodetect is TRUE, it will override gf_only
	 * If autodetect is FALSE, gf_only determines receiver is gf or mm capable
	 * WARNING: there is slightly performance degradation to enable auto_detect
	 */
	val = phy_utils_read_phyreg(pi, NPHY_MimoConfig);

	val |= RX_GF_MM_AUTO;
	val &= ~RX_GF_OR_MM;
	if (gf_preamble)
		val |= RX_GF_OR_MM;

	phy_utils_write_phyreg(pi, NPHY_MimoConfig, val);
}

void
wlc_phy_resetcca_nphy(phy_info_t *pi)
{
	uint16 val;

	/* MAC should be suspended before calling this function */
	ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

	wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

	val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
	OSL_DELAY(1);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));

	wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

	/* Rfseq status timign out for 4324+ revs */
	/* reset cca itself will do  reset to rx for 4324a0 + chips */
	if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
}

void
wlc_phy_pa_override_nphy(phy_info_t *pi, bool en)
{
	uint16 rfctrlintc_override_val;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (!en) {
		/* Switch Off both PA's (set all RfctrlIntc flags to 0) */
		pi_nphy->rfctrlIntc1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
		pi_nphy->rfctrlIntc2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			rfctrlintc_override_val = 0x1480;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			rfctrlintc_override_val =
			        CHSPEC_IS5G(pi->radio_chanspec) ? 0x600 : 0x480;
		} else {
			rfctrlintc_override_val =
			        CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120;
		}

		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, rfctrlintc_override_val);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, rfctrlintc_override_val);
	} else {
		/* Restore Rfctrl override settings */
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, pi_nphy->rfctrlIntc1_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, pi_nphy->rfctrlIntc2_save);
	}

}

void
wlc_phy_stf_chain_upd_nphy(phy_info_t *pi)
{
	/* for REV7, RfseqCoreActv changed to RfseqCoreActv2057,
	 * but address and fields haven't, so keep same code
	 */
	uint16 txrx_chain = (NPHY_RfseqCoreActv_TxRxChain0 | NPHY_RfseqCoreActv_TxRxChain1);
	bool CoreActv_override = FALSE;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (pi->nphy_txrx_chain == WLC_N_TXRX_CHAIN0) {
		txrx_chain = NPHY_RfseqCoreActv_TxRxChain0;
		CoreActv_override = TRUE;

		/* Restore default RX antenna for BPHY frames */
		if (NREV_LE(pi->pubpi.phy_rev, 2)) {
			phy_utils_and_phyreg(pi, NPHY_RxControl, ~0x20);
		}
	} else if (pi->nphy_txrx_chain == WLC_N_TXRX_CHAIN1) {
		txrx_chain = NPHY_RfseqCoreActv_TxRxChain1;
		CoreActv_override = TRUE;
		/* Fix default RX antenna for BPHY frames */
		if (NREV_LE(pi->pubpi.phy_rev, 2)) {
			phy_utils_or_phyreg(pi, NPHY_RxControl, 0x20);
		}
	}

	phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv,
		(NPHY_RfseqCoreActv_EnTx_MASK | NPHY_RfseqCoreActv_EnRx_MASK),
		txrx_chain);

	/* set/clear mimophyreg (RfseqMode.CoreActv_override) */
	if (CoreActv_override) {
		/* Disable Periodic calibrations when TXRX Chain is overriden to avoid
		 * disturbing the phy
		 */
		pi->phy_cal_mode = PHY_PERICAL_DISABLE;
		phy_utils_or_phyreg(pi, NPHY_RfseqMode, NPHY_RfseqMode_CoreActv_override);
	} else {
		pi->phy_cal_mode = PHY_PERICAL_MPHASE;
		phy_utils_and_phyreg(pi, NPHY_RfseqMode, ~NPHY_RfseqMode_CoreActv_override);
	}
}

void
wlc_phy_rxcore_setstate_nphy(wlc_phy_t *pih, uint8 rxcore_bitmask, bool enable_phyhangwar)
{
	uint16 regval;
	uint16 tbl_buf[16];
	uint i;
	uint8 stall_enable = 0;
	int read_val;
	phy_info_t *pi = (phy_info_t*)pih;
	uint16 tbl_opcode;
	bool suspend;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	pi->sh->phyrxchain = rxcore_bitmask;

	if (!pi->sh->clk)
		return;

	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if (pi->nphy_oclscd) {
			if (rxcore_bitmask < 3) {
				wlc_phy_ocl_enable_disable_nphy(pi, 0);
			} else {
				wlc_phy_ocl_enable_disable_nphy(pi, 1);
			}
		} /* IFCHECK : Only if ocl is enabled */
	} /* IFCHECK: Only if 4324 OR 43239 */

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* check whether PHY stall is enabled/disabled */
		stall_enable =
		        phy_utils_read_phyreg(pi, NPHY_forceClk) &
		        NPHY_forceClk_disable_stalls_MASK;

		/* PHY STALL Enable */
		if (!stall_enable) {
		/* if PHY stall is been enabled before entering this function
		*  then do not do it again
		*/
			phy_utils_mod_phyreg(pi, NPHY_forceClk,
				NPHY_forceClk_disable_stalls_MASK,
				1 << NPHY_forceClk_disable_stalls_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
				NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
				1 << NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
		}
	}

	/* be Deaf */
	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);
	else if (enable_phyhangwar == 1)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* Check for reset2Rx bit to "0" after "be Deaf", if the bit is
		* still SET, wait for 1ms and Assert; as something bad has happened
		* with RF sequencer
		*/
		SPINPHYWAIT((phy_utils_read_phyreg(pi, NPHY_RfseqStatus) &
		             NPHY_RFSEQ_RESET2RX_MASK),
		            NPHY_SPINWAIT_RXCORE_RESET2RX_STATUS);

		if (phy_utils_read_phyreg(pi, NPHY_RfseqStatus) & NPHY_RFSEQ_RESET2RX_MASK)
		{
			PHY_ERROR((" wlc_phy_rxcore_setstate_nphy: waited %d uS and "
				"NPHY_RFSEQ_RESET2RX_MASK is still not OFF.\n",
				NPHY_SPINWAIT_RXCORE_RESET2RX_STATUS));
			ASSERT(0);
		}

		/* turn on FGC */
		wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

		/* Assert resetcca */
		read_val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
		phy_utils_write_phyreg(pi, NPHY_BBConfig, read_val | BBCFG_RESETCCA);
		OSL_DELAY(1);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint16 rfseqCoreActv_DisRx_save, rfseqCoreActv_EnTx_save;
		uint16 rfseqMode_save, sampleDepthCount_save, sampleLoopCount_save;
		uint16 sampleInitWaitCount_save, sampleCmd_save;
		/* Save Registers */
		regval =  phy_utils_read_phyreg(pi, NPHY_RfseqCoreActv);
		rfseqCoreActv_DisRx_save = ((regval & NPHY_RfseqCoreActv_DisRx_MASK) >>
		                           NPHY_RfseqCoreActv_DisRx_SHIFT);
		rfseqCoreActv_EnTx_save = ((regval & NPHY_RfseqCoreActv_EnTx_MASK) >>
		                          NPHY_RfseqCoreActv_EnTx_SHIFT);
		rfseqMode_save = phy_utils_read_phyreg(pi, NPHY_RfseqMode);
		sampleDepthCount_save = phy_utils_read_phyreg(pi, NPHY_sampleDepthCount);
		sampleLoopCount_save = phy_utils_read_phyreg(pi, NPHY_sampleLoopCount);
		sampleInitWaitCount_save = phy_utils_read_phyreg(pi, NPHY_sampleInitWaitCount);
		sampleCmd_save = phy_utils_read_phyreg(pi, NPHY_sampleCmd);

		/* Indicate to PHY of the Inactive Core */
		phy_utils_mod_phyreg(pi, NPHY_CoreConfig,
		            NPHY_CoreConfig_CoreMask_MASK,
		            ((rxcore_bitmask & 0x3) <<
		             NPHY_CoreConfig_CoreMask_SHIFT));

		/* Indicate to RFSeq of the Inactive Core */
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_EnRx_MASK,
		            ((rxcore_bitmask & 0x3) <<
		             NPHY_RfseqCoreActv_EnRx_SHIFT));

		if (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		PHY_REG_LIST_START
			/* Rx Chain gets shut off in Rx2Tx Sequence */
			PHY_REG_MOD_ENTRY(NPHY, RfseqCoreActv, DisRx, 3)
			/* Make sure Tx Chain doesn't get turned off during this function */
			PHY_REG_MOD_ENTRY(NPHY, RfseqCoreActv, EnTx, 0)
			PHY_REG_MOD_ENTRY(NPHY, RfseqMode, CoreActv_override, 1)

			/* To Turn off the AFE:
			 * TxFrame needs to toggle on and off.
			 * Accomplished by A) turning sample play ON and OFF
			 * Rx2Tx and Tx2Rx Rfseq is executed during A)
			 * To Turn Off the Radio (except LPF) - Do a Rx2Tx
			 * To Turn off the LPF - Do a Tx2Rx
			 */
			PHY_REG_WRITE_ENTRY(NPHY, sampleDepthCount, 0)
			PHY_REG_WRITE_ENTRY(NPHY, sampleLoopCount, 0xffff)
			PHY_REG_WRITE_ENTRY(NPHY, sampleInitWaitCount, 0)
			PHY_REG_MOD_ENTRY(NPHY, sampleCmd, DisTxFrameInSampleplay, 0)
			PHY_REG_MOD_ENTRY(NPHY, sampleCmd, start, 1)
		PHY_REG_LIST_EXECUTE(pi);

		/*  Allow Time For Rfseq to start */
		OSL_DELAY(1);
		/* Allow Time For Rfseq to stop - 1ms timeout */
		SPINWAIT((phy_utils_read_phyreg(pi, NPHY_RfseqStatus)),
			NPHY_SPINWAIT_RXCORE_SETSTATE_RFSEQ_STATUS);
		ASSERT(!(phy_utils_read_phyreg(pi, NPHY_RfseqStatus)));

		if (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

		phy_utils_mod_phyreg(pi, NPHY_sampleCmd,
		            NPHY_sampleCmd_stop_MASK,
		            (1 <<
		             NPHY_sampleCmd_stop_SHIFT));

		/* Restore Register */
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_DisRx_MASK,
		            (rfseqCoreActv_DisRx_save <<
		             NPHY_RfseqCoreActv_DisRx_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv,
		            NPHY_RfseqCoreActv_EnTx_MASK,
		            (rfseqCoreActv_EnTx_save <<
		             NPHY_RfseqCoreActv_EnTx_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_RfseqMode, rfseqMode_save);
		phy_utils_write_phyreg(pi, NPHY_sampleDepthCount, sampleDepthCount_save);
		phy_utils_write_phyreg(pi, NPHY_sampleLoopCount, sampleLoopCount_save);
		phy_utils_write_phyreg(pi, NPHY_sampleInitWaitCount, sampleInitWaitCount_save);
		phy_utils_write_phyreg(pi, NPHY_sampleCmd, sampleCmd_save);
		/* PR103444, PR103900: To solve Tx spikes on a core, when the
		 * Rx chain has been disabled via coremask: we override the
		 * rxtxbias to be powered up when we apply the coremask
		 */
		if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if ((rxcore_bitmask & 0x3) == 1) {
				phy_utils_or_radioreg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE1, 0x20);
				phy_utils_or_radioreg(pi, RADIO_2057v7_OVR_REG18, 0x80);
				phy_utils_and_radioreg(pi, RADIO_2057v7_OVR_REG7, 0xfb);
			} else if ((rxcore_bitmask & 0x3) == 2) {
				phy_utils_or_radioreg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE0, 0x20);
				phy_utils_or_radioreg(pi, RADIO_2057v7_OVR_REG7, 0x4);
				phy_utils_and_radioreg(pi, RADIO_2057v7_OVR_REG18, 0x7f);
			} else if ((rxcore_bitmask & 0x3) == 3) {
				phy_utils_and_radioreg(pi, RADIO_2057v7_OVR_REG18, 0x7f);
				phy_utils_and_radioreg(pi, RADIO_2057v7_OVR_REG7, 0xfb);
			}
		}
	} else { /* if Rev0-6 */
		regval = phy_utils_read_phyreg(pi, NPHY_RfseqCoreActv);
		regval &= ~NPHY_RfseqCoreActv_EnRx_MASK;
		regval |= ((uint16)(rxcore_bitmask & 0x3)) << NPHY_RfseqCoreActv_EnRx_SHIFT;
		phy_utils_write_phyreg(pi, NPHY_RfseqCoreActv, regval);

		if ((rxcore_bitmask & 0x3) != 0x3) {
			/* We are in single Rx core mode */
			phy_utils_write_phyreg(pi, NPHY_highpowAntswitchThresh, 1);

			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				if (pi_nphy->rx2tx_biasentry == -1) {
					/* PR 65439: If any Rx core is disabled
					 *  then don't do the radio
					 *  bias reset while going from rx to tx.
					 */
					wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
					                        ARRAYSIZE(tbl_buf),
					                        80, 16, tbl_buf);

					for (i = 0; i < ARRAYSIZE(tbl_buf); i++) {
						if (tbl_buf[i] ==
						    NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS) {
							/* Found the index of
							 * the CLR_RXTX_BIAS entry.
							 *  Now NOP it
							 */
							pi_nphy->rx2tx_biasentry = (uint8)i;
							tbl_opcode = NPHY_REV3_RFSEQ_CMD_NOP;
							wlc_phy_table_write_nphy(pi,
							                         NPHY_TBL_ID_RFSEQ,
							                         1, i, 16,
							                         &tbl_opcode);
							break;
						} else if (tbl_buf[i] == NPHY_REV3_RFSEQ_CMD_END) {
							break;
						}
					}
				}
			}
		} else {
			/* Both cores are enabled */
			phy_utils_write_phyreg(pi, NPHY_highpowAntswitchThresh, 30);

			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				if (pi_nphy->rx2tx_biasentry != -1) {
					tbl_opcode = NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
					                         pi_nphy->rx2tx_biasentry,
					                         16, &tbl_opcode);
					pi_nphy->rx2tx_biasentry = -1;
				}
			}
		}

		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	} /* fi Rev0-6 */

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* Deassert resetcca */
		read_val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
		phy_utils_write_phyreg(pi, NPHY_BBConfig, read_val & (~BBCFG_RESETCCA));

		/* turn off FGC */
		wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);
	}

	/*  Return from deaf */
	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	else if (enable_phyhangwar == 1)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/*  PHY stall disable */
		if (!stall_enable) {
		/* If Phy stall is been enabled else where do not
		 * disable it here
		*/
			phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
				NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
				0 << NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_forceClk,
				NPHY_forceClk_disable_stalls_MASK,
				0 << NPHY_forceClk_disable_stalls_SHIFT);
		}
	}

	if (!suspend)
		wlapi_enable_mac(pi->sh->physhim);
}

uint8
wlc_phy_rxcore_getstate_nphy(wlc_phy_t *pih)
{
	uint16 regval, rxen_bits;
	phy_info_t *pi = (phy_info_t*)pih;

	/* Extract the EnRx field of this register */
	regval = phy_utils_read_phyreg(pi, NPHY_RfseqCoreActv);
	rxen_bits = (regval >> NPHY_RfseqCoreActv_EnRx_SHIFT) & 0xf;

	return ((uint8) rxen_bits);
}

bool
wlc_phy_n_txpower_ipa_ison(phy_info_t *pi)
{
	return PHY_IPA(pi);
}

static void
wlc_phy_txpwr_limit_to_tbl_nphy(phy_info_t *pi)
{
	uint8 idx, idx2, i, delta_ind;
	uint8 k;
	uint8 cnt, offset_banks = 0;

	ppr_dsss_rateset_t dsss_array;
	ppr_ofdm_rateset_t ofdm_array;
	ppr_ht_mcs_rateset_t mcs_array;
	int8 *pwr_array = ofdm_array.pwr;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi->tx_power_offset == NULL)
		return;

	/* The assignment to the adj_pwr_tbl_nphy could be done
	 * more as a table driven operation instead of single lines.
	 */

	/* Power offsets in 0.25 dB stepsize for CCK rates */
	/* Bphy rates are seeing an offset compared to ofdm rates on 43227 boards */
	/* introducing a offset to cck rate ofset table */
	/* whose value is inited in nphy_attach */
	ppr_get_dsss(pi->tx_power_offset, WL_TX_BW_20,
		WL_TX_CHAINS_1, &dsss_array);

	for (idx = 0; idx < WL_RATESET_SZ_DSSS; idx++) {
		pi_nphy->adj_pwr_tbl_nphy[idx] = dsss_array.pwr[idx] +
			pi_nphy->nphy_cck_pwr_err_adjust;
	}

	/* 4324 has 2 banks of offset 0-127 for 20Mhz, 128-255 for 40Mhhz */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		offset_banks = 1;
	}

	for (cnt = 0; cnt <= offset_banks; cnt++) {
		/* For each constellation and STF mode, there are 4 power offset entries
		 * corresponding to code rates 1/2, 2/3, 3/4, and 5/6
		 */

		/* if core number is 1, only calculate pwr for SISO mode */
		uint8 max_modes = 1;
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1) {
			max_modes = 4;
		}
		/* Power offsets in 0.25 dB stepsize for OFDM SISO, CDD, STBC, and SDM rates */
		for (i = 0; i < max_modes; i++) {
			idx = 0;
			idx2 = 0;
			/* Leg OFDM powers have information about BPSK coding rate 3/4 (9 Mbps),
			 * which is not available in 11n MCS rates. Similarly, MCS7 is 64 QAM coding
			 * rate 5/6 rate, which is not present in Legacy OFDM. Use delta_ind to
			 * accordingly populate the AdjPwrLUT depending on whether the power offsets
			 * are provided by Legacy OFDM rates or 11n MCS rates.
			 */
			delta_ind = 0;

			switch (i) {
			case 0:
				/* SISO */
				if ((CHSPEC_IS40(pi->radio_chanspec) || cnt) &&
					NPHY_IS_SROM_REINTERPRET) {
					ppr_get_ht_mcs(pi->tx_power_offset, WL_TX_BW_40,
						WL_TX_NSS_1, WL_TX_MODE_NONE,
						WL_TX_CHAINS_1, &mcs_array);
					pwr_array = mcs_array.pwr;
				} else {

					if (CHSPEC_IS40(pi->radio_chanspec) || cnt) {
						ppr_get_ofdm(pi->tx_power_offset, WL_TX_BW_40,
							WL_TX_MODE_NONE, WL_TX_CHAINS_1,
							&ofdm_array);
					} else {
						ppr_get_ofdm(pi->tx_power_offset, WL_TX_BW_20,
							WL_TX_MODE_NONE, WL_TX_CHAINS_1,
							&ofdm_array);
					}
					delta_ind = 1;
					pwr_array = ofdm_array.pwr;
				}

				break;
			case 1:
				/* CDD */

				if (CHSPEC_IS40(pi->radio_chanspec) || cnt) {
					ppr_get_ofdm(pi->tx_power_offset, WL_TX_BW_40,
						WL_TX_MODE_CDD, WL_TX_CHAINS_2, &ofdm_array);
				} else {
					ppr_get_ofdm(pi->tx_power_offset, WL_TX_BW_20,
						WL_TX_MODE_CDD, WL_TX_CHAINS_2, &ofdm_array);
				}

				pwr_array = ofdm_array.pwr;

				break;

			case 2:
				/* STBC */
				if (CHSPEC_IS40(pi->radio_chanspec) || cnt) {
					ppr_get_ht_mcs(pi->tx_power_offset, WL_TX_BW_40,
						WL_TX_NSS_2, WL_TX_MODE_STBC,
						WL_TX_CHAINS_2, &mcs_array);
				} else {
					ppr_get_ht_mcs(pi->tx_power_offset, WL_TX_BW_20,
						WL_TX_NSS_2, WL_TX_MODE_STBC,
						WL_TX_CHAINS_2, &mcs_array);
				}

				pwr_array = mcs_array.pwr;
				break;

			case 3:
				/* SDM */
				if (CHSPEC_IS40(pi->radio_chanspec) || cnt) {
					ppr_get_ht_mcs(pi->tx_power_offset, WL_TX_BW_40,
						WL_TX_NSS_2, WL_TX_MODE_NONE,
						WL_TX_CHAINS_2, &mcs_array);
				} else {
					ppr_get_ht_mcs(pi->tx_power_offset, WL_TX_BW_20,
						WL_TX_NSS_2, WL_TX_MODE_NONE,
						WL_TX_CHAINS_2, &mcs_array);
				}
				pwr_array = mcs_array.pwr;

				break;
			}

			/* cnt = 1 should correspond to 40Mhz entries */
			k = i + cnt * 128;

			/* BPSK */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 1/2 */
			idx = idx + delta_ind;
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 2/3 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 3/4 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate5/6 */

			/* QPSK */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate1/2 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 2/3 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 3/4 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate5/6 */

			/* 16 QAM */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate1/2 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 2/3 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 3/4 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate5/6 */

			/* 64 QAM */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 1/2 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx++]; /* rate2/3 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 3/4 */
			idx = idx + 1 - delta_ind;
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 5/6 */

			/* 256 QAM rates use same power as 64 QAM code rate 5/6 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 1/2 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 2/3 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2++) + k] =
				pwr_array[idx];  /* rate 3/4 */
			pi_nphy->adj_pwr_tbl_nphy[4 + 4*(idx2) + k] =
				pwr_array[idx];  /* rate 5/6 */
		}
	}
}

void wlc_phy_ocl_enable_disable_nphy(phy_info_t *pi, bool enable)
{
	uint16 val;
	if ((pi->nphy_oclscd == 1) || (pi->nphy_oclscd == 3)) {
			/* beDeaf */
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

			/* enable-disable ocl */
			phy_utils_mod_phyreg(pi, NPHY_OCLControl1,
			                     NPHY_OCLControl1_mode_enable_MASK,
			                     (enable << NPHY_OCLControl1_mode_enable_SHIFT));

			/* MAC should be suspended before calling this function */
			ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

			/* turn on FGC */
			wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

			/* resetcca */
			val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
			phy_utils_write_phyreg(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
			OSL_DELAY(1);
			phy_utils_write_phyreg(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));

			/* turn off FGC */
			wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

#ifndef WLPHY_OCLSCD_DISABLE
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_oclscd_setup_cleanup_nphy(pi, enable);
			}
#endif /* Compiling out OCLSCD 4324b1/b3 - use 'oclscd' target to compile in */

			/* returnFromDeaf */
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	}
}
#ifdef NOISE_CAL_LCNXNPHY
#define PHY_INIT_NOISE_CAL_TIME 3
#define PHY_PER_NOISE_CAL_TIME 2

#ifdef ENABLE_LISTEN_GAIN_CHANGE
static void wlc_phy_noise_measure_chg_listen_gain_nphy(phy_info_t *pi, int8 change_sign,
uint8 core);
#endif // endif

void
wlc_phy_aci_noise_measure_nphy(phy_info_t *pi, bool aciupd)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	if ((pi->sh->interference_mode == INTERFERE_NONE) ||
	(pi->sh->interference_mode == WLAN_MANUAL) ||
	(pi->sh->interference_mode == NON_WLAN))
		return;

	if (!aciupd)
		return;

	if (ptrnoisecal->nphy_init_noise_cal_done &&
	(pi->sh->interference_mode == WLAN_AUTO_W_NOISE)) {
		/* 5G band not supported yet */
		if (CHSPEC_IS2G(pi->radio_chanspec))
			wlc_phy_aci_noise_upd_nphy(pi);
	}
	else if (ptrnoisecal->nphy_init_noise_cal_done &&
	(pi->sh->interference_mode == WLAN_AUTO))
	{
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (!(PUB_NOT_ASSOC(pi))) {
			/* not associated:  do not run aci routines */

			/* Attempt to enter ACI mode if not already active */
			/* only run this code if associated */
			if (!(pi->aci_state & ACI_ACTIVE)) {
			if ((pi->sh->now  % NPHY_ACI_CHECK_PERIOD) == 0) {
				PHY_ACI(("Interf Mode 3,"
				" pi->interf->aci.glitch_ma = %d\n",
				pi->interf->aci.glitch_ma));
			/* Use same conditions as interference mode 4 for 3424x EPA chips */
			if (CHIPID_4324X_EPA_FAMILY(pi)) {
				if ((pi->interf->aci.glitch_ma + pi->interf->badplcp_ma) >=
				pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th) {
					/* glitch count high, check aci */
					wlc_phy_acimode_upd_nphy(pi);
				} else {
				uint16 clip_stats[8];
				wlc_phy_rx_clipiq_est_nphy(pi, 32, 2, 0, clip_stats);
				if (((clip_stats[2] + clip_stats[3]) >
					(clip_stats[0] + clip_stats[1] + W3_NB_THRESH)) ||
					((clip_stats[6] + clip_stats[7]) >
					(clip_stats[4] + clip_stats[5] + W3_NB_THRESH))) {
					pi_nphy->clip_counts++;
				} else {
					pi_nphy->clip_counts = 0;
				}
				if (pi_nphy->clip_counts > W3_NB_CNT_THRESH) {
					wlc_phy_acimode_upd_nphy(pi);
					pi_nphy->clip_counts = 0;
				}
				}
			} else {
				if (pi->interf->aci.glitch_ma >=
					pi->interf->aci.enter_thresh) {
					wlc_phy_acimode_upd_nphy(pi);
				}
			}
			}
			} else {
				if (((pi->sh->now - pi->aci_start_time) %
						pi->aci_exit_check_period) == 0) {
					if (ISNPHY(pi))
						wlc_phy_acimode_upd_nphy(pi);
				}
			}
			}
		}
	}
}

void
wlc_phy_noise_cal_init_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 phybw40 = IS40MHZ(pi);

	/* All init noisecalvars hold 2G 20Mhz limits as default
	 * will be changed latter according to band/bandwidth
	 */
	pi_nphy->nphy_noisecalvars.nphy_noise_measure_window = NPHY_NOISE_MEASURE_WINDOW_2G;
	pi_nphy->nphy_noisecalvars.nphy_NPwr_MinLmt = NPHY_NPWR_MINLMT;
	pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_2G;
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt =
			NPHY_MAX_GAIN_CHANGE_LMT_2G_20671;
	} else {
		pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt =
			NPHY_MAX_GAIN_CHANGE_LMT_2G;
	}
	pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt = NPHY_MAX_RXPO_CHANGE_LMT_2G;
	pi_nphy->nphy_noisecalvars.nphy_init_noise_cal_done = 0;

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (phybw40) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
					NPHY_NPWR_LGC_MINLMT_40MHZ_5G_20671;
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
					NPHY_NPWR_LGC_MAXLMT_40MHZ_5G_20671;
			} else {
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
					NPHY_NPWR_LGC_MINLMT_40MHZ_5G;
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
					NPHY_NPWR_LGC_MAXLMT_40MHZ_5G;
			}
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
					NPHY_NPWR_LGC_MINLMT_20MHZ_5G_20671;
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
					NPHY_NPWR_LGC_MAXLMT_20MHZ_5G_20671;
			} else {
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
					NPHY_NPWR_LGC_MINLMT_20MHZ_5G;
				pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
					NPHY_NPWR_LGC_MAXLMT_20MHZ_5G;
			}
		}
		/* Currenlty it is disabled, may to be visited later */
		/* pi->sromi->noisecaloffset =  pi->sromi->noisecaloffset + 8; */
		pi_nphy->nphy_noisecalvars.nphy_noise_measure_window =
			NPHY_NOISE_MEASURE_WINDOW_5G;
		pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_5G;

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt =
				NPHY_MAX_GAIN_CHANGE_LMT_5G_20671;
		} else {
			pi_nphy->nphy_noisecalvars.nphy_max_listen_gain_change_lmt =
				NPHY_MAX_GAIN_CHANGE_LMT_5G;
		}
		pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt =
			NPHY_MAX_RXPO_CHANGE_LMT_5G;
	} else if (phybw40 && CHSPEC_IS2G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
				NPHY_NPWR_LGC_MINLMT_40MHZ_2G_20671;
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
				NPHY_NPWR_LGC_MAXLMT_40MHZ_2G_20671;
		} else {
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
				NPHY_NPWR_LGC_MINLMT_40MHZ_2G;
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
				NPHY_NPWR_LGC_MAXLMT_40MHZ_2G;
		}
		pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt = NPHY_NPWR_MAXLMT_2G;
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
				NPHY_NPWR_LGC_MINLMT_20MHZ_20671;
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
				NPHY_NPWR_LGC_MAXLMT_20MHZ_20671;
		} else {
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MinLmt =
				NPHY_NPWR_LGC_MINLMT_20MHZ;
			pi_nphy->nphy_noisecalvars.nphy_NPwr_LGC_MaxLmt =
				NPHY_NPWR_LGC_MAXLMT_20MHZ;
		}
	}
}

static void
wlc_phy_noise_measure_time_window_nphy(phy_info_t *pi, uint32 window_time, uint32 *minpwr,
	uint32 *maxpwr, bool *measurement_valid)
{
	uint32 start_time;
	uint8 i;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	*measurement_valid = TRUE;

	FOREACH_CORE(pi, i) {
		minpwr[i] = 32767;
		maxpwr[i] = 0;
	}

	/* override bt priority */
	wlc_phy_btcx_wlan_critical_enter_nphy(pi);
	OSL_DELAY(5);

	start_time = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
	wlc_phy_noise_trigger_ucode(pi);

	while (wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow),
		start_time) < window_time) {

		if (R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand) & MCMD_BG_NOISE) {
			PHY_CAL(("waiting for ucode noise done\n"));
			OSL_DELAY(4);
		} else {
			FOREACH_CORE(pi, i) {
				pi_nphy->nphy_noisecalvars.cmplx_pwr[i] = 0;
			}
			wlc_phy_get_noise_pwr_nphy(pi);
			FOREACH_CORE(pi, i) {
				minpwr[i] = MIN(minpwr[i],
					pi_nphy->nphy_noisecalvars.cmplx_pwr[i]);
				maxpwr[i] = MAX(maxpwr[i],
					pi_nphy->nphy_noisecalvars.cmplx_pwr[i]);
				PHY_CAL(("Core %d MinPwr - %d Maxpwr - %d\n", i,
					minpwr[i], maxpwr[i]));
			}
			OSL_DELAY(6);
			wlc_phy_noise_trigger_ucode(pi);
		}
	}

	/* remove override */
	wlc_phy_btcx_wlan_critical_exit_nphy(pi);
	OSL_DELAY(5);

	FOREACH_ACTV_CORE(pi, pi->sh->phyrxchain, i) {
		if ((minpwr[i] < pi_nphy->nphy_noisecalvars.nphy_NPwr_MinLmt) ||
			(minpwr[i] > pi_nphy->nphy_noisecalvars.nphy_NPwr_MaxLmt))
				*measurement_valid = FALSE;
	}
}

void wlc_phy_noisepwr_nphy(phy_info_t *pi, uint32 *cmplx_pwr)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 core = 0;
	FOREACH_CORE(pi, core) {
		/* RB:16056, JIRA:SWWLAN-36203
		 * This function will only be called with valid noise values
		 * Limit values to > 0, because noisecal treats 0 as invalid
		 */
		pi_nphy->nphy_noisecalvars.cmplx_pwr[core] = MAX(cmplx_pwr[core], 1);
	}

}

static uint32
wlc_phy_abs_time_nphy(uint32 end, uint32 start)
{
	uint32 timediff;
	uint32 max32 = (uint32)((int)(0) - (int)(1));
	if (end >= start)
		timediff = end - start;
	else
		timediff = (1 + end) + (max32 - start);
	return timediff;
}

#define INIT_FILL_FIFO 0
#define CHK_LISTEN_GAIN_CHANGE 1
#define CHANGE_RXPO 2
#define PERIODIC_CAL 3

void wlc_phy_noise_cal_measure_nphy(phy_info_t *pi)
{
	bool measurement_valid;
	uint32 min_anp[NPHY_CORE_NUM];
	uint32 max_anp[NPHY_CORE_NUM];
	uint32 avg_noise[NPHY_CORE_NUM];
#ifdef ENABLE_LISTEN_GAIN_CHANGE
	uint32 max_avg_noise;
	bool gain_changed = FALSE;
#endif // endif
	uint8 noise_measure_state;
	uint8 noise_measure_state_save = 0;
	uint32 start_time;
	uint32 timeout;
	uint8 i, core = 0;
	bool measurement_done = FALSE;
	bool per_cal_adj = FALSE;
	phy_noisecal_t *ptrnoisecal;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
	for (i = 0; i < NPHY_CORE_NUM; i++)
		avg_noise[i] = 0;

	start_time = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
	noise_measure_state = INIT_FILL_FIFO;
	timeout = NPHY_INIT_NOISE_CAL_TMOUT;

	wlc_phy_noise_measure_setup_nphy(pi);

	do {
		switch (noise_measure_state) {

			case INIT_FILL_FIFO:
				wlc_phy_noise_measure_time_window_nphy(pi,
				ptrnoisecal->nphy_noise_measure_window,
				&min_anp[0], &max_anp[0], &measurement_valid);
				if (measurement_valid) {
					FOREACH_CORE(pi, i) {
						ptrnoisecal->nphy_noisepwr_fifo_Min
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i] =
						min_anp[i];
						ptrnoisecal->nphy_noisepwr_fifo_Max
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i] =
						max_anp[i];
					}
					ptrnoisecal->nphy_noisepwr_fifo_filled++;
				}

				if (ptrnoisecal->nphy_noisepwr_fifo_filled ==
				NPHY_NOISE_PWR_FIFO_DEPTH) {
					noise_measure_state = CHK_LISTEN_GAIN_CHANGE;
					ptrnoisecal->nphy_noisepwr_fifo_filled = 0;
					PHY_CAL(("INIT FILL FIFO -> CHK_LISTEN_GAIN_CHANGE\n"));
				} else {
					PHY_CAL(("INIT FILL FIFO: filled %d entries\n",
						ptrnoisecal->nphy_noisepwr_fifo_filled));
				}

				break;
			case PERIODIC_CAL:
				if (!(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand)
				& MCMD_BG_NOISE)) {

					wlc_phy_get_noise_pwr_nphy(pi);
					FOREACH_CORE(pi, i) {
						ptrnoisecal->nphy_noisepwr_fifo_Min
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i]
						= MIN(32767, ptrnoisecal->cmplx_pwr[i]);
						ptrnoisecal->nphy_noisepwr_fifo_Max
						[ptrnoisecal->nphy_noisepwr_fifo_filled][i]
						= ptrnoisecal->cmplx_pwr[i];
					}
					ptrnoisecal->nphy_noisepwr_fifo_filled++;
					measurement_done = TRUE;
				}

				break;

			case CHK_LISTEN_GAIN_CHANGE:
				wlc_phy_noise_fifo_avg_nphy(pi, &avg_noise[0]);
				noise_measure_state_save = 1;
#ifdef ENABLE_LISTEN_GAIN_CHANGE
				/* "ENABLE_LISTEN_GAIN_CHANGE undefined" */
				if (!NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
				if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				noise_measure_state_save = 2;
				max_avg_noise = MAX(avg_noise[0], avg_noise[1]);
				if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
				(avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
					max_avg_noise = 0;
				else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
					max_avg_noise = avg_noise[1];
				else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
					max_avg_noise = avg_noise[0];
				PHY_CAL(("Init Cal : Max Avg Noise = %d\n", max_avg_noise));
				core = 0;
				FOREACH_CORE(pi, core) {
					PHY_CAL(("Init Cal: Avg Noise = %d and Core = %d\n",
					avg_noise[core], core));
					if ((avg_noise[core] < ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(avg_noise[core] >= ptrnoisecal->nphy_NPwr_MinLmt)) {
						PHY_CAL(("Init Cal Increasing gain by 1 notch\n"));
						wlc_phy_noise_measure_chg_listen_gain_nphy
						(pi, +1, core);
						wlc_phy_noise_fifo_init_nphy(pi);
						noise_measure_state_save = 0;

					} else if ((avg_noise[core] >
					ptrnoisecal->nphy_NPwr_LGC_MaxLmt) &&
					(avg_noise[core] <= ptrnoisecal->nphy_NPwr_MaxLmt)) {
					PHY_CAL(("Init Cal Decreasing gain by 1 notch\n"));
						wlc_phy_noise_measure_chg_listen_gain_nphy
						(pi, -1, core);
						wlc_phy_noise_fifo_init_nphy(pi);
						noise_measure_state_save = 0;
					}
				}
				if (noise_measure_state_save != 0) {
					if ((max_avg_noise >= ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(max_avg_noise <= ptrnoisecal->nphy_NPwr_LGC_MaxLmt)) {
						noise_measure_state_save = 1;
					}
				}
				}
				}
#endif /* ENABLE_LISTEN_GAIN_CHANGE */
				if (noise_measure_state_save == 0) {
#ifdef ENABLE_NOISE_VAR_CHANGE
					wlc_nphy_noise_measure_computeNf(pi);
#endif // endif
					noise_measure_state = INIT_FILL_FIFO;
				}
				else if (noise_measure_state_save == 1) {
					noise_measure_state = CHANGE_RXPO;
				} else if (noise_measure_state_save == 2) {
					noise_measure_state = 4;
					measurement_done = TRUE;
					per_cal_adj = TRUE;

				}
				break;
			case CHANGE_RXPO:
				PHY_CAL(("Init Cal Changing CRS Min Power\n"));
				wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);
				measurement_done = TRUE;
				per_cal_adj = TRUE;
				break;

			default:
				break;
		}
	} while ((wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh,
		&pi->regs->tsf_timerlow), start_time) <=
		timeout) && (!measurement_done));

	if (!per_cal_adj) {
		if (!ptrnoisecal->nphy_init_noise_cal_done &&
		    (ptrnoisecal->nphy_noisepwr_fifo_filled == 0) &&
			(noise_measure_state == 0)) {
			PHY_CAL(("Init Noise Cal Timedout After T %d uS And Noise_Cmd = %d:\n",
				wlc_phy_abs_time_nphy(R_REG(GENERIC_PHY_INFO(pi)->osh,
				&pi->regs->tsf_timerlow), start_time),
				(R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->maccommand) &
				MCMD_BG_NOISE)));
		}
		else if (ptrnoisecal->nphy_noisepwr_fifo_filled == NPHY_NOISE_PWR_FIFO_DEPTH) {

			ptrnoisecal->nphy_noisepwr_fifo_filled = 0;
			wlc_phy_noise_fifo_avg_nphy(pi, &avg_noise[0]);
#ifdef ENABLE_LISTEN_GAIN_CHANGE
			/* "ENABLE_LISTEN_GAIN_CHANGE undefined" */
			if (!NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			max_avg_noise = MAX(avg_noise[0], avg_noise[1]);

			if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
			(avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
				max_avg_noise = 0;
			else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[1];
			else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[0];
			PHY_CAL(("Periodic Cal Max Avg Noise = %d\n", max_avg_noise));
			gain_changed = FALSE;
			FOREACH_CORE(pi, core) {
				PHY_CAL(("Per Cal: Avg Noise = %d and Core = %d\n",
					avg_noise[core], core));
				if ((avg_noise[core] < ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
					(avg_noise[core] >= ptrnoisecal->nphy_NPwr_MinLmt)) {
					PHY_CAL(("Per Cal Increasing gain by 1 notch"));
					wlc_phy_noise_measure_chg_listen_gain_nphy(pi, +1, core);
					gain_changed = TRUE;
					wlc_phy_noise_fifo_init_nphy(pi);

				} else if ((avg_noise[core] > ptrnoisecal->nphy_NPwr_LGC_MaxLmt) &&
					(avg_noise[core] <= ptrnoisecal->nphy_NPwr_MaxLmt)) {

					PHY_CAL(("Per Cal Decreasing gain by 1 notch"));
					wlc_phy_noise_measure_chg_listen_gain_nphy(pi, -1, core);
					gain_changed = TRUE;
					wlc_phy_noise_fifo_init_nphy(pi);

				}
			}
#ifdef ENABLE_NOISE_VAR_CHANGE
			if (gain_changed == TRUE)
				wlc_nphy_noise_measure_computeNf(pi);
#else
			BCM_REFERENCE(gain_changed);
#endif // endif
			if ((max_avg_noise >= ptrnoisecal->nphy_NPwr_LGC_MinLmt) &&
				(max_avg_noise <= ptrnoisecal->nphy_NPwr_LGC_MaxLmt)) {
				PHY_CAL(("Periodic Cal Changing CRS Min Power"));
				wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);
			}
			}
			} else
				wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);
#else
			wlc_phy_noise_measure_change_rxpo_nphy(pi, &avg_noise[0]);

#endif /* ENABLE_LISTEN_GAIN_CHANGE */
		}
	}

	if (!pi->capture_periodic_noisestats) {
		/* program back to baseline crsminpwrs if noisecal times out */
		if ((!measurement_done) && NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			/* core 0 */
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				((CHSPEC_IS2G(pi->radio_chanspec) ? CRSMINPWR_BASELINE_4324x_2G:
				CRSMINPWR_BASELINE_4324x_5G) <<
				NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				((CHSPEC_IS2G(pi->radio_chanspec) ? CRSMINPWR_BASELINE_4324x_2G:
				CRSMINPWR_BASELINE_4324x_5G) <<
				NPHY_crsminpoweru0_crsminpower0_SHIFT));

			/* core 1 */
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				((CHSPEC_IS2G(pi->radio_chanspec) ? CRSMINPWR_BASELINE_4324x_2G:
				CRSMINPWR_BASELINE_4324x_5G) <<
				NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				((CHSPEC_IS2G(pi->radio_chanspec) ? CRSMINPWR_BASELINE_4324x_2G:
				CRSMINPWR_BASELINE_4324x_5G) <<
				NPHY_crsminpoweru0_crsminpower0_SHIFT));
		}

		/* To mitigate effects of voltage bump (lnldo1) as a result of btcx WAR causing
		 * weird bahviour of uCode noise est, high values observed at cold (-30degC).
		 * The same is not obsevered with f/w triggered phy_rxiqest.
		 * Currently going ahead with bumping up crsminpwr by 8 ticks (equivalent to 3db)
		 * in the event of NoiseCal measurement timeout to cover PVT corner cases.
		 * XXX Might need to revist later! XXX
		 */
		if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) &&
			(!measurement_done)) {

			uint16 bump_crsminpwr = 0;

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				uint16 curr_chan = CHSPEC_CHANNEL(pi->radio_chanspec);
				if ((curr_chan == 11) || (curr_chan == 12) || (curr_chan == 13))
					bump_crsminpwr = CRSMINPWR_BASELINE_4324x_2G +
						(CHIP_4324_B4(pi) ? 10: 14);
				else
					bump_crsminpwr = CRSMINPWR_BASELINE_4324x_2G +
						(CHIP_4324_B4(pi) ? 4: 8);
			} else {
				bump_crsminpwr = CRSMINPWR_BASELINE_4324x_5G +
					(CHIP_4324_B4(pi) ? 4: 8);
			}

			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				bump_crsminpwr << NPHY_crsminpowerl0_crsminpower0_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				bump_crsminpwr << NPHY_crsminpoweru0_crsminpower0_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				bump_crsminpwr << NPHY_crsminpowerl0_crsminpower0_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				bump_crsminpwr << NPHY_crsminpoweru0_crsminpower0_SHIFT);
		}
	}

	FOREACH_CORE(pi, core) {
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				ptrnoisecal->nphy_noisepwr_fifo_Min[i][core],
				ptrnoisecal->nphy_noisepwr_fifo_Max[i][core]));
		}
	}

	wlc_nphy_deaf_mode(pi, FALSE);

	wlc_phy_aci_noise_store_values_rev18(pi);

	/* below fn is to offset the TR loss value (in both T and R positions)
	 * for accurate rssi estimate based on noise cal offset.
	 * Helps in accurate rssi measurement across T
	 */
	if ((NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
		(!CHIPID_4324X_MEDIA_FAMILY(pi))) &&
		(!pi_nphy->ncb_triso_comp_done)) {
			wlc_phy_noisecal_based_rssi_offset_nphy(pi);
			pi_nphy->ncb_triso_comp_done = TRUE;
	}
}

static void wlc_phy_get_noise_pwr_nphy(phy_info_t *pi)
{
	uint16 jssi_aux;
	uint8 channel;
	int8 noise_dbm = PHY_NOISE_FIXED_VAL_NPHY;
	jssi_aux = wlapi_bmac_read_shm(pi->sh->physhim, M_JSSI_AUX);
	channel = jssi_aux & D11_CURCHANNEL_MAX;
	noise_dbm = wlc_phy_noise_read_shmem(pi);
	/* rssi dbm computed, invoke all callbacks */
	wlc_phy_noise_cb(pi, channel, noise_dbm);
}

static void wlc_phy_calc_init_gain_nphy(phy_info_t *pi, int16 *total_gain_core1,
	int16 *total_gain_core2)
{
	uint16 init_gain_code_core1_stored, init_gain_code_core2_stored;
	uint16 init_gain_codeb_core1_stored, init_gain_codeb_core2_stored;
	uint8 elna_idx_core1, lna1_idx_core1, lna2_idx_core1, mix_idx_core1, vga_idx_core1;
	uint8 elna_idx_core2, lna1_idx_core2, lna2_idx_core2, mix_idx_core2, vga_idx_core2;
	uint8 biq0_idx_core1, biq1_idx_core1;
	uint8 biq0_idx_core2, biq1_idx_core2;
	int8 elna_gain_core1[2], lna1_gain_core1[6], mix_gain_core1[10], vga_gain_core1[11];
	int8 elna_gain_core2[2], lna1_gain_core2[6], mix_gain_core2[10], vga_gain_core2[11];
	int8 elna_gain_val_core1, mix_gain_val_core1, vga_gain_val_core1;
	int8 elna_gain_val_core2, mix_gain_val_core2, vga_gain_val_core2;
	uint8 lna2_gain_val_core1, lna1_gain_val_core1, lna2_gain_core1[7];
	uint8 lna2_gain_val_core2, lna1_gain_val_core2, lna2_gain_core2[7];
	int8 biq0_gain_core1[7], biq1_gain_core1[10];
	int8 biq0_gain_val_core1, biq1_gain_val_core1;
	int8 biq0_gain_core2[7], biq1_gain_core2[10];
	int8 biq0_gain_val_core2, biq1_gain_val_core2;

	init_gain_code_core1_stored =
		phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
	init_gain_code_core2_stored =
		phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
	init_gain_codeb_core1_stored =
		phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
	init_gain_codeb_core2_stored =
		phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		elna_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
		elna_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
		lna1_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
		lna1_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
		lna2_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_SHIFT);
		lna2_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initlna2Index_SHIFT);
		mix_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
		mix_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
		vga_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
		vga_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
		NPHY_REV19_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
	} else {
		elna_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
		elna_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_Core1InitGainCodeA2057_initExtLnaIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initExtLnaIndex_SHIFT);
		lna1_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
		lna1_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_Core1InitGainCodeA2057_initLnaIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initLnaIndex_SHIFT);
		lna2_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_Core1InitGainCodeA2057_initlna2Index_MASK) >>
		NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT);
		lna2_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_Core1InitGainCodeA2057_initlna2Index_MASK) >>
		NPHY_Core1InitGainCodeA2057_initlna2Index_SHIFT);
		mix_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
		mix_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_Core1InitGainCodeA2057_initmixergainIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initmixergainIndex_SHIFT);
		vga_idx_core1 = (uint8) ((init_gain_code_core1_stored &
		NPHY_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
		vga_idx_core2 = (uint8) ((init_gain_code_core2_stored &
		NPHY_Core1InitGainCodeA2057_initvgagainIndex_MASK) >>
		NPHY_Core1InitGainCodeA2057_initvgagainIndex_SHIFT);
	}

	biq0_idx_core1 = (uint8) ((init_gain_codeb_core1_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);
	biq0_idx_core2 = (uint8) ((init_gain_codeb_core2_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);
	biq1_idx_core1 = (uint8) ((init_gain_codeb_core1_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
	biq1_idx_core2 = (uint8) ((init_gain_codeb_core2_stored &
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK) >>
	NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elna_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elna_gain_core2);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 6, 0x8, 8, lna1_gain_core1);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 6, 0x8, 8, lna1_gain_core2);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 7, 16, 8, lna2_gain_core1);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 7, 16, 8, lna2_gain_core2);
	} else {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_core1);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_core2);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 16, 8, lna2_gain_core1);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 16, 8, lna2_gain_core2);
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mix_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mix_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 11, 80, 8, vga_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 11, 80, 8, vga_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 7, 96, 8, biq0_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 7, 96, 8, biq0_gain_core2);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 112, 8, biq1_gain_core1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 112, 8, biq1_gain_core2);

	elna_gain_val_core1 = elna_gain_core1[elna_idx_core1];
	elna_gain_val_core2 = elna_gain_core2[elna_idx_core2];

	lna1_gain_val_core1 = lna1_gain_core1[lna1_idx_core1];
	lna1_gain_val_core2 = lna1_gain_core2[lna1_idx_core2];

	lna2_gain_val_core1 = lna2_gain_core1[lna2_idx_core1];
	lna2_gain_val_core2 = lna2_gain_core2[lna2_idx_core2];

	mix_gain_val_core1 = mix_gain_core1[mix_idx_core1];
	mix_gain_val_core2 = mix_gain_core2[mix_idx_core2];

	vga_gain_val_core1 = vga_gain_core1[vga_idx_core1];
	vga_gain_val_core2 = vga_gain_core2[vga_idx_core2];

	biq0_gain_val_core1 = biq0_gain_core1[biq0_idx_core1];
	biq0_gain_val_core2 = biq0_gain_core2[biq0_idx_core2];

	biq1_gain_val_core1 = biq1_gain_core1[biq1_idx_core1];
	biq1_gain_val_core2 = biq1_gain_core2[biq1_idx_core2];

	/* sign conversion */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (lna1_gain_val_core1 > 127)
			lna1_gain_val_core1 = lna1_gain_val_core1 - 256;

		if (lna1_gain_val_core2 > 127)
			lna1_gain_val_core2 = lna1_gain_val_core2 - 256;
	}

	if (lna2_gain_val_core1 > 127)
		lna2_gain_val_core1 = lna2_gain_val_core1 - 256;

	if (lna2_gain_val_core2 > 127)
		lna2_gain_val_core2 = lna2_gain_val_core2 - 256;

	*total_gain_core1 = elna_gain_val_core1 + lna1_gain_val_core1 + lna2_gain_val_core1 +
		vga_gain_val_core1 +  biq0_gain_val_core1 + biq1_gain_val_core1 +
		mix_gain_val_core1;

	*total_gain_core2 = elna_gain_val_core2 + lna1_gain_val_core2 + lna2_gain_val_core2 +
		vga_gain_val_core2 +  biq0_gain_val_core2 + biq1_gain_val_core2 +
		mix_gain_val_core2;

	PHY_CAL(("total_gain_core0 : %d \t total_gain_core1 : %d\n", *total_gain_core1,
		*total_gain_core2));
}

uint8
wlc_nphy_rx_noise_lut(phy_info_t *pi, uint8 noise_val)
{
	uint8 NPHY_NOISE_ARRAY[] = { 32, 40, 45, 48, 51, 53, 55, 56, 58, 59, 60, 61, 62, 63, 64, 64,
		65, 66, 66, 67, 68, 68, 69, 69, 70, 70, 71, 71, 71, 72, 72, 72, 73, 73, 74, 74, 74,
		74, 75, 75, 75, 76, 76, 76, 76, 77, 77, 77, 77, 78, 78, 78, 78, 79, 79, 79, 79, 79,
		80, 80, 80, 80, 80, 80, 81, 81, 81, 81, 81, 82, 82, 82, 82, 82, 82, 82, 83, 83, 83,
		83, 83, 83, 84, 84, 84, 84, 84, 84, 84, 84, 85, 85, 85, 85, 85, 85, 85, 85, 86, 86
	};
	uint8 rxpoWoListenGain = 0;
	uint8 NPHY_NOISE_ARRAY_sz = ARRAYSIZE(NPHY_NOISE_ARRAY);
	if (noise_val < 1)
		noise_val = 1;
	else if (noise_val > NPHY_NOISE_ARRAY_sz)
		noise_val = NPHY_NOISE_ARRAY_sz;
	rxpoWoListenGain = NPHY_NOISE_ARRAY[noise_val-1];
	return rxpoWoListenGain;
}

static
void wlc_phy_noise_measure_change_rxpo_nphy(phy_info_t *pi, uint32 *avg_noise)
{
	uint8 j;
	int16 listen_gain_C[NPHY_CORE_NUM];
	int16 delta_crsminpower;
	uint32 avg_noise_C[NPHY_CORE_NUM];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	FOREACH_CORE(pi, j)
		avg_noise_C[j] = avg_noise[j];

	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_C[0], &listen_gain_C[1]);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		uint16 crsminpower_C[NPHY_CORE_NUM];
		uint16 crsminpwrthld_20L_stored_C[NPHY_CORE_NUM];
		uint16 crsminpwrthld_20U_stored_C[NPHY_CORE_NUM];

		(void)memset(crsminpower_C, 0, sizeof(crsminpower_C));
		FOREACH_CORE(pi, j) {
			if (avg_noise[j] >= NPHY_NPWR_MAXLMT_5G + 1)
				avg_noise_C[j] = 0;

			PHY_CAL(("ABS diff = listen gain_C[%d] (%d) - listen_rf_gain_C%d (%d) = %d"
				" avg_noise_C[%d] %d\n", j, listen_gain_C[j], j,
				pi_nphy->nphy_noisecalvars.listen_rf_gain[j],
				(listen_gain_C[j] - pi_nphy->nphy_noisecalvars.listen_rf_gain[j]),
				j, avg_noise_C[j]));

			if ((listen_gain_C[j] > 45) && (listen_gain_C[j] < 85) &&
				(ABS(listen_gain_C[j] -
				pi_nphy->nphy_noisecalvars.listen_rf_gain[j]) < 12)) {

				/* crsminpwr_C[j] = 8*log2(16*avg_noise[j]) + Koffset; */
				if (avg_noise_C[j] > 0 && avg_noise_C[j] < 100) {

					if (IS40MHZ(pi)) {
						avg_noise_C[j] = avg_noise_C[j] >> 1;
					}

					/* implement using a lut for now */
					crsminpower_C[j] =
					wlc_nphy_rx_noise_lut(pi, (uint8)avg_noise_C[j]) +
					pi->sromi->noisecaloffset;

					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
						if (CHSPEC_IS5G(pi->radio_chanspec)) {
						crsminpower_C[j] =
						wlc_nphy_rx_noise_lut(pi, (uint8)avg_noise_C[j])
						+ pi->sromi->noisecaloffset5g;
						}
					}

					delta_crsminpower =
					pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base[j] -
					crsminpower_C[j];

					PHY_CAL(("delta_crsminpower %d"
					" crsminpwrthld_20L_Base[%d] %d\n",
					delta_crsminpower, j,
					pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base[j]));

					if (delta_crsminpower >
					pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt) {
					delta_crsminpower =
					pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt;
					} else if ((delta_crsminpower < 0) &&
					(ABS(delta_crsminpower) >
					pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt)) {
					delta_crsminpower =
					-(pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt);
					}

					crsminpower_C[j] =
					pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base[j] -
					delta_crsminpower;

					PHY_CAL(("CRSMin Power [C%d] = %d\n", j, crsminpower_C[j]));

					if (pi->capture_periodic_noisestats) {
					pi->interf->crsminpwrthld_20L_stored =
						crsminpower_C[0];
					pi->interf->crsminpwrthld_20L_stored_core1 =
						crsminpower_C[1];
					pi->interf->crsminpwrthld_20U_stored =
						crsminpower_C[0];
					pi->interf->crsminpwrthld_20U_stored_core1 =
						crsminpower_C[1];

					/* ref crsminpwr relative w.r.t glacial_timer */
					if (j == 1) {
						PHY_CAL(("C0 %x C1 %x\n", crsminpower_C[0],
							crsminpower_C[1]));
					}
					} else {
					phy_utils_mod_phyreg(pi,
					       ((j == PHY_CORE_0) ? NPHY_crsminpower0:
					        NPHY_crsminpower0_core1),
					        NPHY_crsminpower0_crsminpower0_MASK,
					        (crsminpower_C[j] <<
					        NPHY_crsminpower0_crsminpower0_SHIFT));
					phy_utils_mod_phyreg(pi,
					        ((j == PHY_CORE_0) ? NPHY_crsminpowerl0:
					         NPHY_crsminpowerl0_core1),
						NPHY_crsminpowerl0_crsminpower0_MASK,
						(crsminpower_C[j] <<
						NPHY_crsminpowerl0_crsminpower0_SHIFT));
					phy_utils_mod_phyreg(pi,
					        ((j == PHY_CORE_0) ? NPHY_crsminpoweru0:
					         NPHY_crsminpoweru0_core1),
						NPHY_crsminpoweru0_crsminpower0_MASK,
						(crsminpower_C[j] <<
						NPHY_crsminpoweru0_crsminpower0_SHIFT));

					crsminpwrthld_20L_stored_C[j] =
					        phy_utils_read_phyreg(pi,
					                ((j == PHY_CORE_0) ? NPHY_crsminpowerl0 :
					                NPHY_crsminpowerl0_core1)) & 0xff;

					crsminpwrthld_20U_stored_C[j] =
					        phy_utils_read_phyreg(pi,
					               ((j == PHY_CORE_0) ? NPHY_crsminpoweru0 :
					                NPHY_crsminpoweru0_core1)) & 0xff;

					pi_nphy->nphy_noisecalvars.crsminpwrthld_20U_AfrNoiseCal[j]=
					crsminpwrthld_20U_stored_C[j];
					pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_AfrNoiseCal[j]=
					crsminpwrthld_20L_stored_C[j];

					/* offset mixer gain by crs noise power difference
					 * of two cores to make sure the high power rx antenna
					 * selection does not select the higher gain antenna
					 * which has a higher crs min power and hence limits
					 * senitivity for lower rates in OCL cases.
					 */
					if ((j == 1) &&	CHSPEC_IS2G(pi->radio_chanspec) &&
						CHIP_4324_B4(pi)) {

						int8 noise_pwr_diff, mixer_adj, k;
						noise_pwr_diff =
							ABS(crsminpwrthld_20L_stored_C[0] -
							crsminpwrthld_20L_stored_C[1]);
						noise_pwr_diff = ((noise_pwr_diff * 3) + 4) >> 3;
						noise_pwr_diff = MIN(noise_pwr_diff, 3);
						mixer_adj = 12 + noise_pwr_diff;

						if (crsminpwrthld_20L_stored_C[0] >
							crsminpwrthld_20L_stored_C[1]) {
							for (k = 0; k < 10; k++) {
								wlc_phy_table_write_nphy(pi,
									NPHY_TBL_ID_GAIN1, 1,
									32 + k,
									8, &mixer_adj);
							}
						} else {
							for (k = 0; k < 10; k++) {
								wlc_phy_table_write_nphy(pi,
									NPHY_TBL_ID_GAIN2, 1,
									32 + k,
									8, &mixer_adj);
							}
						}
					}

					} /* IFCHECK : capture_periodic_noisestats */
				} /* bounds checking : avg noise */
			} /* bounds checking : listen gains */
		} /* FOREACH_CORE */
	} else {
		uint32 max_avg_noise = avg_noise_C[0];
		uint16 crsminpower = 0;
		uint16 crsminpwrthld_20L_stored;
		uint16 crsminpwrthld_20U_stored;
		int16 listen_gain = listen_gain_C[0];

		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1) {
			listen_gain = MAX(listen_gain, listen_gain_C[1]);
			max_avg_noise = MAX(max_avg_noise, avg_noise_C[1]);

			if ((avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1) &&
			    (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1))
				max_avg_noise = 0;
			else if (avg_noise[0] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[1];
			else if (avg_noise[1] == NPHY_NPWR_MAXLMT_5G + 1)
				max_avg_noise = avg_noise[0];
		}

		PHY_CAL(("ABS diff = listen gain (%d) - listen rf gain (%d) = %d"
			"max_avg_noise %d\n",
			listen_gain, pi_nphy->nphy_noisecalvars.listen_rf_gain[0],
			(listen_gain - pi_nphy->nphy_noisecalvars.listen_rf_gain[0]),
			max_avg_noise));

		if ((listen_gain > 45) && (listen_gain < 85) &&
			(ABS(listen_gain - pi_nphy->nphy_noisecalvars.listen_rf_gain[0]) < 12)) {
			/* crsminpower = 8*log2(16*max_avg_noise) + Koffset; */
			if (max_avg_noise > 0 && max_avg_noise < 100) {
				/* implement using a lut for now */
				if (IS40MHZ(pi)) {
					max_avg_noise = max_avg_noise >> 1;
				}
				crsminpower = wlc_nphy_rx_noise_lut(pi, (uint8)max_avg_noise) +
					pi->sromi->noisecaloffset;

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						crsminpower =
						wlc_nphy_rx_noise_lut(pi, (uint8)max_avg_noise)	+
						pi->sromi->noisecaloffset5g;
					}
				}

				delta_crsminpower =
				pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base[0] - crsminpower;

				if (delta_crsminpower >
				pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt)
					delta_crsminpower =
					pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt;
				else if ((delta_crsminpower < 0) && (ABS(delta_crsminpower) >
					pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt))
					delta_crsminpower = (-1) *
					(pi_nphy->nphy_noisecalvars.nphy_max_rxpo_change_lmt);

				crsminpower =
				pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_Base[0] -
				delta_crsminpower;

				PHY_CAL(("CRSMin Power = %d\n", crsminpower));

				phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
					NPHY_crsminpower0_crsminpower0_MASK,
					(crsminpower << NPHY_crsminpower0_crsminpower0_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					(crsminpower << NPHY_crsminpowerl0_crsminpower0_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					(crsminpower << NPHY_crsminpoweru0_crsminpower0_SHIFT));

				crsminpwrthld_20L_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
				crsminpwrthld_20U_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
				pi_nphy->nphy_noisecalvars.crsminpwrthld_20U_AfrNoiseCal[0] =
				crsminpwrthld_20U_stored;
				pi_nphy->nphy_noisecalvars.crsminpwrthld_20L_AfrNoiseCal[0] =
				crsminpwrthld_20L_stored;
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
				/* During Init storing crsmin values for noise mitigation */
				pi->interf->crsminpwrthld_20L_stored = crsminpwrthld_20L_stored;
				pi->interf->crsminpwrthld_20U_stored = crsminpwrthld_20U_stored;
				}
			} /* bounds checking: avg max noise */
		} /* bounds checking: listen gain */
	} /* NREV <= 19 */
}

static void wlc_phy_noise_measure_setup_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	int16 listen_gain_core1, listen_gain_core2;

	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
	/* Enable Noise Cal for 43228 and 43239 to begin with */
	wlc_phy_noise_cal_init_nphy(pi);

	ptrnoisecal->iteration_c0 = 1;
	ptrnoisecal->iteration_c1 = 1;

	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_core1, &listen_gain_core2);
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		ptrnoisecal->listen_rf_gain[0] = listen_gain_core1;
		ptrnoisecal->listen_rf_gain[1] = listen_gain_core2;
	} else {
		ptrnoisecal->listen_rf_gain[0] = MAX(listen_gain_core1, listen_gain_core2);
	}
	/* saving values before noise cal */
	ptrnoisecal->nphy_biq1_gain1_bfrNoiseCal = (uint16) ((phy_utils_read_phyreg(pi,
	NPHY_Core1InitGainCodeB2057)) >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
	ptrnoisecal->nphy_biq0_gain1_bfrNoiseCal = (uint16) (((phy_utils_read_phyreg(pi,
	NPHY_Core1InitGainCodeB2057)) & 0xf0) >> 4);
	ptrnoisecal->nphy_biq1_gain2_bfrNoiseCal = (uint16) ((phy_utils_read_phyreg(pi,
	NPHY_Core2InitGainCodeB2057)) >>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
	ptrnoisecal->nphy_biq0_gain2_bfrNoiseCal = (uint16) (((phy_utils_read_phyreg(pi,
	NPHY_Core2InitGainCodeB2057)) & 0xf0) >> 4);
	ptrnoisecal->nphy_nvar_baseline_offset0_bfrNoiseCal = (int8)(phy_utils_read_phyreg(pi,
	NPHY_gainAdjNoiseVarOffset) >> NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT);
	ptrnoisecal->nphy_nvar_baseline_offset1_bfrNoiseCal = (int8)(phy_utils_read_phyreg(pi,
	NPHY_gainAdjNoiseVarOffset) >> NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT);

	ptrnoisecal->nphy_biq1_gain1_afrNoiseCal = ptrnoisecal->nphy_biq1_gain1_bfrNoiseCal;
	ptrnoisecal->nphy_biq1_gain2_afrNoiseCal = ptrnoisecal->nphy_biq1_gain2_bfrNoiseCal;
	ptrnoisecal->nphy_biq0_gain1_afrNoiseCal = ptrnoisecal->nphy_biq0_gain1_bfrNoiseCal;
	ptrnoisecal->nphy_biq0_gain2_afrNoiseCal = ptrnoisecal->nphy_biq0_gain2_bfrNoiseCal;

	wlc_nphy_deaf_mode(pi, TRUE);

	wlc_phy_noise_fifo_init_nphy(pi);
	ptrnoisecal->nphy_biq1_gain1_afrNoiseCal2 = ptrnoisecal->
		nphy_biq1_gain1_bfrNoiseCal;
	ptrnoisecal->nphy_biq1_gain2_afrNoiseCal2 = ptrnoisecal->
		nphy_biq1_gain2_bfrNoiseCal;
	ptrnoisecal->nphy_biq0_gain1_afrNoiseCal2 = ptrnoisecal->
		nphy_biq0_gain1_bfrNoiseCal;
	ptrnoisecal->nphy_biq0_gain2_afrNoiseCal2 = ptrnoisecal->
		nphy_biq0_gain2_bfrNoiseCal;
	ptrnoisecal->crsminpwrthld_20L_AfrNoiseCal[0] = ptrnoisecal->crsminpwrthld_20L_Base[0];
	ptrnoisecal->crsminpwrthld_20U_AfrNoiseCal[0] = ptrnoisecal->crsminpwrthld_20U_Base[0];

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		ptrnoisecal->crsminpwrthld_20L_AfrNoiseCal[1] =
			ptrnoisecal->crsminpwrthld_20L_Base[1];
		ptrnoisecal->crsminpwrthld_20U_AfrNoiseCal[1] =
			ptrnoisecal->crsminpwrthld_20U_Base[1];
	}
}

static void wlc_phy_noise_fifo_init_nphy(phy_info_t *pi)
{
	uint8 i, j = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_filled = 0;

	FOREACH_CORE(pi, j) {
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j] = 32767;
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j] = 0;
		}
	}

}
#ifdef ENABLE_NOISE_VAR_CHANGE

#define LOG10_BASE_2 53 /* 3.3219280948873623478703194294894 = Q12.4 unsigned format */
#define LOG2_40MHZ  64648 /* 25.253496664211536435092236006426 = Q12.4  unsigned format  */
#define LOG2_20MHZ  62088 /* 24.253496664211536435092236006426 = Q12.4  unsigned format  */
#define LOG2_Z0  14448 /* 5.6438561897747246957406388589788 = Q12.4 format  */
#define LOG2_ADCSCAL  (28 * 2560) /* log2(2^28) = 28  */
#define AWGN_DBM_Q4_FORMAT -2784 /* (-174 * 16)) */
#define NF_DB_Q4_FORMAT 104 /* 6.5 * 16 */
#define ISO_Q4_FORMAT 0
#define DEFAULT_BASELINE_NVAR 524

static void wlc_nphy_noise_measure_computeNf(phy_info_t *pi)
{

	uint8 is_phybw40;
	int16 listen_gain_core1, listen_gain_core2, listen_gain;
	int16 Sum;
	int32 Sum1;
	int16 base_line_noise_var;
	int16 i;
	uint32 bw;
	int32 computednvar = 0;
	int32 nv_offset[26];
	phy_noisecal_t *ptrnoisecal;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	wlc_phy_calc_init_gain_nphy(pi, &listen_gain_core1, &listen_gain_core2);
	listen_gain = MAX(listen_gain_core1, listen_gain_core2);
	if (is_phybw40)
		bw = LOG2_40MHZ;
	else
		bw = LOG2_20MHZ;

	Sum = listen_gain * 16 + AWGN_DBM_Q4_FORMAT + NF_DB_Q4_FORMAT - 480 + ISO_Q4_FORMAT;
	Sum1 = ((int32)(Sum * LOG10_BASE_2) + bw + LOG2_Z0 + LOG2_ADCSCAL) * 32;
	base_line_noise_var = phy_utils_qdiv_roundup(Sum1, 2560, 0);

	for (i = 0; i < 26; i ++) {
		PHY_CAL(("nv_offset_base = %d\n", ptrnoisecal->nv_offset[i]));
		computednvar = ptrnoisecal->nv_offset[i] + ((DEFAULT_BASELINE_NVAR -
		base_line_noise_var) >> 3) + pi->sromi->noisevaroffset;
		if (computednvar > 0)
			nv_offset[i] = computednvar;
		else
			nv_offset[i] = ptrnoisecal->nv_offset[i];
		PHY_CAL(("nv_offset_new = %d\n", nv_offset[i]));
	}
	wlc_phy_table_write_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 26, NPHY_RATE_BASED_NV_OFFSET_START,
	32, &nv_offset[0]);
}
#endif /* ENABLE_NOISE_VAR_CHANGE */

#ifdef ENABLE_LISTEN_GAIN_CHANGE
static void
wlc_phy_noise_measure_chg_listen_gain_nphy(phy_info_t *pi, int8 change_sign, uint8 core)
{
	uint16 currgain_init1, currgain_init2, curgain_rfseq1,  curgain_rfseq2, newgainarray[2];
	uint32 newgainarray_rev19[] = {0, 0};
	uint16 gain_temp = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x106, 16, &curgain_rfseq1);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x107, 16, &curgain_rfseq2);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		newgainarray_rev19[0] = (((uint32) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal)<<14)
			| (curgain_rfseq1 & 0x3fff);
		newgainarray_rev19[1] = (((uint32) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal)<<14)
			| (curgain_rfseq2 & 0x3fff);
	} else {
		newgainarray[0] = (((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal)<<12)
			| (curgain_rfseq1 & 0xfff);
		newgainarray[1] = (((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal)<<12)
			| (curgain_rfseq2 & 0xfff);
	}

	if (core == 0) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (ptrnoisecal->iteration_c0 <= 2) {
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal + (1 * change_sign);

				if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) * 3) <=
				((ptrnoisecal->nphy_biq1_gain1_Base) * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
					((ptrnoisecal->nphy_biq1_gain1_Base * 3) -
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				} else if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) * 3) >=
				((ptrnoisecal->nphy_biq1_gain1_Base) * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
					((ptrnoisecal->nphy_biq1_gain1_Base * 3) +
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				}
			ptrnoisecal->iteration_c0 += 1;
			} else if (ptrnoisecal->iteration_c0 <= 4) {
				ptrnoisecal->nphy_biq0_gain1_afrNoiseCal =
				ptrnoisecal->nphy_biq0_gain1_afrNoiseCal + (1 * change_sign);

				if (((ptrnoisecal->nphy_biq0_gain1_afrNoiseCal) * 3) <=
				((ptrnoisecal->nphy_biq0_gain1_Base) * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq0_gain1_afrNoiseCal =
					((ptrnoisecal->nphy_biq0_gain1_Base * 3) -
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				} else if (((ptrnoisecal->nphy_biq0_gain1_afrNoiseCal) * 3) >=
				((ptrnoisecal->nphy_biq0_gain1_Base) * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq0_gain1_afrNoiseCal =
					((ptrnoisecal->nphy_biq0_gain1_Base * 3) +
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				}
			ptrnoisecal->iteration_c0 += 1;
			}

			if (ptrnoisecal->nphy_biq1_gain1_afrNoiseCal < 0) {
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal = 0;
				ptrnoisecal->nphy_biq0_gain1_afrNoiseCal = 0;
			}

			currgain_init1 =
			        (uint16)phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);

			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
				(((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) << 8) |
				(((uint16) ptrnoisecal->nphy_biq0_gain1_afrNoiseCal) << 4) |
				(currgain_init1 & 0x0f));

			newgainarray_rev19[0] =
				(((uint32) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) << 14) |
				(((uint32) ptrnoisecal->nphy_biq0_gain1_afrNoiseCal) << 10) |
				(curgain_rfseq1 & 0x3ff);

			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal2 = ptrnoisecal->
				nphy_biq1_gain1_afrNoiseCal;
			ptrnoisecal->nphy_biq0_gain1_afrNoiseCal2 = ptrnoisecal->
				nphy_biq0_gain1_afrNoiseCal;

		} else {
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal + (1 * change_sign);

			if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) * 3) <=
			((ptrnoisecal->nphy_biq1_gain1_Base) * 3) -
			(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
				((ptrnoisecal->nphy_biq1_gain1_Base * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
			} else if (((ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) * 3) >=
			((ptrnoisecal->nphy_biq1_gain1_Base) * 3) +
			(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal =
				((ptrnoisecal->nphy_biq1_gain1_Base * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
			}

			if (ptrnoisecal->nphy_biq1_gain1_afrNoiseCal < 0) {
				ptrnoisecal->nphy_biq1_gain1_afrNoiseCal = 0;
			}

			currgain_init1 =
			        (uint16)phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);

			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
				(((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) << 8) |
				(currgain_init1 & 0xff));

			newgainarray[0] =
				(((uint16) ptrnoisecal->nphy_biq1_gain1_afrNoiseCal) << 12) |
				(curgain_rfseq1 & 0xfff);
			ptrnoisecal->nphy_biq1_gain1_afrNoiseCal2 = ptrnoisecal->
				nphy_biq1_gain1_afrNoiseCal;
		}
	} else if (core == 1) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (ptrnoisecal->iteration_c1 <= 2) {
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal + (1 * change_sign);

				if (((ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) * 3) <=
				((ptrnoisecal->nphy_biq1_gain2_Base) * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
					((ptrnoisecal->nphy_biq1_gain2_Base * 3) -
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				} else if (((ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) * 3) >=
				((ptrnoisecal->nphy_biq1_gain2_Base) * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
					((ptrnoisecal->nphy_biq1_gain2_Base * 3) +
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				}
			ptrnoisecal->iteration_c1 += 1;
			} else if (ptrnoisecal->iteration_c1 <= 4) {
				ptrnoisecal->nphy_biq0_gain2_afrNoiseCal =
				ptrnoisecal->nphy_biq0_gain2_afrNoiseCal + (1 * change_sign);

				if (((ptrnoisecal->nphy_biq0_gain2_afrNoiseCal) * 3) <=
				((ptrnoisecal->nphy_biq0_gain2_Base) * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq0_gain2_afrNoiseCal =
					((ptrnoisecal->nphy_biq0_gain2_Base * 3) -
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				} else if (((ptrnoisecal->nphy_biq0_gain2_afrNoiseCal) * 3) >=
				((ptrnoisecal->nphy_biq0_gain2_Base) * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
					ptrnoisecal->nphy_biq0_gain2_afrNoiseCal =
					((ptrnoisecal->nphy_biq0_gain2_Base * 3) +
					(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
				}
			ptrnoisecal->iteration_c1 += 1;
			}

			if ((ptrnoisecal->nphy_biq1_gain2_afrNoiseCal < 0) ||
			(ptrnoisecal->nphy_biq0_gain2_afrNoiseCal < 0)) {
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal = 0;
				ptrnoisecal->nphy_biq0_gain2_afrNoiseCal = 0;
			}

			currgain_init2 =
			        (uint16)phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) << 8) |
			(((uint16) ptrnoisecal->nphy_biq0_gain2_afrNoiseCal) << 4) |
			(currgain_init2 & 0x0f));

			newgainarray_rev19[1] =
				(((uint32) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) << 14) |
				(((uint32) ptrnoisecal->nphy_biq0_gain2_afrNoiseCal) << 10) |
				(curgain_rfseq2 & 0x3ff);
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal2 = ptrnoisecal->
				nphy_biq1_gain2_afrNoiseCal;
			ptrnoisecal->nphy_biq0_gain2_afrNoiseCal2 = ptrnoisecal->
				nphy_biq0_gain2_afrNoiseCal;
		} else {
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal + (1 * change_sign);

			if (((ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) * 3) <=
			((ptrnoisecal->nphy_biq1_gain2_Base) * 3) -
			(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
				((ptrnoisecal->nphy_biq1_gain2_Base * 3) -
				(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
			} else if (((ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) * 3) >=
			((ptrnoisecal->nphy_biq1_gain2_Base) * 3) +
			(ptrnoisecal->nphy_max_listen_gain_change_lmt)) {
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal =
				((ptrnoisecal->nphy_biq1_gain2_Base * 3) +
				(ptrnoisecal->nphy_max_listen_gain_change_lmt))/3;
			}

			if (ptrnoisecal->nphy_biq1_gain2_afrNoiseCal < 0) {
				ptrnoisecal->nphy_biq1_gain2_afrNoiseCal = 0;
			}

			currgain_init2 =
			        (uint16)phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);

			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) << 8) |
			(currgain_init2 & 0xff));

			newgainarray[1] =
				(((uint16) ptrnoisecal->nphy_biq1_gain2_afrNoiseCal) << 12) |
				(curgain_rfseq2 & 0xfff);
			ptrnoisecal->nphy_biq1_gain2_afrNoiseCal2 = ptrnoisecal->
				nphy_biq1_gain2_afrNoiseCal;
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x104, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x105, 16, &curgain_rfseq2);

		newgainarray_rev19[0] = ((uint32)(curgain_rfseq1 & 0xfffc) << 18) |
			newgainarray_rev19[0];
		newgainarray_rev19[1] = ((uint32)(curgain_rfseq2 & 0xfffc) << 18) |
			newgainarray_rev19[1];

		/* init_rxgain */
		gain_temp = (uint16)(newgainarray_rev19[0] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x106, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[0] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x104, 16, &gain_temp);

		gain_temp = (uint16)(newgainarray_rev19[1] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x107, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[1] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x105, 16, &gain_temp);

		/* oclW_rxgain */
		gain_temp = (uint16)(newgainarray_rev19[0] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x198, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[0] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x195, 16, &gain_temp);

		gain_temp = (uint16)(newgainarray_rev19[1] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x199, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[1] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x196, 16, &gain_temp);

		/* oclS_rxgain */
		gain_temp = (uint16)(newgainarray_rev19[0] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a8, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[0] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a5, 16, &gain_temp);

		gain_temp = (uint16)(newgainarray_rev19[1] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a9, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[1] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a6, 16, &gain_temp);

		/* SCD_rxgain */
		gain_temp = (uint16)(newgainarray_rev19[0] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b8, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[0] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b5, 16, &gain_temp);

		gain_temp = (uint16)(newgainarray_rev19[1] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b9, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[1] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b6, 16, &gain_temp);

		/* tx2oclrx_rxgain */
		gain_temp = (uint16)(newgainarray_rev19[0] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c8, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[0] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c5, 16, &gain_temp);

		gain_temp = (uint16)(newgainarray_rev19[1] & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c9, 16, &gain_temp);
		gain_temp = (uint16)((newgainarray_rev19[1] >> 16) & 0xffff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c6, 16, &gain_temp);

		PHY_CAL(("Gain Core 0 = %x: Gain Core1 = %x\n", newgainarray_rev19[0],
			newgainarray_rev19[1]));

	} else {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, newgainarray);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, newgainarray);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, newgainarray);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, newgainarray);
		}
		PHY_CAL(("Gain Core 0 = %x: Gain Core1 = %x\n", newgainarray[0], newgainarray[1]));
	}

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	PHY_CAL(("C0: BiQ0 %x | C1: BiQ0 %x\n",
		(((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057)) & 0xf0) >> 4),
		(((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057)) & 0xf0) >> 4)));
	PHY_CAL(("C0: BiQ1 %x | C1: BiQ1 %x\n",
		((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057)) >> 8),
		((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057)) >> 8)));

}
#endif /* ENABLE_LISTEN_GAIN_CHANGE */

void
wlc_phy_noise_fifo_avg_nphy(phy_info_t *pi, uint32 *avg_noise)
{
#ifdef OLD_NOISE_AVG_SCHEME
	uint8 i, j = 0, cnt = 1;
	uint8 max_min_Idx_1 = 0, max_min_Idx_2 = 0;
	uint32 Min_Min = 65535, Max_Max = 0, Max_Min_2 = 0,  Max_Min_1 = 0, Sum;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
#endif // endif
#ifndef OLD_NOISE_AVG_SCHEME
	wlc_phy_noise_fifo_min_nphy(pi, avg_noise);
	return;
#endif // endif
#ifdef OLD_NOISE_AVG_SCHEME
	FOREACH_CORE(pi, j) {
		Sum = 0;
		cnt = 0;

		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j],
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]));
			Min_Min = MIN(Min_Min,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Max_Min_1 = MAX(Max_Min_1,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Max_Max = MAX(Max_Max,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]);
		}
		Max_Min_2 = 0;
			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if (Max_Min_1 ==
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j])
					max_min_Idx_1 = i;
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if (i != max_min_Idx_1)
					Max_Min_2 = MAX(Max_Min_2,
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if ((Max_Min_2 ==
					pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]) &&
					(i != max_min_Idx_1))
					max_min_Idx_2 = i;
			}

			for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
				if ((i != max_min_Idx_1) && (i != max_min_Idx_2)) {
					if ((pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]
					!= 0) && (pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min
					[i][j] != 32767))
					{
						Sum +=
						pi_nphy->
						nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j];
						cnt ++;
					}
				}
			}

			/* OutOf Six values of MinFifo,Two big values are eliminated
			and averaged out remaining four values of Min-FIFO
			*/
			if (cnt != 0)
				avg_noise[j] = phy_utils_qdiv_roundup(Sum, cnt, 0);
			else
				avg_noise[j] = NPHY_NPWR_MAXLMT_5G + 1;

			PHY_CAL(("Sum = %d: Max_Min_1 = %d: Max_Min_2 = %d"
				" max_min_Idx_1 = %d: max_min_Idx_2 = %d\n", Sum,
				Max_Min_1, Max_Min_2, max_min_Idx_1, max_min_Idx_2));
		}
		PHY_CAL(("Avg_Min_NoisePwr = %d\n", *avg_noise));
#endif /* OLD_NOISE_AVG_SCHEME */
}

#ifndef OLD_NOISE_AVG_SCHEME
static void
wlc_phy_noise_fifo_min_nphy(phy_info_t *pi, uint32 *avg_noise)
{
	uint8 i, j = 0;
	uint32 minpwr = 32767;
	uint32 Sum = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	FOREACH_CORE(pi, j) {
		Sum = 0;
		for (i = 0; i < NPHY_NOISE_PWR_FIFO_DEPTH; i++) {
			PHY_CAL(("I is %d:MIN_FIFO = %d:MAX_FIFO = %d \n", i,
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j],
				pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Max[i][j]));
			minpwr = MIN(minpwr,
			pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j]);
			Sum += pi_nphy->nphy_noisecalvars.nphy_noisepwr_fifo_Min[i][j];
		}
		avg_noise[j] = minpwr;
		avg_noise[j] = phy_utils_qdiv_roundup(Sum, NPHY_NOISE_PWR_FIFO_DEPTH, 0);

	}

}
#endif /* OLD_NOISE_AVG_SCHEME */
#endif /* NOISE_CAL_LCNXNPHY */
void
wlc_phy_cal_init_nphy(phy_info_t *pi)
{
#ifndef WLC_DISABLE_ACI
	wlc_phy_aci_init_nphy(pi);
	wlc_phy_aci_sw_reset_nphy(pi);
#endif // endif
}

static void
wlc_phy_war_force_trsw_to_R_cliplo_nphy(phy_info_t *pi, uint8 core)
{
	if (core == PHY_CORE_0) {
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2056, 0x4);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2056, 0x0060);
		} else {
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2056, 0x1080);
		}
	} else if (core == PHY_CORE_1) {
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2056, 0x4);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2056, 0x0060);
		} else {
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2056, 0x1080);
		}
	}
}

#define M_SOFT_RSSI_CAL     0
#define M_RSSI_CAL_OFFSET	5
static void wlc_phy_elna_gainctrl_workaround(phy_info_t *pi)
{

	uint8 val;
	int8 elna_gain_db[2];
	uint8 elna_gain_bits[2], gain_limits[2];
	uint16 shm_base_ptr, shm_base_addr, swrssi_enable;
	const uint16 rfseq = 0x32;
	const uint16 rfseq1 = 0x30;
	int8 triso;
	int8 elna_bypass_isolation, diff, newdiff, trisoIdx;
	int8 trisoTable[] = {16, 19, 23, 26, 29, 32, 35, 38};
	int8 antswctl;
	val = (CHSPEC_IS2G(pi->radio_chanspec) ?
		pi->u.pi_nphy->elna2g :
		pi->u.pi_nphy->elna5g) * 3 + 9;
	elna_gain_db[0] = val;
	elna_gain_db[1] = val;

	/* update eLNA gain in Gain[12] table */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elna_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elna_gain_db);

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {

		if (CHSPEC_IS2G(pi->radio_chanspec)) {

			antswctl = pi->fem2g->antswctrllut;
		switch (antswctl) {
			case 24 :
				elna_gain_db[0] = pi->sromi->elnabypass2g;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0,
					8, elna_gain_db);
				elna_gain_bits[0] = 0;
				elna_gain_bits[1] = 1;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 2, 0x0,
					8, elna_gain_bits);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
				NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_MASK,
				0x1 <<
				NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
				NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_MASK,
				0x0 <<
				NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1InitGainCodeA2057,
				NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1clipHiGainCodeA2057,
				NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2InitGainCodeA2057,
				NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2clipHiGainCodeA2057,
				NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_MASK,
				0x1 <<
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT);

			gain_limits[0] = 0;
			gain_limits[1] = 35;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 2, 0, 8, gain_limits);
			phy_utils_write_phyreg(pi, NPHY_highpowAntswitchThresh, 18);
				break;
			case 30 :
				phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
					NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_MASK,
					0x0 <<
					NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_SHIFT);
				phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
					NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_MASK,
					0x0 <<
					NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_SHIFT);
				break;
			}

		/* Adjusting cliplo gains based on ELNA BYPASS ISOLATION */

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, (int8 *)elna_gain_db);
	elna_gain_db[0] = pi->sromi->elnabypass2g;
	elna_bypass_isolation = (elna_gain_db[1] - elna_gain_db[0]) & 0xff;
	/* Finding nearest trisoIndex value for given elna bypass isolation */
	triso = 0;
	diff = ABS(elna_bypass_isolation - trisoTable[0]);
	for (trisoIdx = 1; trisoIdx < sizeof(trisoTable); trisoIdx++) {
		newdiff = ABS(elna_bypass_isolation - trisoTable[trisoIdx]);
		if (newdiff <= diff) {
			triso = trisoIdx;
			diff = newdiff;
		}
	}
		switch (triso) {
			case 0:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x224)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x224)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1202)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 1:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x216)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x216)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1502)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 2:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x08)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x08)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 3:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1c02)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 4:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x28)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x28)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1f02)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 5:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x128)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x128)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2202)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 6:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x228)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x228)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2502)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 7:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x328)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x328)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2802)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			default:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
				PHY_REG_LIST_EXECUTE(pi);
				OSL_DELAY(10000);
				break;
		} /* end of switch case */
	} else {
		uint8 core;
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, (int8 *)elna_gain_db);
		elna_gain_db[0] = pi->sromi->elnabypass5g;
		elna_bypass_isolation = (elna_gain_db[1] - elna_gain_db[0]) & 0xff;
		/* Finding nearest trisoIndex value for given elna bypass isolation */
		triso = 0;
		diff = ABS(elna_bypass_isolation - trisoTable[0]);
		for (trisoIdx = 1; trisoIdx < sizeof(trisoTable); trisoIdx++) {
			newdiff = ABS(elna_bypass_isolation - trisoTable[trisoIdx]);
			if (newdiff <= diff) {
				triso = trisoIdx;
				diff = newdiff;
			}
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elna_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elna_gain_db);
		elna_gain_bits[0] = 0;
		elna_gain_bits[1] = 1;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 2, 0x0,
			8, elna_gain_bits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 2, 0x0,
			8, elna_gain_bits);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
			NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_MASK,
			0x0 <<
			NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu2g_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_swCtrlLUTConfig,
			NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_MASK,
			0x1 <<
			NPHY_REV19_swCtrlLUTConfig_muxExtLnaGainOnPu5g_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2InitGainCodeA2057,
			NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1InitGainCodeA2057,
			NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreInitGainCodeA2057_initExtLnaIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2clipHiGainCodeA2057,
			NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1clipHiGainCodeA2057,
			NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiextLnaIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core2clipmdGainCodeA2057,
			NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_REV19_Core1clipmdGainCodeA2057,
			NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_MASK,
			0x1 <<
			NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdextLnaIndex_SHIFT);

		/* Adjusting cliplo gains based on ELNA BYPASS ISOLATION */
		FOREACH_CORE(pi, core) {
		switch (triso) {
			case 0:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x204);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1202);
				break;
			case 1:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x214);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1502);
				break;
			case 2:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x206);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1902);
				break;
			case 3:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x216);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1c02);
				break;
			case 4:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x226);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1f02);
				break;
			case 5:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x226);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x18);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2202);
				break;
			case 6:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x226);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x18);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2502);
				break;
			case 7:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x226);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x38);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2802);
				break;
			default:
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeA2057:
				NPHY_Core2cliploGainCodeA2057, 0x206);
				phy_utils_write_phyreg(pi,
				(core == 0) ? NPHY_Core1cliploGainCodeB2057:
				NPHY_Core2cliploGainCodeB2057, 0x08);
				phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1902);
				OSL_DELAY(10000);
				break;
				}
		}
		/*  */
		phy_utils_mod_phyreg(pi,  NPHY_Core1cliploGainCodeB2057,
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_MASK,
			0x0 <<
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_Core1cliploGainCodeB2057,
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_MASK,
			0x1 <<
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_SHIFT);
		/*  */
		phy_utils_mod_phyreg(pi,  NPHY_Core2cliploGainCodeB2057,
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_MASK,
			0x0 <<
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrTxIndex_SHIFT);
		phy_utils_mod_phyreg(pi,  NPHY_Core2cliploGainCodeB2057,
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_MASK,
			0x1 <<
			NPHY_REV19_CorecliploGainCodeB2057_clip1loTrRxIndex_SHIFT);

		gain_limits[0] = 0;
		gain_limits[1] = 18;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 2, 0, 8, gain_limits);
		}

		if (pi->fem2g->antswctrllut == 24) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x10F, 16, &rfseq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x197, 16, &rfseq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a7, 16, &rfseq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b7, 16, &rfseq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c7, 16, &rfseq);
			phy_utils_write_phyreg(pi, NPHY_pktgainSettleLen, 0x64);
			wlc_phy_resetcca_nphy(pi);
		} else {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x10F, 16, &rfseq1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x197, 16, &rfseq1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1a7, 16, &rfseq1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1b7, 16, &rfseq1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x1c7, 16, &rfseq1);
			phy_utils_write_phyreg(pi, NPHY_pktgainSettleLen, 0x40);
			wlc_phy_resetcca_nphy(pi);
		}
		/* enabling ucode base swrssi scheme and dcloop oscillation workaround scheme
		 * XXX Restrict this to MFGTEST only for now
		 */
		shm_base_ptr = wlapi_bmac_read_shm(pi->sh->physhim, M_LCNXN_BLK_PTR);
		shm_base_addr = wlapi_bmac_read_shm(pi->sh->physhim,
			(shm_base_ptr + M_RSSI_CAL_OFFSET)*2);
		swrssi_enable = wlapi_bmac_read_shm(pi->sh->physhim,
			(shm_base_addr + M_SOFT_RSSI_CAL)*2);
		/* should OR with 1 for enabling ucode rssi scheme, 2 for dcloop oscillation
		* and 3 for both
		*/
		swrssi_enable = swrssi_enable | 2;
		wlapi_bmac_write_shm(pi->sh->physhim, (shm_base_addr + M_SOFT_RSSI_CAL)*2,
			swrssi_enable);
	}
}

uint16 wlc_phy_gain_from_code(phy_info_t *pi, uint8 type, uint8 core_num)
{
	uint16 regA = 0x0000, regB = 0x0000;
	uint16 elnaGain, lna1Gain, lna2Gain, mixGain, vgaGain;
	uint16 biq0Gain, biq1Gain;
	uint16 tbl_elna[2], tbl_lna1[6], tbl_lna2[7], tbl_mixtia[10], tbl_vga[11];
	uint16 tbl_biq0[7], tbl_biq1[10];
	uint16 totalGain;
	uint16 tblgain_addr;

	switch (type) {
	case NPHY_gainType_HI :
		if (core_num == 0) {
			regA = phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeB2057);
		} else {
			regA = phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeB2057);
		}
		break;
	case NPHY_gainType_MD :
		if (core_num == 0) {
			regA = phy_utils_read_phyreg(pi, NPHY_Core1clipmdGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core1clipmdGainCodeB2057);
		} else {
			regA = phy_utils_read_phyreg(pi, NPHY_Core2clipmdGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core2clipmdGainCodeB2057);
		}
		break;
	case NPHY_gainType_LO :
		if (core_num == 0) {
			regA = phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeB2057);
		} else {
			regA = phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeB2057);
		}
		break;
	case NPHY_gainType_INIT :
		if (core_num == 0) {
			regA = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		} else {
			regA = phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
			regB = phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		}
		break;
	}
		/* extract the gain idx */
	elnaGain = regA & 0x1;
	lna1Gain = (regA & 0xe) >> 1;
	lna2Gain = (regA & 0x70) >> 4;
	mixGain = (regA & 0x780) >> 7;
	vgaGain = (regA & 0xf000) >> 12;

	biq0Gain = (regB & 0x00f0) >> 4;
	biq1Gain = (regB & 0x0f00) >> 8;

	tblgain_addr = (core_num == 0) ? NPHY_TBL_ID_GAIN1 :
		NPHY_TBL_ID_GAIN2;
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_elna), 0, 16,
		tbl_elna);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_lna1), 8, 16,
		tbl_lna1);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_lna2), 16, 16,
		tbl_lna2);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_mixtia), 32, 16,
		tbl_mixtia);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_vga), 80, 16,
		tbl_vga);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_biq0), 96, 16,
		tbl_biq0);
	wlc_phy_table_read_nphy(pi, tblgain_addr, ARRAYSIZE(tbl_biq1), 112, 16,
		tbl_biq1);

	totalGain = tbl_elna[elnaGain]+ tbl_lna1[lna1Gain]+ tbl_lna2[lna2Gain]+ tbl_mixtia[mixGain]+
		tbl_vga[vgaGain]+ tbl_biq0[biq0Gain]+ tbl_biq1[biq1Gain];

	return (totalGain);
}

static void wlc_phy_backoff_initgain_elna(phy_info_t *pi)
{
	int16 delta_backoff, init_backoff;
	uint16 currgain_init1, currgain_init2, curgain_rfseq1,  curgain_rfseq2, newgainarray[2];
	uint16 curgain_rfseq1_ocl1, curgain_rfseq2_ocl1, curgain_rfseq1_ocl2, curgain_rfseq2_ocl2;
	uint16 curgain_rfseq1_ocl3, curgain_rfseq2_ocl3, curgain_rfseq1_ocl4, curgain_rfseq2_ocl4;
	uint16 newgainarray_ocl1[2], newgainarray_ocl2[2];
	uint16 newgainarray_ocl3[2], newgainarray_ocl4[2];

	phy_info_nphy_t *pi_nphy = NULL;
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
			(CHSPEC_IS2G(pi->radio_chanspec))) {
			int16 new_lna2_gain1, new_lna2_gain2;
			uint16 lna2_gain1, lna2_gain2;
			pi_nphy = pi->u.pi_nphy;
			init_backoff = pi_nphy->elna2g;

		lna2_gain1 =
		        (uint16)((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057)) & 0x70);
		lna2_gain2 =
		        (uint16)((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057)) & 0x70);

		lna2_gain1 = ((uint16) lna2_gain1 >>4);
		lna2_gain2 = ((uint16) lna2_gain2 >>4);
		/* linear mapping from elna2g/5g value to backoff of biq1 */
		/* elna2g/5g = 0 denotes 9 dB backoff, and so biq1 needs to reduce by 3 ticks */
		/* elna2g/5g = 1 denotes 12 dB backoff, and so biq1 needs to reduce by 4 ticks */
		delta_backoff = init_backoff + 3;

		new_lna2_gain1 = (int16) lna2_gain1 - delta_backoff;
		new_lna2_gain2 = (int16) lna2_gain2 - delta_backoff;
		if (new_lna2_gain1 < 0)
			new_lna2_gain1 = 0;
		if (new_lna2_gain2 < 0)
			new_lna2_gain2 = 0;
		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
			(((uint16) new_lna2_gain1) <<4) | (currgain_init1 & 0xff8f));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
			(((uint16) new_lna2_gain2) <<4) | (currgain_init2 & 0xff8f));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_lna2_gain1)<<3) | (curgain_rfseq1 & 0xffc7);
		newgainarray[1] = (((uint16) new_lna2_gain2)<<3) | (curgain_rfseq2 & 0xffc7);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

		/* reading & writing to ocl rfseq gain address */
			wlc_phy_table_read_nphy(pi, 7, 1, 0x198, 16, &curgain_rfseq1_ocl1);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x199, 16, &curgain_rfseq2_ocl1);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1a8, 16, &curgain_rfseq1_ocl2);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1a9, 16, &curgain_rfseq2_ocl2);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1b8, 16, &curgain_rfseq1_ocl3);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1b9, 16, &curgain_rfseq2_ocl3);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1c8, 16, &curgain_rfseq1_ocl4);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1c9, 16, &curgain_rfseq2_ocl4);

			newgainarray_ocl1[0] = (((uint16) new_lna2_gain1)<<3)
						| (curgain_rfseq1_ocl1 & 0xffc7);
			newgainarray_ocl1[1] = (((uint16) new_lna2_gain2)<<3)
						| (curgain_rfseq2_ocl1 & 0xffc7);
			newgainarray_ocl2[0] = (((uint16) new_lna2_gain1)<<3)
						| (curgain_rfseq1_ocl2 & 0xffc7);
			newgainarray_ocl2[1] = (((uint16) new_lna2_gain2)<<3)
						| (curgain_rfseq2_ocl2 & 0xffc7);
			newgainarray_ocl3[0] = (((uint16) new_lna2_gain1)<<3)
						| (curgain_rfseq1_ocl3 & 0xffc7);
			newgainarray_ocl3[1] = (((uint16) new_lna2_gain2)<<3)
						| (curgain_rfseq2_ocl3 & 0xffc7);
			newgainarray_ocl4[0] = (((uint16) new_lna2_gain1)<<3)
						| (curgain_rfseq1_ocl4 & 0xffc7);
			newgainarray_ocl4[1] = (((uint16) new_lna2_gain2)<<3)
						| (curgain_rfseq2_ocl4 & 0xffc7);

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16,
				newgainarray_ocl1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16,
				newgainarray_ocl2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16,
				newgainarray_ocl3);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16,
				newgainarray_ocl4);

		} else  {
		int16 new_biq1_gain1, new_biq1_gain2;
		uint16 biq1_gain1, biq1_gain2;

		pi_nphy = pi->u.pi_nphy;
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			init_backoff = pi_nphy->elna2g;
		} else {
			init_backoff = pi_nphy->elna5g;
		}

		biq1_gain1 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		biq1_gain2 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);

		/* linear mapping from elna2g/5g value to backoff of biq1 */
		/* elna2g/5g = 0 denotes 9 dB backoff, and so biq1 needs to reduce by 3 ticks */
		/* elna2g/5g = 1 denotes 12 dB backoff, and so biq1 needs to reduce by 4 ticks */
		delta_backoff = init_backoff + 3;

		new_biq1_gain1 = (int16) biq1_gain1 - delta_backoff;
		new_biq1_gain2 = (int16) biq1_gain2 - delta_backoff;

		if (new_biq1_gain1 < 0)
			new_biq1_gain1 = 0;
		if (new_biq1_gain2 < 0)
			new_biq1_gain2 = 0;

		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
			(((uint16) new_biq1_gain1) <<8) | (currgain_init1 & 0xff));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) new_biq1_gain2) <<8) | (currgain_init2 & 0xff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_biq1_gain1)<<12) | (curgain_rfseq1 & 0xfff);
		newgainarray[1] = (((uint16) new_biq1_gain2)<<12) | (curgain_rfseq2 & 0xfff);

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* init gain code is split into two locations in rfseq for 4324 */
			newgainarray[0] = (((uint16) new_biq1_gain1)<< 14) |
				(curgain_rfseq1 & 0x3fff);
			newgainarray[1] = (((uint16) new_biq1_gain2)<< 14) |
				(curgain_rfseq2 & 0x3fff);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

			/* in tcl code, 0x104 and 0x15 loactions hold newgainarray << 16 */
			/* in driver since uint16 is used, rewrite the shifts */
			newgainarray[0] = ((uint16)new_biq1_gain1 >> 2);
			newgainarray[1] = ((uint16)new_biq1_gain2 >> 2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x104, 16, newgainarray);

		} else  {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
		}

		/* reading & writing to ocl rfseq gain address */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {

			wlc_phy_table_read_nphy(pi, 7, 1, 0x198, 16, &curgain_rfseq1_ocl1);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x199, 16, &curgain_rfseq2_ocl1);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1a8, 16, &curgain_rfseq1_ocl2);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1a9, 16, &curgain_rfseq2_ocl2);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1b8, 16, &curgain_rfseq1_ocl3);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1b9, 16, &curgain_rfseq2_ocl3);

			wlc_phy_table_read_nphy(pi, 7, 1, 0x1c8, 16, &curgain_rfseq1_ocl4);
			wlc_phy_table_read_nphy(pi, 7, 1, 0x1c9, 16, &curgain_rfseq2_ocl4);

			/* 43239 */
			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				newgainarray_ocl1[0] = (((uint16) new_biq1_gain1)<<12)
							| (curgain_rfseq1_ocl1 & 0xfff);
				newgainarray_ocl1[1] = (((uint16) new_biq1_gain2)<<12)
							| (curgain_rfseq2_ocl1 & 0xfff);
				newgainarray_ocl2[0] = (((uint16) new_biq1_gain1)<<12)
							| (curgain_rfseq1_ocl2 & 0xfff);
				newgainarray_ocl2[1] = (((uint16) new_biq1_gain2)<<12)
							| (curgain_rfseq2_ocl2 & 0xfff);
				newgainarray_ocl3[0] = (((uint16) new_biq1_gain1)<<12)
							| (curgain_rfseq1_ocl3 & 0xfff);
				newgainarray_ocl3[1] = (((uint16) new_biq1_gain2)<<12)
							| (curgain_rfseq2_ocl3 & 0xfff);
				newgainarray_ocl4[0] = (((uint16) new_biq1_gain1)<<12)
							| (curgain_rfseq1_ocl4 & 0xfff);
				newgainarray_ocl4[1] = (((uint16) new_biq1_gain2)<<12)
							| (curgain_rfseq2_ocl4 & 0xfff);
			} else { /* 4324x */
				newgainarray_ocl1[0] = (((uint16) new_biq1_gain1)<<14)
							| (curgain_rfseq1_ocl1 & 0x3fff);
				newgainarray_ocl1[1] = (((uint16) new_biq1_gain2)<<14)
							| (curgain_rfseq2_ocl1 & 0x3fff);
				newgainarray_ocl2[0] = (((uint16) new_biq1_gain1)<<14)
							| (curgain_rfseq1_ocl2 & 0x3fff);
				newgainarray_ocl2[1] = (((uint16) new_biq1_gain2)<<14)
							| (curgain_rfseq2_ocl2 & 0x3fff);
				newgainarray_ocl3[0] = (((uint16) new_biq1_gain1)<<14)
							| (curgain_rfseq1_ocl3 & 0x3fff);
				newgainarray_ocl3[1] = (((uint16) new_biq1_gain2)<<14)
							| (curgain_rfseq2_ocl3 & 0x3fff);
				newgainarray_ocl4[0] = (((uint16) new_biq1_gain1)<<14)
							| (curgain_rfseq1_ocl4 & 0x3fff);
				newgainarray_ocl4[1] = (((uint16) new_biq1_gain2)<<14)
							| (curgain_rfseq2_ocl4 & 0x3fff);
			}

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16,
				newgainarray_ocl1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16,
				newgainarray_ocl2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16,
				newgainarray_ocl3);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16,
				newgainarray_ocl4);

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			uint16 temp[2] = {0, 0};
			temp[0] = new_biq1_gain1 >> 2;
			temp[1] = new_biq1_gain1 >> 2;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x195, 16,
				temp);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a5, 16,
				temp);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b5, 16,
				temp);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c5, 16,
				temp);
			}
		}
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		int16 new_hpvga_gain1, new_hpvga_gain2;
		uint16 hpvga_gain1, hpvga_gain2;

		pi_nphy = pi->u.pi_nphy;
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			init_backoff = pi_nphy->elna2g;
		} else {
			init_backoff = pi_nphy->elna5g;
		}

		hpvga_gain1 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056))
	                        >>NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
		hpvga_gain2 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056))
	                        >>NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);

		/* linear mapping from elna2g/5g value to backoff of hpvga */
		/* elna2g/5g = 0 denotes 6 dB backoff, and so hpvga needs to reduce by 2 ticks */
		/* elna2g/5g = 1 denotes 9 dB backoff, and so hpvga needs to reduce by 3 ticks */
		delta_backoff = init_backoff +2;
		new_hpvga_gain1 = (int16) hpvga_gain1 - delta_backoff;
		new_hpvga_gain2 = (int16) hpvga_gain2 - delta_backoff;

		if (new_hpvga_gain1 < 0)
			new_hpvga_gain1 = 0;
		if (new_hpvga_gain2 < 0)
			new_hpvga_gain2 = 0;

		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
			(((uint16) new_hpvga_gain1) <<12) | (currgain_init1 & 0xfff));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
			(((uint16) new_hpvga_gain2) <<12) | (currgain_init2 & 0xfff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_hpvga_gain1)<<12) | (curgain_rfseq1 & 0xfff);
		newgainarray[1] = (((uint16) new_hpvga_gain2)<<12) | (curgain_rfseq2 & 0xfff);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_war_txchain_upd_nphy(phy_info_t *pi, uint8 txchain)
{
	uint8  txchain0, txchain1;

	/* PR 62564 WAR: For the txchain that is absent:
	   Set TR switch to 'R' for cliplogaincode
	   Decrease cliplogain: ~15 dB lower than clipmdgain for G-band
	   Decrease cliplogain: ~10 dB lower than clipmdgain for A-band
	*/
	txchain0 = txchain & 0x1;
	txchain1 = (txchain & 0x2) >> 1;
	if (!txchain0) {
		wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_0);
	}

	if (!txchain1) {
		wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_1);
	}
}

void
wlc_phy_workarounds_nphy_20671(phy_info_t *pi)
{

	uint16 rx_temp = 0;
	uint16 rx_bcap_offset_20 = 0;
	int16 rx_bcap_offset_40 = 0;
	uint16 rccal_rx20_bcap[NPHY_CORE_NUM];
	uint16 rccal_rx40_bcap[NPHY_CORE_NUM];
	uint16 rx_scap_offset_20 = 0;
	int16 rx_scap_offset_40 = 0;
	uint16 rccal_rx20_scap[NPHY_CORE_NUM];
	uint16 rccal_rx40_scap[NPHY_CORE_NUM];
	uint16 rx_hpc_offset_20 = 0;
	uint16 rx_hpc_offset_40 = 0;
	uint16 rccal_rx20_hpc[NPHY_CORE_NUM];
	uint16 rccal_rx40_hpc[NPHY_CORE_NUM];
	uint32 rx20_lpf_rc_lut = 0;
	uint32 rx40_lpf_rc_lut = 0;
	int coreNum;
	uint16 tx_lpf_bw_ofdm_20mhz[NPHY_CORE_NUM];
	uint16 tx_lpf_bw_ofdm_40mhz[NPHY_CORE_NUM];
	uint16 rccal_tx20_11b_bcap[NPHY_CORE_NUM];
	uint16 rccal_tx20_11b_scap[NPHY_CORE_NUM];
	uint16 rccal_tx20_11n_bcap[NPHY_CORE_NUM];
	uint16 rccal_tx20_11n_scap[NPHY_CORE_NUM];
	uint16 rccal_tx40_11n_bcap[NPHY_CORE_NUM];
	uint16 rccal_tx40_11n_scap[NPHY_CORE_NUM];
	bool   rccal_ovrd = FALSE;
	uint8 local_rc_cal_en;
	uint16 rx2tx_lpf_rc_lut_tx20_11b = 0;
	uint16 rx2tx_lpf_rc_lut_tx20_11n = 0;
	uint16 rx2tx_lpf_rc_lut_tx40_11n = 0;
	uint16 tx_lpf_bw_11b[NPHY_CORE_NUM];
	uint16 rx_lpf_bw_20mhz[NPHY_CORE_NUM];	/* 4324 addition --> init lpf bw */
	uint16 rx_lpf_bw_40mhz[NPHY_CORE_NUM];	/* 4324 addition --> init lpf bw */
	uint8 adc_rc_map[] = {14, 15, 0, 1, 5, 3, 7, 4, 9, 9, 8, 9, 10, 11, 12, 13};
	/* check phy_bw */
	uint8 is_phybw40 = 0;
	phy_info_nphy_t *pi_nphy = NULL;
	uint16 local_rc;
	uint16 temp1;
	uint16 temp2;

	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	pi_nphy = pi->u.pi_nphy;
	FOREACH_CORE(pi, coreNum) {
		rx_lpf_bw_20mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
			pi, (0x150 + coreNum * 0x10));
		rx_lpf_bw_40mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
			pi, (0x151 + coreNum * 0x10));
	}

	temp1 = (phy_utils_read_radioreg(pi, RADIO_20671_RCCAL_LOGIC2_CORE0) & 0xf);
	temp2 = (phy_utils_read_radioreg(pi, RADIO_20671_RCCAL_LOGIC2_CORE1) & 0xf);

	phy_utils_mod_radioreg(pi, RADIO_20671_OVR1, 0x200, 0x200);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR1, 0x80, 0x80);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR17, 0x200, 0x200);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR17, 0x80, 0x80);

	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_RC_CORE0, 0xf, adc_rc_map[temp1]);
	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_RC_CORE0, 0xf << 4, adc_rc_map[temp1] << 4);
	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_RC_CORE1, 0xf, adc_rc_map[temp2]);
	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_RC_CORE1, 0xf << 4, adc_rc_map[temp2] << 4);

	FOREACH_CORE(pi, coreNum) {
		rccal_tx20_11b_bcap[coreNum] = pi_nphy->rccal_capval[coreNum * 3];
		rccal_tx20_11b_scap[coreNum] = pi_nphy->rccal_capval[(coreNum * 3) + 1];

		/* LPF overrides */
		/* FIXME 4324 : these lpf b/w (for cck/ofdm 20Mhz Vs 40Mhz modes)
		 * need to revisit based on SM/ACPR & OOB emission tests
		 */
		tx_lpf_bw_11b[coreNum] = 1; /* 12.5Mhz bw : ACPR tweak for bphy */
		tx_lpf_bw_ofdm_20mhz[coreNum] = 4; /* 50Mhz */
		tx_lpf_bw_ofdm_40mhz[coreNum] = 5; /* 80Mhz */

		/* Change the analog LPF BW to 80 MHz to 80 MHz for 4324 B0, in 2G.
		 * This was done as part of SM experiments. We wanted to make sure
		 * that analog baseband is wide enough to let the "pre-distorted"
		 * spectra pass through to the RF.
		 */
		if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) &&
			CHSPEC_IS2G(pi->radio_chanspec)) {
				tx_lpf_bw_ofdm_20mhz[coreNum] = 5;
		}

		/* WAR for issue HW43242-61. Change bphy filter bandwidth to
		 * same as OFDM filter bandwidth to ensure better LOFT
		 */
		if (pi_nphy->nphy_cck_filtbw_war_en == TRUE) {
			tx_lpf_bw_11b[coreNum] = tx_lpf_bw_ofdm_20mhz[coreNum];
		}

		rccal_tx20_11n_bcap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum], 0x1f);
		rccal_tx20_11n_scap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum], 0x1f);
		rccal_tx40_11n_bcap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum], 0x1f);
		rccal_tx40_11n_scap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum], 0x1f);
		rccal_rx20_bcap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
					+ rx_bcap_offset_20, 0x1f);
		rccal_rx20_scap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum]
					+ rx_scap_offset_20, 0x1f);
		rccal_rx40_bcap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
					+ rx_bcap_offset_40, 0x1f);
		rccal_rx40_scap[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_scap[coreNum]
					+ rx_scap_offset_40, 0x1f);
		rccal_rx20_hpc[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
					+ rx_hpc_offset_20, 0x1f);
		rccal_rx40_hpc[coreNum] =
			(uint16) MIN((int16)rccal_tx20_11b_bcap[coreNum]
					+ rx_hpc_offset_40, 0x1f);
	}
	rccal_ovrd = TRUE;
		if (rccal_ovrd) {
			/* Write the rccal overrides values for bcap and scap along
			 * with lpf_bw_ctl into the RFSeq table
			 */
			local_rc_cal_en = 1;
			FOREACH_CORE(pi, coreNum) {
				/* Read the rx2tx_lpf_rc_lut lpf_bw_ctl values from the
				 * RFSeq table and insert the rccal bcap and scap values
				 * at the right locations
				 */

				/* FIXME4324 For the luts below, the bit width has
				 * increased (from 16b to 32b). However, making them as
				 * 32b wide will hog the code memory (considering the
				 * fact that local_rc_cal_en is irrelavent (after here)
				 * for RFseq table write). Can we simply go ahead with
				 * existing variable definitions? CHECK!!
				 */
				rx2tx_lpf_rc_lut_tx20_11b =
					(uint16)((local_rc_cal_en << 25) |
					(rccal_rx20_hpc[coreNum] << 13) |
				        (rccal_tx20_11b_bcap[coreNum] << 8) |
				        (rccal_tx20_11b_scap[coreNum] << 3) |
					tx_lpf_bw_11b[coreNum]);
				rx2tx_lpf_rc_lut_tx20_11n =
					(uint16)((local_rc_cal_en << 25) |
					(rccal_rx20_hpc[coreNum] << 13) |
				        (rccal_tx20_11n_bcap[coreNum] << 8) |
				        (rccal_tx20_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_20mhz[coreNum]);
				rx2tx_lpf_rc_lut_tx40_11n =
					(uint16)((local_rc_cal_en << 25) |
					(rccal_rx40_hpc[coreNum] << 13) |
				        (rccal_tx40_11n_bcap[coreNum] << 8) |
				        (rccal_tx40_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_40mhz[coreNum]);
				rx20_lpf_rc_lut = (local_rc_cal_en << 25) |
					(rccal_rx20_hpc[coreNum] << 13) |
				        (rccal_rx20_bcap[coreNum] << 8) |
				        (rccal_rx20_scap[coreNum] << 3) |
					rx_lpf_bw_20mhz[coreNum];
				rx40_lpf_rc_lut = (local_rc_cal_en << 25) |
					(rccal_rx40_hpc[coreNum] << 13) |
				        (rccal_rx40_bcap[coreNum] << 8) |
				        (rccal_rx40_scap[coreNum] << 3) |
					rx_lpf_bw_40mhz[coreNum];

				/* Write the rccal overrides values for bcap and scap
				 * along with lpf_bw_ctl into the RFSeq table
				 */

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x152 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11b);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x153 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x154  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x155 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11b);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x156 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x157  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x158 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x159 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);

				/* in tcl we are doing rx2tx_lpf_rc_lut_tx20_11b >> 16 */
				/* since our rx2tx_lpf_rc_lut_tx20_11b is 16 bits */
				/* We are doing in this round about way of */
				/*  ((local_rc_cal_en << 25 ) >> 16) 8 */

				local_rc  = (uint16)local_rc_cal_en << 9;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x352 + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x353 + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x354  + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x355 + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x356 + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x357  + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x358 + coreNum * 0x10,
				                         16, &local_rc);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x359 + coreNum * 0x10,
				                         16, &local_rc);

				/* Writing rx side tables */
				rx_temp = (rx20_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x150 + coreNum * 0x10,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx20_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x350 + coreNum * 0x10,
				                         16, &rx_temp);
				rx_temp = (uint16)(rx40_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x151 + coreNum * 0x10,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx40_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x351 + coreNum * 0x10,
				                         16, &rx_temp);
				/* OCL Wake */
				rx_temp = (uint16)(rx20_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x190 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx20_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x370 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)(rx40_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x191 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx40_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x371 + coreNum * 0x2,
				                         16, &rx_temp);
				/* OCL Sleep */
				rx_temp = (uint16)(rx20_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1A0 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx20_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x380 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)(rx40_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1A1 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx40_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x381 + coreNum * 0x2,
				                         16, &rx_temp);
				/* SCD */
				rx_temp = (uint16)(rx20_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1B0 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx20_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x390 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)(rx40_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1B1 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx40_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x391 + coreNum * 0x2,
				                         16, &rx_temp);
				/* tx2oclrx */
				rx_temp = (uint16)(rx20_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1C0 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx20_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x3A0 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)(rx40_lpf_rc_lut & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x1C1 + coreNum * 0x2,
				                         16, &rx_temp);
				rx_temp = (uint16)((rx40_lpf_rc_lut >> 16) & 0x0ffff);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x3A1 + coreNum * 0x2,
				                         16, &rx_temp);
				/* PR 84677 (43228a0: 11b uses 40dupag values)
				 * For 20mhz, we can always hack dupag for 20mhz_11b
				 * Also needed for 53572 & 4324
				 */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
					(!is_phybw40)) {
					wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10,
						16, &rx_temp);
					rx_temp = (rx_temp & 0xff8) |
						tx_lpf_bw_11b[coreNum];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10,
						16, &rx_temp);
				}
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
					0x155 + coreNum * 0x10,
					16, &rx_temp);
				rx_temp = (rx_temp & 0xff8) |
					tx_lpf_bw_ofdm_40mhz[coreNum];
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
					0x155 + coreNum * 0x10,
					16, &rx_temp);
		}
	}
}

void
wlc_phy_workarounds_nphy(phy_info_t *pi)
{
	uint8 rfseq_rx2tx_events[] = {
		NPHY_RFSEQ_CMD_NOP,
		NPHY_RFSEQ_CMD_RXG_FBW,
		NPHY_RFSEQ_CMD_TR_SWITCH,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_RFSEQ_CMD_RXPD_TXPD,
		NPHY_RFSEQ_CMD_TX_GAIN,
		NPHY_RFSEQ_CMD_EXT_PA
	};
	uint8 rfseq_rx2tx_dlys[] = {8, 6, 6, 2, 4, 60, 1};
	uint8 rfseq_tx2rx_events[] = {
		NPHY_RFSEQ_CMD_NOP,
		NPHY_RFSEQ_CMD_EXT_PA,
		NPHY_RFSEQ_CMD_TX_GAIN,
		NPHY_RFSEQ_CMD_RXPD_TXPD,
		NPHY_RFSEQ_CMD_TR_SWITCH,
		NPHY_RFSEQ_CMD_RXG_FBW,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS
	};
	uint8 rfseq_tx2rx_dlys[] = {8, 6, 2, 4, 4, 6, 1};
	uint8 rfseq_tx2rx_events_rev3[] = {
		NPHY_REV3_RFSEQ_CMD_EXT_PA,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_tx2rx_dlys_rev3[] = {8, 4, 4, 4, 4, 6, 1};
	uint8 rfseq_tx2rx_dlys_ext_pa[] = {70, 4, 4, 4, 4, 6, 1};
	uint8 rfseq_rx2tx_events_rev3[] = {
		NPHY_REV3_RFSEQ_CMD_NOP,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TX_GAIN,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_EXT_PA,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_rx2tx_dlys_rev3[] = {8, 6, 6, 4, 4, 18, 42, 1, 1};

	bool ext_pa_ana_2g = ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_ANAPACTRL_2G) != 0);
	bool ext_pa_ana_5g = ((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
		BFL2_ANAPACTRL_5G) != 0);

	uint8 rfseq_rx2tx_events_rev3_ipa[] = {
		NPHY_REV3_RFSEQ_CMD_NOP,
		NPHY_REV3_RFSEQ_CMD_RXG_FBW,
		NPHY_REV3_RFSEQ_CMD_TR_SWITCH,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_RXPD_TXPD,
		NPHY_REV3_RFSEQ_CMD_TX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_RXRX_BIAS,
		NPHY_REV3_RFSEQ_CMD_INT_PA_PU,
		NPHY_REV3_RFSEQ_CMD_END
	};
	uint8 rfseq_rx2tx_dlys_rev3_ipa[] = {8, 6, 6, 4, 4, 16, 43, 1, 1};

	uint32 leg_data_weights, ht_data_weights, nss1_data_weights, stbc_data_weights;
	uint8 chan_freq_range = 0;
	const uint16 dac_control = 0x0002;
	uint16 aux_adc_vmid_rev7_core0[] = {0x8e, 0x96, 0x96, 0x96};
	uint16 aux_adc_vmid_rev7_core1[] = {0x8f, 0x9f, 0x9f, 0x96};
	uint16 aux_adc_vmid_rev4[] = {0xa2, 0xb4, 0xb4, 0x89};
	uint16 aux_adc_vmid_rev3[] = {0xa2, 0xb4, 0xb4, 0x89};
	uint16 *aux_adc_vmid;
	uint16 aux_adc_gain_rev7_core0[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_gain_rev7_core1[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_gain_rev4[] = {0x02, 0x02, 0x02, 0x00};
	uint16 aux_adc_gain_rev3[] = {0x02, 0x02, 0x02, 0x00};
	uint16 *aux_adc_gain;
	const uint16 sk_adc_vmid[] = {0xb4, 0xb4, 0xb4, 0x24};
	const uint16 sk_adc_gain[] = {0x02, 0x02, 0x02, 0x02};
	uint16 aux_adc_vmid_rev9_core0[] = {0x86, 0xb4, 0xb4, 0x88};
	uint16 aux_adc_vmid_rev9_core1[] = {0x90, 0xb4, 0xb4, 0x8c};
	uint16 aux_adc_gain_rev9[] = {0x02, 0x02, 0x02, 0x0};
	uint16 aux_adc_vmid_rev11_core0[] = {0x8e, 0x96, 0x96, 0x88};
	uint16 aux_adc_vmid_rev11_core1[] = {0x8f, 0x9f, 0x9f, 0x8c};
	uint16 aux_adc_gain_rev11[] = {0x02, 0x02, 0x02, 0x0};
	int32  min_nvar_val = 0x18d;
	const int32  min_nvar_offset_6mbps = 20;
	int32  min_nvar_offset_mcs0to3[] = {0x14, 0x14, 0x14, 0x14};
	uint32 base_nvar_buf[2];
	uint8 pdetrange;
	uint8 triso;
	uint16 regval;
	const uint16 afectrl_adc_ctrl0_bw20_rev7 = 0xA840;
	const uint16 afectrl_adc_ctrl1_bw20_rev7 = 0x8;
	const uint16 afectrl_adc_ctrl0_bw40_rev7 = 0xFC60;
	const uint16 afectrl_adc_ctrl1_bw40_rev7 = 0xC;
	const uint16 afectrl_adc_ctrl1_rev7 = 0x20;
	const uint16 afectrl_adc_ctrl2_rev7 = 0x0;
	const uint16 rfseq_rx2tx_lpf_h_hpc_rev7 = 0x77;
	const uint16 rfseq_tx2rx_lpf_h_hpc_rev7 = 0x77;
	const uint16 rfseq_pktgn_lpf_h_hpc_rev7 = 0x77;
	const uint16 rfseq_htpktgn_lpf_hpc_rev7[] = {0x77, 0x11, 0x11};
	const uint16 rfseq_pktgn_lpf_hpc_rev7[] = {0x11, 0x11};
	const uint16 rfseq_cckpktgn_lpf_hpc_rev7[] = {0x11, 0x11};
	const uint16 rfseq_htpktgn_hpc_rev19[] = {0x7777, 0x1111, 0x1111};	/* hi, mid, low */
	const uint16 rfseq_cckpktgn_hpc_rev19[] = {0x1111, 0x1111};		/* mid, low */
	const uint16 rfseq_rx2tx_hpc_rev19[] = {0x7777};			/* hi */
	uint16 rfseq_pktgn_hpc_rev19[] = {0x3333, 0x3333, 0x7777};		/* mid, low, hi */
	uint16 rfseq_tx2rx_hpc_rev19[] = {0x7777};				/* hi */
	uint16 ipalvlshift_3p3_war_en = 0;
	uint8 local_rc_cal_en;
	uint16 rccal_bcap_val, rccal_scap_val;
	uint16 rccal_tx20_11b_bcap[] = {0, 0};
	uint16 rccal_tx20_11b_scap[] = {0, 0};
	uint16 rccal_tx20_11n_bcap[] = {0, 0};
	uint16 rccal_tx20_11n_scap[] = {0, 0};
	uint16 rccal_tx40_11n_bcap[] = {0, 0};
	uint16 rccal_tx40_11n_scap[] = {0, 0};
	uint16 rx2tx_lpf_rc_lut_tx20_11b = 0;
	uint16 rx2tx_lpf_rc_lut_tx20_11n = 0;
	uint16 rx2tx_lpf_rc_lut_tx40_11n = 0;
	uint16 tx_lpf_bw_ofdm_20mhz[NPHY_CORE_NUM];
	uint16 tx_lpf_bw_ofdm_40mhz[NPHY_CORE_NUM];
	uint16 tx_lpf_bw_11b[NPHY_CORE_NUM];
	uint16 ipa2g_mainbias, ipa2g_casconv, ipa2g_biasfilt;
	uint16 txgm_idac_bleed = 0;
	bool   rccal_ovrd = FALSE;
	int coreNum;
	uint16 curr_channel = 0;
	phy_info_nphy_t *pi_nphy = NULL;

	int freq = 0;
	uint channel = 0;

	chan_info_nphy_radio2057_t		*t0 = NULL;
	chan_info_nphy_radio205x_t		*t1 = NULL;
	chan_info_nphy_radio2057_rev5_t *t2 = NULL;
	chan_info_nphy_2055_t			*t3 = NULL;
	chan_info_nphy_radio20671_t 	*t4 = NULL;

	/* check phy_bw */
	uint8 is_phybw40;

	uint8 region_group = wlc_phy_get_locale(pi->rxgcrsi);

	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* bphy classifier on for 2.4G vs off for 5G */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_cck_en, 0);
	} else {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_cck_en, 1);
	}
	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* REVs 0-7 */
	if (!ISSIM_ENAB(pi->sh->sih)) {
		phy_utils_or_phyreg(pi, NPHY_IQFlip, NPHY_IQFlip_ADC1 | NPHY_IQFlip_ADC2);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint16 rfseq_lpf_ctl_lut_rev7[] = {0x0, 0x10f, 0x10f};

		/* PR 39179, PR 39185 workaround:
		 * - DPLL Loop Filter params
		 * - Set 2: wider upto 10 syms and then switch to narrower
		 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)
		PHY_REG_LIST_EXECUTE(pi);
		/* Rev7 Specific */
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* PR 69268 fix:  keep chanest clock running so reset is observed
			 *  during TX pre-emption
			 */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, fineRx2clockgatecontrol,
					forcechanestgatedClksOn, 1)

				/* PR74838: Updating FreqGain0-FreqGain7 Register
				 * The Default Values are not correct for MRC.
				 * These values are important for Frequency Estimation/Fine
				 * Timing Algorithm
				 */
				PHY_REG_MOD_ENTRY(NPHY, FreqGain0, freqGainVal0, 32)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain0, freqGainVal1, 39)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain1, freqGainVal2, 46)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain1, freqGainVal3, 51)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain2, freqGainVal4, 55)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain2, freqGainVal5, 58)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain3, freqGainVal6, 60)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain3, freqGainVal7, 62)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain4, freqGainVal8, 62)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain4, freqGainVal9, 63)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain5, freqGainVal10, 63)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain5, freqGainVal11, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain6, freqGainVal12, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain6, freqGainVal13, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain7, freqGainVal14, 64)
				PHY_REG_MOD_ENTRY(NPHY, FreqGain7, freqGainVal15, 64)
			PHY_REG_LIST_EXECUTE(pi);
		} /* [end] Rev7 Specific */

		/* Rev7-8 Specific */
		if (NREV_LE(pi->pubpi.phy_rev, 8)) {
			/* PR 80122 - for RIFS functionality,
			 * force clocks on only for auto20u/20l and mf20u/mf20l
			 */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x1b0)
				PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x1b0)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* Make sure there is no problem, esp with RIFS */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x7ff)
				PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x7ff)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* PR77432 - Tx shouldn't turn off before all the samples are on the air.
		 * (this workaround is particularly true for Resampler On + PAPD On)
		 */
		/* Rev8+ Specific */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* LCNXN */
			/* 43228A0, based on values provided by Sathya/Chiranthan */

			if (!is_phybw40)
				phy_utils_mod_phyreg(pi, NPHY_txTailCountValue,
					NPHY_txTailCountValue_TailCountValue_MASK,
					(160 << NPHY_txTailCountValue_TailCountValue_SHIFT));
			else
				phy_utils_mod_phyreg(pi, NPHY_txTailCountValue,
					NPHY_txTailCountValue_TailCountValue_MASK,
					(100 << NPHY_txTailCountValue_TailCountValue_SHIFT));
		} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
			phy_utils_mod_phyreg(pi, NPHY_txTailCountValue,
			            NPHY_txTailCountValue_TailCountValue_MASK,
			            (114 << NPHY_txTailCountValue_TailCountValue_SHIFT));
		} /* [End] Rev8+ Specific */

		/* PR 37069 -- Prevent 40MHz BW glitching at DAC (160MHz)
	         *    by getting AFE to sample on clk rising edge
		 *    val   offset
		 */
		if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1,
				0x00, 16, &dac_control);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1,
				0x10, 16, &dac_control);
		}

		/* PR 40612 fix: use pilots-only tracking for
		 *  legacy (48/54 Mbps) 64-QAM constellations assuming transmitters
		 *  have high phase noise
		 */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                    1, 0, 32, &leg_data_weights);
		leg_data_weights = leg_data_weights & 0xffffff;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 0, 32, &leg_data_weights);

		/* Need to power up the DAC buffer in the RX2TX RF Sequence. The default value of
		 * 0x10b at offsets 0x15e, 0x15f, 0x16e, and 0x16f in the RFSeq table is incorrect
		 * for REV7.
		 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		                     3, 0x15d, 16, rfseq_lpf_ctl_lut_rev7);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
		                     3, 0x16d, 16, rfseq_lpf_ctl_lut_rev7);

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
		                       rfseq_tx2rx_dlys_rev3, sizeof(rfseq_tx2rx_events_rev3)/
		                       sizeof(rfseq_tx2rx_events_rev3[0]));

		/* PR 74937: If IPA is enabled, remove EXT_PA,
		 *  and move INT_PA_PU delay to CLR_RXTX_BIAS.
		 * This prevents garbage being spewed out in the air due.
		 */
		if (PHY_IPA(pi)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3_ipa,
			                     rfseq_rx2tx_dlys_rev3_ipa,
			                     sizeof(rfseq_rx2tx_events_rev3_ipa)/
			                     sizeof(rfseq_rx2tx_events_rev3_ipa[0]));
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

			/* 4324x specific RFSEQ WARs */
			wlc_phy_rfseq_nphy_rev19(pi);

			/* ADC CAL */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				wlc_phy_lcnxn_rev3_adc_init_nphy(pi, NPHY_REV19_ADC_MODE_40M, 1, 3);
			} else {
				wlc_phy_lcnxn_rev3_adc_init_nphy(pi, NPHY_REV19_ADC_MODE_20M, 1, 3);
			}

			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* logen_pwrup gets switched off for OCLSHUTOFF trigger
				 * on both cores : Overriding the same
				 */
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_logen_pwrup_MASK, 1, 0x3, 0,
					NPHY_REV19_RFCTRLOVERRIDE_ID3);
			}

			/* passing default args: (in that order)
			 * tx_pwr_ctrl_scheme = 0; gn_tbl_mode = 0; vbat_fsm_dis = 1
			 */
#ifdef TWO_PWR_RANGE
			wlc_phy_lcnxn_rev3_setup_pwr_ctrl_mux_tables_nphy(pi, 2,
				pi_nphy->nphy_txGainTable_mode, 0);
#else
			if (CHIPID_4324X_EPA_FAMILY(pi)) {
				wlc_phy_lcnxn_rev3_setup_pwr_ctrl_mux_tables_nphy(pi, 0,
					pi_nphy->nphy_txGainTable_mode, 0);
			} else {
				wlc_phy_lcnxn_rev3_setup_pwr_ctrl_mux_tables_nphy(pi, 0,
					pi_nphy->nphy_txGainTable_mode, 1);
			}
#endif // endif
		}

		/* use s0.12 PAPD epsilon fixed point format */
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_EpsilonOverrideI_0,
				NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_MASK,
				0x1 << NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_EpsilonOverrideI_1,
				NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_MASK,
				0x1 << NPHY_REV7_EpsilonOverrideI_epsilonFixedPoint_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		/* init LPF BW */
		FOREACH_CORE(pi, coreNum) {
			tx_lpf_bw_ofdm_20mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x154 + coreNum * 0x10));
			tx_lpf_bw_ofdm_40mhz[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x159 + coreNum * 0x10));
			tx_lpf_bw_11b[coreNum] = wlc_phy_read_lpf_bw_ctl_nphy(
				pi, (0x152 + coreNum * 0x10));
		}

		/* keep LOGEN buffers on both cores ON all the time
		 * to fix LOFT issue on SISO Tx
		 */
		if ((!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) &&
			(!PHY_IPA(pi)) && (CHSPEC_IS5G(pi->radio_chanspec)) &&
			(pi->sh->boardtype != 0xF52A)) {
			phy_utils_mod_radioreg(pi, RADIO_2057_LOGEN_PUS, 0xc, 0xc);
			phy_utils_mod_radioreg(pi, RADIO_2057v7_OVR_REG7, 0x80, 0x80);
			phy_utils_mod_radioreg(pi, RADIO_2057v7_OVR_REG6, 0x1, 0x1);
		}

		/* FIXME4324 Related RCCAL tweak */
		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			wlc_phy_workarounds_nphy_20671(pi);
		} else {

		rccal_bcap_val = phy_utils_read_radioreg(pi, RADIO_2057_RCCAL_BCAP_VAL);
		rccal_scap_val = phy_utils_read_radioreg(pi, RADIO_2057_RCCAL_SCAP_VAL);

		if (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) {
			uint8 num_ant;
			phy_utils_write_phyreg(pi, NPHY_crsControll, 0x1c);
			phy_utils_mod_phyreg(pi, NPHY_CoreConfig, NPHY_CoreConfig_CoreMask_MASK,
			            0x2 << NPHY_CoreConfig_CoreMask_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_CoreConfig, NPHY_CoreConfig_NumRxCores_MASK,
			            1 << NPHY_CoreConfig_NumRxCores_SHIFT);
			num_ant = CHSPEC_IS2G(pi->radio_chanspec) ? pi->aa2g : pi->aa5g;
			num_ant = (uint8)(bcm_bitcount(&num_ant, sizeof(uint8)));
			phy_utils_mod_phyreg(pi, NPHY_CoreConfig, NPHY_CoreConfig_NumRxAnt_MASK,
			            num_ant << NPHY_CoreConfig_NumRxAnt_SHIFT);
		}

		/* LPF and RC cal tweaks
		 * Ensure that the RC cal override values do not go above 0x1f or less than 0
		 */
		if (PHY_IPA(pi)) {
			/* internal PA RC tweak */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* fill up details here  for radio id  20671 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if ((RADIOVER(pi->pubpi.radiover) == 0) &&
				    CHSPEC_IS40(pi->radio_chanspec)) {
					/* 5357A0 40 MHz */

					/* overwrite RC values */
					FOREACH_CORE(pi, coreNum) {
						rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
						rccal_tx20_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11n_scap[coreNum] = rccal_scap_val;
						rccal_tx40_11n_bcap[coreNum] =
						        (uint16) MIN((int16)rccal_bcap_val +
						                                   1, 0x1f);
						rccal_tx40_11n_scap[coreNum] =
						        (uint16) MIN((int16)rccal_scap_val +
						                                   3, 0x1f);
					}

					rccal_ovrd = TRUE;
				} else if (RADIOVER(pi->pubpi.radiover) > 0) {
					/* 5357B0 */
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 2;
					FOREACH_CORE(pi, coreNum) {
						tx_lpf_bw_ofdm_40mhz[coreNum] = 4;

						rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
						rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
						if (coreNum == 0) {
							rccal_tx20_11n_bcap[coreNum] =
							        (uint16) MIN((int16)rccal_bcap_val +
							                     20, 0x1f);
							rccal_tx20_11n_scap[coreNum] =
							        (uint16) MIN((int16)rccal_scap_val +
							                     20, 0x1f);
						} else {
							rccal_tx20_11n_bcap[coreNum] =
							        (uint16) MIN((int16)rccal_bcap_val +
							                     16, 0x1f);
							rccal_tx20_11n_scap[coreNum] =
							        (uint16) MIN((int16)rccal_scap_val +
							                     16, 0x1f);
						}
						/* PR86211: Bandedge improvement WAR for
						 * 5357NR2/5358NR2 and derivatives
						 */
						curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
						if ((pi->sh->sromrev >= 8) &&
						    (BOARDFLAGS2
						    (GENERIC_PHY_INFO(pi)->boardflags2) &
						    BFL2_FCC_BANDEDGE_WAR) &&
						    ((curr_channel == 3) &&
						     CHSPEC_IS40(pi->radio_chanspec))) {
							/* RCCAL tweak for 40 MHz bandedge */
							rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx40_11n_scap[coreNum] =
							        rccal_scap_val;
						} else {
							if (coreNum == 0) {
								rccal_tx40_11n_bcap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            20, 0x1f);
								rccal_tx40_11n_scap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            20, 0x1f);
							} else {
								rccal_tx40_11n_bcap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_bcap_val +
								            10, 0x1f);
								rccal_tx40_11n_scap[coreNum] =
								        (uint16)
								        MIN((int16)rccal_scap_val +
								            10, 0x1f);
							}
						}
					}

					rccal_ovrd = TRUE;
				}

			} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				/* 43236 */

				/* overwrite LPF BWs */
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 43236A0 */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
							rccal_tx20_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] = (uint16)
							        MAX((int16)rccal_bcap_val - 2, 0);
							rccal_tx40_11n_scap[coreNum] =
							        rccal_scap_val;
						} else {
							rccal_tx20_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 8,
							            0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 10,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 3,
							            0x1f);
							rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 5,
							            0x1f);
						}
					} else {
						/* 43236A0TC3/TC4 and 43236B0 */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
						  rccal_tx20_11n_bcap[coreNum] = (uint16)
							MIN((int16)rccal_bcap_val + 18,
								0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 20,
							            0x1f);
							rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
						} else {
							rccal_tx20_11n_bcap[coreNum] = (uint16)
							        MIN((int16)rccal_bcap_val + 6,
							            0x1f);
							rccal_tx20_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 8,
							            0x1f);
							if (pi->sh->boardtype ==
								BCM943236OLYMPICSULLEY_SSID) {
							  rccal_tx40_11n_bcap[coreNum] = (uint16)
								MIN((int16)rccal_bcap_val + 6,
									0x1f);
							  rccal_tx40_11n_scap[coreNum] = (uint16)
								MIN((int16)rccal_scap_val + 6,
									0x1f);
							} else {
							  rccal_tx40_11n_bcap[coreNum] =
							        rccal_bcap_val;
							  rccal_tx40_11n_scap[coreNum] = (uint16)
							        MIN((int16)rccal_scap_val + 2,
							            0x1f);
							}
						}
					}
				}

				rccal_ovrd = TRUE;

			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				/* 43237 */

				/* overwrite LPF BWs */
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					/* 43237A0 */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 18,
						            0x1f);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 20,
						            0x1f);
						rccal_tx40_11n_bcap[coreNum] =
						        rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 2,
						            0x1f);
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 6,
						            0x1f);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 8,
						            0x1f);
						rccal_tx40_11n_bcap[coreNum] =
						        rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 2,
						            0x1f);
					}
				}

				rccal_ovrd = TRUE;

			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				/* 6362B0 */
				curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);

				/* overwrite LPF BWs */
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = 0xc;
						rccal_tx20_11n_scap[coreNum] = 0xc;
						rccal_tx40_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = rccal_scap_val;
						if (((curr_channel == 3) || (curr_channel == 9)) &&
							CHSPEC_IS40(pi->radio_chanspec)) {
							/* 6362R */
							rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 8, 0);
							rccal_tx40_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 8, 0);
						}
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 2, 0);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 1, 0);
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 6, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 5, 0);

						if ((curr_channel == 38) &&
							CHSPEC_IS40(pi->radio_chanspec)) {
							/* 6362R */
							rccal_tx40_11n_bcap[0] = (uint16)
								MAX((int16)rccal_bcap_val - 10, 0);
							rccal_tx40_11n_scap[0] = (uint16)
								MAX((int16)rccal_scap_val - 9, 0);
							rccal_tx40_11n_bcap[1] = (uint16)
								MAX((int16)rccal_bcap_val - 13, 0);
							rccal_tx40_11n_scap[1] = (uint16)
								MAX((int16)rccal_scap_val - 12, 0);
						}

						if ((curr_channel == 62) &&
							CHSPEC_IS40(pi->radio_chanspec)) {
							/* 6362R */
							rccal_tx40_11n_bcap[0] = (uint16)
								MAX((int16)rccal_bcap_val - 11, 0);
							rccal_tx40_11n_scap[0] = (uint16)
								MAX((int16)rccal_scap_val - 11, 0);
							rccal_tx40_11n_bcap[1] = (uint16)
								MAX((int16)rccal_bcap_val - 8, 0);
							rccal_tx40_11n_scap[1] = (uint16)
								MAX((int16)rccal_scap_val - 8, 0);
						}

						if ((curr_channel == 102) &&
							CHSPEC_IS40(pi->radio_chanspec)) {
							/* 6362R */
							rccal_tx40_11n_bcap[coreNum] = (uint16)
								MAX((int16)rccal_bcap_val + 7, 0);
							rccal_tx40_11n_scap[coreNum] = (uint16)
								MAX((int16)rccal_scap_val + 6, 0);
						}
					}
				}

				rccal_ovrd = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN tx lpf and rc cal tweaks */
				FOREACH_CORE(pi, coreNum) {
					/* overwrite LPF BWs */
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					/* overwrite RC values */
					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] =
							MIN((int16)rccal_bcap_val +
							13, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							MIN((int16)rccal_scap_val +
							15, 0x1f);
						/* or Bandedge (only ch6 can be tightened) */
						/* or all others need to loosen the filter */
						if (curr_channel == 6) {
						        rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MIN((int16)rccal_bcap_val + 4, 0x1f);
						        rccal_tx40_11n_scap[coreNum] = (uint16)
						        MIN((int16)rccal_scap_val + 4, 0x1f);
						} else {
						        rccal_tx40_11n_bcap[coreNum] = (uint16)
						                MAX((int16)rccal_bcap_val - 7, 0);
						        rccal_tx40_11n_scap[coreNum] = (uint16)
						                MAX((int16)rccal_scap_val - 5, 0);
						}
					} else {
						rccal_tx20_11n_bcap[coreNum] = (coreNum ?
							MIN((int16)rccal_bcap_val + 10, 0x1f) :
							MIN((int16)rccal_bcap_val + 14, 0x1f));
						rccal_tx20_11n_scap[coreNum] = (coreNum ?
							MIN((int16)rccal_scap_val + 11, 0x1f) :
							MIN((int16)rccal_scap_val + 15, 0x1f));

						rccal_tx40_11n_bcap[coreNum] = (coreNum ?
							MIN((int16)rccal_bcap_val + 6, 0x1f) :
							MIN((int16)rccal_bcap_val + 2, 0x1f));
						rccal_tx40_11n_scap[coreNum] = (coreNum ?
							MIN((int16)rccal_scap_val + 8, 0x1f) :
							MIN((int16)rccal_scap_val + 4, 0x1f));
					}

				}
				rccal_ovrd = TRUE;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268B0 */
				/* overwrite LPF BWs */
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 4;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					/* overwrite RC values */
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						rccal_tx20_11n_bcap[coreNum] = 0xc;
						rccal_tx20_11n_scap[coreNum] = 0xc;
						rccal_tx40_11n_bcap[coreNum] = rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] = rccal_scap_val;
					} else {
						rccal_tx20_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 2, 0);
						rccal_tx20_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 1, 0);
						rccal_tx40_11n_bcap[coreNum] = (uint16)
						        MAX((int16)rccal_bcap_val - 6, 0);
						rccal_tx40_11n_scap[coreNum] = (uint16)
						        MAX((int16)rccal_scap_val - 5, 0);
					}
				}

				rccal_ovrd = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14)) {
				/* 53572a0, copied from 5357b0 */
				/* 43217 */

				if (RADIOREV(pi->pubpi.radiorev) == 14) {
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 3;
				} else {
					tx_lpf_bw_ofdm_20mhz[0] = 3;
					tx_lpf_bw_ofdm_20mhz[1] = 2;
				}
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_40mhz[coreNum] = 4;
					tx_lpf_bw_11b[coreNum] = 1;

					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;
					if (coreNum == 0) {
						rccal_tx20_11n_bcap[coreNum] =
							(uint16) MIN((int16)rccal_bcap_val +
						                     20, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							(uint16) MIN((int16)rccal_scap_val +
						                     20, 0x1f);
					} else {
						rccal_tx20_11n_bcap[coreNum] =
							(uint16) MIN((int16)rccal_bcap_val +
						                     16, 0x1f);
						rccal_tx20_11n_scap[coreNum] =
							(uint16) MIN((int16)rccal_scap_val +
						                     16, 0x1f);
					}
					/* PR86211: Bandedge improvement WAR for
					 * 5357NR2/5358NR2 and derivatives
					 */
					curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
					if ((pi->sh->sromrev >= 8) &&
					    (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					    BFL2_FCC_BANDEDGE_WAR) &&
					    ((curr_channel == 3) &&
					     CHSPEC_IS40(pi->radio_chanspec))) {
						/* RCCAL tweak for 40 MHz bandedge */
						rccal_tx40_11n_bcap[coreNum] =
							rccal_bcap_val;
						rccal_tx40_11n_scap[coreNum] =
							rccal_scap_val;
					} else {
						if (coreNum == 0) {
							rccal_tx40_11n_bcap[coreNum] =
								(uint16)
								MIN((int16)rccal_bcap_val +
								    20, 0x1f);
							rccal_tx40_11n_scap[coreNum] =
								(uint16)
								MIN((int16)rccal_scap_val +
								    20, 0x1f);
						} else {
							rccal_tx40_11n_bcap[coreNum] =
								(uint16)
								MIN((int16)rccal_bcap_val +
								    10, 0x1f);
							rccal_tx40_11n_scap[coreNum] =
								(uint16)
								MIN((int16)rccal_scap_val +
								    10, 0x1f);
						}
					}
				}

				rccal_ovrd = TRUE;
			}
		} else {
			/* external PA RC tweak */
			if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) >= 7)) {

				/* overwrite LPF BWs */
				FOREACH_CORE(pi, coreNum) {
					tx_lpf_bw_ofdm_20mhz[coreNum] = 1;
					tx_lpf_bw_ofdm_40mhz[coreNum] = 3;

					/* overwrite RC values */
					rccal_tx20_11b_bcap[coreNum] = rccal_bcap_val;
					rccal_tx20_11b_scap[coreNum] = rccal_scap_val;

					rccal_tx20_11n_bcap[coreNum] =
					        (uint16) MIN((int16)rccal_bcap_val + 8, 0x1f);
					rccal_tx20_11n_scap[coreNum] =
					        (uint16) MIN((int16)rccal_scap_val + 8, 0x1f);
					rccal_tx40_11n_bcap[coreNum] =
					        (uint16) MIN((int16)rccal_bcap_val + 8, 0x1f);
					rccal_tx40_11n_scap[coreNum] =
					        (uint16) MIN((int16)rccal_scap_val + 8, 0x1f);
				}
				rccal_ovrd = TRUE;
			}
		}

		if (rccal_ovrd) {
			/* Write the rccal overrides values for bcap and scap along
			 * with lpf_bw_ctl into the RFSeq table
			 */
			local_rc_cal_en = 1;
			FOREACH_CORE(pi, coreNum) {
				/* Read the rx2tx_lpf_rc_lut lpf_bw_ctl values from the
				 * RFSeq table and insert the rccal bcap and scap values
				 * at the right locations
				 */
				rx2tx_lpf_rc_lut_tx20_11b = (local_rc_cal_en << 13) |
				        (rccal_tx20_11b_bcap[coreNum] << 8) |
				        (rccal_tx20_11b_scap[coreNum] << 3) |
					tx_lpf_bw_11b[coreNum];
				rx2tx_lpf_rc_lut_tx20_11n = (local_rc_cal_en << 13) |
				        (rccal_tx20_11n_bcap[coreNum] << 8) |
				        (rccal_tx20_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_20mhz[coreNum];
				rx2tx_lpf_rc_lut_tx40_11n = (local_rc_cal_en << 13) |
				        (rccal_tx40_11n_bcap[coreNum] << 8) |
				        (rccal_tx40_11n_scap[coreNum] << 3) |
					tx_lpf_bw_ofdm_40mhz[coreNum];

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x152 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11b);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x153 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x154  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx20_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x155 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x156 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x157  + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x158 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
				                         0x159 + coreNum * 0x10,
				                         16, &rx2tx_lpf_rc_lut_tx40_11n);

				/* For 20mhz, we can always hack dupag for 20mhz_11b */
				/* Also needed for 53572 */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV) && (!is_phybw40)) {
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1,
						0x158 + coreNum * 0x10,
						16, &rx2tx_lpf_rc_lut_tx20_11b);
				}
			}

			}
		}

		/* Execute only if not runnng on Quickturn */
		if (!NORADIO_ENAB(pi->pubpi)) {
			if (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_utils_write_phyreg(pi, NPHY_PingPongComp, 0x3);
			}
		}
		if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
			/* PR 74381: Slow response of PAD gain change affects GF
			performance in 43226A0 and 43226A1. Therefore, force
			all Tx blocks other than the LPF and intPA to always
			be ON for the 2057 radiorevs corresponding to these chips.
			 */
			if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_tx_pu_MASK,
					1, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}

			if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				(RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				if ((pi->sh->sromrev >= 8) &&
					(BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_IPALVLSHIFT_3P3))
					ipalvlshift_3p3_war_en = 1;

				if (ipalvlshift_3p3_war_en) {
					phy_utils_write_radioreg(pi, RADIO_2057_GPAIO_CONFIG, 0x5);
					phy_utils_write_radioreg(pi, RADIO_2057_GPAIO_SEL1, 0x30);
					phy_utils_write_radioreg(pi, RADIO_2057_GPAIO_SEL0, 0x0);
					phy_utils_or_radioreg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE0,
					                      0x1);
					phy_utils_or_radioreg(pi, RADIO_2057_RXTXBIAS_CONFIG_CORE1,
					                      0x1);

					/* increase bias from 0x19 */
					ipa2g_mainbias = 0x1f;
					/* change from 0x62 */
					ipa2g_casconv = 0x6f;
					/* change from 0x11 */
					ipa2g_biasfilt = 0xaa;
				} else {
					/* increase bias from 0x19 */
					ipa2g_mainbias = 0x2b;
					/* change from 0x62 */
					ipa2g_casconv = 0x7f;
					/* change from 0x11 */
					ipa2g_biasfilt = 0xee;
				}

				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					FOREACH_CORE(pi, coreNum) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, ipa2g_mainbias);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, ipa2g_casconv);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, ipa2g_biasfilt);
					}
				}
			}
		}
		/* 2G Tx mixer bleed current */
		if (PHY_IPA(pi)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					(RADIOREV(pi->pubpi.radiorev) == 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6)) {
					/* Use pref vals for other radio revs */
					txgm_idac_bleed = 0x7f;
				}
				FOREACH_CORE(pi, coreNum) {
					if (txgm_idac_bleed != 0)
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 TXGM_IDAC_BLEED, txgm_idac_bleed);
				}
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* fill up radio wars for 20671 rev radio */
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					/* 5357a0 */
					FOREACH_CORE(pi, coreNum) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_IMAIN,
						                 0x1f);

						/* REV8 FIXME: UMC settings
						 * WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						 * IPA2G_BIAS_FILTER, 0x88);
						 */
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, 0xee);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD_BIAS_FILTER_BWS,
						                 0x3e);
					}

				} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
					/* 43236a0, TC3, TC4, B0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x14);
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
							                 IPA2G_IMAIN, 0x12);
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
							                 IPA2G_IMAIN, 0x14);
						}
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x12);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x12);
					}
					if (RADIOVER(pi->pubpi.radiover) > 0) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_BIAS_FILTER, 0xff);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_BIAS_FILTER, 0xff);
					}
					if (RADIOVER(pi->pubpi.radiover) == 2) {
					  pi_nphy->nphy_papd_kill_switch_en = TRUE;
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_IDACS, 0x8a);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
					/* 43237A0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x14);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x14);
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 IPA2G_IMAIN, 0x12);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 IPA2G_IMAIN, 0x12);
					}
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
					                 IPA2G_BIAS_FILTER, 0xff);
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
					                 IPA2G_BIAS_FILTER, 0xff);

				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 6362B0 */
					FOREACH_CORE(pi, coreNum) {
						if (!CHSPEC_IS40(pi->radio_chanspec)) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							                 coreNum, IPA2G_IMAIN,
							                 0x14);
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							                 coreNum, IPA2G_IMAIN,
							                 0x1c);
						}
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* 43228 */
					/* Enable Lna Kill Switch (during calibration only) */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239 */
					/* Enable Lna Kill Switch (during calibration only) */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;

					if (pi->sh->boardtype == BCM943239MOD_SSID) {
						/* 43239 Module only settings */
						FOREACH_CORE(pi, coreNum) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, PAD_BIAS_FILTER_BWS, 0x3d);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, IPA2G_BIAS_FILTER, 0x1f);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, PAD2G_PTATS, 0x3f);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, IPA2G_TUNEV_CASCV_PTAT, 0x37);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, PAD2G_TUNE_PUS, 0x73);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, IPA2G_IMAIN, 0x14);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
							coreNum, PAD2G_IDACS, 0x8a);
						}
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268B0 */
					if (!CHSPEC_IS40(pi->radio_chanspec)) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x43);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x23);
					} else {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 0,
						                 PAD2G_TUNE_PUS, 0x03);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, 1,
						                 PAD2G_TUNE_PUS, 0x03);
					}
					FOREACH_CORE(pi, coreNum) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_BIAS_FILTER,
						                 0xff);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, BACKUP1,
						                 0x10);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, TXMIX2G_TUNE_BOOST_PU,
						                 0x41);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, 0x1e);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572A0 */
					FOREACH_CORE(pi, coreNum) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, IPA2G_IMAIN,
						                 0x26);

						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_BIAS_FILTER, 0xee);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD2G_IDACS, 0x8a);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
						                 coreNum, PAD_BIAS_FILTER_BWS,
						                 0x3e);
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					pi_nphy->nphy_papd_kill_switch_en = TRUE;
					FOREACH_CORE(pi, coreNum) {
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
							IPA2G_CASCONV, 0x13);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
							TXMIX2G_TUNE_BOOST_PU, 0x21);
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, IPA2G_BIAS_FILTER, 0xFF);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, PAD2G_IDACS, 0x88);
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x23);
	} else {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x13);
	}
						} else {
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, IPA2G_BIAS_FILTER, 0xff);
							WRITE_RADIO_REG4(pi, RADIO_2057, CORE,
								coreNum, PAD2G_IDACS, 0x8a);
							if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
								WRITE_RADIO_REG4(pi, RADIO_2057,
									CORE, coreNum,
									PAD2G_TUNE_PUS, 0x23);
							} else {
	if (CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec)) <= 2452) {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x63);
	} else {
		WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, PAD2G_TUNE_PUS, 0x53);
	}
							}
						}
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 IPA2G_IMAIN, 0x16);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 PAD_BIAS_FILTER_BWS, 0x3e);
						WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
						                 BACKUP1, 0x10);
					}
				} else {
					PHY_ERROR(("Unsupported 2057 radio rev %d\n",
					           RADIOREV(pi->pubpi.radiorev)));
					ASSERT(0);
				}

			}
		} else {
			/* Note: For 5357A0 (radio rev 5), the radio xls contains the preferred
			 * registers and tuning tables corresponding to the external PA boards.
			 * ePA-specific settings for other radio revs are not prefvals in .xls
			 */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up 20671 radio specific tunings */
			} else if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				FOREACH_CORE(pi, coreNum) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 TXGM_IDAC_BLEED, 0x70);
				}
			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
                (RADIOREV(pi->pubpi.radiorev) == 12)) { /* BCM63268 */
				FOREACH_CORE(pi, coreNum) {
					WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum,
					                 IPA2G_CASCONV, 0xf);
				}
			}
		}

		/* AFE mode and settings */
		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* FIXME4324 */
			/* Decide whether to reuse 43239 settings por new settings */
		} else if (RADIOREV(pi->pubpi.radiorev) == 4) {
			/* PR 74284 -- Mitigate unreliable ADC output at high Rx pwr by:
			 *   - using ADC low-power mode on (done by default in AFESeq)
			 *   - use correct control bias current of i/q adc reference buffer, ie 0x20
			 *   - max out the AFE Vcm
			 * NOT a robust WAR, but shows the least bad performance across stations
			 * and boards
			 */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
			                     &afectrl_adc_ctrl1_rev7);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
			                     &afectrl_adc_ctrl1_rev7);

			FOREACH_CORE(pi, coreNum) {
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_VCM_CAL_MASTER,
				                 0x0);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_SET_VCM_I,
				                 0x3f);
				WRITE_RADIO_REG4(pi, RADIO_2057, CORE, coreNum, AFE_SET_VCM_Q,
				                 0x3f);
			}

		} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
			(RADIOREV(pi->pubpi.radiorev) == 10) ||
			(RADIOREV(pi->pubpi.radiorev) == 11)) {

			/* power ADC down before mode change */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
			PHY_REG_LIST_EXECUTE(pi);

			if (CHSPEC_IS20(pi->radio_chanspec)) {
				PHY_REG_LIST_START
					/* switch ADC to low power mode: set override value */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_adc_lp_MASK,
						NPHY_REV3_AfectrlCore_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_adc_lp_MASK,
						NPHY_REV3_AfectrlCore_adc_lp_MASK)
					/* activate LP mode override */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_LIST_EXECUTE(pi);

				/* use correct control bias current of i/q adc reference buffer */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x04, 16,
				                         &afectrl_adc_ctrl0_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x14, 16,
				                         &afectrl_adc_ctrl0_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
				                         &afectrl_adc_ctrl1_bw20_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
				                         &afectrl_adc_ctrl1_bw20_rev7);
			} else {
				PHY_REG_LIST_START
					/* switch ADC to nominal power mode: set override value */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
					/* activate LP mode override */
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK,
						NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_LIST_EXECUTE(pi);

				/* use correct control bias current of i/q adc reference buffer */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x04, 16,
				                         &afectrl_adc_ctrl0_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x14, 16,
				                         &afectrl_adc_ctrl0_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
				                         &afectrl_adc_ctrl1_bw40_rev7);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
				                         &afectrl_adc_ctrl1_bw40_rev7);
			}

			/* power ADC up and clear PD override */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);

		} else if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* FIXME4324  Do not do anything as of now */
		} else {

			/* PR80448/PR80449/PR80450/PR80451
			 * ADC SISO MODE (ADC Mode 2) is prone to Glitches
			 * WAR - use ADC MIMO MODE (ADC Mode 1) by default
			 */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK,
					NPHY_REV3_AfectrlCore_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_lp_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK,
					NPHY_REV3_AfectrlOverride_adc_lp_MASK)
			PHY_REG_LIST_EXECUTE(pi);

			/* use correct control bias current of i/q adc reference buffer */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x05, 16,
			                         &afectrl_adc_ctrl2_rev7);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x15, 16,
			                         &afectrl_adc_ctrl2_rev7);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* In event of high power spurs/interference that causes crs-glitches,
		 * stay in WAIT_ENERGY_DROP for 1 clk20 instead of default 1 ms
		 * this way, we get back to CARRIER_SEARCH quickly
		 * and will less likely to miss actual packets
		 * ps. this is actually one settings for ACI
		 */
		/* XXX In ACI mitigation code, NPHY_energydroptimeoutLen = 2 is assumed
		 * for proper interference modes 3 and 4 operation. If this value is
		 * changed, make sure the ACI code is reviewed for proper operation
		 * This is true only for NPHY REV 7 - 15.
		 */
#ifdef NPHYREV7_HTPHY_DFS_WAR
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
		} else {
			/* use 1ms WAIT_ENERGY_DROP for DFS detection in 5G */
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x9c40);
			/* change to 0x8 to prevent the radar to trigger fine timing */
		}
#else
		phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
#endif // endif

		/* PR75409
		 * Set 6Mbps Min-Noise Offset from 36 to 20.
		 * Unequal Ant Powers: Gives better Phase Estimates from Sigfield Decoding.
		 * [Better MRC Combining]
		 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 256, 32,
		                         &min_nvar_offset_6mbps);

		/* Tighter LPF HPC for better inner tone EVM during payload decoding
		 * otherwise keep to a looser LPF HPC for
		 * 1) Better settling during gain-settling
		 *  2) Better DC Rejection
		 * The Current Default Values for Rev7+ is actually workaround settings for Rev3-6
		 * Transisents from different HPC switch impacts timing in Rev3-6.
		 * In Rev7+,
		 * timing is more robust and there should be less transisent as HPVGA is removed.
		 * For results on Rev7+,
		 * see http://hwnbu-twiki.sj.broadcom.com/bin/view/Mwgroup/BCM6362A0LabNotebook_22
		 * Currently txrx_hpc mid,lo, rx2tx_hpc mid,lo and cckpktgn_hpc hi registers
		 * are not used in hardware.
		 */
		/* pktgn_hpc mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x138, 16,
		                         &rfseq_pktgn_lpf_hpc_rev7);
		/* pktgn_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x141, 16,
		                         &rfseq_pktgn_lpf_h_hpc_rev7);
		/*  htpktgn_hpc hi,mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 3, 0x133, 16,
		                         &rfseq_htpktgn_lpf_hpc_rev7);
		/* cckpktgn_hpc mid,lo */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x146, 16,
		                         &rfseq_cckpktgn_lpf_hpc_rev7);
		/* tx2rx_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x123, 16,
		                         &rfseq_tx2rx_lpf_h_hpc_rev7);
		/* rx2tx_hpc hi */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x12A, 16,
		                         &rfseq_rx2tx_lpf_h_hpc_rev7);

		/* BCM4324: TIA_HPC loop is enabled for AGC */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

			/* Tunings to hpc settings for pktgain for improved
			 * non-OCL throughput performance
			 */
			if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
				rfseq_pktgn_hpc_rev19[0] = 0x7777; /* mid */
				rfseq_pktgn_hpc_rev19[1] = 0x3333; /* low */
			}

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x138, 16,
				rfseq_pktgn_hpc_rev19);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x141, 16,
				&rfseq_pktgn_hpc_rev19[2]);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 3, 0x133, 16,
				rfseq_htpktgn_hpc_rev19);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x146, 16,
				rfseq_cckpktgn_hpc_rev19);

			/* 43241B0 PRA update */
			/* Tunings to hpc settings for tx2rx for improved
			 * non-OCL throughput performance
			 */
			if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi))
				rfseq_tx2rx_hpc_rev19[0] = 0x3333;

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x123, 16,
				rfseq_tx2rx_hpc_rev19);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x12a, 16,
				rfseq_rx2tx_hpc_rev19);
		}
		/* Increase by 6 dB min_noise_var on +/-1 tones for 20in20 case
		 * SGI WAR used from Rev3 to Rev6 used to bring floor from 1% to 0.1%
		 * REV7 FIXME: ZF without this WAR gives good floor of 0.1% - Understand
		 */

		/* WARNING: we need to also write back the base_nvar, otherwise write
		 * command will pick up stale lower 32-bit value if its available.
		 */
		if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 2,   32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = (uint32) min_nvar_val;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 2,   32,
				&base_nvar_buf);

			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 126, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = (uint32) min_nvar_val;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 126, 32,
				&base_nvar_buf);
		} else {
			/* Restore the Value Back to Default For 40MHz
			 * FIXME: Is this Required? Verify.
			 */
			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 2, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = noise_var_tbl_rev7[3];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 2, 32,
				&base_nvar_buf);

			wlc_phy_table_read_nphy(pi,  NPHY_TBL_ID_NOISEVAR, 1, 126, 32,
			                        &base_nvar_buf[0]);
			base_nvar_buf[1] = noise_var_tbl_rev7[127];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2, 126, 32,
				&base_nvar_buf);
		}

		/* PR 87207: For mcs0-3, reduce the min_noise_var_offset to 20 (0x14).
		 * This caps the signal-to-crap-ratio reduction to 15dB from current min_noise_var,
		 * thereby improving MRC in cases with high Rx power imbalance.
		 */
		if (CHIPID_43236X_FAMILY(pi))
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 4, 264, 32,
			                         &min_nvar_offset_mcs0to3);

		/* REV8 FIXME:
		 * WAR: mfLessAve is contributing high floor for 43236 2G
		 * Disable it for now.
		 */
		if ((CHIPID_43236X_FAMILY(pi) || (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID)) &&
		    (CHSPEC_IS2G(pi->radio_chanspec))) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsControlu, mfLessAve, 0)
				PHY_REG_MOD_ENTRY(NPHY, crsControll, mfLessAve, 0)
				PHY_REG_MOD_ENTRY(NPHY, crsThreshold2u, peakThresh, 85)
				PHY_REG_MOD_ENTRY(NPHY, crsThreshold2l, peakThresh, 85)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324prints */
			/* printf("FIXME(43228, 53572, 43239, 4324): For 40mhz, mfLessAve is \
				enabled by default. Does it need to be disabled like \
				43236_gband?");
			*/
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			if (!CHSPEC_IS5G(pi->radio_chanspec))
				phy_utils_write_phyreg(pi, NPHY_PeakCnt_duringACI, 0x1);
		}

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		/* Save existing clip_detect state : it will get corrupted otherwise */
		if (CHIPID(pi->sh->chip) == BCM4324_CHIP_ID) {
			wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
		}

		/* init HW Rx antsel */
		wlc_phy_init_hw_antsel(pi);

		/* Band-specific RF PLL BW settings set in wlc_phy_chanspec_radio2057_setup
		 * since tuning table gets loaded everytime a scan happens.
		 */

		/* SET Vmid and Av for {RSSI, TSSI} based on ID pdetrangeXg FROM SROM
		 * The following settings should only be for REV7 given the TSSI issues
		 */
		/* FIXME4324 CHECK!! */
		if (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		pdetrange =
		        (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->pdetrange :
		        pi->fem2g->pdetrange;

		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

		channel = CHSPEC_CHANNEL(pi->radio_chanspec);

		if (!wlc_phy_chan2freq_nphy(pi, channel, &freq, &t0, &t1, &t2, &t3, &t4)) {
			PHY_ERROR(("wlc_phy_get_chan_freq_range_nphy: channel invalid\n"));
		}

		if (pdetrange == 0) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x70;
				aux_adc_vmid_rev7_core1[3] = 0x70;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x80;
				aux_adc_vmid_rev7_core1[3] = 0x80;
				aux_adc_gain_rev7_core0[3] = 3;
				aux_adc_gain_rev7_core1[3] = 3;
			}
		} else if (pdetrange == 1) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x7c;
				aux_adc_vmid_rev7_core1[3] = 0x7c;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x8c;
				aux_adc_vmid_rev7_core1[3] = 0x8c;
				aux_adc_gain_rev7_core0[3] = 1;
				aux_adc_gain_rev7_core1[3] = 1;
			}
		} else if (pdetrange == 2) {
			if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
				if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					aux_adc_vmid_rev7_core0[3] = 0x80;
					aux_adc_vmid_rev7_core1[3] = 0x90;
					aux_adc_gain_rev7_core0[3] = 3;
					aux_adc_gain_rev7_core1[3] = 3;
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572 */
					aux_adc_vmid_rev7_core0[3] = 0x50;
					aux_adc_vmid_rev7_core1[3] = 0x54;
					aux_adc_gain_rev7_core0[3] = 5;
					aux_adc_gain_rev7_core1[3] = 5;
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					/* 5357 */
					aux_adc_vmid_rev7_core0[3] = 0x88;
					aux_adc_vmid_rev7_core1[3] = 0x88;
					if (pi->sh->chippkg == BCM5358U_PKG_ID) {
						aux_adc_vmid_rev7_core0[3] = 0xbc;
						aux_adc_vmid_rev7_core1[3] = 0xbc;
					}
					aux_adc_gain_rev7_core0[3] = 0;
					aux_adc_gain_rev7_core1[3] = 0;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				           (RADIOREV(pi->pubpi.radiorev) == 10)) {
					/* 43236 */
				  if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
					if (RADIOVER(pi->pubpi.radiover) == 2) {
					  aux_adc_vmid_rev7_core0[3] = 0x90;
					  aux_adc_vmid_rev7_core1[3] = 0x95;
					  aux_adc_gain_rev7_core0[3] = 0;
					  aux_adc_gain_rev7_core1[3] = 0;
					}	else {
					  aux_adc_vmid_rev7_core0[3] = 0x7e;
					  aux_adc_vmid_rev7_core1[3] = 0x89;
					  aux_adc_gain_rev7_core0[3] = 1;
					  aux_adc_gain_rev7_core1[3] = 1;
					}
				  } else {
					if ((pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) &&
						(chan_freq_range == WL_CHAN_FREQ_RANGE_5GM)) {
					  /* Do nothing.
						 This is set at subband_cust_43236B1_nphy
					  */
					} else {
					  if (RADIOVER(pi->pubpi.radiover) == 2) {
						aux_adc_vmid_rev7_core0[3] = 0x66;
						aux_adc_vmid_rev7_core1[3] = 0x66;
						aux_adc_gain_rev7_core0[3] = 4;
						aux_adc_gain_rev7_core1[3] = 4;
					  } else {
						aux_adc_vmid_rev7_core0[3] = 0x6c;
						aux_adc_vmid_rev7_core1[3] = 0x74;
						aux_adc_gain_rev7_core0[3] = 3;
						aux_adc_gain_rev7_core1[3] = 3;
					  }
					}
				  }
				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 6362 */
					if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev7_core0[3] = 0x8b;
						aux_adc_vmid_rev7_core1[3] = 0x96;
						aux_adc_gain_rev7_core0[3] = 0;
						aux_adc_gain_rev7_core1[3] = 0;
					} else {
						aux_adc_vmid_rev7_core0[3] = 0x64;
						aux_adc_vmid_rev7_core1[3] = 0x64;
						aux_adc_gain_rev7_core0[3] = 5;
						aux_adc_gain_rev7_core1[3] = 5;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
						if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
							aux_adc_vmid_rev9_core0[3] = 0x68;
							aux_adc_vmid_rev9_core1[3] = 0x6c;
						} else {
							aux_adc_vmid_rev9_core0[3] = 0x64;
							aux_adc_vmid_rev9_core1[3] = 0x74;
						}
						aux_adc_gain_rev9[3] = 0x4;
					}
					bcopy(aux_adc_vmid_rev9_core0, aux_adc_vmid_rev7_core0,
						sizeof(aux_adc_vmid_rev9_core0));
					bcopy(aux_adc_vmid_rev9_core1, aux_adc_vmid_rev7_core1,
						sizeof(aux_adc_vmid_rev9_core1));
					bcopy(aux_adc_gain_rev9, aux_adc_gain_rev7_core0,
						sizeof(aux_adc_gain_rev9));
					bcopy(aux_adc_gain_rev9, aux_adc_gain_rev7_core1,
						sizeof(aux_adc_gain_rev9));
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev11_core0[3] = 0x64;
						aux_adc_vmid_rev11_core1[3] = 0x74;
						aux_adc_gain_rev11[3] = 0x4;
					}
					bcopy(aux_adc_vmid_rev11_core0, aux_adc_vmid_rev7_core0,
						sizeof(aux_adc_vmid_rev11_core0));
					bcopy(aux_adc_vmid_rev11_core1, aux_adc_vmid_rev7_core1,
						sizeof(aux_adc_vmid_rev11_core1));
					bcopy(aux_adc_gain_rev11, aux_adc_gain_rev7_core0,
						sizeof(aux_adc_gain_rev11));
					bcopy(aux_adc_gain_rev11, aux_adc_gain_rev7_core1,
						sizeof(aux_adc_gain_rev11));
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
						aux_adc_vmid_rev7_core0[3] = 0x8b;
						aux_adc_vmid_rev7_core1[3] = 0x96;
						aux_adc_gain_rev7_core0[3] = 0;
						aux_adc_gain_rev7_core1[3] = 0;
					} else {
						aux_adc_vmid_rev7_core0[3] = 0x64;
						aux_adc_vmid_rev7_core1[3] = 0x68;
						aux_adc_gain_rev7_core0[3] = 5;
						aux_adc_gain_rev7_core1[3] = 6;
					}
				} else {
					PHY_ERROR(("ERROR, UNKNOWN TSSI Vmid/Av FOR 2057 "
					           "radio rev %d\n", (int)pi->pubpi.radiorev));
				}
			}

		} else if (pdetrange == 3) {
			if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is SiGe 2598L */
				aux_adc_vmid_rev7_core0[3] = 0x89;
				aux_adc_vmid_rev7_core1[3] = 0x89;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			} else {
				/* External PA is LX5530LQ */
				aux_adc_vmid_rev7_core0[3] = 0x92;
				aux_adc_vmid_rev7_core1[3] = 0x92;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			}

		} else if (pdetrange == 4) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is SKY 65137 */
				aux_adc_vmid_rev7_core0[3] = 0x3e;
				aux_adc_vmid_rev7_core1[3] = 0x3e;
				aux_adc_gain_rev7_core0[3] = 0;
				aux_adc_gain_rev7_core1[3] = 0;
			} else {
				/* External PA is SiGe 2576L */
				PHY_ERROR(("ERROR, UNKNOWN TSSI Vmid/Av FOR 2057 "
				           "External  is SiGe 2576L fem2g->pdetrange %d\n",
				           pdetrange));
				ASSERT(0);
			}

		} else if (pdetrange == 5) {
			/* Eiffel Dual Band FEM with external PA - SE5503A */
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x80;
				aux_adc_vmid_rev7_core1[3] = 0x80;
				aux_adc_gain_rev7_core0[3] = 3;
				aux_adc_gain_rev7_core1[3] = 3;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x70;
				aux_adc_vmid_rev7_core1[3] = 0x70;
				aux_adc_gain_rev7_core0[3] = 2;
				aux_adc_gain_rev7_core1[3] = 2;
			}
		} else if (pdetrange == 6) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				/* External PA is LX5530LQ */
				aux_adc_vmid_rev7_core0[3] = 0x24;
				aux_adc_vmid_rev7_core1[3] = 0x13;
				aux_adc_gain_rev7_core0[3] = 0x0;
				aux_adc_gain_rev7_core1[3] = 0x1;
			} else {
				/* External PA is RTC6691H */
				aux_adc_vmid_rev7_core0[3] = 0x25;
				aux_adc_vmid_rev7_core1[3] = 0x25;
				aux_adc_gain_rev7_core0[3] = 0x1;
				aux_adc_gain_rev7_core1[3] = 0x1;
			}

		} else if (pdetrange == 8) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				aux_adc_vmid_rev7_core0[3] = 0x24;
				aux_adc_vmid_rev7_core1[3] = 0x13;
				aux_adc_gain_rev7_core0[3] = 0x0;
				aux_adc_gain_rev7_core1[3] = 0x1;
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x46;
				aux_adc_vmid_rev7_core1[3] = 0x46;
				aux_adc_gain_rev7_core0[3] = 0x0;
				aux_adc_gain_rev7_core1[3] = 0x0;
			}
		}
		else if (pdetrange == 9) {
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				if (CHSPEC_IS40(pi->radio_chanspec))
				{
					if (freq >= 4920 && freq <= 5190)
					{
						aux_adc_vmid_rev7_core0[3] = 0x96;
						aux_adc_vmid_rev7_core1[3] = 0x9B;
						aux_adc_gain_rev7_core0[3] = 0x1;
						aux_adc_gain_rev7_core1[3] = 0x3;
					} else if (freq == 5230) {
						aux_adc_vmid_rev7_core0[3] = 0x96;
						aux_adc_vmid_rev7_core1[3] = 0x87;
						aux_adc_gain_rev7_core0[3] = 0x1;
						aux_adc_gain_rev7_core1[3] = 0x3;
					} else if (freq >= 5270 && freq <= 5310) {
						aux_adc_vmid_rev7_core0[3] = 0xAA;
						aux_adc_vmid_rev7_core1[3] = 0x9B;
						aux_adc_gain_rev7_core0[3] = 0x0;
						aux_adc_gain_rev7_core1[3] = 0x3;
					} else if (freq >= 5510 && freq <= 5550) {
						aux_adc_vmid_rev7_core0[3] = 0xAA;
						aux_adc_vmid_rev7_core1[3] = 0xA0;
						aux_adc_gain_rev7_core0[3] = 0x0;
						aux_adc_gain_rev7_core1[3] = 0x1;
					} else if (freq == 5590) {
						 aux_adc_vmid_rev7_core0[3] = 0xA5;
						 aux_adc_vmid_rev7_core1[3] = 0xA0;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x1;
					} else if (freq >= 5630 && freq <= 5690) {
						 aux_adc_vmid_rev7_core0[3] = 0xA5;
						 aux_adc_vmid_rev7_core1[3] = 0xAF;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x1;
					} else if (freq == 5755) {
						 aux_adc_vmid_rev7_core0[3] = 0x9B;
						 aux_adc_vmid_rev7_core1[3] = 0xB4;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x1;
					} else {
						 aux_adc_vmid_rev7_core0[3] = 0x9B;
						 aux_adc_vmid_rev7_core1[3] = 0xB4;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x1;
					}
				} else {
					 if (freq >= 4920 && freq <= 5180)
					 {
						aux_adc_vmid_rev7_core0[3] = 0x96;
						aux_adc_vmid_rev7_core1[3] = 0x9B;
						aux_adc_gain_rev7_core0[3] = 0x1;
						aux_adc_gain_rev7_core1[3] = 0x2;
					 } else  if (freq >= 5200 && freq <= 5240) {
						 aux_adc_vmid_rev7_core0[3] = 0x96;
						 aux_adc_vmid_rev7_core1[3] = 0x82;
						 aux_adc_gain_rev7_core0[3] = 0x1;
						 aux_adc_gain_rev7_core1[3] = 0x2;
					 } else if (freq >= 5260 && freq <= 5280) {
						 aux_adc_vmid_rev7_core0[3] = 0xAA;
						 aux_adc_vmid_rev7_core1[3] = 0xA5;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x2;
					 } else if (freq >= 5300 && freq <= 5320) {
						 aux_adc_vmid_rev7_core0[3] = 0xAA;
						 aux_adc_vmid_rev7_core1[3] = 0x96;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x2;
					 } else if (freq >= 5500 && freq <= 5580) {
						 aux_adc_vmid_rev7_core0[3] = 0xA5;
						 aux_adc_vmid_rev7_core1[3] = 0x96;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x0;
					 } else if (freq >= 5600 && freq <= 5700) {
						 aux_adc_vmid_rev7_core0[3] = 0x9B;
						 aux_adc_vmid_rev7_core1[3] = 0x9B;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x0;
					 } else {
						 aux_adc_vmid_rev7_core0[3] = 0x9B;
						 aux_adc_vmid_rev7_core1[3] = 0xAF;
						 aux_adc_gain_rev7_core0[3] = 0x0;
						 aux_adc_gain_rev7_core1[3] = 0x0;
					 }
				}
			} else {
				aux_adc_vmid_rev7_core0[3] = 0x46;
				aux_adc_vmid_rev7_core1[3] = 0x46;
				aux_adc_gain_rev7_core0[3] = 0x0;
				aux_adc_gain_rev7_core1[3] = 0x0;
			}
		}
		else {
			PHY_ERROR(("invalid fem%s.pdetrange %d\n",
			         ((CHSPEC_IS5G(pi->radio_chanspec)) ? "5g" : "2g"),
			         pdetrange));
			ASSERT(0);
		}

		PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x 0x%x\n",
		           aux_adc_vmid_rev7_core0[3], aux_adc_vmid_rev7_core1[3]));
		PHY_TXPWR(("TSSI AUX ADC Gain 0x%x 0x%x\n",
		           aux_adc_gain_rev7_core0[3], aux_adc_gain_rev7_core1[3]));

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
		                     &aux_adc_vmid_rev7_core0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
		                     &aux_adc_vmid_rev7_core1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
		                     &aux_adc_gain_rev7_core0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
		                     &aux_adc_gain_rev7_core1);
		}
		/* In Power-Save mode (Driver Only), Ucode modify
		 * a) Bit10 of the RfctrlCmd Reg to 0 -> shut down Radio
		 * b) AfectrlOverride Regs to 0x7ff -> shut down AFE
		 * Ensure that values in AfectrlCore regs shut down the AFE except BandGap.
		 *
		 * If BandGap is shuted down,
		 * there is a AFE power-up sequence needed for Stable Operation
		 * For ease of coding, ignore shutting down BandGap.
		 * - Bandgap consumes only 0.7mW of power.
		 *
		 * To Power Up AFE/Radio by Ucode in Driver,
		 * a) Bit10 of the RfctrlCmd Reg to 1
		 * b) AfectrlOverride Regs to 0x1
		 * (note in Tcl, no TxPwrCtl, Dac gain is overrided.
		 * Afectrloverride = 0x101)
		 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if ((phy_utils_read_phyreg(pi, NPHY_AfePuCtrl) &
				NPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK) >>
				NPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV19_Rfctrl_lpCfg_OvrVal0,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_REV19_Rfctrl_lpCfg_OvrVal2,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					0)
			PHY_REG_LIST_EXECUTE(pi);
			}
			/* FIXME4324 */
			/* Not sure what is the correct setting  */
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV19_AfectrlCore_dac_pd_MASK,
					NPHY_REV19_AfectrlCore_dac_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV19_AfectrlCore_dac_pd_MASK,
					NPHY_REV19_AfectrlCore_dac_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV19_AfectrlCore_rssi_pd_MASK,
					NPHY_REV19_AfectrlCore_rssi_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV19_AfectrlCore_rssi_pd_MASK,
					NPHY_REV19_AfectrlCore_rssi_pd_MASK)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV19_AfectrlCore_bg_pd_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV19_AfectrlCore_bg_pd_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_adc_pd_MASK,
				NPHY_REV3_AfectrlCore_adc_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_dac_pd_MASK,
				NPHY_REV3_AfectrlCore_dac_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK,
				NPHY_REV3_AfectrlCore_rssi_pd_MASK)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
			PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
				NPHY_REV3_AfectrlCore_bg_pd_MASK, 0)
		PHY_REG_LIST_EXECUTE(pi);
		}

		/* Check if we should Tx CCK pkts on Ant 0 only */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SINGLEANT_CCK) {
			wlapi_bmac_mhf(pi->sh->physhim,  MHF4, MHF4_BPHY_TXCORE0,
			               MHF4_BPHY_TXCORE0, WLC_BAND_ALL);
		}

		/* LCNXN */
		/* Non-gainctrl but PHY workarounds for rev16 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			wlc_phy_workarounds_nphy_rev16(pi);
		}
		/* 53572a0 */
		/* PHY workarounds for rev17 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			wlc_phy_workarounds_nphy_rev17(pi);
		}

		/* 43239a0 */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			wlc_phy_workarounds_nphy_rev18(pi);
		}

		/* 4324a0 */
		/* PHY workarounds for rev19 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_workarounds_nphy_rev19(pi);
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 1)) {
			phy_utils_mod_phyreg(pi, NPHY_SpareReg, 1, 0);
		}
		/* Olympic Sulley boards using 43236B1 */
		if (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) {
			if (CHSPEC_IS2G(pi->radio_chanspec) ||
			    (CHSPEC_IS5G(pi->radio_chanspec) &&
			     (pi->fem5g->antswctrllut == 4))) {
				/* When in RX mode,
				 * in 2.4G, look up entries 13, 14 and 45, 46 for T and R.
				 * in 5G and if antswctl5g=4, look up entries +13, +14 for T and R
				 */
				PHY_REG_LIST_START
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_RxAntSel_SrcSelect_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_MAC_RxAntConfig_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_Trigger_MASK)
				PHY_REG_LIST_EXECUTE(pi);
			}

			/* XXX PR 90823: for DEV1 boards, we keep 2G eLNA pu lines low
			 * to ensure that GPIO[45] don't toggle during PHY operation.
			 * DEV2 boards don't use GPIO[45] to mux out eLNA control lines.
			 */
			if (pi->sh->boardrev <= 0x1110) {
				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlLUTLna1, 0xFF, 0x0)
					PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlLUTLna2, 0xFF, 0x0)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		/* Usb elna  boards using 43236B1 */
		if ((CHSPEC_IS2G(pi->radio_chanspec) &&
			(pi->fem2g->antswctrllut == 11)) ||
			(CHSPEC_IS5G(pi->radio_chanspec) &&
			(pi->fem5g->antswctrllut == 11)))
			 {
			PHY_REG_LIST_START
				PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
					NPHY_AntSelConfig2057_RxAntSel_SrcSelect_MASK)
				PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
					NPHY_AntSelConfig2057_MAC_RxAntConfig_MASK)
				PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
					NPHY_AntSelConfig2057_Trigger_MASK)
			PHY_REG_LIST_EXECUTE(pi);
			}

		/* use more relaxed LTRN min-condition (fine-str based radar/garbage rejection)
		 *   - revisit later when radar detection needed in 5G
		 *   - see http://hwnbu-twiki.broadcom.com/bin/view/Mwgroup/BCM43236B0LabNotebook85
		 */
		if (CHIPID_43236X_FAMILY(pi)) {
			PHY_REG_LIST_START
				/* use tighter (smaller) threshold later, i.e.,
				 * not until higher rx pow
				 */
				PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x42)
				/* increase hi-power threshold: make easier for
				 * metric min to be below
				 */
				PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0a20)
			PHY_REG_LIST_EXECUTE(pi);

#if defined(WLMEDIA_N2) || defined(WLMEDIA_N2DEV)
			if (NREV_IS(pi->pubpi.phy_rev, 10)) {
				phy_utils_and_phyreg(pi, NPHY_RxControl,
				            ~(uint16)(NPHY_RxControl_RIFSEnable_MASK));
			} /* phyrev = 10 */
#endif /* WLMEDIA_N2 || WLMEDIA_N2DEV */
		}

		if (pi->sh->sromrev >= 9) {
			/* set PHY register to enable the PHY part.
			 * ucode is enabled via host flag that is set in wlc_mhfdef() in wlc_bmac.c
			 */
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
			            NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_MASK,
			            (1 << NPHY_REV8_TxPwrCtrlCmd_use_perPktPowerOffset_SHIFT));
		}

		/* XXX PR 91867: temporarily disable ucode WAR to test SW WAR that fixes
		 * radioreg 0x45 (logen_indbuf2g_idac) to 0x1
		 */
		wlapi_bmac_mhf(pi->sh->physhim,  MHF5, 0x1000, 0x1000, WLC_BAND_2G);

		if (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
				rfseq_tx2rx_dlys_ext_pa, ARRAYSIZE(rfseq_tx2rx_events_rev3));
		}

		if ((CHSPEC_IS2G(pi->radio_chanspec) && ext_pa_ana_2g) ||
			(CHSPEC_IS5G(pi->radio_chanspec) && ext_pa_ana_5g)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
				rfseq_tx2rx_dlys_ext_pa, sizeof(rfseq_tx2rx_events_rev3)/
				sizeof(rfseq_tx2rx_events_rev3[0]));
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* REVS 3 - 6 */

		/* PR 80122 - for RIFS functionality,
		 * force clocks on only for auto20u/20l/40 and mf20u/mf20l/40
		 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x1f8)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x1f8)
		PHY_REG_LIST_EXECUTE(pi);

		/* PR 40612 fix: use pilots-only tracking for
		 *  legacy (48/54 Mbps) 64-QAM constellations assuming transmitters
		 *  have high phase noise
		 */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                    1, 0, 32, &leg_data_weights);
		leg_data_weights = leg_data_weights & 0xffffff;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 0, 32, &leg_data_weights);

		/*  PR 53554 fix: This WAR gives 0 to 0.5 dB in 1% sensitivity for BW:40 M15
		 * - DPLL Loop Filter params
		 * - Set 2: wider upto 10 syms and then switch to narrower
		 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)

			/* PR 53710/53751 fixes:
			 * Fake TR switch setting to '11' to facilitate different-entry lookup in
			 * AntSwCtrlLUT. AntSwCtrlLUT entries 0x3 and 0xC are appropriately
			 * modified.
			 */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2056, 0xC)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2056, 0xC)
		PHY_REG_LIST_EXECUTE(pi);

		/* PR 53710 fix: override the default TX2RX RFSeq
		 * Do not reset rx_bias_reset line, instead leave it asserted
		 * in order to ensure faster settling
		 */
		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events_rev3,
		                       rfseq_tx2rx_dlys_rev3, sizeof(rfseq_tx2rx_events_rev3)/
		                       sizeof(rfseq_tx2rx_events_rev3[0]));

		/* If IPA is enabled then external PA does not exist. Therefore, don't wait for
		 * external PA pu after the internal PA is enabled, during Rf sequencing. This
		 * prevents garbage being spewed in the air, which may lead to Tx errors
		 */
		if (PHY_IPA(pi)) {
			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3_ipa,
			                     rfseq_rx2tx_dlys_rev3_ipa,
			                     sizeof(rfseq_rx2tx_events_rev3_ipa)/
			                     sizeof(rfseq_rx2tx_events_rev3_ipa[0]));
		}

		/* PR 66689: Turning off one rx-core will cause txpower issues on the same core
		   Change the RX2TX rfseq to hold tx-bias-reset high
		*/
		if ((pi->sh->hw_phyrxchain != 0x3) &&
			(pi->sh->hw_phyrxchain != pi->sh->hw_phytxchain)) {

			/* If IPA is enabled, don't include EXT_PA pu in the modified
			 * RX2TX table
			 */
			if (PHY_IPA(pi)) {
				rfseq_rx2tx_dlys_rev3[5] = 59;
				rfseq_rx2tx_dlys_rev3[6] = 1;
				rfseq_rx2tx_events_rev3[7] = NPHY_REV3_RFSEQ_CMD_END;
			}

			wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events_rev3,
			                     rfseq_rx2tx_dlys_rev3, sizeof(rfseq_rx2tx_events_rev3)/
			                     sizeof(rfseq_rx2tx_events_rev3[0]));
		}

		/* PR 57868 : 4322 performance in ACI-environments.
		   Partial fix: Activate Darwin-mode in default configuration
		*/
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
		} else {
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x9c40);
		}

		phy_utils_mod_phyreg(pi, NPHY_sgiLtrnOffset,
		                     NPHY_sgiLtrnOffset_sgiLtrnOffset40_MASK,
		                     (7 <<  NPHY_sgiLtrnOffset_sgiLtrnOffset40_SHIFT));

		if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 3,   32,
				&min_nvar_val);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 127, 32,
				&min_nvar_val);
		} else {
			min_nvar_val = noise_var_tbl_rev3[3];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 3, 32,
				&min_nvar_val);

			min_nvar_val = noise_var_tbl_rev3[127];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 127, 32,
				&min_nvar_val);
		}

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		/* Variable used in BPHY/OFDM noise mitigation */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106, 16,
			&(pi->interf->noise.save_initgain_rfseq[0]));

		if (CHSPEC_IS2G(pi->radio_chanspec) &&
			(((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
			pi->sh->interference_mode == WLAN_AUTO) &&
			(pi->aci_state & ACI_ACTIVE)) ||
			pi->sh->interference_mode == WLAN_MANUAL)) {

			if (CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel) {
				/* Workarounds gain ctrl doesnot restore default vals of phytbls */
				wlc_phy_table_write_nphy(pi, 4, 4, 0x10, 16,
				   pi->interf->init_ofdmlna2gainchange_stored);
				wlc_phy_table_write_nphy(pi, 4, 4, 0x50, 16,
				   pi->interf->init_ccklna2gainchange_stored);

			}

			if (CHSPEC_IS20(pi->radio_chanspec) ||
				(SCAN_RM_IN_PROGRESS(pi) && CHSPEC_IS40(pi->radio_chanspec)))
				wlc_phy_aci_home_channel_nphy(pi, pi->radio_chanspec);
		}

		/* PR 37069 -- Prevent 40MHz BW glitching at DAC (160MHz)
	         *    by getting AFE to sample on clk rising edge
		 *    val   offset
		 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x00, 16, &dac_control);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x10, 16, &dac_control);

		/* AUX ADC gain/Vmid Settings (need better characterization)
		 * These settings assume input Vcm = 650mV
		 */
		pdetrange =
			(CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->pdetrange :
			pi->fem2g->pdetrange;

		if (pdetrange == 0) {
			if (NREV_GE(pi->pubpi.phy_rev, 4)) {
				aux_adc_vmid = aux_adc_vmid_rev4;
				aux_adc_gain = aux_adc_gain_rev4;
			} else {
				aux_adc_vmid = aux_adc_vmid_rev3;
				aux_adc_gain = aux_adc_gain_rev3;
			}
			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				switch (chan_freq_range) {
					case WL_CHAN_FREQ_RANGE_5G_BAND0:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5G_BAND1:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5G_BAND2:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					case WL_CHAN_FREQ_RANGE_5G_BAND3:
						aux_adc_vmid[3] = 0x89;
						aux_adc_gain[3] = 0;
						break;
					default:
						PHY_ERROR(("wl%d: %s: channel not found\n",
							pi->sh->unit, __FUNCTION__));
						break;
				}
			}
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				aux_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				aux_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				aux_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				aux_adc_gain);
		} else if (pdetrange == 1) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				sk_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				sk_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				sk_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				sk_adc_gain);
		} else if (pdetrange == 2) {
			/* NPHY_IPA, internal TSSI configure for 4322A1 (REV4) */
			uint16 bcm_adc_vmid[] = {0xa2, 0xb4, 0xb4, 0x74};
			uint16 bcm_adc_gain[] = {0x02, 0x02, 0x02, 0x04};

			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
				chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
				if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
					bcm_adc_vmid[3] = 0x8e;
					bcm_adc_gain[3] = 0x03;
				} else {
					bcm_adc_vmid[3] = 0x94;
					bcm_adc_gain[3] = 0x03;
				}
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) { /* 4716A0/A1 */
					bcm_adc_vmid[3] = 0x84;
					bcm_adc_gain[3] = 0x02;
			}

			PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x\n", bcm_adc_vmid[3]));
			PHY_TXPWR(("TSSI AUX ADC Gain 0x%x\n", bcm_adc_gain[3]));

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				bcm_adc_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				bcm_adc_gain);
		} else if (pdetrange == 3) {
			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if ((NREV_GE(pi->pubpi.phy_rev, 4)) &&
			    (chan_freq_range == WL_CHAN_FREQ_RANGE_2G)) {
				/*
				 * This case is created to support the case of Foxconn WNR3500V2
				 * option 3 with external SiGe SE2528L high power PA.
				 * The values of auxadc_vmid[] and auxadc_gain[] are based on the
				 * results of board-level tests.
				 */
				uint16 auxadc_vmid[] = {0xa2, 0xb4, 0xb4, 0x270};
				uint16 auxadc_gain[] = {0x02, 0x02, 0x02, 0x00};

				/* For core 0, and core 1 */
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				                     auxadc_vmid);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				                     auxadc_vmid);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				                     auxadc_gain);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				                     auxadc_gain);
			}
		} else if ((pdetrange == 4) || (pdetrange == 5)) {
			uint16 bcm_adc_vmid[] = {0xa2, 0xb4, 0xb4, 0x0};
			uint16 bcm_adc_gain[] = {0x02, 0x02, 0x02, 0x0};
			uint16 Vmid[2], Av[2];

			chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
			if (chan_freq_range != WL_CHAN_FREQ_RANGE_2G) {
				Vmid[0] = (pdetrange == 4) ? 0x8e : 0x89;
				Vmid[1] = (pdetrange == 4) ? 0x96 : 0x89;
				Av[0]   = (pdetrange == 4) ? 2    : 0;
				Av[1]   = (pdetrange == 4) ? 2    : 0;
			} else {
				Vmid[0] = (pdetrange == 4) ? 0x89 : 0x74;
				Vmid[1] = (pdetrange == 4) ? 0x8b : 0x70;
				Av[0]   = (pdetrange == 4) ? 2    : 0;
				Av[1]   = (pdetrange == 4) ? 2    : 0;
			}

			PHY_TXPWR(("TSSI AUX ADC Vmid 0x%x 0x%x\n", Vmid[0], Vmid[1]));
			PHY_TXPWR(("TSSI AUX ADC Gain 0x%x 0x%x\n", Av[0], Av[1]));

			bcm_adc_vmid[3] = Vmid[0];
			bcm_adc_gain[3] = Av[0];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x08, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x0c, 16,
				bcm_adc_gain);

			bcm_adc_vmid[3] = Vmid[1];
			bcm_adc_gain[3] = Av[1];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x18, 16,
				bcm_adc_vmid);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 4, 0x1c, 16,
				bcm_adc_gain);
		} else {
			PHY_ERROR(("invalid fem%s.pdetrange %d\n",
			          ((CHSPEC_IS5G(pi->radio_chanspec)) ? "5g" : "2g"),
			          pdetrange));
			ASSERT(0);
		}

		{
			/*
			 * PR 58163 WAR: Common-feedback stability at rx_mixer output
			 *
			 * Bulk-write 12 register accesses
			 */
			static uint16 pr58163war_regs[] = {
				RADIO_2056_RX_MIXA_MAST_BIAS | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXA_MAST_BIAS | RADIO_2056_RX1, 0x0,
				RADIO_2056_RX_MIXA_BIAS_MAIN | RADIO_2056_RX0, 0x6,
				RADIO_2056_RX_MIXA_BIAS_MAIN | RADIO_2056_RX1, 0x6,
				RADIO_2056_RX_MIXA_BIAS_AUX  | RADIO_2056_RX0, 0x7,
				RADIO_2056_RX_MIXA_BIAS_AUX  | RADIO_2056_RX1, 0x7,
				RADIO_2056_RX_MIXA_LOB_BIAS  | RADIO_2056_RX0, 0x88,
				RADIO_2056_RX_MIXA_LOB_BIAS  | RADIO_2056_RX1, 0x88,
				RADIO_2056_RX_MIXA_CMFB_IDAC | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXA_CMFB_IDAC | RADIO_2056_RX1, 0x0,
				RADIO_2056_RX_MIXG_CMFB_IDAC | RADIO_2056_RX0, 0x0,
				RADIO_2056_RX_MIXG_CMFB_IDAC | RADIO_2056_RX1, 0x0,
				};
			phy_utils_bulkwrite_radioregs(pi, pr58163war_regs,
			                              WLC_BULK_SZ(pr58163war_regs));
		}

		/* PRs 67534 WARs: Based on srom triso2g/5g entry activation force trsw to
		 * be in R pos for cliplo gain
		 */
		triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->triso :
			pi->fem2g->triso;
		if (triso == 7) {
			wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_0);
			wlc_phy_war_force_trsw_to_R_cliplo_nphy(pi, PHY_CORE_1);
		}

		if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_TRSW_1by2)) {
		  wlc_phy_war_txchain_upd_nphy(pi, pi->sh->hw_phytxchain);
		}

		/* when LO_TRSW_R_5GHz flag is set force the TRSW to R position for clipLO also */
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_LO_TRSW_R_5GHz) &&
		    (CHSPEC_IS5G(pi->radio_chanspec))) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2056, 0x4)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2056, 0x4)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* PRs 60789/60024 WARs: Based on boardflag activation, do Pilots-only tracking */
		if (((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_APLL_WAR) &&
		     (CHSPEC_IS5G(pi->radio_chanspec))) ||
		    (((BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR) ||
		     (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_GPLL_WAR2)) &&
		     (CHSPEC_IS2G(pi->radio_chanspec)))) {
			nss1_data_weights = 0x00088888;
			ht_data_weights   = 0x00088888;
			stbc_data_weights = 0x00088888;
		} else {
			nss1_data_weights = 0x88888888;
			ht_data_weights   = 0x88888888;
			stbc_data_weights = 0x88888888;
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 1, 32, &nss1_data_weights);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 2, 32, &ht_data_weights);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		                     1, 3, 32, &stbc_data_weights);

		/* For 4322 A1, overwrite the gmbb_idac (bleed current) value in A-band */
		if (NREV_IS(pi->pubpi.phy_rev, 4)) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_GMBB_IDAC | RADIO_2056_TX0, 0x70);
				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_GMBB_IDAC | RADIO_2056_TX1, 0x70);
			}
		}

		/* ED CRS changes */
		if (!pi->edcrs_threshold_lock) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh0, 0x3eb)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh1, 0x3eb)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh0, 0x341)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh1, 0x341)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x42b)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x381)
				PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x381)
			PHY_REG_LIST_EXECUTE(pi);
		}

#ifdef AP
		/* Clear RxControl.resetCrsEnergyDrop */
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			phy_utils_mod_phyreg(pi, NPHY_RxControl,
			                     NPHY_RxControl_resetCrsEnergyDrop_MASK,
			            0x0);
		}
#endif /* AP */
		if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			/* Check if we should Tx CCK pkts on Ant 0 only */
			if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SINGLEANT_CCK) {
				wlapi_bmac_mhf(pi->sh->physhim,  MHF4, MHF4_BPHY_TXCORE0,
					MHF4_BPHY_TXCORE0, WLC_BAND_ALL);
			}
		}
		if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if ((CHSPEC_IS2G(pi->radio_chanspec) && ext_pa_ana_2g) ||
				(CHSPEC_IS5G(pi->radio_chanspec) && ext_pa_ana_5g)) {
				wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX,
					rfseq_tx2rx_events_rev3,
					rfseq_tx2rx_dlys_ext_pa, sizeof(rfseq_tx2rx_events_rev3)/
					sizeof(rfseq_tx2rx_events_rev3[0]));
			}
		}
	} else {
		/* REVS 0 - 2 */

		/* XXX PR51695 : APPLE RDR:5416310: M93: 2.4GHz shows a sharp performance
		 * drop off around -85 dBm
		 */
		if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) & BFL2_SKWRKFEM_BRD ||
		    (pi->sh->boardtype == 0x8b)) {
			uint i;
			uint8 war_dlys[] = {1, 6, 6, 2, 4, 20, 1};
			for (i = 0; i < ARRAYSIZE(rfseq_rx2tx_dlys); i++)
				rfseq_rx2tx_dlys[i] = war_dlys[i];
		}

		/* removed hard-coded setting of nominal Rx IQ comp values; these
		 * are computed and set by auto Rx IQ Cal instead.
		 */

		/* PR 39568 : only for 2G band,
		 * set bit 3 to get an extra ~ 5.5 dB of attenuation
		 * allows for higher txgm settings to be used
		 */
		if (CHSPEC_IS5G(pi->radio_chanspec) && pi->phy_5g_pwrgain) {
			phy_utils_and_radioreg(pi, RADIO_2055_CORE1_TX_RF_SPARE, 0xf7);
			phy_utils_and_radioreg(pi, RADIO_2055_CORE2_TX_RF_SPARE, 0xf7);
		} else {
			phy_utils_or_radioreg(pi, RADIO_2055_CORE1_TX_RF_SPARE, 0x8);
			phy_utils_or_radioreg(pi, RADIO_2055_CORE2_TX_RF_SPARE, 0x8);
		}

		/* PR 37069 -- Prevent 40MHz BW glitching at DAC (160MHz)
		 *             by getting AFE to sample on clk rising edge
		 */
		regval = 0x000a;
		wlc_phy_table_write_nphy(pi, 8, 1, 0, 16, &regval);
		wlc_phy_table_write_nphy(pi, 8, 1, 0x10, 16, &regval);

		if (NREV_LT(pi->pubpi.phy_rev, 3)) {
			regval = 0xcdaa;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x02, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x12, 16, &regval);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			/*  PR 38004/PR 38005 -- Incorrect Default in RTL: AFE I/Q
			 * RX Control Bits
			 */
			regval = 0x0000;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x08, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x18, 16, &regval);

			regval = 0x7aab;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x07, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x17, 16, &regval);

			regval = 0x0800;
			wlc_phy_table_write_nphy(pi, 8, 1, 0x06, 16, &regval);
			wlc_phy_table_write_nphy(pi, 8, 1, 0x16, 16, &regval);
		}

		/* setup the trsw LUT with right value */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower1, 0x02d8)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper1, 0x0301)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower2, 0x02d8)
			PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper2, 0x0301)
		PHY_REG_LIST_EXECUTE(pi);

		/* override the default RX2TX RFSeq */
		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX, rfseq_rx2tx_events, rfseq_rx2tx_dlys,
		                       sizeof(rfseq_rx2tx_events)/sizeof(rfseq_rx2tx_events[0]));

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX, rfseq_tx2rx_events, rfseq_tx2rx_dlys,
		                       sizeof(rfseq_tx2rx_events)/sizeof(rfseq_tx2rx_events[0]));

		/* gain control workarounds */
		wlc_phy_workarounds_nphy_gainctrl(pi);

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {

			if (phy_utils_read_phyreg(pi, NPHY_RxControl) & NPHY_MLenable)
				wlapi_bmac_mhf(pi->sh->physhim, MHF3, MHF3_USB_OLD_NPHYMLADVWAR,
				        MHF3_USB_OLD_NPHYMLADVWAR, WLC_BAND_ALL);

		} else if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, CrsCheck2, 0x0)
				PHY_REG_WRITE_ENTRY(NPHY, CrsCheck3, 0x0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_utils_mod_phyreg(pi, NPHY_ScramSigCtrl,
			                     NPHY_ScramSigCtrl_scramCtrlMode_MASK, 0);

		/* PR 39179, PR 39185 workaround:
		 * - DPLL Loop Filter params
		 * - Set 2: wider upto 10 syms and then switch to narrower
		 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha0, 293)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha1, 435)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackAlpha2, 261)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta0,  366)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta1,  205)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackBeta2,  32)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_LT(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				/* PR 41259 fix : use pilots only to track 64QAM constellations
				 * for transmitters that have higher phase noise
				 */
				PHY_REG_MOD_ENTRY(NPHY, PilotDataWeight1, 64qam, 0)

				/* PR 39898 WAR : set 20L/U tx filter gain 0.8dB higher to get
				 * similar power to 40MHz transmissions
				 */
				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B1, 0xb5)
				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B2, 0xa4)
				PHY_REG_WRITE_ENTRY(NPHY, txfilt20CoeffStg2B3, 0x0)
			PHY_REG_LIST_EXECUTE(pi);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			phy_utils_mod_phyreg(pi, NPHY_fineRx2clockgatecontrol,
			            NPHY_FORCESIG_DECODEGATEDCLKS, NPHY_FORCESIG_DECODEGATEDCLKS);
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if ((NREV_GE(pi->pubpi.phy_rev, 7)) &&
	    (!NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) &&
	    (!NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
		uint core;
		uint16 tone_jammer_war_blk;

		tone_jammer_war_blk = wlapi_bmac_read_shm(pi->sh->physhim, M_AFEOVR_PTR);
		FOREACH_CORE(pi, core) {
			wlapi_bmac_write_shm(pi->sh->physhim,
				(tone_jammer_war_blk +  2 * core + 0) * 2,
				NPHY_AfectrlOverrideX(core));
			wlapi_bmac_write_shm(pi->sh->physhim,
				(tone_jammer_war_blk +  2 * core + 1) * 2,
				NPHY_AfectrlCoreX(core));
		}

		wlapi_bmac_mhf(pi->sh->physhim, MHF5, MHF5_TONEJAMMER_WAR,
			MHF5_TONEJAMMER_WAR, WLC_BAND_ALL);
	}

	if ((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM47162_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID) ||
		(pi->sh->chippkg == BCM4717_PKG_ID) ||
		(pi->sh->chippkg == BCM4718_PKG_ID)) {
		phy_utils_write_radioreg(pi,
			RADIO_2056_SYN_PLL_PFD | RADIO_2056_SYN, 0x6);
	}

	/* Improve rx sensitivity by desensitizing subcarriers on which spurs occur. */
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		wlc_phy_20671_noise_var_shaping_media(pi);
	} else if (CHIPID_4324X_IPA_FAMILY(pi)) {
		wlc_phy_20671_noise_var_shaping_nphy(pi);
	}

	if (CHIP_4324_B4(pi) && (pi_nphy->ed_assert_thresh_dbm < 0))
		wlc_phy_adjust_ed_thres_nphy(pi, &pi_nphy->ed_assert_thresh_dbm, TRUE);

	if (region_group == REGION_EU)
		wlc_phy_set_srom_eu_edthresh_nphy(pi);
}

void
wlc_phy_workarounds_nphy_gainctrl(phy_info_t *pi)
{
	uint16 hpf_code, currband;
	int ctr;
	uint8 rfseq_updategainu_events[] = {
		NPHY_RFSEQ_CMD_RX_GAIN,
		NPHY_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_RFSEQ_CMD_SET_HPF_BW
	};
	uint8 rfseq_updategainu_dlys[] = {10, 30, 1};
	int8  lna1G_gain_db[]      = {7, 11, 16, 23};
	int8  lna1G_gain_db_rev4[] = {8, 12, 17, 25};
	int8  lna1G_gain_db_rev5[] = {9, 13, 18, 26};
	int8  lna1G_gain_db_rev6[] = {8, 13, 18, 25};
	int8  lna1G_gain_db_rev6_224B0[] = {10, 14, 19, 27};
	int8  lna1A_gain_db[]      = {7, 11, 17, 23};
	int8  lna1A_gain_db_rev4[] = {8, 12, 18, 23};
	int8  lna1A_gain_db_rev5[] = {6, 10, 16, 21};
	int8  lna1A_gain_db_rev6[] = {6, 10, 16, 21};
	int8 *lna1_gain_db = NULL;
	int8  lna2G_gain_db[]      = {-5, 6, 10, 14};
	int8  lna2G_gain_db_rev5[] = {-3, 7, 11, 16};
	int8  lna2G_gain_db_rev6[] = {-5, 6, 10, 14};
	int8  lna2G_gain_db_rev6_224B0[] = {-5, 6, 10, 15};
	int8  lna2A_gain_db[]      = {-6, 2,  6, 10};
	int8  lna2A_gain_db_rev4[] = {-5, 2,  6, 10};
	int8  lna2A_gain_db_rev5[] = {-7, 0,  4, 8};
	int8  lna2A_gain_db_rev6[] = {-7, 0,  4, 8};
	int8 *lna2_gain_db = NULL;
	int8  tiaG_gain_db[]       = {0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A, 0x0A};
	int8  tiaA_gain_db[]       = {0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13, 0x13};
	int8  tiaA_gain_db_rev4[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8  tiaA_gain_db_rev5[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8  tiaA_gain_db_rev6[]  = {0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d, 0x0d};
	int8 *tia_gain_db;
	int8  tiaG_gainbits[]      = {0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	int8  tiaA_gainbits[]      = {0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06, 0x06};
	int8  tiaA_gainbits_rev4[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8  tiaA_gainbits_rev5[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8  tiaA_gainbits_rev6[] = {0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04, 0x04};
	int8 *tia_gainbits;
	int8  lpf_gain_db[]        = {0x00, 0x06, 0x0c, 0x12, 0x12, 0x12};
	int8  lpf_gainbits[]       = {0x00, 0x01, 0x02, 0x03, 0x03, 0x03};
	uint16 rfseqG_init_gain[]      = {0x613f, 0x613f, 0x613f, 0x613f};
	uint16 rfseqG_init_gain_rev4[] = {0x513f, 0x513f, 0x513f, 0x513f};
	uint16 rfseqG_init_gain_rev5[] = {0x413f, 0x413f, 0x413f, 0x413f};
	uint16 rfseqG_init_gain_rev5_elna[] = {0x013f, 0x013f, 0x013f, 0x013f};
	uint16 rfseqG_init_gain_rev6[] = {0x513f, 0x513f};
	uint16 rfseqG_init_gain_rev6_224B0[] = {0x413f, 0x413f};
	uint16 rfseqG_init_gain_rev6_elna[] = {0x113f, 0x113f};
	uint16 rfseqA_init_gain[]      = {0x516f, 0x516f, 0x516f, 0x516f};
	uint16 rfseqA_init_gain_rev4[] = {0x614f, 0x614f, 0x614f, 0x614f};
	uint16 rfseqA_init_gain_rev4_elna[] = {0x314f, 0x314f, 0x314f, 0x314f};
	uint16 rfseqA_init_gain_rev5[] = {0x714f, 0x714f, 0x714f, 0x714f};
	uint16 rfseqA_init_gain_rev6_elna[] = {0x314f, 0x314f};
	uint16 rfseqA_init_gain_rev6[] = {0x714f, 0x714f};
	uint16 *rfseq_init_gain;
	uint16 initG_gaincode      = 0x627e;
	uint16 initG_gaincode_rev4 = 0x527e;
	uint16 initG_gaincode_rev5 = 0x427e;
	uint16 initG_gaincode_rev5_elna = 0x027e;
	uint16 initG_gaincode_rev6 = 0x527e;
	uint16 initG_gaincode_rev6_224B0 = 0x427e;
	uint16 initG_gaincode_rev6_elna = 0x127e;
	uint16 initA_gaincode      = 0x52de;
	uint16 initA_gaincode_rev4 = 0x629e;
	uint16 initA_gaincode_rev4_elna = 0x329e;
	uint16 initA_gaincode_rev5 = 0x729e;
	uint16 initA_gaincode_rev6_elna = 0x329e;
	uint16 initA_gaincode_rev6 = 0x729e;
	uint16 init_gaincode;
	uint16 clip1hiG_gaincode      = 0x107e;
	uint16 clip1hiG_gaincode_rev4 = 0x007e;
	uint16 clip1hiG_gaincode_rev5 = 0x1076;
	uint16 clip1hiG_gaincode_rev6 = 0x007e;
	uint16 clip1hiA_gaincode      = 0x00de;
	uint16 clip1hiA_gaincode_rev4 = 0x029e;
	uint16 clip1hiA_gaincode_rev5 = 0x029e;
	uint16 clip1hiA_gaincode_rev6 = 0x029e;
	uint16 clip1hi_gaincode;
	uint16 clip1mdG_gaincode      = 0x0066;
	uint16 clip1mdA_gaincode      = 0x00ca;
	uint16 clip1mdA_gaincode_rev4 = 0x1084;
	uint16 clip1mdA_gaincode_rev5 = 0x2084;
	uint16 clip1mdA_gaincode_rev6 = 0x2084;
	uint16 clip1md_gaincode = 0;
	uint16 clip1loG_gaincode      = 0x0074;
	uint16 clip1loG_gaincode_rev5[] = {
	  0x0062, 0x0064, 0x006a, 0x106a, 0x106c, 0x1074, 0x107c, 0x207c
	};
	uint16 clip1loG_gaincode_rev6[] = {
	  0x106a, 0x106c, 0x1074, 0x107c, 0x007e, 0x107e, 0x207e, 0x307e
	};
	uint16 clip1loG_gaincode_rev6_224B0 = 0x1074;
	uint16 clip1loA_gaincode      = 0x00cc;
	uint16 clip1loA_gaincode_rev4 = 0x0086;
	uint16 clip1loA_gaincode_rev5[] = {
	  0x0084, 0x0086, 0x1086, 0x2086, 0x3086, 0x1096, 0x2096, 0x209e
	};
	uint16 clip1loA_gaincode_rev6[] = {
	  0x0084, 0x0086, 0x1086, 0x2086, 0x3086, 0x1096, 0x2096, 0x209e
	};
	uint16 clip1lo_gaincode;
	uint8  crsminG_th        = 0x18;
	uint8  crsminG_th_rev5   = 0x18;
	uint8  crsminG_th_rev6   = 0x18;
	uint8  crsminA_th        = 0x1e;
	uint8  crsminA_th_rev4   = 0x24;
	uint8  crsminA_th_rev5   = 0x24;
	uint8  crsminA_th_rev6   = 0x24;
	uint8  crsmin_th;
	uint8  crsminlG_th       = 0x18;
	uint8  crsminlG_th_rev5  = 0x18;
	uint8  crsminlG_th_rev6  = 0x18;
	uint8  crsminlA_th       = 0x1e;
	uint8  crsminlA_th_rev4  = 0x24;
	uint8  crsminlA_th_rev5  = 0x24;
	uint8  crsminlA_th_rev6  = 0x24;
	uint8  crsminl_th = 0;
	uint8  crsminuG_th       = 0x18;
	uint8  crsminuG_th_rev5  = 0x18;
	uint8  crsminuG_th_rev6  = 0x18;
	uint8  crsminuA_th       = 0x1e;
	uint8  crsminuA_th_rev4  = 0x24;
	uint8  crsminuA_th_rev5  = 0x24;
	uint8  crsminuA_th_rev6  = 0x24;
	uint8  crsminuA_th_rev6_224B0  = 0x2d;
	uint8  crsminu_th;
	uint16 nbclipG_th        = 0x20d;
	uint16 nbclipG_th_rev4   = 0x1a1;
	uint16 nbclipG_th_rev5   = 0x1d0;
	uint16 nbclipG_th_rev6   = 0x1d0;
	uint16 nbclipA_th        = 0x1a1;
	uint16 nbclipA_th_rev4   = 0x107;
	uint16 nbclipA_th_rev5   = 0x0a9;
	uint16 nbclipA_th_rev6   = 0x0f0;
	uint16 nbclip_th = 0;
	uint8  w1clipG_th        = 5;
	uint8  w1clipG_th_rev5   = 9;
	uint8  w1clipG_th_rev6   = 5;
	uint8  w1clipA_th        = 25,      w1clip_th;
	uint8  rssi_gain_default = 0x50;
	uint8  rssiG_gain_rev6_224B0   = 0x50;
	uint8  rssiA_gain_rev5   = 0x90;
	uint8  rssiA_gain_rev6   = 0x90;
	uint8  rssi_gain;
	uint16 regval[21];
	uint8 triso;

	triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->triso :
	  pi->fem2g->triso;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* 4324 gain control war */
		wlc_phy_workarounds_nphy_gainctrl_20671(pi);

		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
			/* back off only for g band */
			wlc_phy_backoff_initgain_elna(pi);
			wlc_phy_elna_gainctrl_workaround(pi);
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
		if (RADIOREV(pi->pubpi.radiorev) == 13) {
		/* 53572a0 */
		wlc_phy_workarounds_nphy_gainctrl_2057_rev13(pi);
		} else {
			/* 43217 and others */
			if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
			    ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
			     (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
			}
			wlc_phy_workarounds_nphy_gainctrl_2057_rev14(pi);
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* LCNXN */
		wlc_phy_workarounds_nphy_gainctrl_2057_rev9(pi);
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		/* LCNXN 43239 */
		wlc_phy_workarounds_nphy_gainctrl_2057_rev11(pi);

		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		 (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			/* 5357 (radio rev 5) */
			if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
				(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
				(BFL_EXTLNA|BFL_EXTLNA_5GHz))) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
			}
			wlc_phy_workarounds_nphy_gainctrl_2057_rev5(pi);

		} else if (CHIPID_43236X_FAMILY(pi)) {
			/* 43236, 43235, 43234, 43238, 43237 (radio rev 7)
			 * For Sulley: see wlc_phy_subband_cust_43236B1_sulley_nphy()
			 */
			if ((pi->sh->boardtype != BCM943236OLYMPICSULLEY_SSID) &&
			    (pi->sh->boardtype != BCM943236PREPROTOBLU2O3_SSID) &&
			    (pi->fem2g->antswctrllut != 11) &&
			    (pi->fem5g->antswctrllut != 11) &&
			    (pi->fem2g->antswctrllut != 15) &&
			    (pi->fem5g->antswctrllut != 15))
				wlc_phy_workarounds_nphy_gainctrl_2057_rev7(pi);

		} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362/BCM63268 */
				wlc_phy_workarounds_nphy_gainctrl_2057_rev3(pi);
		} else {
			/* 43226A0, A1 */
			wlc_phy_workarounds_nphy_gainctrl_2057_rev6(pi);
		}

		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
			((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
			(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
			if ((CHIPID(pi->sh->chip) != BCM5357_CHIP_ID) &&
				(CHIPID(pi->sh->chip) != BCM4749_CHIP_ID)) {
				wlc_phy_backoff_initgain_elna(pi);
				wlc_phy_elna_gainctrl_workaround(pi);
			}
		}

	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		PHY_REG_LIST_START
			/* Start with NBrssi as we don't use W2 */
			PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 1)
			/* Disable clip2 detect until we have a reliable W2rssi reading/analysis */
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		/* Band-specific configuration */
		currband =
		        phy_utils_read_phyreg(pi, NPHY_BandControl) & NPHY_BandControl_currentBand;
		if (currband == 0) { /* G-band */
			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			  if (RADIOREV(pi->pubpi.radiorev) == 11) {
			    lna1_gain_db    = lna1G_gain_db_rev6_224B0;
			    lna2_gain_db    = lna2G_gain_db_rev6_224B0;
			    rfseq_init_gain = rfseqG_init_gain_rev6_224B0;
			    init_gaincode   = initG_gaincode_rev6_224B0;
			    clip1hi_gaincode = clip1hiG_gaincode_rev6;
			    clip1lo_gaincode = clip1loG_gaincode_rev6_224B0;
			    nbclip_th       = nbclipG_th_rev6;
			    w1clip_th       = w1clipG_th_rev6;
			    crsmin_th       = crsminG_th_rev6;
			    crsminl_th      = crsminlG_th_rev6;
			    crsminu_th      = crsminuG_th_rev6;
			    rssi_gain       = rssiG_gain_rev6_224B0;
			  } else {
			    lna1_gain_db    = lna1G_gain_db_rev6;
			    lna2_gain_db    = lna2G_gain_db_rev6;
			    rfseq_init_gain = rfseqG_init_gain_rev6;
			    init_gaincode   = initG_gaincode_rev6;
			    if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
			      /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
			       * to improve false detectionDo this only when ELNA_GAINDEF
			       * boardflag is not set.
			       */
			      if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			      BFL_ELNA_GAINDEF)) {
				rfseq_init_gain = rfseqG_init_gain_rev6_elna;
				init_gaincode   = initG_gaincode_rev6_elna;
			      }
			    }
			    clip1hi_gaincode = clip1hiG_gaincode_rev6;
			    /* PR72246 fix: vary ClipLO gain based on
			       TRSW isolation as indicated by the srom
			       /nvram entry triso2g
			    */
			    switch (triso) {
			    case 0:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[0];
			      break;
			    case 1:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[1];
			      break;
			    case 2:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[2];
			      break;
			    case 3:
			    default:
			      /* The default ClipLo gain settings corresponding to 25 dB
			       * TRSW isolation as measured on 43222ipa design
			       */
			      clip1lo_gaincode = clip1loG_gaincode_rev6[3];
			      break;
			    case 4:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[4];
			      break;
			    case 5:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[5];
			      break;
			    case 6:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[6];
			      break;
			    case 7:
			      clip1lo_gaincode = clip1loG_gaincode_rev6[7];
			      break;
			    }
			    nbclip_th       = nbclipG_th_rev6;
			    w1clip_th       = w1clipG_th_rev6;
			    crsmin_th       = crsminG_th_rev6;
			    crsminl_th      = crsminlG_th_rev6;
			    crsminu_th      = crsminuG_th_rev6;
			    rssi_gain       = rssi_gain_default;
			  }
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
				lna1_gain_db    = lna1G_gain_db_rev5;
				lna2_gain_db    = lna2G_gain_db_rev5;
				rfseq_init_gain = rfseqG_init_gain_rev5;
				init_gaincode   = initG_gaincode_rev5;
				if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
				  /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
				   * to improve false detection Do this only when ELNA_GAINDEF
				   * boardflag is not set.
				   */
				  if (!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
				  BFL_ELNA_GAINDEF)) {
				    rfseq_init_gain = rfseqG_init_gain_rev5_elna;
				    init_gaincode   = initG_gaincode_rev5_elna;
				  }
				}
				clip1hi_gaincode = clip1hiG_gaincode_rev5;
				/* PR72246 fix: vary ClipLO gain based on
				   TRSW isolation as indicated by the srom/nvram
				   entry triso2g
				*/
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[2];
				  break;
				case 3:
				  /* The default ClipLo gain settings corresponding to 13 dB
				   * TRSW isolation as measured on 4716NR2epaP80x designs
				   */
				  clip1lo_gaincode = clip1loG_gaincode_rev5[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[7];
				  break;
				default:
				  clip1lo_gaincode = clip1loG_gaincode_rev5[3];
				  break;
				}
				nbclip_th       = nbclipG_th_rev5;
				w1clip_th       = w1clipG_th_rev5;
				crsmin_th       = crsminG_th_rev5;
				crsminl_th      = crsminlG_th_rev5;
				crsminu_th      = crsminuG_th_rev5;
				rssi_gain       = rssi_gain_default;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				lna1_gain_db    = lna1G_gain_db_rev4;
				lna2_gain_db    = lna2G_gain_db;
				rfseq_init_gain = rfseqG_init_gain_rev4;
				init_gaincode   = initG_gaincode_rev4;
				clip1hi_gaincode = clip1hiG_gaincode_rev4;
				clip1lo_gaincode = clip1loG_gaincode;
				nbclip_th       = nbclipG_th_rev4;
				w1clip_th       = w1clipG_th;
				crsmin_th       = crsminG_th;
				crsminl_th      = crsminlG_th;
				crsminu_th      = crsminuG_th;
				rssi_gain       = rssi_gain_default;
			} else { /* REV3 */
				lna1_gain_db    = lna1G_gain_db;
				lna2_gain_db    = lna2G_gain_db;
				rfseq_init_gain = rfseqG_init_gain;
				init_gaincode   = initG_gaincode;
				clip1hi_gaincode = clip1hiG_gaincode;
				clip1lo_gaincode = clip1loG_gaincode;
				nbclip_th       = nbclipG_th;
				w1clip_th       = w1clipG_th;
				crsmin_th       = crsminG_th;
				crsminl_th      = crsminlG_th;
				crsminu_th      = crsminuG_th;
				rssi_gain       = rssi_gain_default;
			}
			tia_gain_db     = tiaG_gain_db;
			tia_gainbits    = tiaG_gainbits;
			clip1md_gaincode = clip1mdG_gaincode;
		} else { /* A-band */
			if (NREV_GE(pi->pubpi.phy_rev, 6)) {
				lna1_gain_db    = lna1A_gain_db_rev6;
				lna2_gain_db    = lna2A_gain_db_rev6;
				tia_gain_db     = tiaA_gain_db_rev6;
				tia_gainbits    = tiaA_gainbits_rev6;
				rfseq_init_gain = rfseqA_init_gain_rev6;
				init_gaincode   = initA_gaincode_rev6;
				if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					BFL_EXTLNA_5GHz) {
				  /* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
				   * to improve false detection. Do this only for 43224
				   * extlna design and when BFL_ELNA_GAINDEF is not set
				   */
				  if (((CHIPID(pi->sh->sih->chip) == BCM43224_CHIP_ID) ||
				     (CHIPID(pi->sh->sih->chip) == BCM43421_CHIP_ID)) &&
				     !(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
				     BFL_ELNA_GAINDEF)) {
				    rfseq_init_gain = rfseqA_init_gain_rev6_elna;
				    init_gaincode   = initA_gaincode_rev6_elna;
				  }
				}
				clip1hi_gaincode = clip1hiA_gaincode_rev6;
				clip1md_gaincode = clip1mdA_gaincode_rev6;
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[2];
				  break;
				case 3:
				default:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loA_gaincode_rev6[7];
				  break;
				}
				crsmin_th       = crsminA_th_rev6;
				crsminl_th      = crsminlA_th_rev6;
				if ((RADIOREV(pi->pubpi.radiorev) == 11) &&
				    (CHSPEC_IS40(pi->radio_chanspec) == 0)) {
				  crsminu_th      = crsminuA_th_rev6_224B0;
				} else {
				  crsminu_th      = crsminuA_th_rev6;
				}
				nbclip_th       = nbclipA_th_rev6;
				rssi_gain       = rssiA_gain_rev6;
			} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
				lna1_gain_db    = lna1A_gain_db_rev5;
				lna2_gain_db    = lna2A_gain_db_rev5;
				tia_gain_db     = tiaA_gain_db_rev5;
				tia_gainbits    = tiaA_gainbits_rev5;
				rfseq_init_gain = rfseqA_init_gain_rev5;
				init_gaincode   = initA_gaincode_rev5;
				clip1hi_gaincode = clip1hiA_gaincode_rev5;
				clip1md_gaincode = clip1mdA_gaincode_rev5;
				switch (triso) {
				case 0:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[0];
				  break;
				case 1:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[1];
				  break;
				case 2:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[2];
				  break;
				case 3:
				default:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[3];
				  break;
				case 4:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[4];
				  break;
				case 5:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[5];
				  break;
				case 6:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[6];
				  break;
				case 7:
				  clip1lo_gaincode = clip1loA_gaincode_rev5[7];
				  break;
				}
				crsmin_th       = crsminA_th_rev5;
				crsminl_th      = crsminlA_th_rev5;
				crsminu_th      = crsminuA_th_rev5;
				nbclip_th       = nbclipA_th_rev5;
				rssi_gain       = rssiA_gain_rev5;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				lna1_gain_db    = lna1A_gain_db_rev4;
				lna2_gain_db    = lna2A_gain_db_rev4;
				tia_gain_db     = tiaA_gain_db_rev4;
				tia_gainbits    = tiaA_gainbits_rev4;
				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
					BFL_EXTLNA_5GHz) &&
					!(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags)
					& BFL_ELNA_GAINDEF)) {
					/* Drop INIT_GAIN in HPVGA gain by 9 dB for ext-LNA
					 * to improve false detection
					 */
					rfseq_init_gain = rfseqA_init_gain_rev4_elna;
					init_gaincode   = initA_gaincode_rev4_elna;
				} else {
					rfseq_init_gain = rfseqA_init_gain_rev4;
					init_gaincode   = initA_gaincode_rev4;
				}
				clip1hi_gaincode = clip1hiA_gaincode_rev4;
				clip1md_gaincode = clip1mdA_gaincode_rev4;
				clip1lo_gaincode = clip1loA_gaincode_rev4;
				crsmin_th       = crsminA_th_rev4;
				crsminl_th      = crsminlA_th_rev4;
				crsminu_th      = crsminuA_th_rev4;
				nbclip_th       = nbclipA_th_rev4;
				rssi_gain       = rssi_gain_default;
			} else { /* REV3 */
				lna1_gain_db    = lna1A_gain_db;
				lna2_gain_db    = lna2A_gain_db;
				tia_gain_db     = tiaA_gain_db;
				tia_gainbits    = tiaA_gainbits;
				rfseq_init_gain = rfseqA_init_gain;
				init_gaincode   = initA_gaincode;
				clip1hi_gaincode = clip1hiA_gaincode;
				clip1md_gaincode = clip1mdA_gaincode;
				clip1lo_gaincode = clip1loA_gaincode;
				crsmin_th       = crsminA_th;
				crsminl_th      = crsminlA_th;
				crsminu_th      = crsminuA_th;
				nbclip_th       = nbclipA_th;
				rssi_gain       = rssi_gain_default;
			}
			w1clip_th       = w1clipA_th;
		}

		/* G-band Preferred Radio Reg Settings */
		/* Max out LNA1, LNA2 IDACs */
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_BIASPOLE_LNAG1_IDAC | RADIO_2056_RX0),
		                         0x17);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_BIASPOLE_LNAG1_IDAC | RADIO_2056_RX1),
		                         0x17);

		phy_utils_write_radioreg(pi, (RADIO_2056_RX_LNAG2_IDAC | RADIO_2056_RX0), 0xf0);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_LNAG2_IDAC | RADIO_2056_RX1), 0xf0);

		/* Desired RSSI hpf(on), LPF settings */
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RSSI_POLE | RADIO_2056_RX0), 0x0);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RSSI_POLE | RADIO_2056_RX1), 0x0);

		/* Increase NB attenuation to shift nbclip point to higher rx_gain
		 * instead of using nbclipthreshold as we are already close to max on that
		 */
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0), rssi_gain);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1), rssi_gain);

		/* A-band Radio reg settings */
		/* increase (max-out) LNA1 Idac current for improved NF (0x13 default) */
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_BIASPOLE_LNAA1_IDAC | RADIO_2056_RX0),
		                         0x17);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_BIASPOLE_LNAA1_IDAC | RADIO_2056_RX1),
		                         0x17);

		/* Increase (max-out) LNA2 IDAC current for improved NF (0x38 default) */
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_LNAA2_IDAC | RADIO_2056_RX0), 0xFF);
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_LNAA2_IDAC | RADIO_2056_RX1), 0xFF);

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8,
		                     8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8,
		                     8, lna1_gain_db);

		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10,
		                     8, lna2_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10,
		                     8, lna2_gain_db);

		/* TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20,
		                     8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20,
		                     8, tia_gain_db);

		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20,
		                     8, tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20,
		                     8, tia_gainbits);

		/*  Limited LPF maximum gain setting to 18 dB to account for PVT variations */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 6, 0x40,
			8, &lpf_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 6, 0x40,
			8, &lpf_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 6, 0x40,
			8, &lpf_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 6, 0x40,
			8, &lpf_gainbits);

		/* Init Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056, init_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056, init_gaincode);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106,
		                     16, rfseq_init_gain);

		/* When ELNA_GAINDEF field is set, backoff init gain based on elna2g/5g fields */
		/* do this only for mimophy_revs 6 and lower */
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
		  if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		      ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		       (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
		    wlc_phy_backoff_initgain_elna(pi);
		  }
		}
		/* HI Gain */
		/* Decrease tia/mix gain to reduce clipping of high pwr ACI before lpf */
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2056, clip1hi_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2056, clip1hi_gaincode);

		/* MD Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2056, clip1md_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2056, clip1md_gaincode);

		/* LO Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2056, clip1lo_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2056, clip1lo_gaincode);

		/* PR 53992 fix:
		 * Increase ofdm crs_min_pwr by 2 dB to squash autocorr false detects
		 */
		phy_utils_mod_phyreg(pi, NPHY_crsminpower0, NPHY_crsminpower0_crsminpower0_MASK,
		            (crsmin_th << NPHY_crsminpower0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl_th << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu_th << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* RSSI Settings */
		/*   Adjust NB Clip threshold based on gainRange curves */
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, nbclip_th);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, nbclip_th);

		/* Adjust W1 Clip threshold based on gainRange curves */
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold,
		            NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
		            (w1clip_th << NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold,
		            NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
		            (w1clip_th << NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT));

		/* BPHY related changes */
		/* Allow 3 dB PAR */
		phy_utils_write_phyreg(pi, NPHY_cckshiftbitsRefVar, 0x809c);

	} else { /* REV <= 2 */
		PHY_REG_LIST_START
			/* disable clip2 detect until we have a reliable W1rssi reading */
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)

			/* PR 39169: increase NB Clip Threshold by 3dB to make it more
			 * robust. it is too low right now.
			 *
			 * PR 40212: increase NB Clip Threshold by another 3dB
			 */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x84)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x84)
		PHY_REG_LIST_EXECUTE(pi);

		/* PR 38472 :
		 * for 20 Mhz mode, increase NB,W1 dwell time,
		 * as the RSSI switch over time is slow
		 */
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, clip1nbdwellLen, 0x2b)
				PHY_REG_WRITE_ENTRY(NPHY, clip2nbdwellLen, 0x2b)
				PHY_REG_WRITE_ENTRY(NPHY, w1clip1dwellLen, 0x9)
				PHY_REG_WRITE_ENTRY(NPHY, w1clip2dwellLen, 0x9)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* PR 39169 :
		 * Adjust W1 threshold power so that it clips at total
		 * input power of -25dBm (5 codes down from MAX)
		 * Got the value from W1Rssi Curve
		 */
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
				NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
				(NPHY_RSSICAL_W1_TARGET - 4) <<
				NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
				NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
				(NPHY_RSSICAL_W1_TARGET - 4) <<
				NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				/* PR 39169: Setting SlowHPVGA = 0x83 mode requires a gain backoff
				 * of 1 for OFDM 20Mhz mode ONLY.
				 */
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
					NPHY_CorecomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
					NPHY_CorecomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecomputeGainInfo_gainBackoffValue_SHIFT)

				/* PR 39451 fix : back off cck gain by 1dB to improve
				 *                short preamble sensitivity
				 */
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1cckcomputeGainInfo,
					NPHY_CorecckcomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2cckcomputeGainInfo,
					NPHY_CorecckcomputeGainInfo_gainBackoffValue_MASK,
					0x1 << NPHY_CorecckcomputeGainInfo_gainBackoffValue_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		}

		phy_utils_write_phyreg(pi, NPHY_cckshiftbitsRefVar, 0x809c);

		/* PR 38019, PR 39189
		 *   for 40 Mhz mode, decrease INIT_GAIN by 3 dB
		 *   (ie change hpvga2 gain code setting from 7 to 6 for both cores)
		 *
		 * PR 41701,41702 fix
		 *   drop INIT_GAIN when gain boost is on
		 */
		if (pi->nphy_gain_boost)
			if ((CHSPEC_IS2G(pi->radio_chanspec)) &&
			    (CHSPEC_IS40(pi->radio_chanspec)))
				hpf_code = 4;
			else
				hpf_code = 5;
		else
			if (CHSPEC_IS40(pi->radio_chanspec))
				hpf_code = 6;
			else
				hpf_code = 7;

		phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCode,
		            NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		            (hpf_code << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCode,
		            NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		            (hpf_code << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

		for (ctr = 0; ctr < 4; ctr++) {
			regval[ctr] = (hpf_code << 8) | 0x7c;
		}
		wlc_phy_table_write_nphy(pi, 7, 4, 0x106, 16, regval);

		/* Update the LNA gain table based on the linear estimate of the
		 * actual LNA gain across all frequencies
		 */
		wlc_phy_adjust_lnagaintbl_nphy(pi);

		/* When external LNA is active (~16dB gain),
		 *   use Gain Bits table to make nominal internal
		 *   LNA indices of '2' and '3' really use actual
		 *   LNA code of '1' to make eLNA + LNA roughly
		 *   the same as old LNA gain only (but with
		 *   better noise figure).
		 *
		 * That's sufficient for INIT_ and CLIP*_ gains,
		 *   but rfseq table entries which handle Reset->Rx
		 *   and Tx->Rx sequencing need actual gain code
		 *   So change 0b11 LNA code to 0b01 in rfSeq table.
		 */
		if (pi->nphy_elna_gain_config) {
			regval[0] = 0; regval[1] = 1; regval[2] = 1; regval[3] = 1;
			wlc_phy_table_write_nphy(pi, 2, 4, 8, 16, regval);
			wlc_phy_table_write_nphy(pi, 3, 4, 8, 16, regval);

			for (ctr = 0; ctr < 4; ctr++) {
				regval[ctr] = (hpf_code << 8) | 0x74;
			}
			wlc_phy_table_write_nphy(pi, 7, 4, 0x106, 16, regval);
		}

		if (NREV_IS(pi->pubpi.phy_rev, 2)) {
			for (ctr = 0; ctr < 21; ctr++) {
				regval[ctr] = 3*ctr;
			}
			wlc_phy_table_write_nphy(pi, 0, 21, 32, 16, regval);
			wlc_phy_table_write_nphy(pi, 1, 21, 32, 16, regval);

			for (ctr = 0; ctr < 21; ctr++) {
				regval[ctr] = (uint16)ctr;
			}
			wlc_phy_table_write_nphy(pi, 2, 21, 32, 16, regval);
			wlc_phy_table_write_nphy(pi, 3, 21, 32, 16, regval);
		}

		wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
		                       rfseq_updategainu_events,
		                       rfseq_updategainu_dlys,
		                       sizeof(rfseq_updategainu_events) /
		                       sizeof(rfseq_updategainu_events[0]));

		phy_utils_mod_phyreg(pi, NPHY_overrideDigiGain1,
		            NPHY_overrideDigiGain1_cckdigigainEnCntValue_MASK,
		            (90 << NPHY_overrideDigiGain1_cckdigigainEnCntValue_SHIFT));

		if (CHSPEC_IS2G(pi->radio_chanspec))
			phy_utils_mod_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_OPTIONAL_MODES),
			                     0x7f, 0x4);
	}
}

void
wlc_phy_init_hw_antsel(phy_info_t *pi)
{

	/* skip if this board doesn't support HW Rx antsel */
	if ((pi->antsel_type != ANTSEL_2x3_HWRX) && (pi->antsel_type != ANTSEL_1x2_HWRX))
		return;

	if (pi->nphy_enable_hw_antsel) {

		/* Enable */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div0, (uint16)0x1);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div1, (uint16)0x1);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, CoreStartAntPos0, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, CoreStartAntPos1, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, CoreConfig, NumRxAnt, (uint16)0x3);

		/* Disable phyreg override to make sure PHY is in charge */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, RxAntSel_SrcSelect, (uint16)0x0);

		/* Setting for OFDM */
		MOD_PHYREG3(pi, NPHY, AntennaDivBackOffGain, MinDivSearchGain, (uint16)10);
		MOD_PHYREG3(pi, NPHY, AntennaDivBackOffGain, BackoffGain, (uint16)10);
		WRITE_PHY_REG3(pi, NPHY, DivGainThreshold_OFDM, 84);
		/* Setting for CCK */
		MOD_PHYREG3(pi, NPHY, AntennaDivMinGain, cckMinDivSearchGain, (uint16)0x32);
		MOD_PHYREG3(pi, NPHY, AntennaDivMinGain, cckBackoffGain, (uint16)0xf);
		WRITE_PHY_REG3(pi, NPHY, DivGainThreshold_BPHY, 97);
		/* Settling Time */
		WRITE_PHY_REG3(pi, NPHY, clip1gainSettleLen, 68);
		WRITE_PHY_REG3(pi, NPHY, clip2gainSettleLen, 64);
		WRITE_PHY_REG3(pi, NPHY, pktgainSettleLen, 56);
		WRITE_PHY_REG3(pi, NPHY, initgainSettleLen, 64);
		WRITE_PHY_REG3(pi, NPHY, dssscckgainSettleLen, 91);

	} else {

		/* disable HW antsel */
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div0, (uint16)0x0);
		MOD_PHYREG3(pi, NPHY, AntSelConfig2057, board_switch_div1, (uint16)0x0);
	}
}

void
wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(phy_info_t *pi)
{
	uint8 triso;
	/* LO Gain (Rfseq Format) */
	triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->triso : pi->fem2g->triso;
	switch (triso) {
		case 0:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1202)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 1:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x68)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1502)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 2:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 3:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x118)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x118)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1c02)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 4:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x218)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x218)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1f02)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 5:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x318)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x318)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2202)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 6:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x418)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x418)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2502)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		case 7:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x518)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x518)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2802)
			PHY_REG_LIST_EXECUTE(pi);
			break;
		default:
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x70)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
			PHY_REG_LIST_EXECUTE(pi);
			break;
	}
}

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev5(phy_info_t *pi)
{
	int8  lna1_gain_db[] = {11, 16, 20, 25};
	int8  lna2_gain_db[] = {0, 9, 13, 17};
	int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	int16 new_lna1_gain1, new_lna1_gain2;
	uint16 lna1_gain1, lna1_gain2;
	int16 new_biq1_gain1, new_biq1_gain2;
	uint16 biq1_gain1, biq1_gain2;
	uint16 currgain_init1, currgain_init2;
	uint16 curgain_rfseq1, curgain_rfseq2, newgainarray[2];
	uint16 aci_prsnt_clip1hi_gaincode;
	uint16 aci_prsnt_clip1hi_gaincodeb;

	PHY_REG_LIST_START
		/* Disable clip2 detect until it's properly characterized */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x42)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x42)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	PHY_REG_LIST_START
		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xe8)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xe8)

		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)
	PHY_REG_LIST_EXECUTE(pi);

	if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
		pi->u.pi_nphy->elna2g == 2 &&
		(CHIPID(pi->sh->chip) == BCM5357_CHIP_ID)) {

		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(0x0 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(0x0 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));

		/* Here is for CE Adaptivity test v1.8.1 (interference+blocker) */
		/* Step1 ed_crs threshold=-64/-72 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x42b)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x42b)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x381)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x381)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x42b)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x42b)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x381)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x381)
		PHY_REG_LIST_EXECUTE(pi);

		/* Step2 lower LNA1 code by 1 and higher BIQ1 by 2 for initiGain */
		lna1_gain1 =
			(uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057)) & 0x6);
		lna1_gain2 =
			(uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057)) & 0x6);
		lna1_gain1 = ((uint16) lna1_gain1 >>1);
		lna1_gain2 = ((uint16) lna1_gain2 >>1);
		new_lna1_gain1 = (int16) lna1_gain1 - 1;
		new_lna1_gain2 = (int16) lna1_gain2 - 1;
		if (new_lna1_gain1 < 0)
			new_lna1_gain1 = 0;
		if (new_lna1_gain2 < 0)
			new_lna1_gain2 = 0;
		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
			(((uint16) new_lna1_gain1) <<1) | (currgain_init1 & 0xfff9));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
			(((uint16) new_lna1_gain2) <<1) | (currgain_init2 & 0xfff9));

		biq1_gain1 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		biq1_gain2 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		new_biq1_gain1 = (int16) biq1_gain1 + 2;
		new_biq1_gain2 = (int16) biq1_gain2 + 2;
		if (new_biq1_gain1 > 15)
			new_biq1_gain1 = 15;
		if (new_biq1_gain2 > 15)
			new_biq1_gain2 = 15;
		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
			(((uint16) new_biq1_gain1) <<8) | (currgain_init1 & 0xff));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) new_biq1_gain2) <<8) | (currgain_init2 & 0xff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_biq1_gain1)<<12) | ((uint16) new_lna1_gain1) |
			(curgain_rfseq1 & 0xffc);
		newgainarray[1] = (((uint16) new_biq1_gain2)<<12) | ((uint16) new_lna1_gain2) |
			(curgain_rfseq2 & 0xffc);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

		/* Step3 Reuse cliphiGain in ACI mode */
		/* use lna1 = 0x2, lna2 = 0x1, mixer = 1, */
		/* lpf-b0 = 2, lpf-b1=2, dvga = 0 */
		aci_prsnt_clip1hi_gaincode = 0x2c;
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057,
			aci_prsnt_clip1hi_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057,
			aci_prsnt_clip1hi_gaincode);
		aci_prsnt_clip1hi_gaincodeb = 0x220 |
			(phy_utils_read_phyreg(pi,
			NPHY_Core1clipHiGainCodeB2057) & 0xf);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057,
			aci_prsnt_clip1hi_gaincodeb);
		aci_prsnt_clip1hi_gaincodeb = 0x220 |
			(phy_utils_read_phyreg(pi,
			NPHY_Core2clipHiGainCodeB2057) & 0xf);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057,
			aci_prsnt_clip1hi_gaincodeb);
	}
}

/*
 * AUTOGENERATED from subband_cust_43236A0.xls
 * DO NOT EDIT
 */

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev6(phy_info_t *pi)
{
	uint16 currband;
	int8  lna1G_gain_db_rev7[] = {9, 14, 19, 24};
	int8 *lna1_gain_db = NULL;
	int8 *lna1_gain_db_2 = NULL;
	int8 *lna2_gain_db = NULL;
	int8  tiaA_gain_db_rev7[]  = {-9, -6, -3, 0, 3, 3, 3, 3, 3, 3};
	int8 *tia_gain_db;
	int8  tiaA_gainbits_rev7[] = {0,  1,  2, 3, 4, 4, 4, 4, 4, 4};
	int8 *tia_gainbits;
	uint16 rfseqA_init_gain_rev7[] = {0x624f, 0x624f};
	uint16 *rfseq_init_gain;
	uint16 init_gaincode;
	uint16 clip1hi_gaincode;
	uint16 clip1md_gaincode = 0;
	uint16 clip1md_gaincode_B; /* REV7+ */
	uint16 clip1lo_gaincode;
	uint16 clip1lo_gaincode_B; /* REV7+ */
	uint8  crsminl_th = 0;
	uint8  crsminu_th;
	uint16 nbclip_th = 0;
	uint8  w1clip_th;
	uint16 freq;
	int8 nvar_baseline_offset0 = 0, nvar_baseline_offset1 = 0;
	uint8 chg_nbclip_th = 0;

	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);

	/* Band-specific configuration */
	currband = phy_utils_read_phyreg(pi, NPHY_BandControl) & NPHY_BandControl_currentBand;
	if (currband == 0) {
		/* 2G-band */

		lna1_gain_db = lna1G_gain_db_rev7;

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8, 8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8, 8, lna1_gain_db);

		/* increase crs-min-power by ~ 3 dBs for 20MHz */
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (0x40 << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* increase crs-min-power for 40MHz */
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x3e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x3e)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (0x46 << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Adjust W1Clip Threshold for robustness */
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 13)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 13)
			PHY_REG_LIST_EXECUTE(pi);
		}
	} else {
		/* 5G-band */
		int8 lna1A_gain_db_rev7[3][4] = {{11, 16, 20, 24},	/* Low-Gain band */
						{11, 17, 21, 25},	/* High-Gain band */
						{12, 18, 22, 26}};	/* Mid-Gain band */
		int8 lna1A_gain_db_2_rev7[3][4] = {{11, 17, 22, 25},	/* Low-Gain band */
						{12, 18, 22, 26},	/* High-Gain band */
						{12, 18, 22, 26}};	/* Mid-Gain band */
		int8 lna2A_gain_db_rev7[3][4] = {{-1, 6, 10, 14},	/* Low-Gain band */
						{1, 8, 12, 16},		/* High-Gain band */
						{-1, 6, 10, 14}};	/* Mid-Gain band */

		/* common settings */
		init_gaincode = 0x9e;
		clip1hi_gaincode = 0x9e;
		clip1md_gaincode_B = 0x24;
		clip1lo_gaincode = 0x8a;
		clip1lo_gaincode_B = 8;
		rfseq_init_gain = rfseqA_init_gain_rev7;

		/* implement limiting mixer gain instead of fixing mixer gain */
		tia_gain_db = tiaA_gain_db_rev7;
		tia_gainbits = tiaA_gainbits_rev7;

		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			/* 5G BW20 */
			w1clip_th = 25;
			clip1md_gaincode = 0x82;

			/* REV7 FIXME: optimized for 43226.
			 * Make sure all channels are covered?
			 */
			if ((freq <= 5080) || (freq == 5825)) {
				/* Low-Gain band */
				crsminu_th = 0x3e;
				lna1_gain_db = lna1A_gain_db_rev7[0];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[0];
				lna2_gain_db = lna2A_gain_db_rev7[0];
			} else if ((freq >= 5500) && (freq <= 5700)) {
				/* High-Gain band */
				crsminu_th = 0x45;
				clip1md_gaincode_B = 0x14;
				nbclip_th = 0xff;
				chg_nbclip_th = 1;
				lna1_gain_db = lna1A_gain_db_rev7[1];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[1];
				lna2_gain_db = lna2A_gain_db_rev7[1];
			} else {
				/* Mid-Gain band */
				crsminu_th = 0x41;
				lna1_gain_db = lna1A_gain_db_rev7[2];
				lna1_gain_db_2 = lna1A_gain_db_2_rev7[2];
				lna2_gain_db = lna2A_gain_db_rev7[2];
			}

			/* adjust NF */
			if (freq <= 4920) {
				nvar_baseline_offset0 = 5;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 4920) && (freq <= 5320)) {
				nvar_baseline_offset0 = 3;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 5320) && (freq <= 5700)) {
				nvar_baseline_offset0 = 3;
				nvar_baseline_offset1 = 2;
			} else {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 0;
			}
		} else {
			/* 5G BW40 */
			crsminu_th = 0x3a;
			crsminl_th = 0x3a;
			w1clip_th = 20;

			/* adjust NF */
			if ((freq >= 4920) && (freq <= 5320)) {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 5;
			} else if ((freq > 5320) && (freq <= 5550)) {
				nvar_baseline_offset0 = 4;
				nvar_baseline_offset1 = 2;
			} else {
				nvar_baseline_offset0 = 5;
				nvar_baseline_offset1 = 3;
			}
		}

		/* Init Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, init_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, init_gaincode);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum,
		                         0x106, 16, rfseq_init_gain);

		/* HI Gain */
		/* Decrease tia/mix gain to reduce clipping of high pwr ACI before lpf */
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, clip1hi_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, clip1hi_gaincode);

		/* MD Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clip1md_gaincode_B);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clip1md_gaincode_B);

		/* LO Gain */
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, clip1lo_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, clip1lo_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, clip1lo_gaincode_B);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, clip1lo_gaincode_B);

		/* TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
		                         tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
		                         tia_gainbits);

		/* adjust crs min power */
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu_th << NPHY_crsminpoweru0_crsminpower0_SHIFT));

		/* RSSI Settings
		 * Adjust NB Clip threshold based on gainRange curves
		 */
		if (chg_nbclip_th == 1) {
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, nbclip_th);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, nbclip_th);
		}

		/* Adjust W1 Clip threshold based on gainRange curves */
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (w1clip_th <<
		             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (w1clip_th <<
		             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));

		/* Adjust baseline offsets for noise variance */
		phy_utils_mod_phyreg(pi, NPHY_gainAdjNoiseVarOffset,
		            NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_MASK,
		            (nvar_baseline_offset0 <<
		             NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT));

		phy_utils_mod_phyreg(pi, NPHY_gainAdjNoiseVarOffset,
		            NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_MASK,
		            (nvar_baseline_offset1 <<
		             NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT));

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			/* Update gain tables with measured radio-gains */
			/* LNA1 Gain */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8, 8,
			                         lna1_gain_db);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8, 8,
			                         lna1_gain_db_2);

			/* LNA2 Gain */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8,
			                         lna2_gain_db);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8,
			                         lna2_gain_db);

			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clip1md_gaincode);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clip1md_gaincode);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			            NPHY_crsminpowerl0_crsminpower0_MASK,
			            (crsminl_th << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		}

	}

}

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev7(phy_info_t *pi)
{
	int32 edcrs_th;
	uint8 region_group = wlc_phy_get_locale(pi->rxgcrsi);

	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);

	/* Reduce edcrs for EU by 3dBs */
	if (region_group == REGION_EU) {
		/* Need to pass -70dBm/Mhz (2g), -73dBm/Mhz (5g) inband noise */
		edcrs_th = (CHSPEC_IS2G(pi->radio_chanspec)) ? -64 : -67;
		wlc_phy_adjust_ed_thres_nphy(pi, &edcrs_th, TRUE);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		const int8 lna1gain[] = {10, 15, 19, 25};
		/* LNA2 Gains [dB] */
		const int8 lna2gain[] = {0, 10, 15, 18};
		/* BPHY CRS MinPwr */
		uint16 bcrsmin  = 0x46;
		uint16 crsminu = 0x36, crsminl = 0x36;

		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
			/* BW20 customizations */

			/* CRS MinPwr */
			crsminu  = 0x4a;
			crsminl  = 0x4a;

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0xd)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0xd)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			/* BW40 customizations */

			/* CRS MinPwr */
			crsminu  = 0x48;
			crsminl  = 0x48;

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x13)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x13)
			PHY_REG_LIST_EXECUTE(pi);
		}

		/* adjust crsminpower */
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);

	} else {
		/* 5G-band */

		/* InitGain */
		const uint16 initgain[] = {0x624f, 0x624f, 0x624f, 0x624f};
		/* LNA1 Gains [dB] */
		const int8  lna1gain[] = {11, 17, 21, 26};
		/* LNA2 Gains [dB] */
		const int8   lna2gain[] = {0, 7, 11, 15};
		/* MixTIA Gains */
		const int8   mixtia[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* GainBits */
		const int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Radio REGs */
		const uint8  radioreg_0x86 = 0xc0;
		const uint8  radioreg_0x10B = 0xc0;

		/* 47186nrh has 43236 with eLNA */
		bool   elna_board = ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_ELNA_GAINDEF) && ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_EXTLNA) || (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
			BFL_EXTLNA_5GHz)));

		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
			/* BW20 customizations */

			/* CRS MinPwr */
			uint16 crsminu = elna_board ? 0x3e : 0x44;
			uint16 crsminl = elna_board ? 0x3e : 0x44;

			/* adjust crsminpower */
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			                     NPHY_crsminpoweru0_crsminpower0_MASK,
			                     (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			                     NPHY_crsminpowerl0_crsminpower0_MASK,
			                     (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x19)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x19)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			/* BW40 customizations */

			/* CRS MinPwr */
			uint16 crsminu  = elna_board ? 0x3e : 0x3f;
			uint16 crsminl  = elna_board ? 0x3e : 0x3f;

			/* adjust crsminpower */
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			                     NPHY_crsminpoweru0_crsminpower0_MASK,
			                     (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			                     NPHY_crsminpowerl0_crsminpower0_MASK,
			                     (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));

			/* adjust W1Clip Threshold */
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
					clip1wbThreshold, 0x14)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
					clip1wbThreshold, 0x14)
			PHY_REG_LIST_EXECUTE(pi);
		}

		PHY_REG_LIST_START
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xfe)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xfe)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x9e)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x24)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x8a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x8a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 10, 0x106, 16, initgain);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		return;
	}
}

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev3(phy_info_t *pi)
{
	uint16 freq = 0;
	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));

	/* Disable clip2 detect until it's properly characterized */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

	PHY_REG_LIST_START
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* adjust crsminpower */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x44)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x44)
		PHY_REG_LIST_EXECUTE(pi);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		int8 lna1gain[] = {8, 13, 18, 25};
		/* LNA2 Gains [dB] */
		int8 lna2gain[] = {-4, 6, 10, 15};

		/* MixTIA Gains */
		int8   mixtia[] = {-1, 0, 3, 6, 6, 6, 6, 6, 6, 6};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		/* Mix-TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		/* clipLO gain */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x74)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x74)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
		PHY_REG_LIST_EXECUTE(pi);

		/* W1 Clipx18 */
		PHY_REG_LIST_START
			/* adjust W1Clip Threshold */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x18)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x18)
		PHY_REG_LIST_EXECUTE(pi);

	} else {
		/* 5G-band */

		int8 lna1gain[]   = {8, 15, 19, 23};
		int8 lna1gain_1[] = {10, 17, 21, 25};

		/* LNA2 Gains [dB] */
		int8   lna2gain[] = {1, 7, 11, 16};
		/* MixTIA Gains */
		int8   mixtia[] = {-7, -4, -1, 2, 5, 5, 5, 5, 5, 5};
		/* GainBits */
		int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};

		/* InitGain */
		uint16 initgain[] = {0x624f, 0x624f, 0x624f, 0x624f};

		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		if (freq <= 4960) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		} else {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain_1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);

		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		PHY_REG_LIST_START
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x9e)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 10, 0x106, 16, initgain);

		PHY_REG_LIST_START
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x9e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x9e)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x82)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x82)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x24)
		PHY_REG_LIST_EXECUTE(pi);

		/* Adjust Lo / W1Clip */
		if (freq <= 5060) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x9e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x9e)
				PHY_REG_LIST_EXECUTE(pi);

			/* Adjust W1Clipx12 */
			PHY_REG_LIST_START
				/* adjust W1Clip Threshold */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
				                  clip1wbThreshold, 0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
				                  clip1wbThreshold, 0x12)
				PHY_REG_LIST_EXECUTE(pi);

		} else if ((freq > 5060) && (freq <= 5320)) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x94)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x94)
				PHY_REG_LIST_EXECUTE(pi);

			/* Adjust W1Clipx12 */
			PHY_REG_LIST_START
				/* adjust W1Clip Threshold */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
				                  clip1wbThreshold, 0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
				                  clip1wbThreshold, 0x12)
				PHY_REG_LIST_EXECUTE(pi);
		} else {

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
				PHY_REG_LIST_EXECUTE(pi);

			/* Adjust W1Clipx19 */
			PHY_REG_LIST_START
				/* adjust W1Clip Threshold */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
				                  clip1wbThreshold, 0x19)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
				                  clip1wbThreshold, 0x19)
				PHY_REG_LIST_EXECUTE(pi);
		}

		/* Adjust Limit MixerTia  */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);
	}
}

static void
wlc_phy_adjust_lnagaintbl_nphy(phy_info_t *pi)
{
	uint core;
	int ctr;
	int16 gain_delta[NPHY_CORE_NUM];
	uint8 curr_channel;
	uint16 minmax_gain[NPHY_CORE_NUM];
	uint16 regval[4];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (pi->nphy_gain_boost) {
		if ((CHSPEC_IS2G(pi->radio_chanspec))) {
			/* Add 6 dB to the default gain values, if gain boost
			   is enabled (2 GHz band)
			*/
			gain_delta[0] = 6;
			gain_delta[1] = 6;
		} else {
			/* In the 5 GHz band, the gain increment due to gain boost
			   decreases linearly with the channel number
			*/
			curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
			gain_delta[0] = (int16) PHY_HW_ROUND(((nphy_lnagain_est0[0]*curr_channel)+
				nphy_lnagain_est0[1]), 13);
			gain_delta[1] = (int16) PHY_HW_ROUND(((nphy_lnagain_est1[0]*curr_channel)+
				nphy_lnagain_est1[1]), 13);
		}
	} else {
		/* Use default values for the LNA gain table,
		   if gain boost is disabled
		*/
		gain_delta[0] = 0;
		gain_delta[1] = 0;
	}

	/* Now, adjust the gain table */
	FOREACH_CORE(pi, core) {
		if (pi->nphy_elna_gain_config) {
			/* With external LNA, LNA gains of 0 and 1
			 * look like old gain codes 2 and 3
			 */
			regval[0] = nphy_def_lnagains[2]+gain_delta[core];
			regval[1] = nphy_def_lnagains[3]+gain_delta[core];
			regval[2] = nphy_def_lnagains[3]+gain_delta[core];
			regval[3] = nphy_def_lnagains[3]+gain_delta[core];
		} else {
			for (ctr = 0; ctr < 4; ctr++) {
				regval[ctr] = nphy_def_lnagains[ctr]+gain_delta[core];
			}
		}
		wlc_phy_table_write_nphy(pi, core, 4, 8, 16, regval);

		minmax_gain[core] = (uint16) (nphy_def_lnagains[2]+gain_delta[core]+4);
	}

	/* PR 39169: Limiting MinGain to last-but-one lna gain+mixer gain(4dB)
	 * Helps improve high-end sensitivity(mainly for MM packets)
	 */
	phy_utils_mod_phyreg(pi, NPHY_Core1MinMaxGain,
	            NPHY_CoreMinMaxGain_minGainValue_MASK,
	            (minmax_gain[0] << NPHY_CoreMinMaxGain_minGainValue_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core2MinMaxGain,
	            NPHY_CoreMinMaxGain_minGainValue_MASK,
	            (minmax_gain[1] << NPHY_CoreMinMaxGain_minGainValue_SHIFT));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

/** get the complex freq for nphy. if chan==0, use default radio channel */
uint8
wlc_phy_get_chan_freq_range_nphy(phy_info_t *pi, uint channel)
{
	int freq;
	chan_info_nphy_radio2057_t      *t0 = NULL;
	chan_info_nphy_radio205x_t      *t1 = NULL;
	chan_info_nphy_radio2057_rev5_t *t2 = NULL;
	chan_info_nphy_2055_t           *t3 = NULL;
	chan_info_nphy_radio20671_t	*t4 = NULL;

	if (NORADIO_ENAB(pi->pubpi))
		return WL_CHAN_FREQ_RANGE_2G;

	if (channel == 0)
		channel = CHSPEC_CHANNEL(pi->radio_chanspec);

	if (!wlc_phy_chan2freq_nphy(pi, channel, &freq, &t0, &t1, &t2, &t3, &t4)) {
		PHY_ERROR(("wlc_phy_get_chan_freq_range_nphy: channel invalid\n"));
	}

	if (CHSPEC_IS2G(pi->radio_chanspec))
		return WL_CHAN_FREQ_RANGE_2G;

		/* PR 89603: 43237 and 43236 Sulley need to cover only 5G channels >= 5170MHz,
		 *           so use the new 5G channel partition
		 */
		if ((pi->sromi->subband5Gver == PHY_SUBBAND_3BAND_EMBDDED) ||
		           ((CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
		           ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
		            (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)))) {
			if ((freq >= EMBEDDED_LOW_5G_CHAN) && (freq < EMBEDDED_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND0;
			} else if ((freq >= EMBEDDED_MID_5G_CHAN) &&
			           (freq < EMBEDDED_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND1;
			} else {
				return WL_CHAN_FREQ_RANGE_5G_BAND2;
			}
		} else if (pi->sromi->subband5Gver == PHY_SUBBAND_3BAND_HIGHPWR) {
			if ((freq >= HIGHPWR_LOW_5G_CHAN) && (freq < HIGHPWR_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND0;
			} else if ((freq >= HIGHPWR_MID_5G_CHAN) && (freq < HIGHPWR_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND1;
			} else {
				return WL_CHAN_FREQ_RANGE_5G_BAND2;
			}
		} else
			if ((freq >= JAPAN_LOW_5G_CHAN) && (freq < JAPAN_MID_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND0;
			} else if ((freq >= JAPAN_MID_5G_CHAN) && (freq < JAPAN_HIGH_5G_CHAN)) {
				return WL_CHAN_FREQ_RANGE_5G_BAND1;
			} else {
				return WL_CHAN_FREQ_RANGE_5G_BAND2;
			}
}

static void
wlc_phy_adjust_rx_analpfbw_nphy(phy_info_t *pi, uint16 reduction_factr)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 11) &&
		    CHSPEC_IS40(pi->radio_chanspec)) {
			if (! pi_nphy->nphy_anarxlpf_adjusted) {
				phy_utils_write_radioreg(pi,
				    (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
				    ((pi_nphy->nphy_rccal_value + reduction_factr) | 0x80));

				pi_nphy->nphy_anarxlpf_adjusted = TRUE;
			}
		} else {
			if (pi_nphy->nphy_anarxlpf_adjusted) {
				phy_utils_write_radioreg(pi,
				    (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
				    (pi_nphy->nphy_rccal_value | 0x80));

				pi_nphy->nphy_anarxlpf_adjusted = FALSE;
			}
		}
	}
}

static void
wlc_phy_adjust_min_noisevar_nphy(phy_info_t *pi, int ntones, int *tone_id_buf, uint32
	*noise_var_buf)
{
	int i;
	uint32 offset;
	int tone_id;
	int tbllen =
	    CHSPEC_IS40(pi->radio_chanspec)? NPHY_NOISEVAR_TBLLEN40 : NPHY_NOISEVAR_TBLLEN20;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if ((NREV_GE(pi->pubpi.phy_rev, 7)) && (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV))) {
		PHY_ERROR(("%s is not supported for REV7+, may clash with adjust_base_noisevar\n",
		           __FUNCTION__));
		ASSERT(0);
	}

	/* If the min_noise_vars have been adjusted previously (check pi->nphy_noisevars_adjusted),
	 * then reset the min_noise_vars to the default values (stored in
	 * pi_nphy->nphy_saved_noisevars) before adjusting the min_noise_vars to different values.
	 */
	if (pi_nphy->nphy_noisevars_adjusted) {
		for (i = 0; i < pi_nphy->nphy_saved_noisevars.bufcount; i++) {
			tone_id = pi_nphy->nphy_saved_noisevars.tone_id[i];
			offset = (tone_id >= 0)?
			    ((tone_id * 2) + 1) :
			    (tbllen + (tone_id * 2) + 1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32,
			       (void *)&pi_nphy->nphy_saved_noisevars.min_noise_vars[i]);
		}

		pi_nphy->nphy_saved_noisevars.bufcount = 0;
		pi_nphy->nphy_noisevars_adjusted = FALSE;
	}

	/* Change the min_noise_vars on the specified tones. However, store the current values
	 * of min_noise_vars on those tones before changing them.
	 */
	if ((noise_var_buf != NULL) && (tone_id_buf != NULL)) {
		pi_nphy->nphy_saved_noisevars.bufcount = 0;

		for (i = 0; i < ntones; i++) {
			tone_id = tone_id_buf[i];
			offset = (tone_id >= 0)?
			    ((tone_id * 2) + 1) :
			    (tbllen + (tone_id * 2) + 1);
			pi_nphy->nphy_saved_noisevars.tone_id[i] = tone_id;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32,
			        &pi_nphy->nphy_saved_noisevars.min_noise_vars[i]);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, (void *) &noise_var_buf[i]);
			pi_nphy->nphy_saved_noisevars.bufcount++;
		}

		pi_nphy->nphy_noisevars_adjusted = TRUE;
	}
}

/** adjust_base_noisevar, adapted from adjust_min_noisevar */
static void
wlc_phy_adjust_base_noisevar_nphy(phy_info_t *pi, int ntones, int *tone_id_buf, uint32
	*base_nvar_buf)
{
	int i;
	uint32 offset;
	uint32 temp_nvar_buf[4];
	uint32 orig_min_nvar;
	uint32 temp_debug;
	int tone_id;
	int tbllen =
	    CHSPEC_IS40(pi->radio_chanspec)? NPHY_NOISEVAR_TBLLEN40 : NPHY_NOISEVAR_TBLLEN20;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	PHY_INFORM(("wl%d: %s: nphy_base_nvars_adjusted = %d\n", pi->sh->unit, __FUNCTION__,
	            pi_nphy->nphy_base_nvars_adjusted));

	/* If the base_noise_vars have been adjusted previously (as indicated by the flag
	 *  pi->nphy_base_nvars_adjusted), then reset the base_noise_vars to the default values
	 * (stored in pi_nphy->nphy_saved_noisevars) before adjusting them to different values.
	 *
	 * FIXME: can't get save-and-restore to work, so restore fixed, known default value for now.
	 */
	if (pi_nphy->nphy_base_nvars_adjusted) {
		PHY_INFORM(("++++++++++++++++++++++++++++++++++++++++++\n"));
		PHY_INFORM(("       reset base_noise_vars to default values\n"));
		for (i = 0; i < pi_nphy->nphy_saved_noisevars.bufcount; i++) {
			tone_id = pi_nphy->nphy_saved_noisevars.tone_id[i];
			offset = (tone_id >= 0)?
			        (tone_id * 2) :
			        (tbllen + (tone_id * 2));
			PHY_INFORM(("       tone = %d  offset = %d\n", tone_id, offset));

			/* read off both base and min noise vars to save them */
			temp_nvar_buf[0] = pi_nphy->nphy_saved_noisevars.noise_vars[i];
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			                        offset + 1, 32, &temp_nvar_buf[1]);
			PHY_INFORM(("       stored base_nvar   = 0x%x\n", temp_nvar_buf[0]));
			PHY_INFORM(("       retrieved min_nvar = 0x%x\n", temp_nvar_buf[1]));

			/* FIXME: can't get save-and-restore to work yet,
			 * so hard code the default baseline nvar value for now.
			 */
			temp_nvar_buf[0] = 0x20c020c;

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2,
			                         offset, 32, &temp_nvar_buf);

			/* temporary debug */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			                        offset, 32, &temp_debug);
			PHY_INFORM(("       restored base_nvar = 0x%x\n", temp_debug));
			PHY_INFORM(("++++++++++++++++++++++++++++++++++++++++++\n\n"));
		}

		pi_nphy->nphy_saved_noisevars.bufcount = 0;
		pi_nphy->nphy_base_nvars_adjusted = FALSE;
	}

	/* Change the base_noise_vars on the specified tones. However, store the current values
	 * of base_noise_vars on those tones before changing them.
	 */
	if ((base_nvar_buf != NULL) && (tone_id_buf != NULL)) {
		pi_nphy->nphy_saved_noisevars.bufcount = 0;

		for (i = 0; i < ntones; i++) {

			tone_id = tone_id_buf[i];
			PHY_INFORM(("\n------------------------------------------\n"));
			PHY_INFORM(("       tone = %d ", tone_id));
			offset = (tone_id >= 0)?
			        (tone_id * 2) :
			        (tbllen + (tone_id * 2));
			PHY_INFORM((" offset = %d\n", offset));
			pi_nphy->nphy_saved_noisevars.tone_id[i] = tone_id;

			/* we need the current min_nvar value to write the new base_nvar */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset + 1, 32, &orig_min_nvar);

			/* read the current base_nvar in order to save it for future restore
			 * upon channel change.
			 */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, &pi_nphy->nphy_saved_noisevars.noise_vars[i]);
			PHY_INFORM(("       saved base_nvar = 0x%x\n",
			            pi_nphy->nphy_saved_noisevars.noise_vars[i]));

			/* write: need both the [base,min]_noise_var */
			temp_nvar_buf[0] = base_nvar_buf[i];
			temp_nvar_buf[1] = orig_min_nvar;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 2,
			    offset, 32, &temp_nvar_buf);
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			    offset, 32, &temp_debug);
			PHY_INFORM(("       written_base_nvar = 0x%x\n", temp_debug));
			PHY_INFORM(("------------------------------------------\n"));

			pi_nphy->nphy_saved_noisevars.bufcount++;
		}

		pi_nphy->nphy_base_nvars_adjusted = TRUE;
	}
}

static void
wlc_phy_adjust_crsminpwr_nphy(phy_info_t *pi, uint8 minpwr)
{
	uint16 regval;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 11) &&
		    CHSPEC_IS40(pi->radio_chanspec)) {
			if (! pi_nphy->nphy_crsminpwr_adjusted) {
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					regval = phy_utils_read_phyreg(pi, NPHY_crsminpower0);
					pi_nphy->nphy_crsminpwr[0] = regval & 0xff;
					regval &= 0xff00;
					regval |= (uint16)minpwr;
					phy_utils_write_phyreg(pi, NPHY_crsminpower0, regval);
				}

				regval = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0);
				pi_nphy->nphy_crsminpwr[1] = regval & 0xff;
				regval &= 0xff00;
				regval |= (uint16)minpwr;
				phy_utils_write_phyreg(pi, NPHY_crsminpowerl0, regval);

				regval = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
				pi_nphy->nphy_crsminpwr[2] = regval & 0xff;
				regval &= 0xff00;
				regval |= (uint16)minpwr;
				phy_utils_write_phyreg(pi, NPHY_crsminpoweru0, regval);

				pi_nphy->nphy_crsminpwr_adjusted = TRUE;
			}
		} else {
			if (pi_nphy->nphy_crsminpwr_adjusted) {
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					regval = phy_utils_read_phyreg(pi, NPHY_crsminpower0);
					regval &= 0xff00;
					regval |= pi_nphy->nphy_crsminpwr[0];
					phy_utils_write_phyreg(pi, NPHY_crsminpower0, regval);
				}

				regval = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0);
				regval &= 0xff00;
				regval |= pi_nphy->nphy_crsminpwr[1];
				phy_utils_write_phyreg(pi, NPHY_crsminpowerl0, regval);

				regval = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
				regval &= 0xff00;
				regval |= pi_nphy->nphy_crsminpwr[2];
				phy_utils_write_phyreg(pi, NPHY_crsminpoweru0, regval);

				pi_nphy->nphy_crsminpwr_adjusted = FALSE;
			}
		}
	}
}

static void
wlc_phy_txlpfbw_nphy(phy_info_t *pi)
{
	uint8 tx_lpf_bw = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			tx_lpf_bw = 3;
		} else {
			tx_lpf_bw = 1;
		}

		/* widen the ofdm filter for IPA case */
		if (PHY_IPA(pi)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				tx_lpf_bw = 5;
			} else {
				if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_FCC_BANDEDGE_WAR) {
					tx_lpf_bw = 5;
				} else {
					tx_lpf_bw = 4;
				}
			}
		}
		phy_utils_write_phyreg(pi, NPHY_RfSeqTXLPFBW_OFDM,
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw1_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw2_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw3_SHIFT) |
		              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_OFDM_tx_ofdm_lpf_bw4_SHIFT));

		if (PHY_IPA(pi)) {
			/* widen the bphy filter for IPA case */
			/* widen the bphy filter for IPA case */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				tx_lpf_bw = 4;
			} else {
				tx_lpf_bw = 1;
			}

			phy_utils_write_phyreg(pi, NPHY_RfSeqTXLPFBW_11B,
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw1_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw2_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw3_SHIFT) |
			              (tx_lpf_bw << NPHY_RfSeqTXLPFBW_11B_tx_11b_lpf_bw4_SHIFT));
		}
	}
}

static void
wlc_phy_spurwar_nphy(phy_info_t *pi)
{
	uint16 cur_channel = 0;
	int nphy_adj_tone_id_buf[] =  {57, 58};
	int nphy_adj_tone_id_buf2[] = {57, 58, 59, 60};
	uint32 nphy_adj_noise_var_buf[] =  {0x3ff, 0x3ff};
	uint32 nphy_adj_noise_var_buf2[] = {0x3ff, 0x3ff, 0x3ff, 0x3ff};
	bool isAdjustNoiseVar = FALSE;
	uint numTonesAdjust = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		cur_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
		if (pi_nphy->nphy_gband_spurwar_en) {
			/* Not needed for REV7+ (see wlc_phy_attach_nphy) */
			wlc_phy_adjust_rx_analpfbw_nphy(pi, NPHY_ANARXLPFBW_REDUCTIONFACT);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if ((cur_channel == 11) && CHSPEC_IS40(pi->radio_chanspec)) {
					/* Adjust the min_noise_vars on the specified tones to the
					 * desired values. The min_noise_var values in the
					 * noisevartbl will be restored to their default values
					 * before introducing the adjustments.
					 */
					wlc_phy_adjust_min_noisevar_nphy(pi, 2,
						nphy_adj_tone_id_buf, nphy_adj_noise_var_buf);
				} else {
					/* Reset the min_noise_vars to their default values. This
					 * step is important if there is a channel switch where the
					 * destination channel does not require any modification to
					 * the default min_noise_var values.
					 */
					wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
			wlc_phy_adjust_crsminpwr_nphy(pi, NPHY_ADJUSTED_MINCRSPOWER);
		}

		/* 43236B0+ only: enable BF triggered LLR deweighting to fight 2G spurs */
		/* Now also for 43228 2G */
		if (((pi_nphy->nphy_gband_spurwar2_en) &&
		     ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
		     (CHIPREV(pi->sh->chiprev) >= 2))) ||
		     (CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) ||
		     (CHIPID(pi->sh->chip) == BCM43428_CHIP_ID))
		{

			/* Increase the base_noise_var on the tones that are affected by
			 * xtal and auxADC spurs (2420, 2440, 2460).
			 * Spur level above noise floor is essentially constant.
			 */

			/* We need to enable this code for both bands, so that noisevartbl is
			 * restored to default values when switching to 5G channels, where
			 * de-weighting is not needed yet, ie, no known spurs found.
			 */

			/* FIXME: the code should not write absolute values, but instead should
			 * read current base_nvar, add user-defined delta, and write back base_nvar.
			 * Unfortunately, this attempt failed because of unclear driver behavior
			 * that kept adding the delta (maybe save-and-restore didn't work),
			 * which is of course wrong. So for now, we write absolute values.
			 */

			/* 2G BW20 channels see 2 spurs each */
			if (CHSPEC_IS40(pi->radio_chanspec) == 0) {

				/* Per-channel location of tones affected by spurs.
				 * Since spurs are 20MHz-periodic, we can group channels.
				 */
				PHY_INFORM(("************************* cur_channel = %d\n",
				            cur_channel));
				switch (cur_channel) {
				case 1:
				case 5:
				case 9:
				case 13:
					nphy_adj_tone_id_buf2[0] = 25;
					nphy_adj_tone_id_buf2[1] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 2:
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = 9;
					nphy_adj_tone_id_buf2[1] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
				case 12:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores):
				 *   - ch 5-8 are affected by multi-mode spur at 2440 on both cores,
				 *     in addition to xtal spur at 2440.
				 *   - other channels only have fixed xtal spur at 24[26]0 on core0
				 */
				if ((cur_channel >= 5) && (cur_channel <= 8)) {
					nphy_adj_noise_var_buf2[0] = 0x2570257;
					nphy_adj_noise_var_buf2[1] = 0x2770277;
				} else {
					nphy_adj_noise_var_buf2[0] = 0x20c0257;
					nphy_adj_noise_var_buf2[1] = 0x20c0277;
				}
				/* extra conditional for 228 */
				/* if (CHIPID_43228X_FAMILY(pi) - 43227 */
				if (((CHIPID(pi->sh->chip) == BCM43228_CHIP_ID) ||
				     (CHIPID(pi->sh->chip) == BCM43428_CHIP_ID)) &&
				    (cur_channel == 13)) {
						nphy_adj_noise_var_buf2[0] = 0x2570283;
						nphy_adj_noise_var_buf2[1] = 0x2570283;
				}
				if (isAdjustNoiseVar) {
					numTonesAdjust = 2;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */
					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}

			} else {
				/* 2G BW40 channels see 4 spurs each */

				/* Per-channel location of tones affected by spurs.
				 * Since spurs are 20MHz-periodic, we can group channels.
				 */
				switch (cur_channel) {
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					nphy_adj_tone_id_buf2[2] = 57;
					nphy_adj_tone_id_buf2[3] = 58;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					nphy_adj_tone_id_buf2[2] = 41;
					nphy_adj_tone_id_buf2[3] = 42;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = -39;
					nphy_adj_tone_id_buf2[1] = -38;
					nphy_adj_tone_id_buf2[2] = 25;
					nphy_adj_tone_id_buf2[3] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = -55;
					nphy_adj_tone_id_buf2[1] = -54;
					nphy_adj_tone_id_buf2[2] = 9;
					nphy_adj_tone_id_buf2[3] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores) */
				nphy_adj_noise_var_buf2[0] = 0x20c0257;
				nphy_adj_noise_var_buf2[1] = 0x20c0277;
				nphy_adj_noise_var_buf2[2] = 0x20c0257;
				nphy_adj_noise_var_buf2[3] = 0x20c0277;

				if (isAdjustNoiseVar) {
					numTonesAdjust = 4;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */

					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
		} else if (((CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) &&
		            (RADIOVER(pi->pubpi.radiover) == 0)) ||
		           ((NREV_IS(pi->pubpi.phy_rev, (LCNXN_BASEREV + 1))) &&
		            (RADIOREV(pi->pubpi.radiorev) == 14) &&
		            (RADIOVER(pi->pubpi.radiover) == 0)))
			{
			if (CHSPEC_IS40(pi->radio_chanspec) == 0) {
				PHY_INFORM(("************************* cur_channel = %d\n",
				            cur_channel));
				switch (cur_channel) {
				case 1:
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = 25;
					nphy_adj_tone_id_buf2[1] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 2:
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = 9;
					nphy_adj_tone_id_buf2[1] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 3:
				case 7:
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
				case 12:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					isAdjustNoiseVar = FALSE;
					break;
				}

				nphy_adj_noise_var_buf2[0] = 0x20c0241;
				nphy_adj_noise_var_buf2[1] = 0x20c0261;

				if (isAdjustNoiseVar) {
					numTonesAdjust = 2;
					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */
					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}

			} else {
				switch (cur_channel) {
				case 3:
				case 7:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					nphy_adj_tone_id_buf2[2] = 57;
					nphy_adj_tone_id_buf2[3] = 58;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
				case 8:
					nphy_adj_tone_id_buf2[0] = -23;
					nphy_adj_tone_id_buf2[1] = -22;
					nphy_adj_tone_id_buf2[2] = 41;
					nphy_adj_tone_id_buf2[3] = 42;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
				case 9:
					nphy_adj_tone_id_buf2[0] = -39;
					nphy_adj_tone_id_buf2[1] = -38;
					nphy_adj_tone_id_buf2[2] = 25;
					nphy_adj_tone_id_buf2[3] = 26;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
				case 10:
					nphy_adj_tone_id_buf2[0] = -55;
					nphy_adj_tone_id_buf2[1] = -54;
					nphy_adj_tone_id_buf2[2] = 9;
					nphy_adj_tone_id_buf2[3] = 10;
					isAdjustNoiseVar = TRUE;
					break;
				case 11:
					nphy_adj_tone_id_buf2[0] = -7;
					nphy_adj_tone_id_buf2[1] = -6;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					/* 5G channels fall here, so that we restore noisevartbl
					 * to default values when switching to 5G band.
					 */
					isAdjustNoiseVar = FALSE;
					break;
				}

				/* Absolute base_nvar values (for both cores) */
				if (cur_channel == 11) {
					nphy_adj_noise_var_buf2[0] = 0x20c0241;
					nphy_adj_noise_var_buf2[1] = 0x20c0261;
					numTonesAdjust = 2;
				} else {
					nphy_adj_noise_var_buf2[0] = 0x20c0241;
					nphy_adj_noise_var_buf2[1] = 0x20c0261;
					nphy_adj_noise_var_buf2[2] = 0x20c0241;
					nphy_adj_noise_var_buf2[3] = 0x20c0261;
					numTonesAdjust = 4;
				}
				if (isAdjustNoiseVar) {

					wlc_phy_adjust_base_noisevar_nphy(pi, numTonesAdjust,
					                                  nphy_adj_tone_id_buf2,
					                                  nphy_adj_noise_var_buf2);

				} else {
					/* Reset the base_noise_vars to their default values.
					 * Same reason as for restoring min_noise_vars.
					 */

					wlc_phy_adjust_base_noisevar_nphy(pi, 0, NULL, NULL);
				}
			}
		}
		/* REV6 G-band spur WAR enabled via boardflag */
		if ((pi_nphy->nphy_gband_spurwar2_en) && CHSPEC_IS2G(pi->radio_chanspec) &&
		    (NREV_IS(pi->pubpi.phy_rev, 6)))
		{
			/* Increase the min_noise_var on the tones that are affected by the 2440 MHz
			 * spur for 40 MHz channels.
			 */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				switch (cur_channel) {
				case 3:
					nphy_adj_tone_id_buf[0] = 57;
					nphy_adj_tone_id_buf[1] = 58;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 4:
					nphy_adj_tone_id_buf[0] = 41;
					nphy_adj_tone_id_buf[1] = 42;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 5:
					nphy_adj_tone_id_buf[0] = 25;
					nphy_adj_tone_id_buf[1] = 26;
					nphy_adj_noise_var_buf[0] = 0x24f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 6:
					nphy_adj_tone_id_buf[0] = 9;
					nphy_adj_tone_id_buf[1] = 10;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 7:
					nphy_adj_tone_id_buf[0] = 121;
					nphy_adj_tone_id_buf[1] = 122;
					nphy_adj_noise_var_buf[0] = 0x18f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 8:
					nphy_adj_tone_id_buf[0] = 105;
					nphy_adj_tone_id_buf[1] = 106;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x25f;
					isAdjustNoiseVar = TRUE;
					break;
				case 9:
					nphy_adj_tone_id_buf[0] = 89;
					nphy_adj_tone_id_buf[1] = 90;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				case 10:
					nphy_adj_tone_id_buf[0] = 73;
					nphy_adj_tone_id_buf[1] = 74;
					nphy_adj_noise_var_buf[0] = 0x22f;
					nphy_adj_noise_var_buf[1] = 0x24f;
					isAdjustNoiseVar = TRUE;
					break;
				default:
					isAdjustNoiseVar = FALSE;
					break;
				}
			}

			if (isAdjustNoiseVar) {
				numTonesAdjust = sizeof(nphy_adj_tone_id_buf) /
				        sizeof(nphy_adj_tone_id_buf[0]);
				/* Adjust the min_noise_vars on the specified tones to the desired
				 * values. The min_noise_var values in the noisevartbl will be
				 * restored to their default values before introducing the
				 * adjustments.
				 */

				/* PHY_ERROR(("Adjusting min_noise_var on %d tones\n",
				 * numTonesAdjust));
				 */

				wlc_phy_adjust_min_noisevar_nphy(pi, numTonesAdjust,
				                             nphy_adj_tone_id_buf,
				                             nphy_adj_noise_var_buf);

				/* XXX STALE:
				 * uint32 tempval = 0;
				 * wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				 *                   2*nphy_adj_tone_id_buf[0]+1, 32, &tempval);
				 * PHY_ERROR(("Act Noise_var_buf at offset %d = %d\n",
				 *         2*nphy_adj_tone_id_buf[0]+1,tempval));
				 * PHY_ERROR(("nphy_adj_tone_id_buf[0]: %d,
				 * nphy_adj_noise_var_buf[0] = %d\n",
				 * nphy_adj_tone_id_buf[0],nphy_adj_noise_var_buf[0]));
				 */
			} else {
				/* Reset the min_noise_vars to their default values. This step is
				 * important if there is a channel switch where the destination
				 * channel does not require any modification to the default
				 * min_noise_var values.
				 */

				/* PHY_ERROR(("Reseting min_noise_var\n")); */

				wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
			}
		}

		if ((pi_nphy->nphy_aband_spurwar_en) &&
		    (CHSPEC_IS5G(pi->radio_chanspec))) {
			switch (cur_channel) {
			case 54:
				nphy_adj_tone_id_buf[0] = 32;
				nphy_adj_noise_var_buf[0] = 0x25f;
				break;
			case 38:
			case 102:
			case 118:
				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				    (CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				    (pi->sh->chippkg == BCM4717_PKG_ID)) {
					nphy_adj_tone_id_buf[0] = 32;
					nphy_adj_noise_var_buf[0] = 0x21f;
				} else {
					nphy_adj_tone_id_buf[0] = 0;
					nphy_adj_noise_var_buf[0] = 0x0;
				}
				break;
			case 134:
				nphy_adj_tone_id_buf[0] = 32;
				nphy_adj_noise_var_buf[0] = 0x21f;
				break;
			case 151:
				nphy_adj_tone_id_buf[0] = 16;
				nphy_adj_noise_var_buf[0] = 0x23f;
				break;
			case 153:
			case 161:
				nphy_adj_tone_id_buf[0] = 48;
				nphy_adj_noise_var_buf[0] = 0x23f;
				break;
			default:
				nphy_adj_tone_id_buf[0] = 0;
				nphy_adj_noise_var_buf[0] = 0x0;
				break;
			}

			if (nphy_adj_tone_id_buf[0] && nphy_adj_noise_var_buf[0]) {
				wlc_phy_adjust_min_noisevar_nphy(pi, 1,
				    nphy_adj_tone_id_buf, nphy_adj_noise_var_buf);
			} else {
				wlc_phy_adjust_min_noisevar_nphy(pi, 0, NULL, NULL);
			}
		}

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	}
}
/*
 * AUTOGENERATED from ../47xxdata/mimophy/subband_cust_43236B1_preproto_blu2o3.xls
 * DO NOT EDIT
 */
static void
wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(phy_info_t *pi)
{
	uint16 fc;
	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 bcrsmin  = 0x46;
		uint16 crsminu  = 0x40;
		uint16 crsminl  = 0x40;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 clip1wb1 = 0x14;
		uint16 clip1wb2 = 0x14;
		/* NB Clip  */
		uint16 clipnb1  = 0xb4;
		uint16 clipnb2  = 0xb4;
		/* Hi Gain  */
		uint16 g_cliphiA1 = 0x6e;
		uint16 g_cliphiA2 = 0x6e;
		uint16 g_cliphiB1 = 0x14;
		uint16 g_cliphiB2 = 0x14;
		/* MD Gain  */
		uint16 clipmdA1 = 0x42;
		uint16 clipmdA2 = 0x42;
		uint16 clipmdB1 = 0x4;
		uint16 clipmdB2 = 0x4;
		/* LO Gain  */
		uint16 cliploA1 = 0x50;
		uint16 cliploA2 = 0x50;
		uint16 cliploB1 = 0x08;
		uint16 cliploB2 = 0x08;
		/* InitGCode */
		uint16 initGCA1 = 0x74;
		uint16 initGCA2 = 0x74;
		uint16 initGCB1 = 0x614;
		uint16 initGCB2 = 0x614;
		/* InitGain */
		uint16 initgain[] = {0x613a, 0x613a};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {15, 15};
		int8   elnagain2[] = {15, 15};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 25};
		int8   lna1gain2[] = {10, 15, 20, 25};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 15, 18};
		int8   lna2gain2[] = {0, 10, 15, 18};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;

		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		                     NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		                     (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 g_crsminu  = 0x42;
		uint16 g_crsminl  = 0x42;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 g_clip1wb1 = 0x14;
		uint16 g_clip1wb2 = 0x14;
		/* NB Clip  */
		uint16 g_clipnb1  = 0xb4;
		uint16 g_clipnb2  = 0xb4;
		/* Hi Gain  */
		uint16 g_cliphiA1 = 0x74;
		uint16 g_cliphiA2 = 0x74;
		uint16 g_cliphiB1 = 0x14;
		uint16 g_cliphiB2 = 0x14;
		/* MD Gain  */
		uint16 g_clipmdA1 = 0x60;
		uint16 g_clipmdA2 = 0x60;
		uint16 g_clipmdB1 = 0x14;
		uint16 g_clipmdB2 = 0x14;
		/* LO Gain  */
		uint16 g_cliploA1 = 0x8a;
		uint16 g_cliploA2 = 0x8a;
		uint16 g_cliploB1 = 0x08;
		uint16 g_cliploB2 = 0x08;
		/* InitGCode */
		uint16 g_initGCA1 = 0x94;
		uint16 g_initGCA2 = 0x94;
		uint16 g_initGCB1 = 0x614;
		uint16 g_initGCB2 = 0x614;
		/* InitGain */
		uint16 g_initgain[] = {0x614a, 0x614a};
		/* eLNA Gains [dB] */
		int8   g_elnagain1[] = {13, 13};
		int8   g_elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 26};
		int8   lna1gain2[] = {11, 17, 21, 26};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 15};
		int8   lna2gain2[] = {0, 7, 11, 15};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		int8   mixtia2[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		            (g_crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		            (g_crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (g_clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (g_clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, g_clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, g_clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, g_clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, g_clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, g_clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, g_clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, g_cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, g_cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, g_cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, g_cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, g_initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, g_initGCA2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, g_initGCB1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, g_initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, g_initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, g_elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, g_elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
		            NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
		            (clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 4920 && fc <= 4920)) {
			} else if ((fc >= 4925 && fc <= 5080)) {
			} else if ((fc >= 5180 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
			} else if ((fc >= 5745 && fc <= 5805)) {
			} else if ((fc >= 5825 && fc <= 5825)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 4920 && fc <= 5230)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			} else if ((fc >= 5240 && fc <= 5550)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			} else if ((fc >= 5560 && fc <= 5825)) {
				/* Clip1 WB Thresh */
				uint16 clip1wb1 = 0x14;
				uint16 clip1wb2 = 0x14;

				phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb1 <<
				             NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				            (clip1wb2 <<
				             NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			}
		}
	}
}

/*
 * AUTOGENERATED from ../47xxdata/mimophy/subband_cust_43236B1_sulley.xls
 * DO NOT EDIT
 */

static void
wlc_phy_subband_cust_43236B1_sulley_nphy(phy_info_t *pi)
{
	uint16 fc;
	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */

		/* InitGain */
		uint16 initgain[] = {0x6236, 0x6236};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {13, 13};
		int8   elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 20};
		int8   lna1gain2[] = {10, 15, 20, 20};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 10, 10};
		int8   lna2gain2[] = {0, 10, 10, 10};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x1, 0x1};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x1, 0x1};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
		uint16 vmidmid0[] = {0x81};
		uint16 avmid0[] = {0x1};
		uint16 vmidmid1[] = {0x89};
		uint16 avmid1[] = {0x1};

		PHY_REG_LIST_START
			/* CRS MinPwr */
			PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
			/* Fine Str */
			PHY_REG_WRITE_ENTRY(NPHY, FSTRHiPwrTh, 0x5342)
			PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0A20)
			/* Clip1 WB Thresh */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x14)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x14)
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xb4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xb4)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x6c)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x6c)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x60)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x60)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x04)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x04)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x4a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x4a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x6c)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x6c)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, vmidmid1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, avmid1);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x40)
					PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x40)
				PHY_REG_LIST_EXECUTE(pi);
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
				PHY_REG_LIST_START
					PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x48)
					PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x48)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */

		/* InitGain */
		uint16 initgain[] = {0x622a, 0x622a};
		/* eLNA Gains [dB] */
		int8   elnagain1[] = {13, 13};
		int8   elnagain2[] = {13, 13};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 21};
		int8   lna1gain2[] = {11, 17, 21, 21};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 11};
		int8   lna2gain2[] = {0, 7, 11, 11};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 1, 1, 1, 1, 1, 1, 1};
		int8   mixtia2[] = {-5, -2, 1, 1, 1, 1, 1, 1, 1, 1};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};
		/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
		uint16 vmidmid0[] = {0x6c};
		uint16 avmid0[] = {0x3};
		uint16 vmidmid1[] = {0x74};
		uint16 avmid1[] = {0x3};
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		PHY_REG_LIST_START
			/* CRS MinPwr */
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x3C)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x3C)
			/* Fine Str */
			PHY_REG_WRITE_ENTRY(NPHY, FSTRHiPwrTh, 0x5342)
			PHY_REG_WRITE_ENTRY(NPHY, FSTRMetricTh, 0x0A20)
			/* Clip1 WB Thresh */
			PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x14)
			PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x14)
			/* NB Clip  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xb4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xb4)
			/* Hi Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipHiGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipHiGainCodeA2057, 0x54)
			/* MD Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x24)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x4)
			/* LO Gain  */
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
			PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
			/* InitGCode */
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x54)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x54)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, vmidmid1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, avmid1);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 4920 && fc <= 4920)) {
			} else if ((fc >= 4925 && fc <= 5080)) {
			} else if ((fc >= 5180 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
			        /* Vmid and Av for {RSSI invalid PWRDET TSSI} */
				vmidmid0[0] = 0x5f;
				avmid0[0] = 0x04;

				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
			} else if ((fc >= 5745 && fc <= 5805)) {
			} else if ((fc >= 5825 && fc <= 5825)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 4920 && fc <= 5320)) {
			} else if ((fc >= 5500 && fc <= 5700)) {
				/* Vmid and Av for {RSSI invalid PWRDET TSSI} */
				vmidmid0[0] = 0x5f;
				avmid0[0] = 0x04;

				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, vmidmid0);
				wlc_phy_table_write_nphy(
					pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, avmid0);
			} else if ((fc >= 5745 && fc <= 5825)) {
			}
		}
	}
}

static void
wlc_phy_subband_cust_43236B1_um_nphy(phy_info_t *pi)
{
	uint16 fc;
	uint8 region_group = wlc_phy_get_locale(pi->rxgcrsi);
	int32 edcrs_th;

	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* Reduce edcrs for EU by 3dBs */
	if (region_group == REGION_EU) {
		/* Need to pass -70dBm/Mhz (2g), -73dBm/Mhz (5g) inband noise */
		edcrs_th = (CHSPEC_IS2G(pi->radio_chanspec)) ? -64 : -67;
		wlc_phy_adjust_ed_thres_nphy(pi, &edcrs_th, TRUE);
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 bcrsmin  = 0x46;
		uint16 g_crsminu  = 0x44;
		uint16 g_crsminl  = 0x44;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 g_clip1wb1 = 0x10;
		uint16 g_clip1wb2 = 0x10;
		/* NB Clip  */
		uint16 g_clipnb1  = 0xd4;
		uint16 g_clipnb2  = 0xd4;
		/* Hi Gain  */
		uint16 g_cliphiA1 = 0x6c;
		uint16 g_cliphiA2 = 0x6c;
		uint16 g_cliphiB1 = 0x14;
		uint16 g_cliphiB2 = 0x14;
		/* MD Gain  */
		uint16 g_clipmdA1 = 0x60;
		uint16 g_clipmdA2 = 0x60;
		uint16 g_clipmdB1 = 0x4;
		uint16 g_clipmdB2 = 0x4;
		/* LO Gain  */
		uint16 g_cliploA1 = 0x68;
		uint16 g_cliploA2 = 0x68;
		uint16 g_cliploB1 = 0xc;
		uint16 g_cliploB2 = 0xc;
		/* InitGCode */
		uint16 g_initGCA1 = 0x6c;
		uint16 g_initGCA2 = 0x6c;
		uint16 g_initGCB1 = 0x624;
		uint16 g_initGCB2 = 0x624;
		/* InitGain */
		uint16 g_initgain[] = {0x6236, 0x6236};
		/* eLNA Gains [dB] */
		int8   g_elnagain1[] = {15, 15};
		int8   g_elnagain2[] = {15, 15};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 20};
		int8   lna1gain2[] = {10, 15, 20, 20};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x2};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x2};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 10, 10};
		int8   lna2gain2[] = {0, 10, 10, 10};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x1, 0x1};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x1, 0x1};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;

		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		                     NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		                     (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
		(g_crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
		(g_crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, g_clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, g_clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, g_clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, g_clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, g_clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, g_clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, g_cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, g_cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, g_cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, g_cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, g_initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, g_initGCA2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, g_initGCB1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, g_initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, g_initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, g_elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, g_elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 g_crsminu  = 0x44;
		uint16 g_crsminl  = 0x44;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 g_clip1wb1 = 0x2F;
		uint16 g_clip1wb2 = 0x2F;
		/* NB Clip  */
		uint16 g_clipnb1  = 0xB4;
		uint16 g_clipnb2  = 0xB4;
		/* Hi Gain  */
		uint16 g_cliphiA1 = 0x6E;
		uint16 g_cliphiA2 = 0x6E;
		uint16 g_cliphiB1 = 0x0114;
		uint16 g_cliphiB2 = 0x0114;
		/* MD Gain  */
		uint16 g_clipmdA1 = 0x22;
		uint16 g_clipmdA2 = 0x22;
		uint16 g_clipmdB1 = 0x0104;
		uint16 g_clipmdB2 = 0x0104;
		/* LO Gain  */
		uint16 g_cliploA1 = 0x20;
		uint16 g_cliploA2 = 0x20;
		uint16 g_cliploB1 = 0x030C;
		uint16 g_cliploB2 = 0x030C;
		/* InitGCode */
		uint16 g_initGCA1 = 0x6E;
		uint16 g_initGCA2 = 0x6E;
		uint16 g_initGCB1 = 0x0624;
		uint16 g_initGCB2 = 0x0624;
		/* InitGain */
		uint16 g_initgain[] = {0x6237, 0x6237};
		/* eLNA Gains [dB] */
		int8   g_elnagain1[] = {11, 11};
		int8   g_elnagain2[] = {11, 11};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 26};
		int8   lna1gain2[] = {11, 17, 21, 26};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 14};
		int8   lna2gain2[] = {0, 7, 11, 14};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		int8   mixtia2[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Clip2 */
		uint8  clip2c1  = 1;
		uint8  clip2c2  = 1;
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			(g_crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			(g_crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, g_clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, g_clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, g_clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, g_clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, g_clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, g_clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, g_cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, g_cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, g_cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, g_cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, g_initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, g_initGCA2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, g_initGCB1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, g_initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, g_initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, g_elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, g_elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
		 if ((fc >= 4920 && fc <= 4920)) {
		 } else if ((fc >= 4925 && fc <= 5080)) {
		 } else if ((fc >= 5180 && fc <= 5240)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x48;
			uint16 crsminl  = 0x48;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5260 && fc <= 5320)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x45;
			uint16 crsminl  = 0x45;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5500 && fc <= 5580)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x45;
			uint16 crsminl  = 0x45;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5600 && fc <= 5700)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x47;
			uint16 crsminl  = 0x47;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5745 && fc <= 5805)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x49;
			uint16 crsminl  = 0x49;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
			}
		/* BW40 customizations */
		} else {
		   if ((fc >= 4920 && fc <= 5310)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x44;
			uint16 crsminl  = 0x44;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5510 && fc <= 5690)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x43;
			uint16 crsminl  = 0x43;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			  NPHY_crsminpoweru0_crsminpower0_MASK,
			  (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			  NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			  (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
		 } else if ((fc >= 5755 && fc <= 5825)) {
			/* CRS MinPwr */
			uint16 crsminu  = 0x44;
			uint16 crsminl  = 0x44;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x2F;
			uint16 clip1wb2 = 0x2F;
			/* NB Clip  */
			uint16 clipnb1  = 0xB4;
			uint16 clipnb2  = 0xB4;
			/* Hi Gain  */
			uint16 cliphiA1 = 0x6E;
			uint16 cliphiA2 = 0x6E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain  */
			uint16 clipmdA1 = 0x22;
			uint16 clipmdA2 = 0x22;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain  */
			uint16 cliploA1 = 0x20;
			uint16 cliploA2 = 0x20;
			uint16 cliploB1 = 0x030C;
			uint16 cliploB2 = 0x030C;
			/* InitGCode */
			uint16 initGCA1 = 0x6E;
			uint16 initGCA2 = 0x6E;
			uint16 initGCB1 = 0x0624;
			uint16 initGCB2 = 0x0624;
			/* InitGain */
			uint16 initgain[] = {0x6237, 0x6237};
			/* eLNA Gains [dB] */
			int8   elnagain1[] = {11, 11};
			int8   elnagain2[] = {11, 11};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			 NPHY_crsminpoweru0_crsminpower0_MASK,
			 (crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			 NPHY_crsminpowerl0_crsminpower0_MASK,
			 (crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			 NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			 NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			 (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, elnagain1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, elnagain2);
			}
		}
	}
}

/*
 * AUTOGENERATED from ../47xxdata/mimophy/subband_cust_43236B1_usbelna.xls
 * DO NOT EDIT
 */

static void
wlc_phy_subband_cust_43236B1_usbelna_nphy(phy_info_t *pi)
{
	uint16 fc;
	if (CHSPEC_CHANNEL(pi->radio_chanspec) > 14) {
		fc = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		fc = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	/* 2G Band Customizations */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 bcrsmin	= 0x46;
		uint16 g_crsminu	= 0x48;
		uint16 g_crsminl	= 0x48;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 g_clip1wb1 = 0x14;
		uint16 g_clip1wb2 = 0x14;
		/* NB Clip	*/
		uint16 g_clipnb1	= 0xb4;
		uint16 g_clipnb2	= 0xb4;
		/* Hi Gain	*/
		uint16 g_cliphiA1 = 0x6e;
		uint16 g_cliphiA2 = 0x6e;
		uint16 g_cliphiB1 = 0x14;
		uint16 g_cliphiB2 = 0x14;
		/* MD Gain	*/
		uint16 g_clipmdA1 = 0x62;
		uint16 g_clipmdA2 = 0x62;
		uint16 g_clipmdB1 = 0x14;
		uint16 g_clipmdB2 = 0x14;
		/* LO Gain	*/
		uint16 g_cliploA1 = 0x6c;
		uint16 g_cliploA2 = 0x6c;
		uint16 g_cliploB1 = 0x8;
		uint16 g_cliploB2 = 0x8;
		/* InitGCode */
		uint16 g_initGCA1 = 0x6e;
		uint16 g_initGCA2 = 0x6e;
		/* InitGain */
		uint16 g_initgain[] = {0x6237, 0x6237};
		/* eLNA Gains [dB] */
		int8   g_elnagain1[] = {10, 10};
		int8   g_elnagain2[] = {10, 10};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {10, 15, 20, 25};
		int8   lna1gain2[] = {10, 15, 20, 25};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 10, 15, 18};
		int8   lna2gain2[] = {0, 10, 15, 18};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		int8   mixtia2[] = {2, 2, 2, 5, 5, 5, 5, 5, 5, 5};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		uint8  gainbits2[] = {0x2, 0x2, 0x2, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3};
		/* Clip2 */
		uint8  clip2c1	= 1;
		uint8  clip2c2	= 1;

		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		                     NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		                     (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			(g_crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			(g_crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, g_clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, g_clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, g_clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, g_clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, g_clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, g_clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, g_cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, g_cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, g_cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, g_cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, g_initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, g_initGCA2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, g_initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, g_elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, g_elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {

			if ((fc >= 2412 && fc <= 2484)) {
			}

		/* BW40 customizations */
		} else {

			if ((fc >= 2422 && fc <= 2462)) {
			}
		}
	}

	/* 5G Band Customizations */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {

		/* Default customizations */
		/* CRS MinPwr */
		uint16 g_crsminu	= 0x47;
		uint16 g_crsminl	= 0x47;
		/* Fine Str */
		uint16 fineStrHiPwrTh = 0x5342;
		uint16 FineStrMetricTh = 0x0A20;
		/* Clip1 WB Thresh */
		uint16 g_clip1wb1 = 0x14;
		uint16 g_clip1wb2 = 0x14;
		/* NB Clip	*/
		uint16 g_clipnb1	= 0xb4;
		uint16 g_clipnb2	= 0xb4;
		/* Hi Gain	*/
		uint16 g_cliphiA1 = 0x9e;
		uint16 g_cliphiA2 = 0x9e;
		uint16 g_cliphiB1 = 0x14;
		uint16 g_cliphiB2 = 0x14;
		/* MD Gain	*/
		uint16 g_clipmdA1 = 0x62;
		uint16 g_clipmdA2 = 0x62;
		uint16 g_clipmdB1 = 0x24;
		uint16 g_clipmdB2 = 0x24;
		/* LO Gain	*/
		uint16 g_cliploA1 = 0x8a;
		uint16 g_cliploA2 = 0x8a;
		uint16 g_cliploB1 = 0x8;
		uint16 g_cliploB2 = 0x8;
		/* InitGCode */
		uint16 g_initGCA1 = 0x9e;
		uint16 g_initGCA2 = 0x9e;
		/* InitGain */
		uint16 g_initgain[] = {0x6247, 0x6247};
		/* eLNA Gains [dB] */
		int8   g_elnagain1[] = {9, 9};
		int8   g_elnagain2[] = {9, 9};
		/* LNA1 Gains [dB] */
		int8   lna1gain1[] = {11, 17, 21, 26};
		int8   lna1gain2[] = {11, 17, 21, 26};
		/* LNA1 GainBits */
		uint8  lna1gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna1gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* LNA2 Gains [dB] */
		int8   lna2gain1[] = {0, 7, 11, 14};
		int8   lna2gain2[] = {0, 7, 11, 14};
		/* LNA2 GainBits */
		uint8  lna2gainbits1[] = {0x0, 0x1, 0x2, 0x3};
		uint8  lna2gainbits2[] = {0x0, 0x1, 0x2, 0x3};
		/* MixTIA Gains */
		int8   mixtia1[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		int8   mixtia2[] = {-5, -2, 1, 4, 7, 7, 7, 7, 7, 7};
		/* Mixer GainBits */
		uint8  gainbits1[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		uint8  gainbits2[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* Clip2 */
		uint8  clip2c1	= 1;
		uint8  clip2c2	= 1;
		/* Radio REGs */
		uint8  radioreg_0x86 = 0xc0;
		uint8  radioreg_0x10B = 0xc0;

		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			NPHY_crsminpoweru0_crsminpower0_MASK,
			(g_crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			NPHY_crsminpowerl0_crsminpower0_MASK,
			(g_crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_FSTRHiPwrTh, fineStrHiPwrTh);
		phy_utils_write_phyreg(pi, NPHY_FSTRMetricTh, FineStrMetricTh);
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
			NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
			NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
			(g_clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, g_clipnb1);
		phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, g_clipnb2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, g_cliphiA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, g_cliphiA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, g_cliphiB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, g_cliphiB2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, g_clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, g_clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, g_clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, g_clipmdB2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, g_cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, g_cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, g_cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, g_cliploB2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, g_initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, g_initGCA2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, g_initgain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 2, 0x0, 8, g_elnagain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 2, 0x0, 8, g_elnagain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x8, 8, lna1gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x8, 8, lna1gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 4, 0x10, 8, lna2gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 4, 0x10, 8, lna2gainbits2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, mixtia1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, mixtia2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits2);
		phy_utils_mod_phyreg(pi, NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(clip2c2 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT));
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		/* BW20 customizations */
		if (CHSPEC_IS20(pi->radio_chanspec) == 1) {
			if ((fc >= 4920 && fc <= 4920)) {
			} else if ((fc >= 4925 && fc <= 5080)) {
			} else if ((fc >= 5180 && fc <= 5240)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x44;
			uint16 crsminl	= 0x44;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x42;
			uint16 clipmdA2 = 0x42;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x40;
			uint16 cliploA2 = 0x40;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x6247, 0x6247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5260 && fc <= 5320)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x42;
			uint16 crsminl	= 0x42;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x42;
			uint16 clipmdA2 = 0x42;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x40;
			uint16 cliploA2 = 0x40;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x6247, 0x6247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5500 && fc <= 5580)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x47;
			uint16 crsminl	= 0x47;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x42;
			uint16 clipmdA2 = 0x42;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x40;
			uint16 cliploA2 = 0x40;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x6247, 0x6247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5600 && fc <= 5700)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x49;
			uint16 crsminl	= 0x49;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x42;
			uint16 clipmdA2 = 0x42;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x40;
			uint16 cliploA2 = 0x40;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x5247, 0x5247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5745 && fc <= 5805)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x4D;
			uint16 crsminl	= 0x4D;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x42;
			uint16 clipmdA2 = 0x42;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x40;
			uint16 cliploA2 = 0x40;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x5247, 0x5247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			}
		/* BW40 customizations */
		} else {
			if ((fc >= 4920 && fc <= 5310)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x43;
			uint16 crsminl	= 0x43;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x44;
			uint16 clipmdA2 = 0x44;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x42;
			uint16 cliploA2 = 0x42;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x6247, 0x6247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5510 && fc <= 5690)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x47;
			uint16 crsminl	= 0x47;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x44;
			uint16 clipmdA2 = 0x44;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x42;
			uint16 cliploA2 = 0x42;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x5247, 0x5247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			} else if ((fc >= 5755 && fc <= 5825)) {
			/* CRS MinPwr */
			uint16 crsminu	= 0x4A;
			uint16 crsminl	= 0x4A;
			/* Clip1 WB Thresh */
			uint16 clip1wb1 = 0x32;
			uint16 clip1wb2 = 0x32;
			/* NB Clip	*/
			uint16 clipnb1	= 0x0B4;
			uint16 clipnb2	= 0x0B4;
			/* Hi Gain	*/
			uint16 cliphiA1 = 0x8E;
			uint16 cliphiA2 = 0x8E;
			uint16 cliphiB1 = 0x0114;
			uint16 cliphiB2 = 0x0114;
			/* MD Gain	*/
			uint16 clipmdA1 = 0x44;
			uint16 clipmdA2 = 0x44;
			uint16 clipmdB1 = 0x0104;
			uint16 clipmdB2 = 0x0104;
			/* LO Gain	*/
			uint16 cliploA1 = 0x42;
			uint16 cliploA2 = 0x42;
			uint16 cliploB1 = 0x0108;
			uint16 cliploB2 = 0x0108;
			/* InitGCode */
			uint16 initGCA1 = 0x8E;
			uint16 initGCA2 = 0x8E;
			/* InitGain */
			uint16 initgain[] = {0x5247, 0x5247};

			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				(crsminu << NPHY_crsminpoweru0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				(crsminl << NPHY_crsminpowerl0_crsminpower0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
				NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
				NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
				(clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold, clipnb1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold, clipnb2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphiA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphiA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, cliphiB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, cliphiB2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
			phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
			phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
			phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, initgain);
			}
		}
	}
}

void
wlc_phy_set_spurmode_nphy(phy_info_t *pi, chanspec_t chanspec)
{
	bool suspend = FALSE;
	uint8 spuravoid = WL_SPURAVOID_OFF;
	uint8 val = CHSPEC_CHANNEL(chanspec);
#if defined(WAR_4324_PR116249)
	uint32 regval;
#endif /* WAR_4324_PR116249 */
#if defined(WLC_TSF_ADJUST)
	uint32 slow_clk_cnt_before, tsf_time_before, slow_clk_cnt_after,
		tsf_time_after, time_elapsed_us = 0;
#endif /* WLC_TSF_ADJUST */
	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		if ((val == 102) || (val == 128) || (val == 151)) {
			/* channels 5640, 5510m, 5755m show better */
			/* EVM with spur-avoidance on */
			spuravoid = WL_SPURAVOID_ON1;
		} else {
			/* disable it till b0 comes */
			spuravoid = WL_SPURAVOID_OFF;
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
		/* 53572 */
		if (!CHSPEC_IS40(pi->radio_chanspec)) {
		/* BW20 */
			if (val == 13) {
				spuravoid = WL_SPURAVOID_ON1;
			}
		}
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+2)) {
		/* 43239a0 */
		spuravoid = WL_SPURAVOID_OFF;
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV+3)) {
		/* 4324x */
		if (pi->block_for_slowcal) {
			/* save chanspec and return if ILP Cal is in progress */
			pi->blocked_freq_for_slowcal = chanspec;
			goto end;
		}

		if (CHSPEC_IS20(pi->radio_chanspec)) {
			if ((val == 1) || (val == 128) ||
				(val == 132) || (val == 153))
				spuravoid = WL_SPURAVOID_ON1;
			if ((val == 13) || (val == 56) || (val == 120))
				spuravoid = WL_SPURAVOID_ON2;
		} else {
			if ((val == 126) || (val == 118))
				spuravoid = WL_SPURAVOID_ON1;
			if ((val == 54) || (val == 151))
				spuravoid = WL_SPURAVOID_ON2;
		}

		if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
			/* disable spur modes for 4324X_media chips due to host hang */
			spuravoid = WL_SPURAVOID_OFF;
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Rev7+ */
		if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
			spuravoid = wlc_phy_spuravoid_5357(pi, val);
		} else {
			/* Default channels */
			if (!CHSPEC_IS40(pi->radio_chanspec)) {
				/* BW20 */
				if ((val == 13) || (val == 14) || (val == 153)) {
					spuravoid = WL_SPURAVOID_ON1;
				}
			} else {
				/* BW40 */
				if (val == 54) {
					spuravoid = WL_SPURAVOID_ON1;
				} else if ((val == 118) || (val == 151)) {
					/* ON2 is available only in Rev8+ */
					if (NREV_GE(pi->pubpi.phy_rev, 8)) {
						spuravoid = WL_SPURAVOID_ON2;
					}
				}
			}
		}
	} else {
		/* Rev 3 - 6 */
		if (!CHSPEC_IS40(pi->radio_chanspec)) {
			/* BW20 */
			if (((val >= 5) && (val <= 8)) || (val == 13) || (val == 14)) {
				spuravoid = WL_SPURAVOID_ON1;
			}
		} else {
			/* BW40 */
			/* Rev 3 - 6 */
			if (pi->u.pi_nphy->nphy_aband_spurwar_en &&
			    ((val == 38) || (val == 102) || (val == 118))) {
				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				    (CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				    (pi->sh->chippkg == BCM4717_PKG_ID)) {
					spuravoid = WL_SPURAVOID_OFF;
				} else {
					spuravoid = WL_SPURAVOID_ON1;
				}
			}
		}
	}

	/* disable spuravoid if disable_spuravoid set to 1 in nvram */
	if (pi->sh->disable_spuravoid)
		spuravoid = WL_SPURAVOID_OFF;

	/* if user forces it to OFF/ON/ON2, honor it */
	if (pi->phy_spuravoid == SPURAVOID_DISABLE) {
		spuravoid = WL_SPURAVOID_OFF;
	} else if (pi->phy_spuravoid == SPURAVOID_FORCEON) {
		spuravoid = WL_SPURAVOID_ON1;
	} else if  (pi->phy_spuravoid == SPURAVOID_FORCEON2) {
		spuravoid = WL_SPURAVOID_ON2;
	}

	PHY_CAL(("wlc_phy_chanspec_nphy_setup: spuravoid %d\n", spuravoid));
	/* Is PHY_PLL really need to be off for PLL parameter changes */

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
			1 << NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
	}
#if defined(WLC_TSF_ADJUST)
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4))
	{
		/* Read the TSF timer */
		tsf_time_before = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
		/* Read the hnd timer */
		slow_clk_cnt_before = hnd_clk_count();
	}
#endif /* WLC_TSF_ADJUST */
	if (NREV_LT(pi->pubpi.phy_rev, 6)) {
		wlapi_bmac_core_phypll_ctl(pi->sh->physhim, FALSE);
		si_pmu_spuravoid(pi->sh->sih, pi->sh->osh, spuravoid);
		wlapi_bmac_core_phypll_ctl(pi->sh->physhim, TRUE);
	} else {
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* For 43239 disable spur avoidance temporarily
			 * even from user control and do not call spur
			 * avoid routine
			 */
			spuravoid = WL_SPURAVOID_OFF;
		}
		else {
			/* Skip pmu-spuravoid if spurmode has not changed */
			if (pi->phy_spuravoid_mode != spuravoid) {
#if defined(WAR_4324_PR116249)
				/* force gated clks on */
				ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);
				/* hold resetCCA high till the end */
				regval = phy_utils_read_phyreg(pi, NPHY_BBConfig);
				phy_utils_write_phyreg(pi, NPHY_BBConfig, regval | BBCFG_RESETCCA);
#endif /* WAR_4324_PR116249 */
				si_pmu_spuravoid(pi->sh->sih, pi->sh->osh, spuravoid);
#if defined(WAR_4324_PR116249)
				phy_utils_write_phyreg(pi,
				                       NPHY_BBConfig, regval & (~BBCFG_RESETCCA));
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);
#endif /* WAR_4324_PR116249 */
				pi->phy_spuravoid_mode = spuravoid;
			}
		}
	}
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
			0 << NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
	}

	/* MAC clock frequency change for certain chips in spur avoidance mode.
	 * These are the chips where the PHY and MAC clocks share the same PLL.
	 */
	wlapi_switch_macfreq(pi->sh->physhim, spuravoid);
#if defined(WLC_TSF_ADJUST)
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4))
	{
		/* Read the TSF timer */
		tsf_time_after = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
		slow_clk_cnt_after = hnd_clk_count();

		time_elapsed_us =  ((((slow_clk_cnt_after - slow_clk_cnt_before) * 305176) / 10000)
					- (tsf_time_after - tsf_time_before));
		wlapi_tsf_adjust(pi->sh->physhim, (uint32)time_elapsed_us);
	}
#endif /* WLC_TSF_ADJUST */
	/* Do a soft dreset of the PLL */
	if (NREV_LT(pi->pubpi.phy_rev, 6)) {
		wlapi_bmac_core_phypll_reset(pi->sh->physhim);
	}

	/* setup resampler bits in BBConfig */
	/* NPHY_BBConfig_resample_clk160_MASK not valild for lcnxnrev and higher phys */
	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK,
			((spuravoid == WL_SPURAVOID_OFF) ?
			0 : NPHY_BBConfig_resample_clk160_MASK));

	if (spuravoid != WL_SPURAVOID_OFF)
		phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resamplerFreq_MASK,
		            (spuravoid - WL_SPURAVOID_ON1) <<
		            NPHY_BBConfig_resamplerFreq_SHIFT);

	wlc_phy_resetcca_nphy(pi);

	pi->u.pi_nphy->phy_isspuravoid = (spuravoid > WL_SPURAVOID_OFF);

end:
	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}

}

static void
wlc_phy_chanspec_nphy_setup(phy_info_t *pi, chanspec_t chanspec, const nphy_sfo_cfg_t *ci)
{
	uint16 val;
	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

		/* RTL preferred settings to avoid Rx/Tx stalls */
		wlc_phy_rxfe_ctrl_nphy(pi);

		/* INV CLK in the DAC to avoid 40 MHz instability */
		phy_utils_mod_radioreg(pi, RADIO_20671_DAC_CFG1_CORE0, 0x1 << 12, 0x1 << 12);
		phy_utils_mod_radioreg(pi, RADIO_20671_DAC_CFG1_CORE1, 0x1 << 12, 0x1 << 12);

	}

	/* set phy Band bit, required to ensure correct band's tx/rx board
	 * level controls are being driven, 0 = 2.4G, 1 = 5G.
	 * Enable BPHY in 2G, and disable it in 5G.
	 */
	if (CHSPEC_IS5G(chanspec)) {		/* in 5G */

		/* switch BandControl to 2G temporarily so BPHY regs are accessible */
		phy_utils_and_phyreg(pi, NPHY_BandControl, ~NPHY_BandControl_currentBand_MASK);

		/* enable force gated clock on */
		val = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, (val | MAC_PHY_FORCE_CLK));

		/* Turn-off CCA and put bphy receiver in reset */
		phy_utils_or_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_BB_CONFIG),
			(BBCFG_RESETCCA | BBCFG_RESETRX));

		/* restore force gated clock */
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, val);

		/* select 5G band */
		phy_utils_or_phyreg(pi, NPHY_BandControl, NPHY_BandControl_currentBand);

	} else if (!CHSPEC_IS5G(chanspec)) {	/* in 2G */
		/* select 2G band */
		phy_utils_and_phyreg(pi, NPHY_BandControl, ~NPHY_BandControl_currentBand);

		/* enable force gated clock on */
		val = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, (val | MAC_PHY_FORCE_CLK));

		/* Turn-on CCA and take bphy receiver out of reset */
		phy_utils_and_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_BB_CONFIG),
			(uint16)(~(BBCFG_RESETCCA | BBCFG_RESETRX)));

		/* restore force gated clock */
		W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, val);
	}

	/* set SFO parameters
	 * sfo_chan_center_Ts20 = round([fc-10e6 fc fc+10e6] / 20e6 * 8), fc in Hz
	 *                      = round([$channel-10 $channel $channel+10] * 0.4),
	 *                              $channel in MHz
	 */
	phy_utils_write_phyreg(pi, NPHY_BW1a, ci->PHY_BW1a);
	phy_utils_write_phyreg(pi, NPHY_BW2, ci->PHY_BW2);
	phy_utils_write_phyreg(pi, NPHY_BW3, ci->PHY_BW3);

	/* sfo_chan_center_factor = round(2^17./([fc-10e6 fc fc+10e6]/20e6)), fc in Hz
	 *                        = round(2621440./[$channel-10 $channel $channel+10]),
	 *                                $channel in MHz
	 */
	phy_utils_write_phyreg(pi, NPHY_BW4, ci->PHY_BW4);
	phy_utils_write_phyreg(pi, NPHY_BW5, ci->PHY_BW5);
	phy_utils_write_phyreg(pi, NPHY_BW6, ci->PHY_BW6);

	/* PR 41942 WAR
	 *     - turn off OFDM classification for channel 14
	 *     - this affects _all_ countries though needed only for locale c/a2
	 */
	if (CHSPEC_CHANNEL(pi->radio_chanspec) == 14) {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_ofdm_en, 0);
		/* Bit 11 and 6 of BPHY testRegister to '10' */
		phy_utils_or_phyreg(pi, NPHY_TO_BPHY_OFF + BPHY_TEST, 0x800);
	} else {
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_ofdm_en,
			NPHY_ClassifierCtrl_ofdm_en);
		/* Bit 11 and 6 of BPHY testRegister to '00' */
		if (CHSPEC_IS2G(chanspec))
			phy_utils_and_phyreg(pi, NPHY_TO_BPHY_OFF + BPHY_TEST, ~0x840);
	}

	/* PR 50508 fix : condition call to txpwrfix_nphy() on
	 *                Tx power control state
	 */
	/* initially force txgain in case txpwrctrl is disabled */
	if (pi->nphy_txpwrctrl == PHY_TPC_HW_OFF) {
		wlc_phy_txpwr_fixpower_nphy(pi);
	}

	if (NREV_LT(pi->pubpi.phy_rev, 3)) {
		/* Adjust LNA gain table based on channel and gainboost mode */
		wlc_phy_adjust_lnagaintbl_nphy(pi);
	}

	/* Set the analog TX_LPF Bandwidth */
	wlc_phy_txlpfbw_nphy(pi);

	/* REV3+ needs dynamically spur avoidance, user can override the behavior */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		wlc_phy_set_spurmode_nphy(pi, chanspec);
	}

	/* Subband customization for 43236B1 Sulley boards */
	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
	    (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)) {
		wlc_phy_subband_cust_43236B1_sulley_nphy(pi);
		/* for Sulley Dev1 legacy */
		/* Maybe we need to revisit it someday. Because the TRISO could be better */
		if (CHSPEC_IS2G(pi->radio_chanspec) && pi->fem2g->antswctrllut == 2) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x62)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x62)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}

	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
		((pi->fem2g->antswctrllut == 11) ||
		(pi->fem5g->antswctrllut == 11)))
		wlc_phy_subband_cust_43236B1_usbelna_nphy(pi);

	if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) &&
	(pi->sh->boardtype == BCM943236PREPROTOBLU2O3_SSID))
		wlc_phy_subband_cust_43236B1_preproto_blu2o3_nphy(pi);

		/* subband customization for 43236B1 UM boards, 2G only */
		if (((CHIPID(pi->sh->chip) == BCM43238_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43236_CHIP_ID)) &&
			((pi->fem2g->antswctrllut == 15) ||
			(pi->fem5g->antswctrllut == 15))) {
			wlc_phy_subband_cust_43236B1_um_nphy(pi);
		}

	phy_utils_write_phyreg(pi, NPHY_NumDatatonesdup40, 0x3830);

	/* Spur avoidance WAR for 4322 */
	wlc_phy_spurwar_nphy(pi);

	/* removing calling of chanspec_war for lcnxn as this fn() is */
	/* not called during every time within same-band-channel-change */
	/* channnel specific settings for lcnxn rev 0 */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		wlc_phy_chanspec_war_nphy_rev16(pi);
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		wlc_phy_chanspec_war_nphy_rev18(pi);
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_chanspec_war_nphy_rev19(pi);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

		/* RTL preferred settings to avoid Rx/Tx stalls */
		wlc_phy_rxfe_ctrl_nphy(pi);

		/* force remove lna1_rout overrides
		 * These are set inside ACI fn
		 */
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
			0x1 << 6, 0x0 << 6);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
			0x1 << 6, 0x0 << 6);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
			0xf << 8, 0x0 << 8);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
			0xf << 8, 0x0 << 8);

		phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
			0x1 << 2, 0x0 << 2);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
			0x1 << 2, 0x0 << 2);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
			0xf << 4, 0x0 << 4);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
			0xf << 4, 0x0 << 4);
	}
}

uint8
wlc_phy_spuravoid_5357(phy_info_t *pi, uint16 chan)
{
	uint8 spuravoid = WL_SPURAVOID_OFF;
	if (!CHSPEC_IS40(pi->radio_chanspec)) {
		/* BW20 */
		if ((chan == 13) || (chan == 14)) {
			if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				spuravoid = WL_SPURAVOID_ON2;
			}
		}
	}
	return (spuravoid);
}

#define PRGMBL_ADDR_M 0x8e

static void
wlc_phy_rx_iq_est_ucode_ctrl_nphy_rev19(phy_info_t *pi)
{
	uint16 ref_addr_x, ref_addr_y;
	ref_addr_x = wlapi_bmac_read_shm(pi->sh->physhim, PRGMBL_ADDR_M);
	ref_addr_y = wlapi_bmac_read_shm(pi->sh->physhim, ((ref_addr_x + 9) << 1));

	/* NPHY_IqestWaitTime	  : phyreg 0x12a */
	ref_addr_x = wlapi_bmac_read_shm(pi->sh->physhim, PRGMBL_ADDR_M);

	wlapi_bmac_write_shm(pi->sh->physhim, ((ref_addr_y + 1) << 1), 48);

	/* ed_crs20UAssertThresh  : phyreg 0x22c & 0x22d */
	wlapi_bmac_write_shm(pi->sh->physhim, ((ref_addr_y + 2) << 1), 1172);

	/* ed_crs20UDeassertThresh: phyreg 0x22e & 0x22f */
	wlapi_bmac_write_shm(pi->sh->physhim, ((ref_addr_y + 3) << 1), 1044);

}

/** Xtal spur workarounds */
static void
wlc_phy_lcnxn_rev3_spur_fix_war(phy_info_t *pi)
{
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (CHIPID_4324X_MEDIA_A1(pi)) {
			PHY_REG_LIST_START
				/* xtal_wlan_ctrl */
				RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG3,
					0xf << 12, 0x5 << 12)
				/* wlanpll_ctrl */
				RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CORE,
					0xf << 6, 0x3 << 6)
				/* clock_HSIC_buf */
				RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG4,
					0xf << 4, 0x3 << 4)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
			uint16 chan_mask;
			if (CHSPEC_IS20(pi->radio_chanspec)) {
				chan_mask = 1<<3 | 1<<4 | 1<<5 | 1<<6 |
					1<<11 | 1<<12 | 1<<13;
			} else { /* 2g 40Mhz */
				chan_mask = 1<<3 | 1<<4 | 1<<5 | 1<<6 | 1<<7 |
					1<<8 | 1<<9 | 1<<10 | 1<<11;
			}
			if ((1 << CHSPEC_CHANNEL(pi->radio_chanspec)) & chan_mask) {
				PHY_REG_LIST_START
					/* xtal_wlan_ctrl */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG3,
						0xf << 12, 0x5 << 12)
					/* wlanpll_ctrl */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CORE,
						0xf << 6, 0x3 << 6)
					/* clock_HSIC_buf */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG4,
						0xf << 4, 0x3 << 4)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				PHY_REG_LIST_START
					/* xtal_wlan_ctrl */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG3,
						0xf << 12, 0x3 << 12)
					/* wlanpll_ctrl */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CORE,
						0xf << 6, 0xf << 6)
					/* clock_HSIC_buf */
					RADIO_REG_MOD_ENTRY(RADIO_20671_XTAL_CFG4,
						0xf << 4, 0x8 << 4)
				PHY_REG_LIST_EXECUTE(pi);
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			if (CHSPEC_IS20(pi->radio_chanspec)) {
				if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 3) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 4) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 5) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 6)) {
					if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
						/* xtal_wlan_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						                       0xf << 12, 0x3 << 12);
						/* wlanpll_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						                       0xf << 6, 0x4 << 6);
						/* xtal_spare */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_SPARE,
						                       0xf << 9, 0x3 << 9);
						/* hsic_clk_buf */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG4,
						                       0xf << 4, 0x2 << 4);
					} else {
						/* xtal_wlan_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						                       0xf << 12, 0x8 << 12);
						/* wlanpll_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						                       0xf << 6, 0x3 << 6);
					}
				} else {
					if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
						/* xtal_wlan_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						                       0xf << 12, 0x3 << 12);
						/* wlanpll_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						                       0xf << 6, 0xf << 6);
						/* xtal_spare */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_SPARE,
						                       0xf << 9, 0x3 << 9);
						/* hsic_clk_buf */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG4,
						                       0xf << 4, 0x8 << 4);
					} else {
						/* xtal_wlan_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						                       0xf << 12, 0x3 << 12);
						/* wlanpll_ctrl */
						phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						                       0xf << 6, 0xf << 6);
					}
				}
			} else { /* 2g 40Mhz */
				if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 3) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 4) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 5) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 6) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 7) ||
					(CHSPEC_CHANNEL(pi->radio_chanspec) == 8)) {
					/* xtal_wlan_ctrl */
					phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						0xf << 12, 0x8 << 12);
					/* wlanpll_ctrl */
					phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						0xf << 6, 0x3 << 6);
				} else {
					/* xtal_wlan_ctrl */
					phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
						0xf << 12, 0x3 << 12);
					/* wlanpll_ctrl */
					phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
						0xf << 6, 0xf << 6);
				}
			}
		} else { /* 43241A0 */
			/* xtal_wlan_ctrl */
			phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3,
				0xf << 12, 0x3 << 12);
		}
	} else {
		phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG3, 0xf << 12,
			0x3 << 12); /* xtal_wlan_ctrl */

		if (CHIPID_4324X_MEDIA_A1(pi)) {
			/* In case of 4324X_MEDIA_A1 set wlanpll_ctrl to 0x3 */
			phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE, 0xf << 6, 0x3 << 6);
		} else if (CHIP_4324_B1(pi) || CHIPID_4324X_MEDIA_FAMILY(pi)) {
			/* 4324B1 and 43242A0: Add channel 136 as spur channel */
			if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 161) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 110) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 112) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 62) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 136) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 151)) {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0xf << 6); /* wlanpll_ctrl */
			} else {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0x3 << 6); /* wlanpll_ctrl */
			}
		} else if (CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
			/* In case of 4324B3 set wlanpll_ctrl to 0x3 */
			/* Only for channel 136 change it to 0xf */
			if (CHSPEC_CHANNEL(pi->radio_chanspec) == 136) {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0xf << 6);
			} else {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0x3 << 6);
			}
		} else { /* 4324x family (A0, B0) */
			if ((CHSPEC_CHANNEL(pi->radio_chanspec) == 161) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 110) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 112) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 62) ||
				(CHSPEC_CHANNEL(pi->radio_chanspec) == 151)) {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0xf << 6); /* wlanpll_ctrl */
			} else {
				phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CORE,
					0xf << 6, 0x3 << 6); /* wlanpll_ctrl */
			}
		}
	}
}

void
wlc_phy_chanspec_set_nphy(phy_info_t *pi, chanspec_t chanspec)
{
	int freq;
	chan_info_nphy_radio2057_t      *t0 = NULL;
	chan_info_nphy_radio205x_t      *t1 = NULL;
	chan_info_nphy_radio2057_rev5_t *t2 = NULL;
	chan_info_nphy_2055_t           *t3 = NULL;
	chan_info_nphy_radio20671_t	*t4 = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 region_group = wlc_phy_get_locale(pi->rxgcrsi);
#ifndef WLC_DISABLE_ACI
	bool aci_active_save = FALSE;
#endif // endif
#ifdef ENABLE_FDS
	uint16 baseaddr;
	uint16 baseptr;
	uint16 fdswar_enable;
#endif // endif

	pi->aci_rev7_subband_cust_fix = CHIPID_43236X_FAMILY(pi) &&
		((pi->fem2g->antswctrllut == 11) ||
		(pi->fem5g->antswctrllut == 11) ||
		(pi->fem2g->antswctrllut == 15) ||
		(pi->fem5g->antswctrllut == 15));

	wlc_phy_chanspec_radio_set((wlc_phy_t *)pi, chanspec);

	if (NORADIO_ENAB(pi->pubpi)) {
		return;
	}

	if (!wlc_phy_chan2freq_nphy(pi, CHSPEC_CHANNEL(chanspec), &freq, &t0, &t1, &t2, &t3, &t4))
		return;

	/* without radio overides, some radio regs tunings per channel is not taking effect */
	/* Especially lna2g tune values */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_lcnxn_rev3_init_war(pi);

#ifndef WLC_DISABLE_ACI
	/* XXX PR 109265 Fix for ACI phyrev 7-15
	 * in function wlc_phy_chanspec_set_nphy, first do a aci registers
	 * restore to aci inactive default values, followed by chanspec_setup
	 * (which calls subband cust), followed by storing aci registers, followed
	 * by restoring aci mitigation-on parameters if ACI state is active.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
		(pi->interf->curr_home_channel ==
		CHSPEC_CHANNEL(pi->radio_chanspec)) &&
		pi->aci_rev7_subband_cust_fix) {
		aci_active_save = pi->aci_state & ACI_ACTIVE;
	}
#endif // endif

	/* Set the phy bandwidth as dictated by the chanspec */
	if (CHSPEC_BW(chanspec) != pi->bw)
		wlapi_bmac_bw_set(pi->sh->physhim, CHSPEC_BW(chanspec));

	/* Restore ACI mitigation OFF parameters */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
		pi->aci_rev7_subband_cust_fix) {
		if (((pi->aci_state & ACI_ACTIVE)) ||
			(pi->sh->interference_mode == WLAN_MANUAL)) {
			wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
	CHSPEC_IS20(pi->radio_chanspec)) {
		pi_nphy->dac2xmode_en = TRUE;
	} else {
		pi_nphy->dac2xmode_en = FALSE;
	}

	/* Enable Two stage LO Calibration */
	if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
		(CHSPEC_IS5G(pi->radio_chanspec))) {
		pi_nphy->twostageLOCal = TRUE;
	} else {
		pi_nphy->twostageLOCal = FALSE;
	}

	if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) &&
		CHSPEC_IS5G(pi->radio_chanspec) &&
		(!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))))) {
		pi_nphy->dynamic_rflo_war_en = TRUE;
	} else if (CHIPID_4324X_MEDIA_FAMILY(pi) && CHSPEC_IS5G(pi->radio_chanspec)) {
		pi_nphy->dynamic_rflo_war_en = TRUE;
	} else {
		pi_nphy->dynamic_rflo_war_en = FALSE;
	}
#ifdef ENABLE_FDS
	/* The ucode war PR109961 has problems with RSSI functionality on B5. So making the ucode
	 * war programmable through SHMEM and enabling the war for B0 only. By default the war is
	 * disbaled in ucode now.
	*/
	baseptr = wlapi_bmac_read_shm(pi->sh->physhim, M_LCNXN_BLK_PTR);
	baseaddr = wlapi_bmac_read_shm(pi->sh->physhim, (baseptr + M_RSSI_CAL_OFFSET)*2);
	fdswar_enable = wlapi_bmac_read_shm(pi->sh->physhim, (baseaddr + M_SOFT_RSSI_CAL)*2);
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
	(CHIPREV(pi->sh->chiprev) == 2)) {
		if (CHSPEC_IS2G(pi->radio_chanspec) &&
		CHSPEC_IS20(pi->radio_chanspec)) {
			fdswar_enable = fdswar_enable | 4; /* Enabling WAR */
			wlapi_bmac_write_shm(pi->sh->physhim, (baseaddr + M_SOFT_RSSI_CAL)*2,
				fdswar_enable);

			wlc_phy_4324x_fds_nphy(pi, 1);
		} else {
			fdswar_enable = fdswar_enable & 0xFB; /* Disabling ucode WAR */
			wlapi_bmac_write_shm(pi->sh->physhim, (baseaddr + M_SOFT_RSSI_CAL)*2,
				fdswar_enable);

			wlc_phy_4324x_fds_nphy(pi, 0);
		}
	}
#endif /* ENABLE_FDS */

	/* Set the correct sideband if in 40MHz mode */
	if (CHSPEC_IS40(chanspec)) {
		if (CHSPEC_SB_UPPER(chanspec)) {
			phy_utils_or_phyreg(pi, NPHY_RxControl, BPHY_BAND_SEL_UP20);
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_utils_or_phyreg(pi, NPHY_ClassifierCtrl2, PRIM_SEL_UP20);
			}
		} else {
			phy_utils_and_phyreg(pi, NPHY_RxControl, ~BPHY_BAND_SEL_UP20);
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_utils_and_phyreg(pi, NPHY_ClassifierCtrl2,
				                     (~PRIM_SEL_UP20 & 0xffff));
			}
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* band specific 2057 radio inits */
			if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
			    /* PR 73398: software WAR to mux either 2G or 5G LNA2 output to TIA.
			     * Applies only to 2057 rev3, 4, and 6
			     */
			    phy_utils_mod_radioreg(pi, RADIO_2057_TIA_CONFIG_CORE0, 0x2,
			                  (CHSPEC_IS5G(chanspec) ? (1 << 1) : 0));
			    phy_utils_mod_radioreg(pi, RADIO_2057_TIA_CONFIG_CORE1, 0x2,
			                  (CHSPEC_IS5G(chanspec) ? (1 << 1) : 0));
			}
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
					NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
					1 << NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
				phy_utils_mod_phyreg(pi, NPHY_forceClk,
					NPHY_forceClk_disable_stalls_MASK,
					1 << NPHY_forceClk_disable_stalls_SHIFT);
				wlc_phy_nphy_afectrl_override(pi, NPHY_ADC_PD, 1, 0, 0x3);
				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV19_AfectrlCore_adc_pd_MASK,
						(1 << NPHY_REV19_AfectrlCore_adc_pd_SHIFT))
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV19_AfectrlCore_adc_pd_MASK,
						(1 << NPHY_REV19_AfectrlCore_adc_pd_SHIFT))
				PHY_REG_LIST_EXECUTE(pi);
				wlc_phy_nphy_afectrl_override(pi, NPHY_DAC_PD, 1, 0, 0x3);

				if (CHSPEC_IS5G(chanspec)) {
					phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN2G_CFG1_CORE0,
					                       0x1, 0);
					phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN2G_CFG1_CORE0,
					                       0x2, 0);
				}

				if ((CHIPID(pi->sh->chip) == BCM4324_CHIP_ID) &&
					(CHIPREV(pi->sh->chiprev) == 2)) {

					/* 43241B0 P111 BOM change */
					/* 2G mimo-cdd Tx war */
					wlc_phy_lnldo2_war_nphy(pi, 0, 0);

					/* 43241B0 5G lnldo1 btcx war */
					if (pi->nphy_btc_lnldo_bump &&
					CHSPEC_IS5G(pi->radio_chanspec)) {
						/* lnldo1 set to 1.275 V when BT is up */
						wlc_phy_lnldo1_war_nphy(pi, 1, 3);
					} else {
						/* lnldo1 set to 1.225 V when BT is down */
						wlc_phy_lnldo1_war_nphy(pi, 1, 1);
					}
					/* cbuck set to 1.440 V */
					wlc_phy_cbuck_war_nphy(pi, 1, 3);
				}

				/* Tune radio for the channel */
				if (!NORADIO_ENAB(pi->pubpi)) {
					/* FIXME 4324 : Need to revisit pll download at a
					 * later stage
					 * wlc_lcnxn_rev3_radio_20671_channel_tune(pi,freq);
					 */
					wlc_lcnxn_rev3_radio_20671_pll_download(pi, freq);
					OSL_DELAY(1000);
				}

				/* Tx, Rx Farrow Init and setup
				 * AFE clock clk divider ratios
				 */
				wlc_phy_afe_farrow_init_nphy(pi, freq);

				/* 4324SPFN radio setup : mimophy_ipa_init */
				wlc_phy_chanspec_radio20671_setup(pi, t4, freq);
				/* 4324SPFN mimophy_afectrl_override */
				wlc_phy_nphy_afectrl_override(pi, NPHY_ADC_PD, 0, 0, 0x3);

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					if (pi_nphy->dac2xmode_en) {
						phy_utils_write_phyreg(pi, NPHY_dac2xmode, 0x1);
						/* DAC_2x_mode */
						phy_utils_mod_radioreg(pi,
						                       RADIO_20671_DAC_CFG1_CORE0,
						                       0x1 << 15, 0x1 << 15);
						/* DAC_2x_mode */
						phy_utils_mod_radioreg(pi,
						                       RADIO_20671_DAC_CFG1_CORE1,
						                       0x1 << 15, 0x1 << 15);
					} else {
						phy_utils_write_phyreg(pi, NPHY_dac2xmode, 0x0);
						/* DAC_2x_mode */
						phy_utils_mod_radioreg(pi,
						                       RADIO_20671_DAC_CFG1_CORE0,
						                       0x1 << 15, 0x0 << 15);
						/* DAC_2x_mode */
						phy_utils_mod_radioreg(pi,
						                       RADIO_20671_DAC_CFG1_CORE1,
						                       0x1 << 15, 0x0 << 15);
					}
				}

				/* 4324SPFN ucode rx_iq_est input programabilty */
				wlc_phy_rx_iq_est_ucode_ctrl_nphy_rev19(pi);

				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK,
						NPHY_REV3_AfectrlOverride_adc_pd_MASK)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV19_AfectrlCore_adc_pd_MASK, 0)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV19_AfectrlCore_adc_pd_MASK, 0)
				PHY_REG_LIST_EXECUTE(pi);

				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);

				phy_utils_mod_phyreg(pi, NPHY_RfctrlCmd,
					NPHY_RfctrlCmd_chip_pu_MASK,
					(1 << NPHY_RfctrlCmd_chip_pu_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
					NPHY_REV19_rxfeFifoCtrl_force_rxfeFifo_Reset_MASK, 0);
				phy_utils_mod_phyreg(pi, NPHY_forceClk,
					NPHY_forceClk_disable_stalls_MASK,
					0);

				wlc_phy_chanspec_nphy_setup(pi, chanspec,
					(const nphy_sfo_cfg_t *)&(t4->PHY_BW1a));

				phy_utils_mod_radioreg(pi, RADIO_20671_BG_CFG1_CORE0, 0x2, 0x2);
				phy_utils_mod_radioreg(pi, RADIO_20671_BG_CFG1_CORE1, 0x2, 0x2);

				wlc_phy_lcnxn_rev3_spur_fix_war(pi);
			} else {
				wlc_phy_chanspec_radio2057_setup(pi, t0, t2);

				wlc_phy_chanspec_nphy_setup(pi, chanspec,
					((RADIOREV(pi->pubpi.radiorev) == 5) ||
					(RADIOREV(pi->pubpi.radiorev) == 13) ||
					(RADIOREV(pi->pubpi.radiorev) == 14)) ?
					(const nphy_sfo_cfg_t *)&(t2->PHY_BW1a) :
					(const nphy_sfo_cfg_t *)&(t0->PHY_BW1a));
			}

		} else {
			/* band specific 2056 radio inits */
			phy_utils_mod_radioreg(pi, RADIO_2056_SYN_COM_CTRL | RADIO_2056_SYN, 0x4,
				(CHSPEC_IS5G(chanspec) ? (0x1 << 2) : 0));
			wlc_phy_chanspec_radio2056_setup(pi, t1);

			wlc_phy_chanspec_nphy_setup(pi, chanspec,
				(const nphy_sfo_cfg_t *)&(t1->PHY_BW1a));
		}
#ifndef WLC_DISABLE_ACI
		/* store current chanspec for interference */
		if (NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			pi->interf->radio_chanspec_stored = pi->radio_chanspec;
		}
		/* store aci mitigation off values */
		if (NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
			pi->aci_rev7_subband_cust_fix) {
			wlc_phy_aci_noise_store_values_nphy(pi);
		}
		if (NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
			(pi->interf->curr_home_channel ==
			CHSPEC_CHANNEL(pi->radio_chanspec)) &&
			pi->aci_rev7_subband_cust_fix) {
				pi->aci_state |= aci_active_save;
		}

		/* restore ACI-on/off register values */
		wlc_phy_aci_home_channel_nphy(pi, chanspec);

		if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
			pi->sh->interference_mode == NON_WLAN)) {
			wlc_phy_noise_home_channel_nphy(pi, chanspec);
		}

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			PHY_ACI(("CHANSPEC_SET:  Channel = %X DigiGainLimit = %X, PeakEnergyL = %X,"
				"InitGain = %X, crsmin = %X \n", chanspec,
				phy_utils_read_phyreg(pi, NPHY_DigiGainLimit0),
				phy_utils_read_phyreg(pi, NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO),
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056),
				phy_utils_read_phyreg(pi, NPHY_crsminpoweru0)));
		} else {
			PHY_ACI(("CHANSPEC_SET:  Channel = %X,"
				"InitGain = %X, crsmin = %X \n", chanspec,
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056),
				phy_utils_read_phyreg(pi, NPHY_crsminpoweru0)));
		}
#endif /* Compiling out ACI code for 4324 */
	} else {
		/* band specific 2055 radio inits */
		phy_utils_mod_radioreg(pi, RADIO_2055_MASTER_CNTRL1, 0x70,
			(CHSPEC_IS5G(chanspec) ? (0x02 << 4) : (0x05 << 4)));

		wlc_phy_chanspec_radio2055_setup(pi, t3);
		wlc_phy_chanspec_nphy_setup(pi, chanspec,
			(const nphy_sfo_cfg_t *)&(t3->PHY_BW1a));

		/* This condition will NEVER be true. To avoid precommit failure */
		if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE &&
			pi->sh->interference_mode == NON_WLAN)) {
			wlc_phy_noise_home_channel_nphy(pi, chanspec);
		}
	}

#if defined(AP) && defined(RADAR)
	/* update radar detect mode specific params
	 * based on new chanspec
	 */
	phy_n_radar_upd(pi->u.pi_nphy->radari);
#endif /* defined(AP) && defined(RADAR) */

	phy_n_rssi_init_gain_err(pi->u.pi_nphy->rssii);

#ifdef BBMULT_PAPD_CAL /* Is this code ever active ? */
	/*
	 * PR109265. 43241b0 PHY Code Optimization - phase 3
	 * Enable/ disable bbmult_gaintbl war here.
	 *
	 * WAR is most likely not needed for 43242a1 since 4324b4 does not need it. If PAPD / TX EVM
	 * problems occur on 43242a1 5G, this code is worth revisiting.
	 */
	/* 4324B0, 4324B2, 43242/43243A0 */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
	CHSPEC_IS5G(pi->radio_chanspec)) {
		pi_nphy->bbmult_gaintbl = FALSE;
		pi_nphy->bbmult_papd_cal = 64;
	} else {
		pi_nphy->bbmult_gaintbl = FALSE;
		pi_nphy->bbmult_papd_cal = 0;
	}
#endif /* 4324x : 5g_bbmult_papd_war */
#if defined(RXDESENS_EN)
	/* save and remove desens when scan in prog */
	if (SCAN_RM_IN_PROGRESS(pi) && (pi_nphy->ntd_current_rxdesens != 0)) {
		pi_nphy->ntd_save_current_rxdesens = pi_nphy->ntd_current_rxdesens;
		pi_nphy->ntd_save_current_rxdesens_channel = pi->interf->curr_home_channel;
		wlc_nphy_set_rxdesens((wlc_phy_t *)pi, 0);
	}
#endif // endif
#if defined(ACI_DBG_PRINTS_EN)
/*
	wlc_phy_aci_noise_print_values_nphy(pi);
*/
#endif // endif

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (!(SCAN_RM_IN_PROGRESS(pi) || pi->interf->aci.nphy.detection_in_progress)) {
			pi->interf->curr_home_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
		}
	}

	/* restore noise cal and ACI miti vals here */
	/* only if scan in prog */
	if (SCAN_INPROG_PHY(pi)) {
		if ((pi->phy_init_por == FALSE) &&
		NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
		(CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel)) {
			if (pi->sh->interference_mode == INTERFERE_NONE) {
				wlc_phy_noise_cal_upd_nphy(pi);
			} else {
#ifndef WLC_DISABLE_ACI
				wlc_phy_aci_home_channel_nphy(pi, pi->radio_chanspec);
#endif // endif
			}
		}
	}
	if (!SCAN_RM_IN_PROGRESS(pi) && (pi->sh->sromrev >= 9))
		wlc_phy_copy_ppr_offsets_nphy(pi);

#if defined(RXDESENS_EN)
	/* apply desens back after scans */
	if ((pi_nphy->ntd_save_current_rxdesens != 0) &&
		(pi_nphy->ntd_save_current_rxdesens_channel ==
		CHSPEC_CHANNEL(pi->radio_chanspec))) {
		wlc_nphy_set_rxdesens((wlc_phy_t *)pi, pi_nphy->ntd_save_current_rxdesens);
	}
#endif // endif
	 /*  RADAR-14470913: "Opposite chain's LNA is enabled during SISO WLAN transmit".
	 * Setting force_tr_sw_rx_en of OCLControl4 as 0 since leaving this bit
	 * enabled makes the rx_pu  1, for the inactive tx core
	 */
	 if ((CHIPID_4324X_EPA_FAMILY(pi)) && CHSPEC_IS2G(pi->radio_chanspec)) {
		PHY_REG_MOD(pi, NPHY, OCLControl4, force_tr_sw_rx_en, 0);
	 }

	/* Set edcrs based on srom/nvram */
	if (region_group == REGION_EU)
		wlc_phy_set_srom_eu_edthresh_nphy(pi);
}

static void
wlc_phy_aci_home_channel_nphy(phy_info_t *pi, chanspec_t chanspec)
{

	bool suspend = FALSE;

	if ((CHSPEC_CHANNEL(chanspec) == pi->interf->curr_home_channel) ||
		(pi->sh->interference_mode == WLAN_MANUAL)) {
		/* back in home channel */
		/* if aci mitigation was on, turn it back on */
		if (CHSPEC_IS2G(chanspec) &&
			((((pi->sh->interference_mode == WLAN_AUTO_W_NOISE) ||
			(pi->sh->interference_mode == WLAN_AUTO)) &&
			(pi->aci_state & ACI_ACTIVE)) ||
			(pi->sh->interference_mode == WLAN_MANUAL))) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					wlc_phy_acimode_set_nphy(pi,
					TRUE, pi->aci_active_pwr_level);
				} else {
					wlc_phy_acimode_set_nphy(pi,
					TRUE, PHY_ACI_PWR_HIGH);
				}
			}
		}

		if (((pi->sh->interference_mode == WLAN_AUTO_W_NOISE) ||
			(pi->sh->interference_mode == NON_WLAN)) &&
			(pi->phy_init_por == FALSE) &&
			(pi->interf->noise_sw_set == TRUE) &&
			NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {

			/* suspend mac if haven't done so */
			suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) &
				MCTL_EN_MAC);
			if (!suspend) {
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
			}

			/* this is the channel for noise mitigation, use cached values */
			if (NREV_LT(pi->pubpi.phy_rev, 7)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
					NPHY_crsminpower0_crsminpower0_MASK,
					pi->interf->crsminpwr0);
			}
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				pi->interf->crsminpwrl0);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				pi->interf->crsminpwru0);
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrl0_core1);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwru0_core1);
			}
#ifdef BPHY_DESENSE
			phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
				NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
				pi->interf->bphy_crsminpwr);
#endif // endif
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
					pi->interf->init_gain_core1);
				phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
					pi->interf->init_gain_core1);
				phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
					pi->interf->init_gainb_core1);
				phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
					pi->interf->init_gainb_core1);
			} else {
				phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
					pi->interf->init_gain_core1);
				phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
					pi->interf->init_gain_core1);
			}
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
				pi->pubpi.phy_corenum, 0x106,
				16, pi->interf->init_gain_rfseq);
			/* ocl related registers */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x198,
					16, pi->interf->init_gain_rfseq);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1a8,
					16, pi->interf->init_gain_rfseq);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1b8,
					16, pi->interf->init_gain_rfseq);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1c8,
					16, pi->interf->init_gain_rfseq);
			}
			/* unsuspend mac */
			if (!suspend) {
				wlapi_enable_mac(pi->sh->physhim);
			}
		}

	} else {
		/* when scanning off home channel, turn off aci mitigation
		 * and noise mitigation if it is currently on.
		 * XXX PR 91501: skip if getting here after a power up
		 */
		if (!(NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
			pi->aci_rev7_subband_cust_fix)) {
			if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
				pi->sh->interference_mode == WLAN_AUTO ||
				pi->sh->interference_mode == WLAN_MANUAL) &&
				(pi->aci_state & ACI_ACTIVE) &&
				((CHSPEC_IS2G(pi->radio_chanspec) && (pi->phy_init_por == FALSE)) ||
				(NREV_GE(pi->pubpi.phy_rev, 7) &&
				NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)))) {
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
			}
		}
	}

}

#ifndef WLC_DISABLE_ACI
static void
wlc_phy_bphy_ofdm_noise_update_LUT(phy_info_t *pi, bool aci_enable)
{
	/* If enable == 1, transition ACI_OFF -> ACI_ON
	  * If enable == 0, transition ACI_ON -> ACI_OFF
	  */
	if ((NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6))) {
		if (aci_enable == 0) {

			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV3TO6;

			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV3TO6;
		} else {

			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV3TO6 -
				NPHY_DELTA_MIN_SENSITIVITY_ACI_ON_OFF_REV3TO6;

			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV3TO6 -
				NPHY_DELTA_MIN_SENSITIVITY_ACI_ON_OFF_REV3TO6;
		}
	} else if ((NREV_GE(pi->pubpi.phy_rev, 7) && NREV_LE(pi->pubpi.phy_rev, 15))) {
		if (aci_enable == 0) {

			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV7TO15;
			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV7TO15;

			pi->interf->bphy_desense_lut = NPHY_bphy_desense_aci_off_lut_rev7to15;
			pi->interf->bphy_desense_lut_size =
				sizeof(NPHY_bphy_desense_aci_off_lut_rev7to15)/
				sizeof(bphy_desense_info_t);
		} else {

			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV7TO15 -
				NPHY_DELTA_MIN_SENSITIVITY_ACI_ON_OFF_REV7TO15;
			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV7TO15 -
				NPHY_DELTA_MIN_SENSITIVITY_ACI_ON_OFF_REV7TO15;

			pi->interf->bphy_desense_lut = NPHY_bphy_desense_aci_on_lut_rev7to15;
			pi->interf->bphy_desense_lut_size =
				sizeof(NPHY_bphy_desense_aci_on_lut_rev7to15)/
				sizeof(bphy_desense_info_t);
		}
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106, 16,
		&(pi->interf->noise.save_initgain_rfseq[0]));

}
#endif /* WLC_DISABLE_ACI */

static void
wlc_phy_savecal_nphy(phy_info_t *pi)
{
	void *tbl_ptr;
	int coreNum;
	uint16 *txcal_radio_regs = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* Save Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 0, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_2G);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0] =
				phy_utils_read_radioreg(pi,
			                                RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1] =
				phy_utils_read_radioreg(pi,
			                                RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2] =
				phy_utils_read_radioreg(pi,
			                                RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3] =
				phy_utils_read_radioreg(pi,
			                                RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

			/* Coarse LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[4] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[5] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[6] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[7] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
		} else {
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
		}

		pi_nphy->nphy_iqcal_chanspec_2G = pi->radio_chanspec;
		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_2G;
	} else {
		/* Save Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 0, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_5G);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

			/* Coarse LOFT compensation */
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[4] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[5] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[6] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[7] =
				phy_utils_read_radioreg(pi,
			                RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
		} else {
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
			pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3] =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
		}

		pi_nphy->nphy_iqcal_chanspec_5G = pi->radio_chanspec;
		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_5G;
	}
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			txcal_radio_regs[2*coreNum] = phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1));
			txcal_radio_regs[2*coreNum+1] = phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1));

			/* Coarse LOFT compensation */
			txcal_radio_regs[2*coreNum+4] = phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1));
			txcal_radio_regs[2*coreNum+5] = phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1));
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			txcal_radio_regs[2*coreNum] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I);
			txcal_radio_regs[2*coreNum+1] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q);

			/* Coarse LOFT compensation */
			txcal_radio_regs[2*coreNum+4] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I);
			txcal_radio_regs[2*coreNum+5] =
			        READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q);
		}
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, tbl_ptr);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_restorecal_nphy(phy_info_t *pi)
{
	uint16 *loft_comp;
	uint16 txcal_coeffs_bphy[4];
	uint16 *tbl_ptr;
	int coreNum;
	uint16 *txcal_radio_regs = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* WARNING: Since this function is only called by wlc_nphy_init()
	   don't force the PHY to carrier search mode, even for NREV >= 3.
	   Doing so causes init problems.

	   However, in future if this function is called during non-init
	   time, ensure that the PHY is force to carrier search state for
	   NREV >= 3
	*/

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (pi_nphy->nphy_iqcal_chanspec_2G == 0)
			return;

		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_2G;
		loft_comp = &pi_nphy->nphy_calibration_cache.txcal_coeffs_2G[5];
	} else {
		if (pi_nphy->nphy_iqcal_chanspec_5G == 0)
			return;

		tbl_ptr = pi_nphy->nphy_calibration_cache.txcal_coeffs_5G;
		loft_comp = &pi_nphy->nphy_calibration_cache.txcal_coeffs_5G[5];
	}

	/* Write IQ/LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16, (void *)tbl_ptr);

	/* Write IQ compensation values for B-PHY */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txcal_coeffs_bphy[0] = tbl_ptr[0];
		txcal_coeffs_bphy[1] = tbl_ptr[1];
		txcal_coeffs_bphy[2] = tbl_ptr[2];
		txcal_coeffs_bphy[3] = tbl_ptr[3];
	} else {
		txcal_coeffs_bphy[0] = 0;
		txcal_coeffs_bphy[1] = 0;
		txcal_coeffs_bphy[2] = 0;
		txcal_coeffs_bphy[3] = 0;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, txcal_coeffs_bphy);

	/* Write LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, loft_comp);
	/* Write LO compensation values for B-PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, loft_comp);

	/* HW43242-61/62: Restore correct bphy LO comp if BPHY digi loft WAR is enabled */
	if (pi_nphy->nphy_cck_digloft_war_en == TRUE) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16,
			pi_nphy->bphy_loft_correction);
	}

	if (NREV_LT(pi->pubpi.phy_rev, 2)) wlc_phy_tx_iq_war_nphy(pi);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3]);

			/* Coarse LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[4]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[5]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[6]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[7]);
		} else {
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[0]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[1]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[2]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_2G[3]);
		}

		/* Restore Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_2G);
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			txcal_radio_regs = pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G;
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3]);

			/* Coarse LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[4]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[5]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[6]);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[7]);
		} else {
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[0]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[1]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[2]);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
				pi_nphy->nphy_calibration_cache.txcal_radio_regs_5G[3]);
		}

		/* Restore Rx calibration values */
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &pi_nphy->nphy_calibration_cache.rxcal_coeffs_5G);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
				txcal_radio_regs[2*coreNum]);
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
				txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
				txcal_radio_regs[2*coreNum+4]);
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
				txcal_radio_regs[2*coreNum+5]);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I,
			                 txcal_radio_regs[2*coreNum]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q,
			                 txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I,
			                 txcal_radio_regs[2*coreNum+4]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q,
			                 txcal_radio_regs[2*coreNum+5]);
		}
	}
}

/** boardlevel antenna selection: init CB2 2x3 superswitch */
void
wlc_phy_antsel_init_nphy(wlc_phy_t *ppi, bool lut_init)
{
	phy_info_t *pi = (phy_info_t *)ppi;
	uint16 mask = 0xfc00;
	uint32 mc = 0;

	/* This function should not be needed for REV7+ */
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		return;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		uint16 v0 = 0x211, v1 = 0x222, v2 = 0x144, v3 = 0x188;

		if (lut_init == FALSE)
			return;

		/*
		 * Initialize the AntSwCtrlLUT for default "outer" antennas.
		 * To be used for calibrations
		 */

		if (pi->fem2g->antswctrllut == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x02, 16, &v0);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x03, 16, &v1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x08, 16, &v2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x0C, 16, &v3);
		} else {
			PHY_ERROR(("wlc_phy_superswitch_ctrl_nphy: only srom_fem2g->antswctrllut 0"
					  "is supported with 2x3 antsel for now\n"));
			ASSERT(0);
		}

		if (pi->fem5g->antswctrllut == 0) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x12, 16, &v0);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x13, 16, &v1);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x18, 16, &v2);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 1, 0x1C, 16, &v3);
		} else {
			PHY_ERROR(("wlc_phy_superswitch_ctrl_nphy: only srom_fem5g->antswctrllut 0"
					  "is supported with 2x3 antsel for now\n"));
			ASSERT(0);
		}
	} else {
		/* kill the mimophy_oe */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0x0)
		PHY_REG_LIST_EXECUTE(pi);

		/* Give control of bits 10 to 15 of GPIO to MAC */
		si_gpiocontrol(pi->sh->sih, mask, mask, GPIO_DRV_PRIORITY);

		/* clear the selects from maccontrol, and write back -- giving
		 * control to ucode.
		 */
		mc = R_REG(pi->sh->osh, &pi->regs->maccontrol);
		mc &= ~MCTL_GPOUT_SEL_MASK;
		W_REG(pi->sh->osh, &pi->regs->maccontrol, mc);

		OR_REG(pi->sh->osh, &pi->regs->psm_gpio_oe, mask);

		AND_REG(pi->sh->osh, &pi->regs->psm_gpio_out, ~mask);

		/* conditionally reset the trsw LUT to ant choice 0/1 (outer);
		 * only needed if this routine is used to prepare Tx/Rx calibrations
		 */
		if (lut_init) {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower1, 0x02d8)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper1, 0x0301)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswLower2, 0x02d8)
				PHY_REG_WRITE_ENTRY(NPHY, RfctrlLUTtrswUpper2, 0x0301)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}
}

uint16
wlc_phy_classifier_nphy(phy_info_t *pi, uint16 mask, uint16 val)
{
	uint16 curr_ctl, new_ctl;
	bool suspend = FALSE;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* WAR 53887 - ucode might access NPHY_ClassifierCtrl, suspend mac */
	if (D11REV_IS(pi->sh->corerev, 16)) {
		suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
		if (!suspend)
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* Turn on/off classification (bphy, ofdm, and wait_ed), mask and
	 * val are bit fields, bit 0: bphy, bit 1: ofdm, bit 2: wait_ed;
	 * for types corresponding to bits set in mask, apply on/off state
	 * from bits set in val; if no bits set in mask, simply returns
	 * current on/off state.
	 */

	curr_ctl = phy_utils_read_phyreg(pi, NPHY_ClassifierCtrl) &
		NPHY_ClassifierCtrl_classifierSel_MASK;

	new_ctl = (curr_ctl & (~mask)) | (val & mask);

	phy_utils_mod_phyreg(pi, NPHY_ClassifierCtrl,
	                        NPHY_ClassifierCtrl_classifierSel_MASK, new_ctl);

	if (D11REV_IS(pi->sh->corerev, 16) && !suspend)
		wlapi_enable_mac(pi->sh->physhim);

	return new_ctl;
}

void
wlc_phy_clip_det_nphy(phy_info_t *pi, uint8 write, uint16 *vals)
{
	/* Make clip detection difficult (impossible?) */

	if (write == 0) {
		vals[0] = phy_utils_read_phyreg(pi, NPHY_Core1Clip1Threshold);
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			vals[1] = phy_utils_read_phyreg(pi, NPHY_Core2Clip1Threshold);
	} else {
		phy_utils_write_phyreg(pi, NPHY_Core1Clip1Threshold, vals[0]);
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			phy_utils_write_phyreg(pi, NPHY_Core2Clip1Threshold, vals[1]);
	}
}

void
wlc_phy_force_rfseq_nphy(phy_info_t *pi, uint8 cmd)
{
	uint16 trigger_mask, status_mask;
	uint16 orig_RfseqCoreActv;

	switch (cmd) {
	case NPHY_RFSEQ_RX2TX:
		trigger_mask = NPHY_RfseqTrigger_rx2tx;
		status_mask = NPHY_RfseqStatus_rx2tx;
		break;
	case NPHY_RFSEQ_TX2RX:
		trigger_mask = NPHY_RfseqTrigger_tx2rx;
		status_mask = NPHY_RfseqStatus_tx2rx;
		break;
	case NPHY_RFSEQ_RESET2RX:
		trigger_mask = NPHY_RfseqTrigger_reset2rx;
		status_mask = NPHY_RfseqStatus_reset2rx;
		break;
	case NPHY_RFSEQ_UPDATEGAINH:
		trigger_mask = NPHY_RfseqTrigger_updategainh;
		status_mask = NPHY_RfseqStatus_updategainh;
		break;
	case NPHY_RFSEQ_UPDATEGAINL:
		trigger_mask = NPHY_RfseqTrigger_updategainl;
		status_mask = NPHY_RfseqStatus_updategainl;
		break;
	case NPHY_RFSEQ_UPDATEGAINU:
		trigger_mask = NPHY_RfseqTrigger_updategainu;
		status_mask = NPHY_RfseqStatus_updategainu;
		break;
	case NPHY_RFSEQ_OCLRESET2RX:
		trigger_mask = NPHY_RfseqTrigger_oclreset2rx;
		status_mask = NPHY_RfseqStatus_oclreset2rx;
		break;
	default:
		PHY_ERROR(("wlc_phy_force_rfseq_nphy: unrecognized command.\n"));
		return;
	}

	orig_RfseqCoreActv = phy_utils_read_phyreg(pi, NPHY_RfseqMode);
	phy_utils_or_phyreg(pi, NPHY_RfseqMode,
	           (NPHY_RfseqMode_CoreActv_override | NPHY_RfseqMode_Trigger_override));
	phy_utils_or_phyreg(pi, NPHY_RfseqTrigger, trigger_mask);
	SPINWAIT((phy_utils_read_phyreg(pi, NPHY_RfseqStatus) & status_mask),
		NPHY_SPINWAIT_FORCE_RFSEQ_STATUS);
	phy_utils_write_phyreg(pi, NPHY_RfseqMode, orig_RfseqCoreActv);

	ASSERT((phy_utils_read_phyreg(pi, NPHY_RfseqStatus) & status_mask) == 0);
}

void
wlc_phy_set_rfseq_nphy(phy_info_t *pi, uint8 cmd, uint8 *events, uint8 *dlys, uint8 len)
{
	uint32 t1_offset, t2_offset;
	uint8 ctr;
	uint8 end_event = NREV_GE(pi->pubpi.phy_rev, 3) ? NPHY_REV3_RFSEQ_CMD_END :
	        NPHY_RFSEQ_CMD_END;
	uint8 end_dly   = 1;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ASSERT(len <= 16);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	t1_offset = cmd << 4;
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, len, t1_offset, 8, events);

	if ((cmd == NPHY_RFSEQ_OCLWAKEONED) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCLIP) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCRSO) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONCRSC) ||
		(cmd == NPHY_RFSEQ_OCLSHUTOFF) ||
		(cmd == NPHY_RFSEQ_SCDSHUTOFF) ||
		(cmd == NPHY_RFSEQ_TX2OCLRX) ||
		(cmd == NPHY_RFSEQ_RESET2OCLRX) ||
		(cmd == NPHY_RFSEQ_OCLWAKEONRIFS)) {
		t2_offset = t1_offset + 0x090;
	} else {
		t2_offset = t1_offset + 0x080;
	}
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, len, t2_offset, 8, dlys);

	for (ctr = len; ctr < 16; ctr++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, t1_offset + ctr, 8, &end_event);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, t2_offset + ctr, 8, &end_dly);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

/**
 * This function is used for MIMOPHY Revs 7 and 8
 * For the current bandwidth setting, read the value of lpf_bw_ctl from the RFSeq table
 * For 20 MHz bandwidth, the setting for 11n 20in20 mode is read (from rx2tx_lpf_rc_lut_tx20_11n)
 * For 40 MHz bandwidth, the setting for 11n 40in40 mode is read (from rx2tx_lpf_rc_lut_tx40_11n)
 */
uint16 wlc_phy_read_lpf_bw_ctl_nphy(phy_info_t *pi, uint16 offset)
{
	uint16 lpf_bw_ctl_val = 0;
	uint16 rx2tx_lpf_rc_lut_offset = 0;

	/* Read only core 0's value assuming that the values for core 0 and core 1 are indentical */
	if (offset == 0) {
		if (CHSPEC_IS40(pi->radio_chanspec)) {
			rx2tx_lpf_rc_lut_offset = 0x159;
		} else {
			rx2tx_lpf_rc_lut_offset = 0x154;
		}
	} else {
		rx2tx_lpf_rc_lut_offset = offset;
	}
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, (uint32)rx2tx_lpf_rc_lut_offset, 16,
	                    &lpf_bw_ctl_val);

	/* Only the LSB 3 bits of the RFSeq register correspond to lpf_bw_ctl. So apply a mask to
	 * obtain the value of lpf_bw_ctl
	 */
	lpf_bw_ctl_val = lpf_bw_ctl_val & 0x7;

	return lpf_bw_ctl_val;
}

/* 1 to many function looks too compilcated to plug in for lncnxn */
/* Writing own fn for lcnxn rev 3 to set and reset txgain */
static void
wlc_phy_lcnxn_rev3_rfctrl_override_txgain(phy_info_t *pi, uint16 field, uint32 rfgain,
	uint16 lfpgain, uint8 core_mask, uint8 off)
{
	uint8  core_num;
	uint16 gain_list[2];
	uint16 lpf_gain;
	uint16 txgain_val[2];
	uint16 override_reg;

	txgain_val[0] = (rfgain & 0xffff);
	txgain_val[1] = (rfgain >> 16);
	FOREACH_CORE(pi, core_num) {
		gain_list[0] = (core_num == 0) ? NPHY_REV19_RfctrlTXGAIN2 :
			NPHY_REV19_RfctrlTXGAIN4;
		gain_list[1] = (core_num == 0) ? NPHY_REV19_RfctrlTXGAIN1 :
			NPHY_REV19_RfctrlTXGAIN3;
		lpf_gain = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 : NPHY_Rfctrl_lpf_gain1;

		override_reg = (core_num == 0)?  NPHY_RfctrlOverride0: NPHY_RfctrlOverride1;

		if (!off) {
			 if ((core_mask == 0) || (core_mask & (1 << core_num))) {
				phy_utils_write_phyreg(pi, gain_list[0], txgain_val[1]);
				phy_utils_write_phyreg(pi, gain_list[1], txgain_val[0]);
				phy_utils_write_phyreg(pi, lpf_gain, lfpgain);
				phy_utils_mod_phyreg(pi, override_reg,
					NPHY_REV7_RfctrlOverride_txgain_MASK,
					1 << NPHY_REV7_RfctrlOverride_txgain_SHIFT);
				phy_utils_mod_phyreg(pi, override_reg,
					NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
					1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
			}
		} else {
			/* Switch off txgain override */
			phy_utils_write_phyreg(pi, gain_list[1], 0);
			phy_utils_write_phyreg(pi, gain_list[0], 0);
			phy_utils_write_phyreg(pi, lpf_gain, 0);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_txgain_MASK,
				0 << NPHY_REV7_RfctrlOverride_txgain_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				0 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
		}
	}
}

extern void
wlc_phy_rfctrl_override_nphy_rev7(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                                  uint8 off, uint8 override_id)
{
	uint8  core_num;
	uint16 addr = 0, en_addr = 0, val_addr = 0, en_mask = 0, val_mask = 0;
	uint8  val_shift = 0;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_rfctrl_override_nphy_rev19(pi, field, value, core_mask, off, override_id);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		en_mask = field;
		FOREACH_CORE(pi, core_num) {
			switch (override_id) {
			case NPHY_REV7_RFCTRLOVERRIDE_ID0:
				/* Collect all settings of RfctrlOverride[0,1] here */
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
					NPHY_RfctrlRSSIOTHERS2;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_tx_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_tx_pu_SHIFT;
					if (ISNPHY(pi) && D11REV_IS(pi->sh->corerev, 24)) {
						uint16 rfovrd = 0;
						rfovrd  = phy_utils_read_phyreg(pi,
							NPHY_RfctrlOverride0)
						        & NPHY_REV7_RfctrlOverride_tx_pu_MASK;
						rfovrd |= phy_utils_read_phyreg(pi,
							NPHY_RfctrlOverride1)
						        & NPHY_REV7_RfctrlOverride_tx_pu_MASK;

						if (rfovrd)
							return;
					}
					break;
				case NPHY_REV7_RfctrlOverride_intpa_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_intpa_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK:
					val_mask  = NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_MASK;
					val_shift = NPHY_REV7_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_hpc_MASK:
					val_addr =  (core_num == 0) ? NPHY_RfctrlAuxReg1 :
					        NPHY_RfctrlAuxReg2;
					val_mask = NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK;
					val_shift = NPHY_REV7_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxgain_MASK:
					val_addr  = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
					        NPHY_RfctrlRXGAIN2;
					val_mask  = NPHY_REV7_RfctrlRXGAIN_rxgain_MASK;
					val_shift = NPHY_REV7_RfctrlRXGAIN_rxgain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_txgain_MASK:
					val_addr  = (core_num == 0) ? NPHY_RfctrlTXGAIN1 :
					        NPHY_RfctrlTXGAIN2;
					val_mask  = NPHY_REV7_RfctrlTXGAIN_txgain_MASK;
					val_shift = NPHY_REV7_RfctrlTXGAIN_txgain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK:
					val_addr  = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
					        NPHY_Rfctrl_lpf_gain1;
					val_mask = NPHY_Rfctrl_lpf_gain_MASK;
					val_shift = NPHY_Rfctrl_lpf_gain_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK:
					val_addr  = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
					        NPHY_Rfctrl_lpf_gain1;
					val_mask = NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_MASK;
					val_shift = NPHY_Rfctrl_lpf_gain_lpf_gain_biq0_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDE_ID1 :
				/* Collect all settings of RfctrlOverride[3,4] here */
				en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride3 :
					NPHY_REV7_RfctrlOverride4;
				val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg3 :
					NPHY_REV7_RfctrlMiscReg4;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_lpf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxmx_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_rxmx_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rxmx_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lna1_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lna1_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lna1_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lna2_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lna2_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lna2_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rxif_pu_MASK:
					/* In tcl, rxif_pu = rxif_nolpf_pu */
					val_mask = NPHY_REV7_RfctrlMiscReg_rxif_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rxif_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK:
					/* In tcl, lpf_bw, tx_lpf_bw, rx_lpf_bw
					   all mapped to field lpf_bw_ctl
					*/
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_sel_txrx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_tx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_rx_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_dc_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_q_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_q_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_q_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_dc_loop_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_dc_loop_pu_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDE_ID2 :
				/* Collect all settings of RfctrlOverride[5,6] here */
				en_addr = (core_num == 0) ? NPHY_REV7_RfctrlOverride5 :
					NPHY_REV7_RfctrlOverride6;
				val_addr = (core_num == 0) ? NPHY_REV7_RfctrlMiscReg5 :
					NPHY_REV7_RfctrlMiscReg6;
				switch (field) {
				case NPHY_REV7_RfctrlOverride_lpf_byp_dacbuf_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_byp_dacbuf_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_rx_buf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_tx_buf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_lpf_dacbuf_pu_SHIFT;
					break;
				case NPHY_REV7_RfctrlOverride_rc_cal_ovr_en_MASK:
					val_mask = NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_MASK;
					val_shift = NPHY_REV7_RfctrlMiscReg_rc_cal_ovr_en_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			case NPHY_REV7_RFCTRLOVERRIDEAUX_ID0 :
				/* Collect all settings of RfctrlOverrideAux[0,1] here */
				en_addr = (core_num == 0) ? NPHY_RfctrlOverrideAux0 :
					NPHY_RfctrlOverrideAux1;
				val_addr = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
					NPHY_RfctrlAuxReg2;
				switch (field) {
				case  NPHY_REV7_RfctrlOverride_tx_bias_reset_MASK :
					val_mask = NPHY_REV7_RfctrlAuxReg_tx_bias_reset_MASK;
					val_shift = NPHY_REV7_RfctrlAuxReg_tx_bias_reset_SHIFT;
					break;
				default:
					addr = 0xffff;
					break;
				}
				break;
			default:
				addr = 0xffff;
				break;
			} /* end of switch(override_id) */

			/* Perform actual overrides */
			if (off) {
				if (field == NPHY_REV7_RfctrlOverride_tx_pu_MASK) {
					if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
					    (RADIOREV(pi->pubpi.radiorev) == 6)) {
						PHY_ERROR(("WARNING: 2057 radio revs 4 and 6 "
						           "require tx_pu to always be forced "
						           "ON because of PR 74381\n"));
					}
				}
				phy_utils_and_phyreg(pi, en_addr,  ~en_mask);
				phy_utils_and_phyreg(pi, val_addr, ~val_mask);
			} else {
				/* set appropriate override enable(s)
				 * one caveat: core_mask == 0 also means both cores
				 */
				if ((core_mask == 0) || (core_mask & (1 << core_num))) {
					phy_utils_or_phyreg(pi, en_addr, en_mask);
					/* perform actual override value reg write */
					if (addr != 0xffff) {
						phy_utils_mod_phyreg(pi, val_addr, val_mask,
						            (value << val_shift));
					}
				}
			}
		} /* for (core_num = 0; core_num < 2; core_num++) */
	} /* if (NREV_GE(pi->pubpi.phy_rev, 7)) */
}

extern void
wlc_phy_rfctrl_override_nphy(phy_info_t *pi, uint16 field, uint16 value, uint8 core_mask,
                             uint8 off)
{
	uint8  core_num;
	uint16 addr = 0, mask = 0, en_addr = 0, val_addr = 0, en_mask = 0, val_mask = 0;
	uint8  shift = 0, val_shift = 0;

	if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LT(pi->pubpi.phy_rev, 7)) {

		en_mask   = field;
		FOREACH_CORE(pi, core_num) {
			/* setup enable_address, value address,mask,shift (different
			 * override enables/values are located in different registers)
			 */
			switch (field) {
			case NPHY_REV3_RfctrlOverride_rx_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rx_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_tx_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_tx_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_intpa_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_intpa_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1a_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb1g_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_wb2_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_wb2_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rssi_nb_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rssi_nb_pu_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_rx_lpf_bw_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_hiq_dis_core_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
				        NPHY_RfctrlRSSIOTHERS2;
				val_mask  = NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_MASK;
				val_shift = NPHY_REV3_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_hpf_hpc_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
				        NPHY_RfctrlAuxReg2;
				val_mask  = NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK;
				val_shift = NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_lpf_hpc_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlAuxReg1 :
				        NPHY_RfctrlAuxReg2;
				val_mask  = NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK;
				val_shift = NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT;
				break;

			case NPHY_REV3_RfctrlOverride_rxgain_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
				        NPHY_RfctrlRXGAIN2;
				val_mask  = NPHY_REV3_RfctrlRXGAIN_rxgain_MASK;
				val_shift = NPHY_REV3_RfctrlRXGAIN_rxgain_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_txgain_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlTXGAIN1 :
				        NPHY_RfctrlTXGAIN2;
				val_mask  = NPHY_REV3_RfctrlTXGAIN_txgain_MASK;
				val_shift = NPHY_REV3_RfctrlTXGAIN_txgain_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverride_op_buf_bw_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverride0 :
				        NPHY_RfctrlOverride1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlMiscReg1 :
				        NPHY_RfctrlMiscReg2;
				val_mask  = NPHY_RfctrlMiscReg_op_buf_bw_MASK;
				val_shift = NPHY_RfctrlMiscReg_op_buf_bw_SHIFT;
				break;
			case NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK:
				en_addr   = (core_num == 0) ? NPHY_RfctrlOverrideAux0 :
				        NPHY_RfctrlOverrideAux1;
				val_addr  = (core_num == 0) ? NPHY_RfctrlMiscReg1 :
				        NPHY_RfctrlMiscReg2;
				val_mask  = NPHY_RfctrlMiscReg_rxrf_pu_MASK;
				val_shift = NPHY_RfctrlMiscReg_rxrf_pu_SHIFT;
				break;
			default:
				addr = 0xffff;
				break;
			}

			/* Perform actual overrides */
			if (off) {
				phy_utils_and_phyreg(pi, en_addr,  ~en_mask);
				phy_utils_and_phyreg(pi, val_addr, ~val_mask);
			} else {
				/* set appropriate override enable(s)
				 * one caveat: core_mask == 0 also means both cores
				 */
				if ((core_mask == 0) || (core_mask & (1 << core_num))) {
					phy_utils_or_phyreg(pi, en_addr, en_mask);
					/* perform actual override value reg write */
					if (addr != 0xffff) {
						phy_utils_mod_phyreg(pi, val_addr, val_mask,
						            (value << val_shift));
					}
				}
			}
		}
	} else {
		/* set/clear appropriate override enable */
		if (off) {
			phy_utils_and_phyreg(pi, NPHY_RfctrlOverride, ~field);
			value = 0x0;
		} else {
			phy_utils_or_phyreg(pi, NPHY_RfctrlOverride, field);
		}

		FOREACH_CORE(pi, core_num) {
			/* setup phyreg address for override value, (different
			 * override values are located in different registers)
			 */
			switch (field) {
			case NPHY_RfctrlOverride_core_sel_MASK:
			case NPHY_RfctrlOverride_RxOrTxn_MASK:
			case NPHY_RfctrlOverride_rxen_MASK:
			case NPHY_RfctrlOverride_txen_MASK:
			case NPHY_RfctrlOverride_seqen_core_MASK:
				addr = NPHY_RfctrlCmd;
				/* hard wire core_mask to 1, these overrides are not per-core */
				core_mask = 0x1;
				break;
			case NPHY_RfctrlOverride_rx_pd_MASK:
			case NPHY_RfctrlOverride_tx_pd_MASK:
			case NPHY_RfctrlOverride_pa_pd_MASK:
			case NPHY_RfctrlOverride_rssi_ctrl_MASK:
			case NPHY_RfctrlOverride_lpf_bw_MASK:
			case NPHY_RfctrlOverride_hpf_bw_hi_MASK:
			case NPHY_RfctrlOverride_hiq_dis_core_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlRSSIOTHERS1 :
					NPHY_RfctrlRSSIOTHERS2;
				break;
			case NPHY_RfctrlOverride_rxgain_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlRXGAIN1 : NPHY_RfctrlRXGAIN2;
				break;
			case NPHY_RfctrlOverride_txgain_MASK:
				addr = (core_num == 0) ? NPHY_RfctrlTXGAIN1 : NPHY_RfctrlTXGAIN2;
				break;
			default:
				addr = 0xffff;
			}

			/* setup phyreg mask for override value, (different override
			 * values are located at different masks in different
			 * registers)
			 */
			switch (field) {
			case NPHY_RfctrlOverride_core_sel_MASK:
				mask = NPHY_RfctrlCmd_core_sel_MASK;
				shift = NPHY_RfctrlCmd_core_sel_SHIFT;
				break;
			case NPHY_RfctrlOverride_RxOrTxn_MASK:
				mask = NPHY_RfctrlCmd_RxOrTxn_MASK;
				shift = NPHY_RfctrlCmd_RxOrTxn_SHIFT;
				break;
			case NPHY_RfctrlOverride_rxen_MASK:
				mask = NPHY_RfctrlCmd_rxen_MASK;
				shift = NPHY_RfctrlCmd_rxen_SHIFT;
				break;
			case NPHY_RfctrlOverride_txen_MASK:
				mask = NPHY_RfctrlCmd_txen_MASK;
				shift = NPHY_RfctrlCmd_txen_SHIFT;
				break;
			case NPHY_RfctrlOverride_seqen_core_MASK:
				mask = NPHY_RfctrlCmd_seqen_core_MASK;
				shift = NPHY_RfctrlCmd_seqen_core_SHIFT;
				break;
			case NPHY_RfctrlOverride_rx_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_rx_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_rx_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_tx_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_tx_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_tx_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_pa_pd_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_pa_pd_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_pa_pd_SHIFT;
				break;
			case NPHY_RfctrlOverride_rssi_ctrl_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT;
				break;
			case NPHY_RfctrlOverride_lpf_bw_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_lpf_bw_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_lpf_bw_SHIFT;
				break;
			case NPHY_RfctrlOverride_hpf_bw_hi_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_hpf_bw_hi_SHIFT;
				break;
			case NPHY_RfctrlOverride_hiq_dis_core_MASK:
				mask = NPHY_RfctrlRSSIOTHERS_hiq_dis_core_MASK;
				shift = NPHY_RfctrlRSSIOTHERS_hiq_dis_core_SHIFT;
				break;
			case NPHY_RfctrlOverride_rxgain_MASK:
				mask = 0x1fff;
				shift = 0x0;
				break;
			case NPHY_RfctrlOverride_txgain_MASK:
				mask = 0x1fff;
				shift = 0x0;
				break;
			default:
				mask = 0x0;
				shift = 0x0;
				break;
			}

			/* perform actual override value reg write */
			if ((addr != 0xffff) && (core_mask & (1 << core_num))) {
				phy_utils_mod_phyreg(pi, addr, mask, (value << shift));
			}
		}

		PHY_REG_LIST_START
			PHY_REG_OR_ENTRY(NPHY, RfctrlOverride, NPHY_RfctrlOverride_trigger_MASK)
			PHY_REG_OR_ENTRY(NPHY, RfctrlCmd, NPHY_RfctrlCmd_startseq_MASK)
		PHY_REG_LIST_EXECUTE(pi);

		OSL_DELAY(1);
		phy_utils_and_phyreg(pi, NPHY_RfctrlOverride, ~NPHY_RfctrlOverride_trigger_MASK);
	}
}

/** equivalent to mimophy_rfctrl_override rxgain */
static void
wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(phy_info_t *pi, uint32 rxgain, uint8 core_mask, uint8 off)
{
	uint8  core_num;
	uint16 rxgain_addr;
	uint16 lpfgain_addr;
	uint16 override_aux_reg;
	uint16 override_reg;
	uint8 array_5gto2glna1[] = {2, 3, 4, 5};
	uint8 array_5gto2glna2[] = {1, 4, 5, 6};
	uint32 rfmxgain, lpfgain, dvgagain, lna1rout, lna2rout;
	uint16 lna1_gain, lna2_gain, mix_gain;

	/* extract the gain elements */
	rfmxgain = rxgain & 0x000000ff;
	lpfgain = rxgain & 0x0000ff00;
	dvgagain = rxgain & 0x000f0000;
	lna1rout = rxgain & 0x00f00000;
	lna2rout = rxgain & 0x0f000000;

	lna1_gain = rxgain & 0x00000003;
	lna2_gain = (rxgain & 0x0000000c) >> 2;
	mix_gain = (rxgain & 0x000000f0) >> 4;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		lna1_gain = array_5gto2glna1[lna1_gain];
		lna2_gain = array_5gto2glna2[lna2_gain];
	}

	rfmxgain = ((mix_gain << 6) | (lna2_gain << 3) | (lna1_gain));

	FOREACH_CORE(pi, core_num) {
		rxgain_addr = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
			NPHY_RfctrlRXGAIN2;
		lpfgain_addr = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
			NPHY_Rfctrl_lpf_gain1;
		override_aux_reg = (core_num == 0) ? NPHY_REV19_RfctrlMiscReg9 :
			NPHY_REV19_RfctrlMiscReg10;

		override_reg = (core_num == 0)?  NPHY_RfctrlOverride0: NPHY_RfctrlOverride1;

		if (!off) {
			 if ((core_mask == 0) || (core_mask & (1 << core_num))) {
				phy_utils_write_phyreg(pi, rxgain_addr,
				                       ((dvgagain >> 6) | rfmxgain));
				phy_utils_write_phyreg(pi, lpfgain_addr, lpfgain >> 8);
				phy_utils_mod_phyreg(pi, override_aux_reg,
					NPHY_REV19_RfctrlMiscReg_rxgain_lna1_rout_MASK,
					lna1rout <<
					NPHY_REV19_RfctrlMiscReg_rxgain_lna1_rout_SHIFT);
				phy_utils_mod_phyreg(pi, override_aux_reg,
					NPHY_REV19_RfctrlMiscReg_rxgain_lna2_rout_MASK,
					lna2rout <<
					NPHY_REV19_RfctrlMiscReg_rxgain_lna2_rout_SHIFT);
				phy_utils_mod_phyreg(pi, override_reg,
					NPHY_REV7_RfctrlOverride_rxgain_MASK,
					1 << NPHY_REV7_RfctrlOverride_rxgain_SHIFT);
				phy_utils_mod_phyreg(pi, override_reg,
					NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
					1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
				phy_utils_mod_phyreg(pi, override_reg,
					NPHY_REV7_RfctrlOverride_lpf_gain_biq1_MASK,
					1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT);
			}
		} else {
			/* Switch off rxgain override */
			phy_utils_write_phyreg(pi, rxgain_addr, 0);
			phy_utils_write_phyreg(pi, lpfgain_addr, 0);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_rxgain_MASK,
				0 << NPHY_REV7_RfctrlOverride_rxgain_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				0 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq1_MASK,
				0 << NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT);
		}
	}
}

static void
wlc_phy_rfctrl_override_1tomany_nphy(phy_info_t *pi, uint16 cmd, uint16 value, uint8 core_mask,
                                     uint8 off)
{
	uint16 rfmxgain = 0, lpfgain = 0;
	uint16 tgain = 0;

	/* LNA1 and LNA2 have 2 bits and 3 bits for 2G and 5G respectively
	 * Map 5G gain to 2G gain
	 */
	uint8 array_5gto2glna1[] = {2, 3, 4, 5};
	uint8 array_5gto2glna2[] = {1, 4, 5, 6};
	uint16 lna1_gain = value & 0x0003;
	uint16 lna2_gain = ((value & 0x000c) >> 2);
	uint16 mix_gain = ((value & 0x00f0) >> 4);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* 1-to-many rfctrl override commands */
		switch (cmd) {
		case NPHY_REV7_RfctrlOverride_cmd_rxrf_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_rx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxif_nolpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
				0, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_tx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
				1, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_rxgain:
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				lpfgain = value & NPHY_REV7_RXGAINCODE_LPFGAIN_MASK;
				lpfgain = lpfgain >> 8;
				if (CHSPEC_IS5G(pi->radio_chanspec)) {
					lna1_gain = array_5gto2glna1[lna1_gain];
					lna2_gain = array_5gto2glna2[lna2_gain];
				}
				rfmxgain = ((mix_gain << 6) | (lna2_gain << 3) | (lna1_gain));
			} else {
				rfmxgain = value & NPHY_REV7_RXGAINCODE_RFMXGAIN_MASK;
				lpfgain = value & NPHY_REV7_RXGAINCODE_LPFGAIN_MASK;
				lpfgain = lpfgain >> 8;
			}
			/* REV7 FIXME: value is uint16 but gain code is uint20
			   Never really override dvgagain so ignore?
			*/
			/* dvgagain = value & NPHY_REV7_RXGAINCODE_DVGAGAIN_MASK 0xf0000 */
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				rfmxgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
				lpfgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			break;
		case NPHY_REV7_RfctrlOverride_cmd_txgain:
			tgain = value & NPHY_REV7_TXGAINCODE_TGAIN_MASK;
			lpfgain = value & NPHY_REV7_TXGAINCODE_LPFGAIN_MASK;
			lpfgain = lpfgain >> NPHY_REV7_TXGAINCODE_BIQ0GAIN_SHIFT;

			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
				tgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				lpfgain, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			break;
		case NPHY_REV19_RfctrlOverride_cmd_rx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_dc_loop_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_bias_pu_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
				0, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			break;

		case NPHY_REV19_RfctrlOverride_cmd_tx_pu:
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_bias_pu_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
				1, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		break;
		case NPHY_REV19_RfctrlOverride_cmd_rxradio_pu:
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV19_RfctrlOverride_lna1_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV19_RfctrlOverride_lna2_pu_MASK,
				value, core_mask, off, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV19_RfctrlOverride_lna1_5G_pu_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV19_RfctrlOverride_logen_pwrup_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV19_RfctrlOverride_logen_rx_pwrup_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev19(
				pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK,
				value, core_mask, off, NPHY_REV19_RFCTRLOVERRIDE_ID10);
		break;
		}
	}
}

static void
wlc_phy_scale_offset_rssi_nphy(phy_info_t *pi, uint16 scale, int8 offset, uint8 coresel,
                               uint8 rail, uint8 rssi_type)
{
	uint16 valuetostuff;

	/* core can be:  0 or 1
	 * type can be: nbd, w1, w2, pwrdet, tssi2g, or tssi5g
	 * scaleval can be a floating point value from [1/2 to 95/64]
	 * offset can be: signed, 6 bits, so value can be -32 to 31 integer
	 */

	/* clip to 6 bit range, i.e. to [-32..+31] */
	offset = (offset > NPHY_RSSICAL_MAXREAD) ?
		NPHY_RSSICAL_MAXREAD : offset;
	offset = (offset < (-NPHY_RSSICAL_MAXREAD-1)) ?
		-NPHY_RSSICAL_MAXREAD-1 : offset;

	/* stuff both values into the right locations of register */
	valuetostuff = ((scale & 0x3f) << 8) | (offset & 0x3f);

	/* nbd */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_NB)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ, valuetostuff);
	}

	/* w1 */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W1)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX, valuetostuff);
	}

	/* w2 */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_W2)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY, valuetostuff);
	}

	/* tbd */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0ITBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QTBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1ITBD, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_TBD)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QTBD, valuetostuff);
	}

	/* pwrdet */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_I) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IPowerDet, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rail == NPHY_RAIL_Q) && (rssi_type == NPHY_RSSI_SEL_IQ)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QPowerDet, valuetostuff);
	}

	/* tssi2g */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_2G)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0ITSSI, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_2G)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1ITSSI, valuetostuff);
	}

	/* tssi5g */
	if (((coresel == RADIO_MIMO_CORESEL_CORE1) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_5G)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QTSSI, valuetostuff);
	}
	if (((coresel == RADIO_MIMO_CORESEL_CORE2) ||
	     (coresel == RADIO_MIMO_CORESEL_ALLRX)) &&
	    (rssi_type == NPHY_RSSI_SEL_TSSI_5G)) {
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QTSSI, valuetostuff);
	}
}

void
wlc_phy_rssisel_nphy(phy_info_t *pi, uint8 core_code, uint8 rssi_type)
{
	uint16 mask, val;
	uint16 afectrlovr_rssi_val, rfctrlcmd_rxen_val, rfctrlcmd_coresel_val, startseq;
	uint16 rfctrlovr_rssi_val, rfctrlovr_rxen_val, rfctrlovr_coresel_val, rfctrlovr_trigger_val;
	uint16 afectrlovr_rssi_mask, rfctrlcmd_mask, rfctrlovr_mask;
	uint16 rfctrlcmd_val, rfctrlovr_val;
	uint8  core;

	/* core_code is RADIO_MIMO_CORESEL_[OFF,CORE1,CORE2,CORE3,CORE4,ALLRX,ALLTX,ALLRXTX]
	 * rssi_type is NPHY_RSSI_SEL_[W1,W2,NB,IQ,TSSI]
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) { /* nphy rev >= 3 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rev3_tssisel_nphy(pi, core_code, rssi_type);
		} else {
		if (core_code == RADIO_MIMO_CORESEL_OFF) {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverrideAux0,
					NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverrideAux1,
					NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK, 0)
				/* force 2056 rssi_sel lines & strobe */
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlMiscReg1,
					NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_nb_sel_MASK, 0)
				PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlMiscReg2,
					NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					NPHY_RfctrlMiscReg_rssi_nb_sel_MASK, 0)
			PHY_REG_LIST_EXECUTE(pi);

		} else {
			FOREACH_CORE(pi, core) {
				if (core_code == RADIO_MIMO_CORESEL_CORE1 && core == PHY_CORE_1)
					continue;
				else if (core_code == RADIO_MIMO_CORESEL_CORE2 &&
				         core == PHY_CORE_0)
					continue;

				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
				            NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
				            NPHY_REV3_AfectrlOverride_rssi_select_i_MASK,
				            1 << NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT);

				if (rssi_type == NPHY_RSSI_SEL_W1 ||
				    rssi_type == NPHY_RSSI_SEL_W2 ||
				    rssi_type == NPHY_RSSI_SEL_NB) {

					/* Point AFE-Mux to rssi */
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_AfectrlCore1 :
					                     NPHY_AfectrlCore2,
					        NPHY_REV3_AfectrlCore_rssi_select_i_MASK, 0);
					/* force 2056 rssi_sel lines & strobe */
					mask = NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK |
					        NPHY_RfctrlMiscReg_rssi_nb_sel_MASK;
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlMiscReg1 :
						NPHY_RfctrlMiscReg2, mask, 0);

					if (rssi_type == NPHY_RSSI_SEL_W1) {
						if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_RfctrlMiscReg_rssi_wb1a_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb1a_sel_SHIFT;
						} else {
						mask = NPHY_RfctrlMiscReg_rssi_wb1g_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb1g_sel_SHIFT;
						}
					} else if (rssi_type == NPHY_RSSI_SEL_W2) {
						mask = NPHY_RfctrlMiscReg_rssi_wb2_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_wb2_sel_SHIFT;
					} else /* (rssi_type == NPHY_RSSI_SEL_NB) */ {
						mask = NPHY_RfctrlMiscReg_rssi_nb_sel_MASK;
						val = 1 << NPHY_RfctrlMiscReg_rssi_nb_sel_SHIFT;
					}
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlMiscReg1 :
						NPHY_RfctrlMiscReg2, mask, val);

					mask = NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_MASK;
					val = 1 << NPHY_REV3_RfctrlOverrideAux_rssi_ctrl_SHIFT;
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					            NPHY_RfctrlOverrideAux0 :
					            NPHY_RfctrlOverrideAux1, mask, val);
				} else {
					if (rssi_type == NPHY_RSSI_SEL_TBD) {
						/* force AFE rssi mux sel to "tbd" inputs */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 1 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 1 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
					} else if (rssi_type == NPHY_RSSI_SEL_IQ) {
						/* force AFE rssi mux sel to
						 * 2056iq/pwr_det/temp_sense
						 */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 2 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 2 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
					} else {
						/* force AFE rssi mux sel to board-PA TSSI */
						mask = NPHY_REV3_AfectrlCore_rssi_select_i_MASK;
						val = 3 <<
						        NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);
						mask = NPHY_REV3_AfectrlCore_rssi_select_q_MASK;
						val = 3 <<
						        NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
						            mask, val);

						if (NREV_LT(pi->pubpi.phy_rev, 7)) {
							if (PHY_IPA(pi)) {
								phy_utils_write_radioreg(pi,
									RADIO_2056_TX_TX_SSI_MUX |
									((core == PHY_CORE_0) ?
									RADIO_2056_TX0 :
									RADIO_2056_TX1),
									(CHSPEC_IS5G
									(pi->radio_chanspec)
									? 0xc : 0xe));
							} else {
								/* radio muxes in bypass mode for
								 *  external tssi
								 */
								phy_utils_write_radioreg(pi,
									RADIO_2056_TX_TX_SSI_MUX |
									((core == PHY_CORE_0) ?
									RADIO_2056_TX0 :
									RADIO_2056_TX1), 0x11);
							}
						}

						afectrlovr_rssi_val = 1 <<
						      NPHY_REV3_AfectrlOverride_rssi_select_i_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
						            NPHY_AfectrlOverride1 :
						            NPHY_AfectrlOverride2,
						       NPHY_REV3_AfectrlOverride_rssi_select_i_MASK,
						            afectrlovr_rssi_val);
					}
				}
			}	/* for core */
		}	/* not "OFF" */
		}
	} /* NREF >= 3 */
	else { /* nphy rev < 3 */
		/* force AFE rssi mux sel */
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			/* radio in */
			val = 0x0;
		} else if (rssi_type == NPHY_RSSI_SEL_TBD) {
			/* radio iq/pwr_det */
			val = 0x1;
		} else if (rssi_type == NPHY_RSSI_SEL_IQ) {
			/* radio iq/pwr_det */
			val = 0x2;
		} else {
			/* board-PA TSSI */
			val = 0x3;
		}
		mask = (NPHY_AfectrlCore_rssi_select_i_MASK |
			NPHY_AfectrlCore_rssi_select_q_MASK);
		val = (val << NPHY_AfectrlCore_rssi_select_i_SHIFT) |
		        (val << NPHY_AfectrlCore_rssi_select_q_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1, mask, val);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2, mask, val);

		/* force radio  rssi_sel lines & strobe */
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			if (rssi_type == NPHY_RSSI_SEL_W1) {
				val = 0x1;
			}
			if (rssi_type == NPHY_RSSI_SEL_W2) {
				val = 0x2;
			}
			if (rssi_type == NPHY_RSSI_SEL_NB) {
				val = 0x3;
			}
			mask = NPHY_RfctrlRSSIOTHERS_rssi_ctrl_MASK;
			val  = (val << NPHY_RfctrlRSSIOTHERS_rssi_ctrl_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_RfctrlRSSIOTHERS1, mask, val);
			phy_utils_mod_phyreg(pi, NPHY_RfctrlRSSIOTHERS2, mask, val);
		}

		if (core_code == RADIO_MIMO_CORESEL_OFF) {
			afectrlovr_rssi_val   = 0;
			rfctrlcmd_rxen_val    = 0;
			rfctrlcmd_coresel_val = 0;
			rfctrlovr_rssi_val    = 0;
			rfctrlovr_rxen_val    = 0;
			rfctrlovr_coresel_val = 0;
			rfctrlovr_trigger_val = 0;
			startseq              = 0;
		} else {
			afectrlovr_rssi_val   = 1;
			rfctrlcmd_rxen_val    = 1;
			rfctrlcmd_coresel_val = core_code;
			rfctrlovr_rssi_val    = 1;
			rfctrlovr_rxen_val    = 1;
			rfctrlovr_coresel_val = 1;
			rfctrlovr_trigger_val = 1;
			startseq              = 1;
		}

		/* Enable AFE (Mux sel) override */
		afectrlovr_rssi_mask = (NPHY_AfectrlOverride_rssi_select_i_MASK |
		                        NPHY_AfectrlOverride_rssi_select_q_MASK);
		afectrlovr_rssi_val = (afectrlovr_rssi_val <<
			NPHY_AfectrlOverride_rssi_select_i_SHIFT) |
			(afectrlovr_rssi_val << NPHY_AfectrlOverride_rssi_select_q_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride, afectrlovr_rssi_mask,
			afectrlovr_rssi_val);

		/*
		   If 2055 Rx input is selected, use RF sequencer to strobe
		   2055 RSSI selection
		*/
		if ((rssi_type == NPHY_RSSI_SEL_W1) ||
			(rssi_type == NPHY_RSSI_SEL_W2) ||
			(rssi_type == NPHY_RSSI_SEL_NB)) {
			rfctrlcmd_mask = (NPHY_RfctrlCmd_rxen_MASK | NPHY_RfctrlCmd_core_sel_MASK);
			rfctrlcmd_val = (rfctrlcmd_rxen_val << NPHY_RfctrlCmd_rxen_SHIFT) |
				(rfctrlcmd_coresel_val << NPHY_RfctrlCmd_core_sel_SHIFT);

			rfctrlovr_mask = (NPHY_RfctrlOverride_rssi_ctrl_MASK |
				NPHY_RfctrlOverride_rxen_MASK |
				NPHY_RfctrlOverride_core_sel_MASK |
				NPHY_RfctrlOverride_trigger_MASK);
			rfctrlovr_val = (rfctrlovr_rssi_val <<
				NPHY_RfctrlOverride_rssi_ctrl_SHIFT) |
				(rfctrlovr_rxen_val << NPHY_RfctrlOverride_rxen_SHIFT) |
				(rfctrlovr_coresel_val << NPHY_RfctrlOverride_core_sel_SHIFT) |
				(rfctrlovr_trigger_val << NPHY_RfctrlOverride_trigger_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RfctrlCmd, rfctrlcmd_mask, rfctrlcmd_val);
			phy_utils_mod_phyreg(pi,
			                     NPHY_RfctrlOverride, rfctrlovr_mask, rfctrlovr_val);

			phy_utils_mod_phyreg(pi, NPHY_RfctrlCmd, NPHY_RfctrlCmd_startseq_MASK,
				(startseq << NPHY_RfctrlCmd_startseq_SHIFT));
			OSL_DELAY(20);

			phy_utils_mod_phyreg(pi, NPHY_RfctrlOverride,
			                     NPHY_RfctrlOverride_trigger_MASK, 0);
		}
	}
}

static void
wlc_phy_poll_rssi_nphy_rev19(phy_info_t *pi, uint8 rssi_type, int32 *rssi_buf, uint8 nsamps)
{
	uint8 ctr = 0;
	uint8 samp = 0;

	/* Select tssi path */
	wlc_phy_rev3_tssisel_nphy(pi, 5, rssi_type);

	/* initialise the buffer */
	for (ctr = 0; ctr < 4; ctr++) {
		rssi_buf[ctr] = 0;
	}

	for (samp = 0; samp < nsamps; samp++) {
		if (phy_utils_read_phyreg(pi, NPHY_IQFlip) & NPHY_IQFlip_adc1_MASK) {
			/* If there is a flip in iq, apply it while reading also */
			rssi_buf[1] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIIVal1); /* q_0 */
			rssi_buf[0] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIQVal1); /* i_0 */
			rssi_buf[3] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIIVal2); /* q_1 */
			rssi_buf[2] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIQVal2); /* i_1 */
		} else {
			rssi_buf[0] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIIVal1); /* i_0 */
			rssi_buf[1] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIQVal1); /* q_0 */
			rssi_buf[2] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIIVal2); /* i_1 */
			rssi_buf[3] = phy_utils_read_phyreg(pi, NPHY_REV19_RSSIQVal2); /* q_1 */
		}

		/* results must be signed decimal for math in this proc to be correct */
		/* For TSSI there is negation at Aux PGA input to output */
		/* equivalent tcl expression */
		/* set rssi_core [int -$rssi0 10] */
		for (ctr = 0; ctr < 4; ctr++) {

			if (rssi_buf[ctr] > 512)
				rssi_buf[ctr] = 1024 - rssi_buf[ctr];
			else
				rssi_buf[ctr] = (rssi_buf[ctr] * -1);
		}
	}
	PHY_INFORM(("core0_I  %d core0_Q%d core1_I%d core1_Q%d \n", rssi_buf[0],
		rssi_buf[1], rssi_buf[2], rssi_buf[3]));

	/* Switch off tssi path */
	wlc_phy_rev3_tssisel_nphy(pi, 5, NPHY_LCNXN_REV3_TSSI_OFF);
}

int
wlc_phy_poll_rssi_nphy(phy_info_t *pi, uint8 rssi_type, int32 *rssi_buf, uint8 nsamps)
{
	int16 rssi0, rssi1;
	uint16 afectrlCore1_save = 0;
	uint16 afectrlCore2_save = 0;
	uint16 afectrlOverride1_save = 0;
	uint16 afectrlOverride2_save = 0;
	uint16 rfctrlOverrideAux0_save = 0;
	uint16 rfctrlOverrideAux1_save = 0;
	uint16 rfctrlMiscReg1_save = 0;
	uint16 rfctrlMiscReg2_save = 0;
	uint16 rfctrlcmd_save = 0;
	uint16 rfctrloverride_save = 0;
	uint16 rfctrlrssiothers1_save = 0;
	uint16 rfctrlrssiothers2_save = 0;
	int8 tmp_buf[4];
	uint8 ctr = 0, samp = 0;
	int32 rssi_out_val;
	uint16 gpiosel_orig;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_poll_rssi_nphy_rev19(pi, rssi_type, rssi_buf, nsamps);
		return 1;
	}
	afectrlCore1_save = phy_utils_read_phyreg(pi, NPHY_AfectrlCore1);
	afectrlCore2_save = phy_utils_read_phyreg(pi, NPHY_AfectrlCore2);
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		rfctrlMiscReg1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlMiscReg1);
		rfctrlMiscReg2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlMiscReg2);
		afectrlOverride1_save = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride1);
		afectrlOverride2_save = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride2);
		rfctrlOverrideAux0_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverrideAux0);
		rfctrlOverrideAux1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverrideAux1);
	} else {
		afectrlOverride1_save = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride);
		rfctrlcmd_save = phy_utils_read_phyreg(pi, NPHY_RfctrlCmd);
		rfctrloverride_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride);
		rfctrlrssiothers1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS1);
		rfctrlrssiothers2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS2);
	}

	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_ALLRX, rssi_type);
	/* Don't Grab control of the GPIO outputs using:
	 * wlc_phy_gpiosel_nphy(pi, 5, 0);
	 * Only point the PHY gpoiSel to the RSSI (5) so we can read them.
	 * MSByte -> LSByte are  rssi_1_q, rssi_1_i, rssi_0_q, rssi_0_i
	 *
	 * PR 41490: remove WAR for missing RSSI reg in mimophy rev0-1
	 *
	 * PR 39195: don't need GPIO to get RSSI in mimophy rev >= 2
	 */
	gpiosel_orig = phy_utils_read_phyreg(pi, NPHY_gpioSel);
	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		phy_utils_write_phyreg(pi, NPHY_gpioSel, 5);
	}

	for (ctr = 0; ctr < 4; ctr++) {
		rssi_buf[ctr] = 0;
	}

	for (samp = 0; samp < nsamps; samp++) {
	/*
	 * PR 41490: remove WAR for missing RSSI reg in mimophy rev0-1
	 * PR 39195: don't need GPIO to get RSSI in mimophy rev >= 2
	 */
		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			rssi0 = phy_utils_read_phyreg(pi, NPHY_gpioLoOut);
			rssi1 = phy_utils_read_phyreg(pi, NPHY_gpioHiOut);
		} else {
			rssi0 = phy_utils_read_phyreg(pi, NPHY_RSSIVal1);
			rssi1 = phy_utils_read_phyreg(pi, NPHY_RSSIVal2);
		}

		ctr = 0;
		tmp_buf[ctr++] = ((int8)((rssi0 & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)(((rssi0 >> 8) & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)((rssi1 & 0x3f) << 2)) >> 2;
		tmp_buf[ctr++] = ((int8)(((rssi1 >> 8) & 0x3f) << 2)) >> 2;

		for (ctr = 0; ctr < 4; ctr++) {
			rssi_buf[ctr] += tmp_buf[ctr];
		}

	}

	/* construct long word in the tcl-like order :  [ i_0 q_0 i_1 q_1 ] */
	rssi_out_val = rssi_buf[3] & 0xff;
	rssi_out_val |= (rssi_buf[2] & 0xff) << 8;
	rssi_out_val |= (rssi_buf[1] & 0xff) << 16;
	rssi_out_val |= (rssi_buf[0] & 0xff) << 24;

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		phy_utils_write_phyreg(pi, NPHY_gpioSel, gpiosel_orig);
	}

	/* Restore the saved registers */
	phy_utils_write_phyreg(pi, NPHY_AfectrlCore1, afectrlCore1_save);
	phy_utils_write_phyreg(pi, NPHY_AfectrlCore2, afectrlCore2_save);
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg1, rfctrlMiscReg1_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg2, rfctrlMiscReg2_save);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride1, afectrlOverride1_save);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride2, afectrlOverride2_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux0, rfctrlOverrideAux0_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux1, rfctrlOverrideAux1_save);
	} else {
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride, afectrlOverride1_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlCmd, rfctrlcmd_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlOverride, rfctrloverride_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS1, rfctrlrssiothers1_save);
		phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS2, rfctrlrssiothers2_save);
	}

	return (rssi_out_val);
}

static void
wlc_phy_set_rssi_2055_vcm(phy_info_t *pi, uint8 rssi_type, uint8* vcm_buf)
{
	uint8 core;

	/* for ibuf -- vcm_buf:
	 *  - [0] is Core 1 I-rail, [1] is Core 1 Q-rail,
	 *  - [2] is Core 2 I-rail, [3] is Core 2 Q-rail
	 */

	FOREACH_CORE(pi, core) {
		if (rssi_type == NPHY_RSSI_SEL_NB) {
			if (core == PHY_CORE_0) {
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE1_B0_NBRSSI_VCM,
				              RADIO_2055_NBRSSI_VCM_I_MASK,
				              vcm_buf[2*core] << RADIO_2055_NBRSSI_VCM_I_SHIFT);
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE1_RXBB_RSSI_CTRL5,
				              RADIO_2055_NBRSSI_VCM_Q_MASK,
				              vcm_buf[2*core+1] << RADIO_2055_NBRSSI_VCM_Q_SHIFT);
			} else {
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE2_B0_NBRSSI_VCM,
				              RADIO_2055_NBRSSI_VCM_I_MASK,
				              vcm_buf[2*core] << RADIO_2055_NBRSSI_VCM_I_SHIFT);
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE2_RXBB_RSSI_CTRL5,
				              RADIO_2055_NBRSSI_VCM_Q_MASK,
				              vcm_buf[2*core+1] << RADIO_2055_NBRSSI_VCM_Q_SHIFT);
			}
		} else {
			/* both I and Q rail controlled by same reg, so for
			 * consistency, apply settings from I-rail input
			 * position of each core.
			 */
			if (core == PHY_CORE_0) {
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE1_RXBB_RSSI_CTRL5,
				              RADIO_2055_WBRSSI_VCM_IQ_MASK,
				              vcm_buf[2*core] << RADIO_2055_WBRSSI_VCM_IQ_SHIFT);
			} else {
				phy_utils_mod_radioreg(pi, RADIO_2055_CORE2_RXBB_RSSI_CTRL5,
				              RADIO_2055_WBRSSI_VCM_IQ_MASK,
				              vcm_buf[2*core] << RADIO_2055_WBRSSI_VCM_IQ_SHIFT);
			}
		}
	}
}

void
wlc_phy_rssi_cal_nphy(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		return;
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* Includes REV7+ RSSI cal */
		wlc_phy_rssi_cal_nphy_rev3(pi);
	} else {
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_NB);
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_W1);
		wlc_phy_rssi_cal_nphy_rev2(pi, NPHY_RSSI_SEL_W2);
	}
}

static void
wlc_phy_rssi_cal_nphy_rev2(phy_info_t *pi, uint8 rssi_type)
{
	int32 target_code;
	uint16 classif_state;
	uint16 clip_state[NPHY_CORE_NUM];
	uint16 rssi_ctrl_state[NPHY_CORE_NUM], pd_state[NPHY_CORE_NUM];
	uint16 rfctrlintc_state[NPHY_CORE_NUM], rfpdcorerxtx_state[NPHY_CORE_NUM];
	uint16 rfctrlintc_override_val;
	uint16 clip_off[NPHY_CORE_NUM] = {0xffff, 0xffff};
	uint16 rf_pd_val, pd_mask, rssi_ctrl_mask;
	uint8  vcm, min_vcm, vcm_tmp[4];
	uint8  vcm_final[4] = {0, 0, 0, 0};
	uint8  result_idx, ctr;
	int32  poll_results[4][4] = {
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0}
	};
	int32  poll_miniq[4][2] = {
		{0, 0},
		{0, 0},
		{0, 0},
		{0, 0}
	};
	int32  min_d, curr_d;
	int32  fine_digital_offset[4];
	int32  poll_results_min[4] = {0, 0, 0, 0};
	int32  min_poll;

	switch (rssi_type) {
	case NPHY_RSSI_SEL_NB:
		target_code = NPHY_RSSICAL_NB_TARGET;
		break;
	case NPHY_RSSI_SEL_W1:
		target_code = NPHY_RSSICAL_W1_TARGET;
		break;
	case NPHY_RSSI_SEL_W2:
		target_code = NPHY_RSSICAL_W2_TARGET;
		break;
	default:
		PHY_ERROR(("wl%d: %s: Unrecognized RSSI Type: %d, skipping cal!\n",
		          pi->sh->unit, __FUNCTION__, rssi_type));
		return;
		break;
	}

	/* save classifier and clip threshold state */
	classif_state = wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
	wlc_phy_clip_det_nphy(pi, 0, clip_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_off);

	/* Switch off the front-end
	 * 1. Enable the tr switch (trtx=1, trrx=0, override=1)
	 * 2. power down nb:lna & mixer, wb:lna only
	 * Save the registers so that they can be restored
	 */
	rf_pd_val = (rssi_type == NPHY_RSSI_SEL_NB) ? 0x6 : 0x4;
	rfctrlintc_override_val = CHSPEC_IS5G(pi->radio_chanspec) ? 0x140 : 0x110;
	/* core 1 */
	rfctrlintc_state[0] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
	rfpdcorerxtx_state[0] = phy_utils_read_radioreg(pi, RADIO_2055_PD_CORE1_RXTX);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, rfctrlintc_override_val);
	phy_utils_write_radioreg(pi, RADIO_2055_PD_CORE1_RXTX, rf_pd_val);
	/* core 2 */
	rfctrlintc_state[1] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
	rfpdcorerxtx_state[1] = phy_utils_read_radioreg(pi, RADIO_2055_PD_CORE2_RXTX);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, rfctrlintc_override_val);
	phy_utils_write_radioreg(pi, RADIO_2055_PD_CORE2_RXTX, rf_pd_val);

	/* save state of RSSI PDs, save state of RSSI ctrl in 2055,
	 * power up all RSSIs (clear all PD bits to 0),
	 * and select desired RSSI type
	 */
	pd_mask = RADIO_2055_NBRSSI_PD | RADIO_2055_WBRSSI_G1_PD |
		RADIO_2055_WBRSSI_G2_PD;
	pd_state[0] = phy_utils_read_radioreg(pi, RADIO_2055_PD_CORE1_RSSI_MISC) & pd_mask;
	pd_state[1] = phy_utils_read_radioreg(pi, RADIO_2055_PD_CORE2_RSSI_MISC) & pd_mask;
	phy_utils_mod_radioreg(pi, RADIO_2055_PD_CORE1_RSSI_MISC, pd_mask, 0);
	phy_utils_mod_radioreg(pi, RADIO_2055_PD_CORE2_RSSI_MISC, pd_mask, 0);
	rssi_ctrl_mask = RADIO_2055_NBRSSI_SEL | RADIO_2055_WBRSSI_G1_SEL |
		RADIO_2055_WBRSSI_G2_SEL;
	rssi_ctrl_state[0] = phy_utils_read_radioreg(pi, RADIO_2055_SP_RSSI_CORE1) & rssi_ctrl_mask;
	rssi_ctrl_state[1] = phy_utils_read_radioreg(pi, RADIO_2055_SP_RSSI_CORE2) & rssi_ctrl_mask;
	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_ALLRX, rssi_type);

	/* restore 4321 affine transform block to default --
	 * identity-transform.
	 */
	wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, RADIO_MIMO_CORESEL_ALLRX, NPHY_RAIL_I,
	                               rssi_type);
	wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, RADIO_MIMO_CORESEL_ALLRX, NPHY_RAIL_Q,
	                               rssi_type);

	/* collect RSSI polling results for both rails of both cores, for
	 * each of 4 candidate 2055 vcm control settings
	 */
	for (vcm = 0; vcm < 4; vcm++) {
		/* set test 2055 vcm out (but not for w2) (read w2 4X w/ same
		 * vcm, so what).
		 */
		vcm_tmp[0] = vcm_tmp[1] = vcm_tmp[2] = vcm_tmp[3] = vcm;
		if (rssi_type != NPHY_RSSI_SEL_W2) {
			wlc_phy_set_rssi_2055_vcm(pi, rssi_type, vcm_tmp);
		}

		/* sum several samples */
		wlc_phy_poll_rssi_nphy(pi, rssi_type, &poll_results[vcm][0],
		                       NPHY_RSSICAL_NPOLL);

		/* for w1,w2 only...
		 * take min(mean(i),mean(q)) to represent this 2055_vcm setting
		 * It's not the same math as during gain control, but we are quiescent.
		 * We have turned off the front end, so this gives a good answer for cal.
		 */
		if ((rssi_type == NPHY_RSSI_SEL_W1) || (rssi_type == NPHY_RSSI_SEL_W2)) {
			for (ctr = 0; ctr < 2; ctr++) {
				poll_miniq[vcm][ctr] = MIN(poll_results[vcm][ctr*2 + 0],
				                           poll_results[vcm][ctr*2 + 1]);
			}
		}
	}

	/* for all the values, find the closest to the target;
	 * also find the min poll value for vcm, for later sanity check
	 */
	for (result_idx = 0; result_idx < 4; result_idx++) {
		min_d = NPHY_RSSICAL_MAXD;
		min_vcm = 0;
		min_poll = NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL + 1;
		for (vcm = 0; vcm < 4; vcm++) {
			curr_d = ABS(((rssi_type == NPHY_RSSI_SEL_NB) ?
			              poll_results[vcm][result_idx] :
			              poll_miniq[vcm][result_idx/2]) -
			             (target_code * NPHY_RSSICAL_NPOLL));
			if (curr_d < min_d) {
				min_d = curr_d;
				min_vcm = vcm;
			}
			if (poll_results[vcm][result_idx] < min_poll) {
				min_poll = poll_results[vcm][result_idx];
			}
		}
		vcm_final[result_idx] = min_vcm;
		poll_results_min[result_idx] = min_poll;
	}

	/* apply cal result, (but not for w2) */
	if (rssi_type != NPHY_RSSI_SEL_W2) {
		wlc_phy_set_rssi_2055_vcm(pi, rssi_type, vcm_final);
	}

	/* remove residual bias using digital affine transform block */
	for (result_idx = 0; result_idx < 4; result_idx++) {
		fine_digital_offset[result_idx] = (target_code * NPHY_RSSICAL_NPOLL) -
			poll_results[vcm_final[result_idx]][result_idx];
		if (fine_digital_offset[result_idx] < 0) {
			fine_digital_offset[result_idx] = ABS(fine_digital_offset[result_idx]);
			fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
			fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
			fine_digital_offset[result_idx] = -fine_digital_offset[result_idx];
		} else {
			fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
			fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
		}

		/* adjust final offset values by -1 if the rssi appears to be stuck at "high" */
		if (poll_results_min[result_idx] == NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL) {
			fine_digital_offset[result_idx] = (target_code - NPHY_RSSICAL_MAXREAD - 1);
		}

		/* apply offsets to phy */
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, (int8)fine_digital_offset[result_idx],
		                               (result_idx/2 == 0) ? RADIO_MIMO_CORESEL_CORE1 :
		                               RADIO_MIMO_CORESEL_CORE2,
		                               (result_idx%2 == 0) ? NPHY_RAIL_I :
		                               NPHY_RAIL_Q,
		                               rssi_type);
	}

	/* restore state of RSSI PDs,
	 * restore state of RSSI ctrl in 2055
	 */
	phy_utils_mod_radioreg(pi, RADIO_2055_PD_CORE1_RSSI_MISC, pd_mask, pd_state[0]);
	phy_utils_mod_radioreg(pi, RADIO_2055_PD_CORE2_RSSI_MISC, pd_mask, pd_state[1]);
	if (rssi_ctrl_state[0] == RADIO_2055_NBRSSI_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_NB);
	} else if (rssi_ctrl_state[0] == RADIO_2055_WBRSSI_G1_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W1);
	} else if (rssi_ctrl_state[0] == RADIO_2055_WBRSSI_G2_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W2);
	} else {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE1, NPHY_RSSI_SEL_W2);
	}
	if (rssi_ctrl_state[1] == RADIO_2055_NBRSSI_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_NB);
	} else if (rssi_ctrl_state[1] == RADIO_2055_WBRSSI_G1_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W1);
	} else if (rssi_ctrl_state[1] == RADIO_2055_WBRSSI_G2_SEL) {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W2);
	} else {
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_CORE2, NPHY_RSSI_SEL_W2);
	}

	/* remove mimophy RSSI ctrl overrides */
	wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, rssi_type);

	/* restore the registers that were modified for switching off front end */
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, rfctrlintc_state[0]);
	phy_utils_write_radioreg(pi, RADIO_2055_PD_CORE1_RXTX, rfpdcorerxtx_state[0]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, rfctrlintc_state[1]);
	phy_utils_write_radioreg(pi, RADIO_2055_PD_CORE2_RXTX, rfpdcorerxtx_state[1]);

	/* restore classifier and clip threshold state */
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, classif_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_state);

	wlc_phy_resetcca_nphy(pi);
}

/*  values read from mac status to show an unbiased error */
/** This function adjusts the raw rssi values (in dB) of each core */
int16
wlc_phy_swrssi_compute_nphy(phy_info_t *pi, int16 *rxpwr0, int16 *rxpwr1)
{
	int16 rxpwr = 0;
	int16 C0_offset, C1_offset;
	uint16 curr_chan = CHSPEC_CHANNEL(pi->radio_chanspec);
	int32 ii = 0;
	int32 rssi = 0;
	uint8 rssi_mode = pi->sh->rssi_mode;

	phy_info_nphy_t *pi_nphy = NULL;
	pi_nphy = pi->u.pi_nphy;

	/* use min rssi_mode */
	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		pi->sh->rssi_mode = RSSI_ANT_MERGE_AVG;
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		C0_offset = pi->sromi->rssicorrnorm_core0;
		C1_offset = pi->sromi->rssicorrnorm_core1;
	} else {
		if (curr_chan <= 64) {
			C0_offset = pi->sromi->rssicorrnorm_core0_5g1;
			C1_offset = pi->sromi->rssicorrnorm_core1_5g1;
		} else if (curr_chan <= 112) {
			C0_offset = pi->sromi->rssicorrnorm_core0_5g2;
			C1_offset = pi->sromi->rssicorrnorm_core1_5g2;
		} else {
			C0_offset = pi->sromi->rssicorrnorm_core0_5g3;
			C1_offset = pi->sromi->rssicorrnorm_core1_5g3;
		}
	}
	if (pi->sh->phyrxchain == 0x1) {
		rxpwr = *rxpwr0;
		if (rxpwr > -30) {
			rxpwr +=
			((((C0_offset & 0xff00) >> 8) - ((C1_offset & 0xff00) >> 8)) >> 1);
		} else {
			rxpwr += (((C0_offset & 0xff) - (C1_offset & 0xff)) >> 1);
		}
		rxpwr += pi_nphy->noisecal_rssi_offset[0];
		/* update wlrxh rssi states */
		*rxpwr0 = rxpwr;
	} else if (pi->sh->phyrxchain == 0x2) {
		rxpwr = *rxpwr1;
		if (rxpwr > -30) {
			rxpwr +=
			((((C1_offset & 0xff00) >> 8) - ((C0_offset & 0xff00) >> 8)) >> 1);
		} else {
			rxpwr += (((C1_offset & 0xff) - (C0_offset & 0xff)) >> 1);
		}
		rxpwr += pi_nphy->noisecal_rssi_offset[1];
		/* update wlrxh rssi states */
		*rxpwr1 = rxpwr;
	} else if (pi->sh->phyrxchain == pi->sh->hw_phyrxchain) {
		if (((*rxpwr1 > -40) || (*rxpwr0 > -40)) && (ABS(*rxpwr0 - *rxpwr1) > 4)) {
			*rxpwr0 +=
			((((C0_offset & 0xff00) >> 8) - ((C1_offset & 0xff00) >> 8)) >> 1);
			*rxpwr1 +=
			((((C1_offset & 0xff00) >> 8) - ((C0_offset & 0xff00) >> 8)) >> 1);
		} else {
			*rxpwr0 += (((C0_offset & 0xff) - (C1_offset & 0xff)) >> 1);
			*rxpwr1 += (((C1_offset & 0xff) - (C0_offset & 0xff)) >> 1);
		}
		*rxpwr0 += pi_nphy->noisecal_rssi_offset[0];
		*rxpwr1 += pi_nphy->noisecal_rssi_offset[1];
		/* return rssi */
		if (pi->sh->rssi_mode == RSSI_ANT_MERGE_MAX) {
			rxpwr = (*rxpwr0 > *rxpwr1) ? *rxpwr0 : *rxpwr1;
		} else if (pi->sh->rssi_mode == RSSI_ANT_MERGE_MIN) {
			rxpwr = (*rxpwr0 < *rxpwr1) ? *rxpwr0 : *rxpwr1;
			if (rxpwr < -95)
				rxpwr = (*rxpwr0 > *rxpwr1) ? *rxpwr0 : *rxpwr1;
		} else if (pi->sh->rssi_mode == RSSI_ANT_MERGE_AVG) {
			if ((*rxpwr0 < -95) || (*rxpwr1 < -95))
				rxpwr = (*rxpwr0 > *rxpwr1) ? *rxpwr0 : *rxpwr1;
			else
				rxpwr = (*rxpwr0 + *rxpwr1) >> 1;
		}
	} else {
		ASSERT(0);
	}

	if (rxpwr < -20) /* check less than -10 to be safe */ {
		pi_nphy->intf_rssi_vals[pi_nphy->intf_rssi_window_idx ] = rxpwr;
		pi_nphy->intf_rssi_window_idx ++;
		pi_nphy->intf_rssi_window_idx %= PHY_RSSI_WINDOW_SZ;

		for (ii = 0; ii < PHY_RSSI_WINDOW_SZ; ii++) {
			rssi += pi_nphy->intf_rssi_vals[ii];
		}
		rssi /= PHY_RSSI_WINDOW_SZ;

		pi_nphy->intf_rssi_avg = (int16) rssi;

		if (pi_nphy->intf_rssi_avg >= -20) {
			/* SHOULD NEVER GET HERE */
			PHY_ERROR(("WARNING!! pi->nphy->intf_rssi_avg %d >= -20\n",
			pi_nphy->intf_rssi_avg));
			ASSERT(0);
		}
	}

	if (rxpwr < -90)
		rxpwr -= 2;

	/* restore rssi_mode */
	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		pi->sh->rssi_mode = rssi_mode;
	}

	return rxpwr;
}

void
wlc_phy_rfctrlintc_override_nphy(phy_info_t *pi, uint8 field, uint16 value,
	uint8 core_code)
{
	uint16 mask;
	uint16 val;
	uint8  core;

	/* core_code is RADIO_MIMO_CORESEL_[CORE1,CORE2,ALLRX,ALLTX,ALLRXTX] */

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		FOREACH_CORE(pi, core) {
			if (core_code == RADIO_MIMO_CORESEL_CORE1 && core == PHY_CORE_1)
				continue;
			else if (core_code == RADIO_MIMO_CORESEL_CORE2 && core == PHY_CORE_0)
				continue;

			/* enable override */
			/* For Rev7+, Fields of reg RfctrlIntc[1,2] redefined for 2057
			 * There's no single "override" bit
			 * but individual "override_[tr_sw,ext_lna,ext_pa]" bits
			 */
			if (NREV_LT(pi->pubpi.phy_rev, 7)) {
				/* REVs 3 - 6 */
				mask = NPHY_REV3_RfctrlIntc_override_MASK;
				val = 1 << NPHY_REV3_RfctrlIntc_override_SHIFT;
				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
			}

			if (field == NPHY_RfctrlIntc_override_OFF) {
				/* clear all bits */
				phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, 0);

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_utils_and_phyreg(pi, NPHY_AntSelConfig2057,
					           ~NPHY_AntSelConfig2057_AntCfg_OverrideEn_MASK);
				}

				/* force rfseq */
				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

			} else if (field == NPHY_RfctrlIntc_override_TRSW) {

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					/* PR59451: Decouple Antenna Config and TR Config in
					   Antenna siwtch control LUT.
					*/

					/* Get mask for bit 6 (tr_sw_tx_pu) & bit 7 (tr_sw_rx_pu) */
					mask = NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_MASK |
					        NPHY_REV7_RfctrlIntc_tr_sw_rx_pu_MASK;

					val = value << NPHY_REV7_RfctrlIntc_tr_sw_tx_pu_SHIFT;
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);

					/* set bit 10: override_tr_sw = 1 */
					phy_utils_or_phyreg(pi, (core == PHY_CORE_0) ?
					                    NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2,
						NPHY_REV7_RfctrlIntc_override_tr_sw_MASK);

					/* make sure ant. config bits are set to 0
					   => main antennas for both cores
					   for 2 of 3 selection diversity, will need to update
					*/
					PHY_REG_LIST_START
					PHY_REG_AND_ENTRY(NPHY, AntSelConfig2057,
						(uint16)~NPHY_AntSelConfig2057_AntCfg_Override_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_AntCfg_OverrideEn_MASK)
					PHY_REG_OR_ENTRY(NPHY, AntSelConfig2057,
						NPHY_AntSelConfig2057_Trigger_MASK)
					PHY_REG_LIST_EXECUTE(pi);
				} else {
					/* REVs 3 - 6 */
				/* set T/R switch bits */
				mask = NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw0_rx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw1_tx_pu_MASK |
					NPHY_REV3_RfctrlIntc_tr_sw1_rx_pu_MASK;
				val = value << NPHY_REV3_RfctrlIntc_tr_sw0_tx_pu_SHIFT;
				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
				/* do trigger sequencing */
				mask = NPHY_RfctrlOverride_trigger_MASK;
				val = 1 << NPHY_RfctrlOverride_trigger_SHIFT;
				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
				                     NPHY_RfctrlOverride0 :
					NPHY_RfctrlOverride1, mask, val);

				mask = (core == PHY_CORE_0) ? NPHY_REV3_RfctrlCmd_startseq0_MASK
					: NPHY_REV3_RfctrlCmd_startseq1_MASK;
				val = 1 << ((core == PHY_CORE_0) ?
					NPHY_REV3_RfctrlCmd_startseq0_SHIFT:
					NPHY_REV3_RfctrlCmd_startseq1_SHIFT);
				phy_utils_mod_phyreg(pi, NPHY_RfctrlCmd, mask, val);

				SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_RfctrlCmd) & val) != 0),
					NPHY_SPINWAIT_RFCTRLINTC_REV3_OVERRIDE);
				ASSERT((phy_utils_read_phyreg(pi, NPHY_RfctrlCmd) & val) == 0);

				mask = NPHY_RfctrlOverride_trigger_MASK;
				val = 0 << NPHY_RfctrlOverride_trigger_SHIFT;
				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
				                     NPHY_RfctrlOverride0 :
					NPHY_RfctrlOverride1, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_PA) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					/* The difference here is we are explicitly making sure
					   ext_5g_papu is 0 if it's 2g and vice versa.
					*/
					mask = NPHY_REV7_RfctrlIntc_ext_2g_papu_MASK |
					        NPHY_REV7_RfctrlIntc_ext_5g_papu_MASK;

					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_5g_papu_SHIFT;
					} else {
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_2g_papu_SHIFT;
					}

					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);

					/* set bit 12: override_ext_pa = 1 */
					phy_utils_or_phyreg(pi, (core == PHY_CORE_0) ?
					                    NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2,
						NPHY_REV7_RfctrlIntc_override_ext_pa_MASK);
				} else {
					/* REVs 3 - 6 */
				if (CHSPEC_IS5G(pi->radio_chanspec)) {
					mask = NPHY_REV3_RfctrlIntc_ext_5g_papu_MASK;
					val = value << NPHY_REV3_RfctrlIntc_ext_5g_papu_SHIFT;
				} else {
					mask = NPHY_REV3_RfctrlIntc_ext_2g_papu_MASK;
					val = value << NPHY_REV3_RfctrlIntc_ext_2g_papu_SHIFT;
				}
				phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
					NPHY_RfctrlIntc2, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_EXT_LNA_PU) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						/* override 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_MASK;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					} else {
						/* 2g */
						/* override 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_2g_pu_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_pu_MASK;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					}

					/* set ext LNA override bit */
					mask = NPHY_REV7_RfctrlIntc_override_ext_lna_MASK;
					val = 1 << NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT;
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);
				} else {
					/* REVs 3 - 6 */
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_5g_pu_SHIFT;
					} else {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_2g_pu_SHIFT;
					}
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);
				}
			} else if (field == NPHY_RfctrlIntc_override_EXT_LNA_GAIN) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						/* override 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 2g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_MASK;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					} else {
						/* 2g */
						/* override 2g lna gain */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_MASK;
						val = value <<
						        NPHY_REV7_RfctrlIntc_ext_lna_2g_gain_SHIFT;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, val);

						/* off 5g lna pu */
						mask = NPHY_REV7_RfctrlIntc_ext_lna_5g_gain_MASK;
						phy_utils_mod_phyreg(pi, (core == PHY_CORE_0)?
						            NPHY_RfctrlIntc1:NPHY_RfctrlIntc2,
						            mask, 0);
					}

					/* set ext LNA override bit */
					mask = NPHY_REV7_RfctrlIntc_override_ext_lna_MASK;
					val = 1 << NPHY_REV7_RfctrlIntc_override_ext_lna_SHIFT;
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);
				} else {
					/* REVs 3 - 6 */
					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_5g_gain_SHIFT;
					} else {
						mask = NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_MASK;
						val = value <<
						        NPHY_REV3_RfctrlIntc_ext_lna_2g_gain_SHIFT;
					}
					phy_utils_mod_phyreg(pi, (core == PHY_CORE_0) ?
					                     NPHY_RfctrlIntc1 :
						NPHY_RfctrlIntc2, mask, val);
				}
			} else {
				PHY_ERROR(("wl%d: %s: Undefined input type %d\n", pi->sh->unit,
				           __FUNCTION__, field));
			}
		}	/* for */
	} else {
		PHY_ERROR(("wl%d: %s: ERROR: This module not yet implemented for REV 2\n",
		           pi->sh->unit, __FUNCTION__));
		return;
	}
}

static void
wlc_phy_rssi_cal_nphy_rev3(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = NULL;
	uint16 classif_state;
	uint16 clip_state[NPHY_CORE_NUM];
	uint16 clip_off[NPHY_CORE_NUM] = {0xffff, 0xffff};
	int32 target_code;
	uint8  vcm, min_vcm;
	uint8  vcm_final = 0;
	uint8  result_idx, ctr;
	int32  poll_results[8][4] = {
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0},
		{0, 0, 0, 0}
	};
	int32  poll_result_core[4] = {0, 0, 0, 0};
	int32  min_d = NPHY_RSSICAL_MAXD, curr_d;
	int32  fine_digital_offset[4];
	int32  poll_results_min[4] = {0, 0, 0, 0};
	int32  min_poll;
	uint8  vcm_level_max;
	uint8  core;
	uint8  wb_cnt;
	uint8  rssi_type;
	uint16 NPHY_Rfctrlintc1_save, NPHY_Rfctrlintc2_save;
	uint16 NPHY_AfectrlOverride1_save, NPHY_AfectrlOverride2_save;
	uint16 NPHY_AfectrlCore1_save, NPHY_AfectrlCore2_save;
	uint16 NPHY_RfctrlOverride0_save, NPHY_RfctrlOverride1_save;
	uint16 NPHY_RfctrlOverrideAux0_save, NPHY_RfctrlOverrideAux1_save;
	uint16 NPHY_RfctrlCmd_save, NPHY_AntSelConfig2057_save;
	uint16 NPHY_RfctrlMiscReg1_save, NPHY_RfctrlMiscReg2_save;
	uint16 NPHY_RfctrlRSSIOTHERS1_save, NPHY_RfctrlRSSIOTHERS2_save;
	uint8 rxcore_state;
	uint16 NPHY_REV7_RfctrlOverride3_save, NPHY_REV7_RfctrlOverride4_save;
	uint16 NPHY_REV7_RfctrlOverride5_save, NPHY_REV7_RfctrlOverride6_save;
	uint16 NPHY_REV7_RfctrlMiscReg3_save, NPHY_REV7_RfctrlMiscReg4_save;
	uint16 NPHY_REV7_RfctrlMiscReg5_save, NPHY_REV7_RfctrlMiscReg6_save;

	NPHY_REV7_RfctrlOverride3_save = NPHY_REV7_RfctrlOverride4_save =
	        NPHY_REV7_RfctrlOverride5_save = NPHY_REV7_RfctrlOverride6_save =
	        NPHY_REV7_RfctrlMiscReg3_save =  NPHY_REV7_RfctrlMiscReg4_save =
	        NPHY_REV7_RfctrlMiscReg5_save = NPHY_REV7_RfctrlMiscReg6_save =
	        NPHY_AntSelConfig2057_save = 0;

	pi_nphy = pi->u.pi_nphy;
	/* SAVING STATE */

	/* save classifier and clip threshold state */
	classif_state = wlc_phy_classifier_nphy(pi, 0, 0);
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
	wlc_phy_clip_det_nphy(pi, 0, clip_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_off);

	/* saving rfctrlIntc, afectrlovr, afectrlcore, rfctrlovr,
	   rfctrlovraux, rfctrlmisc, rfctrlrssiothers regs
	*/
	NPHY_Rfctrlintc1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
	NPHY_Rfctrlintc2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
	NPHY_AfectrlOverride1_save   = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride1);
	NPHY_AfectrlOverride2_save   = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride2);
	NPHY_AfectrlCore1_save       = phy_utils_read_phyreg(pi, NPHY_AfectrlCore1);
	NPHY_AfectrlCore2_save       = phy_utils_read_phyreg(pi, NPHY_AfectrlCore2);
	NPHY_RfctrlOverride0_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride0);
	NPHY_RfctrlOverride1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride1);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		NPHY_REV7_RfctrlOverride3_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride3);
		NPHY_REV7_RfctrlOverride4_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride4);
		NPHY_REV7_RfctrlOverride5_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride5);
		NPHY_REV7_RfctrlOverride6_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride6);
		NPHY_AntSelConfig2057_save       =
		        phy_utils_read_phyreg(pi, NPHY_AntSelConfig2057);
	}
	NPHY_RfctrlOverrideAux0_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverrideAux0);
	NPHY_RfctrlOverrideAux1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlOverrideAux1);
	NPHY_RfctrlCmd_save          = phy_utils_read_phyreg(pi, NPHY_RfctrlCmd);
	NPHY_RfctrlMiscReg1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlMiscReg1);
	NPHY_RfctrlMiscReg2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlMiscReg2);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		NPHY_REV7_RfctrlMiscReg3_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg3);
		NPHY_REV7_RfctrlMiscReg4_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg4);
		NPHY_REV7_RfctrlMiscReg5_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg5);
		NPHY_REV7_RfctrlMiscReg6_save   =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg6);
	}
	NPHY_RfctrlRSSIOTHERS1_save = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS1);
	NPHY_RfctrlRSSIOTHERS2_save = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS2);

	/* Clear all bits and then set band-appropriate T/R switch to TX */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_OFF, 0,
	                                 RADIO_MIMO_CORESEL_ALLRXTX);
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 1,
	                                 RADIO_MIMO_CORESEL_ALLRXTX);

	/* power down the radio before mixer */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_rxrf_pu,
		                                     0, 0, 0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK, 0, 0, 0);
	}

	/* power up the radio after mixer */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_rx_pu,
		                                     1, 0, 0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK, 1, 0, 0);
	}

	/* Turn on rssi circuit */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else {
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rssi_nb_pu_MASK, 1, 0, 0);
	wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rssi_wb2_pu_MASK, 1, 0, 0);
	}

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK, 0, 0, 0);
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK, 1, 0, 0);
		}

	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else {
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1a_pu_MASK, 0, 0, 0);
		wlc_phy_rfctrl_override_nphy(pi,
			NPHY_REV3_RfctrlOverride_rssi_wb1g_pu_MASK, 1, 0, 0);
	}
	}

	/* Determine which cores are enabled */
	rxcore_state = wlc_phy_rxcore_getstate_nphy((wlc_phy_t *)pi);

	vcm_level_max = 8;
	/* start of nb rssi cal */
	FOREACH_CORE(pi, core) {
		/* If this Rx core is disabled, skip the calibration for this core */
		if ((rxcore_state & (1 << core)) == 0)
			continue;

		/* restore affine transform block to default -- identity-transform */
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, core == PHY_CORE_0 ?
			RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_I,
			NPHY_RSSI_SEL_NB);
		wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0, core == PHY_CORE_0 ?
			RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_Q,
			NPHY_RSSI_SEL_NB);

		/* collect RSSI polling results for both rails of both cores, for
		 * each of candidate 2056 vcm control settings
		 */
		for (vcm = 0; vcm < vcm_level_max; vcm++) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				/* set test 2057 vcm out */
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* FIXME4324 */
					/* fill up rssi cal for 4324 */
				} else {
					phy_utils_mod_radioreg(
						pi, (core == PHY_CORE_0) ?
						RADIO_2057_NB_MASTER_CORE0 :
						RADIO_2057_NB_MASTER_CORE1,
						RADIO_2057_VCM_MASK, vcm);
				}
			} else {
				/* set test 2056 vcm out */
				phy_utils_mod_radioreg(
					pi, RADIO_2056_RX_RSSI_MISC |
					((core == PHY_CORE_0) ? RADIO_2056_RX0 : RADIO_2056_RX1),
					RADIO_2056_VCM_MASK, vcm << RADIO_2056_RSSI_VCM_SHIFT);
			}

			/* sum several samples */
			wlc_phy_poll_rssi_nphy(pi, NPHY_RSSI_SEL_NB, &poll_results[vcm][0],
				NPHY_RSSICAL_NPOLL);
		}

		PHY_CAL(("\n"));
		for (vcm = 0; vcm < vcm_level_max; vcm++) {
			for (ctr = 0; ctr < 4; ctr++) {
				if (core == ctr/2)
				PHY_CAL(("wl%d: %s: %s RSSI, VCM %d; CORE %d; %s-Rail: %d\n",
					pi->sh->unit, __FUNCTION__, "NB",
					vcm, ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
					poll_results[vcm][ctr]));
			}
		}

		/* for all the values, find the closest to the target;
		 * also find the min poll value for vcm, for later sanity check
		 */
		for (result_idx = 0; result_idx < 4; result_idx++) {
			if ((core == result_idx/2) && (result_idx % 2 == 0)) {
			/* each core's I pointer */
			min_d = NPHY_RSSICAL_MAXD;
			min_vcm = 0;
			min_poll = NPHY_RSSICAL_MAXREAD * NPHY_RSSICAL_NPOLL + 1;
			for (vcm = 0; vcm < vcm_level_max; vcm++) {
				curr_d = poll_results[vcm][result_idx] *
					poll_results[vcm][result_idx] +
					poll_results[vcm][result_idx + 1] *
					poll_results[vcm][result_idx + 1];
				if (curr_d < min_d) {
					min_d = curr_d;
					min_vcm = vcm;
				}
				if (poll_results[vcm][result_idx] < min_poll) {
					min_poll = poll_results[vcm][result_idx];
				}
			}
			vcm_final = min_vcm;
			poll_results_min[result_idx] = min_poll;
			}
		}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
				PHY_CAL(("wl%d: %s: 205x %s RSSI vcm: CORE %d; %s-Rail: %d"
					", rssi: %d\n",
					pi->sh->unit, __FUNCTION__, "NB",
					ctr/2, (((ctr % 2) == 0) ? "I" : "Q"), vcm_final,
					poll_results[vcm_final][ctr]));
		}

		/* apply cal result */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* Fill up rssi cal for 4324 */
			} else {
				phy_utils_mod_radioreg(pi, (core == PHY_CORE_0) ?
					RADIO_2057_NB_MASTER_CORE0 : RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK, vcm_final);
			}
		} else {
		phy_utils_mod_radioreg(pi, RADIO_2056_RX_RSSI_MISC |
			((core == PHY_CORE_0) ? RADIO_2056_RX0 : RADIO_2056_RX1),
			RADIO_2056_VCM_MASK, vcm_final << RADIO_2056_RSSI_VCM_SHIFT);
		}

		/* remove residual bias using digital affine transform block */
		for (result_idx = 0; result_idx < 4; result_idx++) {
			if (core == result_idx/2) {
				fine_digital_offset[result_idx] = (NPHY_RSSICAL_NB_TARGET *
					NPHY_RSSICAL_NPOLL) -
					poll_results[vcm_final][result_idx];
				if (fine_digital_offset[result_idx] < 0) {
					fine_digital_offset[result_idx] =
						ABS(fine_digital_offset[result_idx]);
					fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
					fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
					fine_digital_offset[result_idx] =
						-fine_digital_offset[result_idx];
				} else {
					fine_digital_offset[result_idx] += (NPHY_RSSICAL_NPOLL/2);
					fine_digital_offset[result_idx] /= NPHY_RSSICAL_NPOLL;
				}

				/*
				 adjust final offset values by -1 if the rssi appears to be
				 stuck at "high"
				*/
				if (poll_results_min[result_idx] == NPHY_RSSICAL_MAXREAD *
					NPHY_RSSICAL_NPOLL) {
					fine_digital_offset[result_idx] = (NPHY_RSSICAL_NB_TARGET -
						NPHY_RSSICAL_MAXREAD - 1);
				}

				/* apply offsets to phy */
				wlc_phy_scale_offset_rssi_nphy(pi, 0x0,
					(int8)fine_digital_offset[result_idx],
					(result_idx/2 == 0) ? RADIO_MIMO_CORESEL_CORE1 :
					RADIO_MIMO_CORESEL_CORE2,
					(result_idx%2 == 0) ? NPHY_RAIL_I :
					NPHY_RAIL_Q,
					NPHY_RSSI_SEL_NB);
			}
		}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
			PHY_CAL(("wl%d: %s: Digital Offset: %s RSSI, CORE %d; %s-Rail: %d\n",
				pi->sh->unit, __FUNCTION__, "NB",
				ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
				(int8)fine_digital_offset[ctr]));
		}
	}

	/* start of wb1, wb2 rssi cal */
	FOREACH_CORE(pi, core) {
		/* If this Rx core is disabled, skip the calibration for this core */
		if ((rxcore_state & (1 << core)) == 0)
			continue;

		for (wb_cnt = 0; wb_cnt < 2; wb_cnt++) {
			if (wb_cnt == 0) {
				rssi_type = NPHY_RSSI_SEL_W1;
				target_code = NPHY_RSSICAL_W1_TARGET_REV3;
			} else {
				rssi_type = NPHY_RSSI_SEL_W2;
				target_code = NPHY_RSSICAL_W2_TARGET_REV3;
			}

			/* restore affine transform block to default -- identity-transform */
			/* same wlc_phy_scale_offset_rssi_nphy(...) works for both 2055 and 2056 */
			wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0,
				core == PHY_CORE_0 ? RADIO_MIMO_CORESEL_CORE1 :
				RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_I, rssi_type);
			wlc_phy_scale_offset_rssi_nphy(pi, 0x0, 0x0,
				core == PHY_CORE_0 ? RADIO_MIMO_CORESEL_CORE1 :
				RADIO_MIMO_CORESEL_CORE2, NPHY_RAIL_Q, rssi_type);

			/* collect RSSI polling results for both rails, sum several samples */
			wlc_phy_poll_rssi_nphy(pi, rssi_type, poll_result_core,
				NPHY_RSSICAL_NPOLL);

			PHY_CAL(("\n"));
				for (ctr = 0; ctr < 4; ctr++) {
				if (core == ctr/2)
					PHY_CAL(("wl%d: %s: %s RSSI; CORE %d; %s-Rail: %d\n",
						pi->sh->unit, __FUNCTION__, (rssi_type ==
						NPHY_RSSI_SEL_W1 ? "WB1" : "WB2"),
						ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
						poll_result_core[ctr]));
			}

			/* remove residual bias using digital affine transform block */
			for (result_idx = 0; result_idx < 4; result_idx++) {
				if (core == result_idx/2) {
					fine_digital_offset[result_idx] = (target_code *
						NPHY_RSSICAL_NPOLL) -
						poll_result_core[result_idx];
					if (fine_digital_offset[result_idx] < 0) {
						fine_digital_offset[result_idx] =
							ABS(fine_digital_offset[result_idx]);
						fine_digital_offset[result_idx] +=
							(NPHY_RSSICAL_NPOLL/2);
						fine_digital_offset[result_idx] /=
							NPHY_RSSICAL_NPOLL;
						fine_digital_offset[result_idx] =
							-fine_digital_offset[result_idx];
					} else {
						fine_digital_offset[result_idx] +=
							(NPHY_RSSICAL_NPOLL/2);
						fine_digital_offset[result_idx] /=
							NPHY_RSSICAL_NPOLL;
					}

					/* apply offsets to phy */
					/*
					 note: same wlc_phy_scale_offset_rssi_nphy(...) works
					 for both 2055 and 2056
					*/
					wlc_phy_scale_offset_rssi_nphy(pi, 0x0,
						(int8)fine_digital_offset[core * 2],
						(core == PHY_CORE_0) ? RADIO_MIMO_CORESEL_CORE1 :
						RADIO_MIMO_CORESEL_CORE2,
						(result_idx % 2 == 0) ? NPHY_RAIL_I :
						NPHY_RAIL_Q,
						rssi_type);
					}
				}

		PHY_CAL(("\n"));
		for (ctr = 0; ctr < 4; ctr++) {
			if (core == ctr/2)
			PHY_CAL(("wl%d: %s: Digital Offset: %s RSSI, CORE %d; %s-Rail: %d\n",
				pi->sh->unit, __FUNCTION__, (rssi_type ==
				NPHY_RSSI_SEL_W1 ? "WB1" : "WB2"),
				ctr/2, (((ctr % 2) == 0) ? "I" : "Q"),
				(int8)fine_digital_offset[ctr]));
		}
		}
	}

	/* RESTORING STATE */

	/* restoring rfctrlIntc, afectrlovr, afectrlcore, rfctrlovr,
	   rfctrlovraux, rfctrlmisc, rfctrlrssiothers regs
	*/
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1,        NPHY_Rfctrlintc1_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2,        NPHY_Rfctrlintc2_save);

	/* force rfseq */
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	/* do trigger sequencing */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride0, NPHY_RfctrlOverride_trigger_MASK,
			1 << NPHY_RfctrlOverride_trigger_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlCmd, NPHY_REV3_RfctrlCmd_startseq0_MASK,
			1 << NPHY_REV3_RfctrlCmd_startseq0_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride0, NPHY_RfctrlOverride_trigger_MASK, 0)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride1, NPHY_RfctrlOverride_trigger_MASK,
			1 << NPHY_RfctrlOverride_trigger_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlCmd, NPHY_REV3_RfctrlCmd_startseq1_MASK,
			1 << NPHY_REV3_RfctrlCmd_startseq1_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_RfctrlOverride1, NPHY_RfctrlOverride_trigger_MASK, 0)
	PHY_REG_LIST_EXECUTE(pi);

	phy_utils_write_phyreg(pi, NPHY_AfectrlOverride1,   NPHY_AfectrlOverride1_save);
	phy_utils_write_phyreg(pi, NPHY_AfectrlOverride2,   NPHY_AfectrlOverride2_save);
	phy_utils_write_phyreg(pi, NPHY_AfectrlCore1,       NPHY_AfectrlCore1_save);
	phy_utils_write_phyreg(pi, NPHY_AfectrlCore2,       NPHY_AfectrlCore2_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride0,    NPHY_RfctrlOverride0_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride1,    NPHY_RfctrlOverride1_save);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride3,
		                       NPHY_REV7_RfctrlOverride3_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride4,
		                       NPHY_REV7_RfctrlOverride4_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride5,
		                       NPHY_REV7_RfctrlOverride5_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride6,
		                       NPHY_REV7_RfctrlOverride6_save);
		phy_utils_write_phyreg(pi, NPHY_AntSelConfig2057, NPHY_AntSelConfig2057_save);
	}
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux0, NPHY_RfctrlOverrideAux0_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux1, NPHY_RfctrlOverrideAux1_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlCmd,          NPHY_RfctrlCmd_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg1,     NPHY_RfctrlMiscReg1_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg2,     NPHY_RfctrlMiscReg2_save);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg3, NPHY_REV7_RfctrlMiscReg3_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg4, NPHY_REV7_RfctrlMiscReg4_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg5, NPHY_REV7_RfctrlMiscReg5_save);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg6, NPHY_REV7_RfctrlMiscReg6_save);
	}
	phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS1,  NPHY_RfctrlRSSIOTHERS1_save);
	phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS2,  NPHY_RfctrlRSSIOTHERS2_save);

	/* Save RSSI calibration values in the cache. This will allow us to restore
	   the band-specific RSSI cal values in wlc_nphy_init() without actually
	   doing the calibration
	*/
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0] =
			        phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE0);
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1] =
			        phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE1);
		} else {
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0] =
		    phy_utils_read_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1] =
		    phy_utils_read_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
		}

		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[0] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[1] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[2] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[3] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[4] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[5] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[6] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[7] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[8] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[9] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[10]=
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[11] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY);

		pi_nphy->nphy_rssical_chanspec_2G = pi->radio_chanspec;
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0] =
			        phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE0);
			pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1] =
			        phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE1);
	} else {
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0] =
		    phy_utils_read_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
		pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1] =
		    phy_utils_read_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
		}

		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[0] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[1] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[2] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[3] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[4] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[5] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[6] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[7] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[8] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[9] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[10] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY);
		pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[11] =
		    phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY);

		pi_nphy->nphy_rssical_chanspec_5G = pi->radio_chanspec;
	}

	/* restore classifier and clip threshold state */
	wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, classif_state);
	wlc_phy_clip_det_nphy(pi, 1, clip_state);
}

static void
wlc_phy_restore_rssical_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ASSERT(NREV_GE(pi->pubpi.phy_rev, 3));

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (pi_nphy->nphy_rssical_chanspec_2G == 0)
			return;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up details for 20671 radio */
			} else {
				phy_utils_mod_radioreg(
					pi, RADIO_2057_NB_MASTER_CORE0,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0]);
				phy_utils_mod_radioreg(
					pi, RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1]);
				}
		} else {
		phy_utils_mod_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[0]);
		phy_utils_mod_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_2G[1]);
		}

		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[0]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[1]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[2]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[3]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[4]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[5]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[6]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[7]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[8]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[9]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[10]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_2G[11]);

	} else {
		if (pi_nphy->nphy_rssical_chanspec_5G == 0)
			return;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* FIXME4324 */
				/* fill up details for 20671 radio */
			} else {
				phy_utils_mod_radioreg(
					pi, RADIO_2057_NB_MASTER_CORE0,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0]);
				phy_utils_mod_radioreg(
					pi, RADIO_2057_NB_MASTER_CORE1,
					RADIO_2057_VCM_MASK,
					pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1]);
			}
		} else {
		phy_utils_mod_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[0]);
		phy_utils_mod_radioreg(pi, RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1,
		    RADIO_2056_VCM_MASK, pi_nphy->nphy_rssical_cache.rssical_radio_regs_5G[1]);
		}

		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[0]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[1]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[2]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[3]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[4]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[5]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[6]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[7]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[8]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[9]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[10]);
		phy_utils_write_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY,
		    pi_nphy->nphy_rssical_cache.rssical_phyregs_5G[11]);
	}
}

static uint16
wlc_phy_gen_load_samples_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val, uint8 dac_test_mode)
{
	uint8 phy_bw, is_phybw40;
	uint16 num_samps, t, spur;
	math_fixed theta = 0, rot = 0;
	uint32 tbl_len;
/* to save memory on dongle builds (43237) using resolution of 500KHz
 * and cint16 instead of unnecessary cint32
 */
#ifdef DONGLEBUILD
	uint32* tone_buf_pack = NULL;
	math_cint32 data_buf;
#else
	math_cint32* tone_buf = NULL;
#endif // endif
	/* check phy_bw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	phy_bw     = (is_phybw40 == 1)? 40 : 20;
#ifdef DONGLEBUILD
	tbl_len    = (phy_bw << 2);
#else
	tbl_len    = (phy_bw << 3);
#endif // endif

	if (dac_test_mode == 1) {
	        spur = phy_utils_read_phyreg(pi, NPHY_BBConfig);
		spur = (spur >> NPHY_BBConfig_resample_clk160_SHIFT) & 1;
		phy_bw = (spur == 1)? 82 : 80;
		phy_bw = (is_phybw40 == 1)? (phy_bw << 1): phy_bw;

		/* use smaller num_samps to prevent overflow the buffer length */
		tbl_len   = (phy_bw << 1);
	}

	/* allocate buffer */
#ifdef DONGLEBUILD
	if ((tone_buf_pack = (uint32 *)MALLOC(pi->sh->osh, sizeof(uint32) * tbl_len)) == NULL) {
#else
	if ((tone_buf = MALLOC(pi->sh->osh, sizeof(math_cint32) * tbl_len)) == NULL) {
#endif // endif
		PHY_ERROR(("wl%d: %s: out of memory, malloced %d bytes\n", pi->sh->unit,
		          __FUNCTION__, MALLOCED(pi->sh->osh)));
		return 0;
	}

	/* set up params to generate tone */
	num_samps  = (uint16)tbl_len;
	rot = FIXED((f_kHz * 36)/phy_bw) / 100; /* 2*pi*f/bw/1000  Note: f in KHz */
	theta = 0;			/* start angle 0 */

	/* tone freq = f_c MHz ; phy_bw = phy_bw MHz ; # samples = phy_bw (1us) ; max_val = 151 */
	/* TCL: set tone_buff [mimophy_gen_tone $f_c $phy_bw $phy_bw $max_val] */
	for (t = 0; t < num_samps; t++) {
		/* compute phasor */
#ifdef DONGLEBUILD
		phy_utils_cordic(theta, &data_buf);
#else
		phy_utils_cordic(theta, &tone_buf[t]);
#endif // endif
		/* update rotation angle */
		theta += rot;
		/* produce sample values for play buffer */
#ifdef DONGLEBUILD
		data_buf.q = (int32)FLOAT(data_buf.q * max_val);
		data_buf.i = (int32)FLOAT(data_buf.i * max_val);
		tone_buf_pack[t] = ((((unsigned int)data_buf.i) & 0x3ff) << 10) |
		        (((unsigned int)data_buf.q) & 0x3ff);
#else
		tone_buf[t].q = (int32)FLOAT(tone_buf[t].q * max_val);
		tone_buf[t].i = (int32)FLOAT(tone_buf[t].i * max_val);
#endif // endif
	}

	/* load sample table */
#ifdef DONGLEBUILD
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SAMPLEPLAY, num_samps, 0, 32, tone_buf_pack);
#else
	wlc_phy_loadsampletable_nphy(pi, tone_buf, num_samps);
#endif // endif

#ifdef DONGLEBUILD
	if (tone_buf_pack != NULL)
		MFREE(pi->sh->osh, tone_buf_pack, sizeof(uint32) * tbl_len);
#else
	if (tone_buf != NULL)
		MFREE(pi->sh->osh, tone_buf, sizeof(math_cint32) * tbl_len);
#endif // endif
	return num_samps;
}

int
wlc_phy_tx_tone_nphy(phy_info_t *pi, uint32 f_kHz, uint16 max_val, uint8 iqmode,
                     uint8 dac_test_mode, bool modify_bbmult)
{
	uint16 num_samps;
	uint16 loops = 0xffff;
	uint16 wait = 0;

	/* Generate the samples of the tone and load it into the playback buffer */
	if ((num_samps = wlc_phy_gen_load_samples_nphy(pi, f_kHz, max_val, dac_test_mode)) == 0) {
		return BCME_ERROR;
	}

	/* Now, play the samples */
	wlc_phy_runsamples_nphy(pi, num_samps, loops, wait, iqmode, dac_test_mode, modify_bbmult);

	return BCME_OK;
}

#ifndef DONGLEBUILD
static void
wlc_phy_loadsampletable_nphy(phy_info_t *pi, math_cint32 *tone_buf, uint16 num_samps)
{
	uint16 t;
	uint32* data_buf = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* allocate buffer */
	if ((data_buf = (uint32 *)MALLOC(pi->sh->osh, sizeof(uint32) * num_samps)) == NULL) {
		PHY_ERROR(("wl%d: %s: out of memory, malloced %d bytes\n", pi->sh->unit,
		          __FUNCTION__, MALLOCED(pi->sh->osh)));
		return;
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* load samples into sample play buffer
	 * TCL: mimophy_load_sample_table $tone_buff
	 * TCL: set curr_samp_20bit [hexpr ($curr_samp_i << 10) | $curr_samp_q]
	 * mimophy_write_table sampleplaytbl $curr_samp_20bit $ctr
	 */
	for (t = 0; t < num_samps; t++) {
		data_buf[t] = ((((unsigned int)tone_buf[t].i) & 0x3ff) << 10) |
		        (((unsigned int)tone_buf[t].q) & 0x3ff);
	}
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SAMPLEPLAY, num_samps, 0, 32, data_buf);

	if (data_buf != NULL)
		MFREE(pi->sh->osh, data_buf, sizeof(uint32) * num_samps);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}
#endif /* Code has been optimized for dongle builds to save memory */

static void
wlc_phy_runsamples_nphy(phy_info_t *pi, uint16 num_samps, uint16 loops, uint16 wait, uint8 iqmode,
                        uint8 dac_test_mode, bool modify_bbmult)
{
	uint16 bb_mult;
	uint8 phy_bw, sample_cmd;
	uint16 orig_RfseqCoreActv;
	uint16 lpf_bw_ctl_override3, lpf_bw_ctl_override4, lpf_bw_ctl_miscreg3, lpf_bw_ctl_miscreg4;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check phy_bw */
	phy_bw = 20;
	if (CHSPEC_IS40(pi->radio_chanspec))
		phy_bw = 40;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Check if the lpf_bw_ctl override has already been set before calling Sample Play.
		 * If the override has been set before calling Sample Play, then the override
		 * should not be overwritten by the Sample Play function.
		 */
		lpf_bw_ctl_override3 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride3) &
		        NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK;
		lpf_bw_ctl_override4 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride4) &
		        NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK;
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			lpf_bw_ctl_override3 =
			        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride3) &
			        NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK;
			lpf_bw_ctl_override4 =
			        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride4) &
			        NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK;
		}
		if (lpf_bw_ctl_override3 | lpf_bw_ctl_override4) {
			lpf_bw_ctl_miscreg3 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg3) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			lpf_bw_ctl_miscreg4 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg4) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				lpf_bw_ctl_miscreg3 =
				        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg3) &
				        NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_MASK;
				lpf_bw_ctl_miscreg4 =
				        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg4) &
				        NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_MASK;
			}
			PHY_INFORM(("wl%d: %s: Analog LPF BW override via lpf_bw_ctl is already set"
			           "- core 0:"
			           "Ovr=%d, Val=%d, core 1: Ovr=%d, Val=%d. Not overriding inside "
			           "Sample Play proc.\n", pi->sh->unit, __FUNCTION__,
			           lpf_bw_ctl_override3, lpf_bw_ctl_miscreg3,
			           lpf_bw_ctl_override4, lpf_bw_ctl_miscreg4));
			BCM_REFERENCE(lpf_bw_ctl_miscreg3);
			BCM_REFERENCE(lpf_bw_ctl_miscreg4);
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
					wlc_phy_read_lpf_bw_ctl_nphy(pi, 0),
					0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			} else {
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
					wlc_phy_read_lpf_bw_ctl_nphy(pi, 0), 0, 0,
					NPHY_REV7_RFCTRLOVERRIDE_ID1);
			}
			/* Set the flag to indicate that the LPF BW override was set inside
			 * the sample play function
			 */
			pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = TRUE;

			lpf_bw_ctl_miscreg3 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg3) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			lpf_bw_ctl_miscreg4 = phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg4) &
			        NPHY_REV7_RfctrlMiscReg_lpf_bw_ctl_MASK;
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				lpf_bw_ctl_miscreg3 =
				        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg3) &
				        NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_MASK;
				lpf_bw_ctl_miscreg4 =
				        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlMiscReg4) &
				        NPHY_REV19_RfctrlMiscReg_lpf_bw_ctl_MASK;
			}
			PHY_INFORM(("wl%d: %s: Setting the Analog LPF BW override via lpf_bw_ctl"
			           "in the Sample Play function."
			           "core 0: Ovr=%d, Val=%d, core 1: Ovr=%d, Val=%d.\n",
			           pi->sh->unit, __FUNCTION__,
			           lpf_bw_ctl_override3, lpf_bw_ctl_miscreg3, lpf_bw_ctl_override4,
			           lpf_bw_ctl_miscreg4));
		}
	}

	/* if nphy_bb_mult_save does not exist, save current bb_mult */
	if ((pi_nphy->nphy_bb_mult_save & BB_MULT_VALID_MASK) == 0) {
		/* save does not exist, save current bb_mult value */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);
		pi_nphy->nphy_bb_mult_save = BB_MULT_VALID_MASK | (bb_mult & BB_MULT_MASK);
	}

	/* set samp_play -> DAC_out loss to 0dB by setting bb_mult (2.6 format) to
	 * 100/64 for bw = 20MHz
	 *  71/64 for bw = 40Mhz
	 * mimophy_write_table iqloCaltbl [expr (val<<8)+val] 87
	 */
	if (modify_bbmult) {
		bb_mult = (phy_bw == 20) ? 100 : 71; /* sqrt(2) difference */
		bb_mult = (bb_mult<<8)+bb_mult;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);
	}

	/* play full buffer continuously without waiting and not in iqcal_mode */
	/* TCL: mimophy_run_samples [llength $tone_buff] 0xffff 0 0 */
	phy_utils_write_phyreg(pi, NPHY_sampleDepthCount, num_samps-1);

	if (loops != 0xffff) {
		phy_utils_write_phyreg(pi, NPHY_sampleLoopCount, loops - 1);
	} else {
		phy_utils_write_phyreg(pi, NPHY_sampleLoopCount, loops);
	}
	phy_utils_write_phyreg(pi, NPHY_sampleWaitCount, wait);

	/* set mimophyreg(RfseqMode.CoreActv_override) 1 */
	orig_RfseqCoreActv = phy_utils_read_phyreg(pi, NPHY_RfseqMode);
	phy_utils_or_phyreg(pi, NPHY_RfseqMode, NPHY_RfseqMode_CoreActv_override);
	if (iqmode) {
		PHY_REG_LIST_START
			/* set regVal [set mimophyreg(iqloCalCmdGctl)] */
			/* set mimophyreg(iqloCalCmdGctl)
			 * [hexpr $regVal & 0x3FFF] ;# Clear iqlo_cal_en
			 */
			PHY_REG_AND_ENTRY(NPHY, iqloCalCmdGctl, 0x7FFF)
			/* set mimophyreg(iqloCalCmdGctl)
			 * [hexpr $regVal | 0x8000] ;# Set iqlo_cal_en
			 */
			PHY_REG_OR_ENTRY(NPHY, iqloCalCmdGctl, 0x8000)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		/* set mimophyreg(sampleCmd) 0x1 */
		sample_cmd = (dac_test_mode == 1)? 0x5: 0x1;
		phy_utils_write_phyreg(pi,  NPHY_sampleCmd, sample_cmd);
	}

	/* Wait till the Rx2Tx sequencing is done */
	SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_RfseqStatus) & 0x1) == 1),
		NPHY_SPINWAIT_RUNSAMPLES_RFSEQ_STATUS);

	ASSERT(!((phy_utils_read_phyreg(pi, NPHY_RfseqStatus) & 0x1) == 1));
	/* restore mimophyreg(RfseqMode.CoreActv_override) */
	phy_utils_write_phyreg(pi, NPHY_RfseqMode, orig_RfseqCoreActv);

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_stopplayback_nphy(phy_info_t *pi)
{
	uint16 playback_status;
	uint16 bb_mult;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check status register */
	playback_status = phy_utils_read_phyreg(pi, NPHY_sampleStatus);
	if (playback_status & 0x1) {
		phy_utils_or_phyreg(pi, NPHY_sampleCmd, NPHY_sampleCmd_STOP);
	} else if (playback_status & 0x2) {
		/* bug in TCL */
		phy_utils_and_phyreg(pi, NPHY_iqloCalCmdGctl,
		                     (uint16)~NPHY_iqloCalCmdGctl_IQLO_CAL_EN);
	} else {
		PHY_CAL(("wlc_phy_stopplayback_nphy: already disabled\n"));
	}
	/* disable the dac_test mode */
	phy_utils_and_phyreg(pi, NPHY_sampleCmd, (uint16) ~NPHY_sampleCmd_DacTestMode_MASK);

	/* if nphy_bb_mult_save does exist, restore bb_mult and
	 * undef nphy_bb_mult_save
	 */
	if ((pi_nphy->nphy_bb_mult_save & BB_MULT_VALID_MASK) != 0) {
		/* restore bb_mult */
		bb_mult = pi_nphy->nphy_bb_mult_save & BB_MULT_MASK;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &bb_mult);

		/* and undef nphy_bb_mult_save */
		pi_nphy->nphy_bb_mult_save = 0;
	}

	/* PR 75918: Remove the Analog Tx LPF BW override if it was set in
	 * function wlc_phy_runsamples_nphy() for REVs >= 7
	 */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr) {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
				0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
				pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = FALSE;
			pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = FALSE;
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			pi_nphy->nphy_sample_play_lpf_bw_ctl_ovr = FALSE;
			PHY_INFORM(("wl%d: %s: Clearing the Analog LPF BW override that was set"
			           "in the Sample Play function.", pi->sh->unit, __FUNCTION__));
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_get_tx_gain_nphy(phy_info_t *pi, nphy_txgains_t *target_gain)
{
	uint16 base_idx[NPHY_CORE_NUM], curr_gain[NPHY_CORE_NUM];
	uint8 core_no;
	uint32 *tx_pwrctrl_tbl = NULL;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	uint16 curr_gains_0[NPHY_CORE_NUM];
	uint16 curr_gains_1[NPHY_CORE_NUM];
	uint16 curr_gains_2[NPHY_CORE_NUM];
	uint32 curr_gains_3[NPHY_CORE_NUM];

	if (pi->nphy_txpwrctrl == PHY_TPC_HW_OFF) {
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		/* read current tx gain from RFSeq table and use as target_gain */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, curr_gain);

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, curr_gains_0);
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x112, 16, curr_gains_1);
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, curr_gains_2);
			FOREACH_CORE(pi, core_no) {
				curr_gains_3[core_no] = (((uint32)(curr_gains_1[core_no] << 16) &
					0xffff0000) | curr_gains_0[core_no]);
			}
		}

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

		/* extract gain values */
		FOREACH_CORE(pi, core_no) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					target_gain->ipa[core_no]  = (uint16)
						(curr_gains_3[core_no] & 0xFF);
					target_gain->pad[core_no]  = (uint16)
						((curr_gains_3[core_no] & 0xFF00) >> 8);
					target_gain->pga[core_no]  = (uint16)
						((curr_gains_3[core_no] & 0xFF0000) >> 16);
					target_gain->txgm[core_no] = (uint16)
						((curr_gains_3[core_no] & 0xFF000000) >> 24);
					target_gain->txlpf[core_no] = (uint16)
						(curr_gains_2[core_no] & 0x000F);
				} else {
					target_gain->ipa[core_no]  = curr_gain[core_no] & 0x0007;
					target_gain->pad[core_no]  = ((curr_gain[core_no] & 0x00F8)
									>> 3);
					target_gain->pga[core_no]  = ((curr_gain[core_no] & 0x0F00)
									>> 8);
					target_gain->txgm[core_no] = ((curr_gain[core_no] & 0x7000)
									>> 12);
					target_gain->txlpf[core_no] = ((curr_gain[core_no] & 0x8000)
									>> 15);
				}
			} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				target_gain->ipa[core_no]  = curr_gain[core_no] & 0x000F;
				target_gain->pad[core_no]  = ((curr_gain[core_no] & 0x00F0) >> 4);
				target_gain->pga[core_no]  = ((curr_gain[core_no] & 0x0F00) >> 8);
				target_gain->txgm[core_no] = ((curr_gain[core_no] & 0x7000) >> 12);
				target_gain->txlpf[core_no] = 0x0000;
			} else {
				target_gain->ipa[core_no]  = curr_gain[core_no] & 0x0003;
				target_gain->pad[core_no]  = ((curr_gain[core_no] & 0x000C) >> 2);
				target_gain->pga[core_no]  = ((curr_gain[core_no] & 0x0070) >> 4);
				target_gain->txgm[core_no] = ((curr_gain[core_no] & 0x0380) >> 7);
				target_gain->txlpf[core_no] = 0x0000;
			}
		}
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* Need to extract just 7 bits not 9 - Critical TBD */
			base_idx[0] = (phy_utils_read_phyreg(pi, NPHY_REV19_Core0TxPwrCtrlStatus2) &
				NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_MASK)
				>> ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
			base_idx[1] = (phy_utils_read_phyreg(pi, NPHY_REV19_Core1TxPwrCtrlStatus2) &
				NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_MASK)
				>> ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
		} else {
			base_idx[0] =
			        (phy_utils_read_phyreg(pi, NPHY_Core0TxPwrCtrlStatus) >> 8) & 0x7f;
			base_idx[1] =
			        (phy_utils_read_phyreg(pi, NPHY_Core1TxPwrCtrlStatus) >> 8) & 0x7f;
		}
		FOREACH_CORE(pi, core_no) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				/* FIXME4324 TBD - critical */
				if (PHY_IPA(pi)) {
					tx_pwrctrl_tbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
				} else {
					tx_pwrctrl_tbl = wlc_phy_get_epa_gaintbl_nphy(pi);
				}
				if NREV_GE(pi->pubpi.phy_rev, 7) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						target_gain->ipa[core_no]  =
						        (tx_pwrctrl_tbl[base_idx[core_no]] &
							0xFF);
						target_gain->pad[core_no] =
						        ((tx_pwrctrl_tbl[base_idx[core_no]] &
							0xFF00) >> 8);
						target_gain->pga[core_no] =
						        ((tx_pwrctrl_tbl[base_idx[core_no]] &
							0xFF0000) >> 16);
						target_gain->txgm[core_no] =
						        ((tx_pwrctrl_tbl[base_idx[core_no]] &
							0xFF000000) >> 24);
						/* lpf could be read from rfseq table for 4324 */
						/* lpf not part of gain tbale in 4324 */
						wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
						2, 0x116, 16, curr_gains_2);
						target_gain->txlpf[core_no] =
						(curr_gains_2[core_no] & 0x000F);

					} else  {
						target_gain->ipa[core_no]  =
						(tx_pwrctrl_tbl[base_idx[core_no]] >> 16) & 0x7;
						target_gain->pad[core_no] =
						(tx_pwrctrl_tbl[base_idx[core_no]] >> 19) & 0x1f;
						target_gain->pga[core_no] =
						(tx_pwrctrl_tbl[base_idx[core_no]] >> 24) & 0xf;
						target_gain->txgm[core_no] =
						(tx_pwrctrl_tbl[base_idx[core_no]] >> 28) & 0x7;
						target_gain->txlpf[core_no] =
						(tx_pwrctrl_tbl[base_idx[core_no]] >> 31) & 0x1;
					}
				} else {
					target_gain->ipa[core_no]  =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 16) & 0xf;
					target_gain->pad[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 20) & 0xf;
					target_gain->pga[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 24) & 0xf;
					target_gain->txgm[core_no] =
					        (tx_pwrctrl_tbl[base_idx[core_no]] >> 28) & 0x7;
					target_gain->txlpf[core_no] = 0x0000;
				}
			} else {
				target_gain->ipa[core_no]  =
					(nphy_tpc_txgain[base_idx[core_no]] >> 16) & 0x3;
				target_gain->pad[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 18) & 0x3;
				target_gain->pga[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 20) & 0x7;
				target_gain->txgm[core_no] =
					(nphy_tpc_txgain[base_idx[core_no]] >> 23) & 0x7;
				target_gain->txlpf[core_no] = 0x0000;
			}
		}
	}
}

static void
wlc_phy_iqcal_gainparams_nphy(phy_info_t *pi, uint16 core_no, nphy_txgains_t target_gain,
                              nphy_iqcal_params_t *params)
{
	uint8 k;
	int idx;
	uint16 gain_index;
	uint8 band_idx = (CHSPEC_IS5G(pi->radio_chanspec) ? 1 : 0);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* FIXME: For nphy rev3 we are currently using the same gain
		   as the current Tx gain for TX IQ/LO cal and hard-coded
		   correlation values
		*/
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			params->txlpf = target_gain.txlpf[core_no];
		}
		params->txgm = target_gain.txgm[core_no];
		params->pga  = target_gain.pga[core_no];
		params->pad  = target_gain.pad[core_no];
		params->ipa  = target_gain.ipa[core_no];
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				params->cal_gain = (params->pad << 8 | params->ipa);
				params->cal_gain1 = (params->txgm << 8 | params->pga);
			} else {
				params->cal_gain = ((params->txlpf << 15) | (params->txgm << 12) |
				(params->pga << 8) | (params->pad << 3) |
				(params->ipa));
			}
		} else {
			params->cal_gain = ((params->txgm << 12) | (params->pga << 8) |
			                    (params->pad << 4) | (params->ipa));
		}
		params->ncorr[0] = 0x79;
		params->ncorr[1] = 0x79;
		params->ncorr[2] = 0x79;
		params->ncorr[3] = 0x79;
		params->ncorr[4] = 0x79;
	} else {
		/* compute gain_index */
		gain_index = ((target_gain.pad[core_no] << 0) |
			(target_gain.pga[core_no] << 4) | (target_gain.txgm[core_no] << 8));

		/* search table for gain_index */
		idx = -1;
		for (k = 0; k < NPHY_IQCAL_NUMGAINS; k++) {
			if (tbl_iqcal_gainparams_nphy[band_idx][k][0] == gain_index) {
				idx = k;
				break;
			}
		}

		/* if gain index is not in table, assert and bail out */
		if (idx == -1) {
			PHY_ERROR(("wl%d: %s: gain_index %d not in tbl_iqcal_gainparams_nphy\n",
				pi->sh->unit, __FUNCTION__, gain_index));
			ASSERT(idx != -1);
			return;
		}

		/* read table row and assign gain values */
		params->txgm = tbl_iqcal_gainparams_nphy[band_idx][idx][1];
		params->pga  = tbl_iqcal_gainparams_nphy[band_idx][idx][2];
		params->pad  = tbl_iqcal_gainparams_nphy[band_idx][idx][3];
		params->cal_gain = ((params->txgm << 7) | (params->pga << 4) |
			(params->pad << 2));
		params->ncorr[0] = tbl_iqcal_gainparams_nphy[band_idx][idx][4];
		params->ncorr[1] = tbl_iqcal_gainparams_nphy[band_idx][idx][5];
		params->ncorr[2] = tbl_iqcal_gainparams_nphy[band_idx][idx][6];
		params->ncorr[3] = tbl_iqcal_gainparams_nphy[band_idx][idx][7];
	}
}

static void
wlc_phy_txcal_radio_setup_nphy(phy_info_t *pi)
{
	uint16 jtag_core, core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Put the stream of read/write regs into a data driven loop. */

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_rev3_setup_rfiqcal_mux(pi, 1, 1, 1);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* set 2057 into iq/lo cal state */
		FOREACH_CORE(pi, core) {
			/* First save the radio registers that will be modified */
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4] = 0;

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX);

			/* 2057 rev5 (5357a0) is 2.4G only radio
			 * REV8 FIXME: Should be replaced with condition on ABAND_PRESENT flag
			 */
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6] =
				        READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1);

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x0a);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0x43);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0x55);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x00);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0x00);
				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
					                 0x4);
					if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
						/* enable A-band PAD tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
						                 0x31);
					} else {
						/* enable A-band INTPA tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
						                 0x21);
					}
				}
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x00);
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x06);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0x43);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0x55);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x00);
				/* 2057 rev5 (5357a0) is 2.4G only radio
				 * REV8 FIXME: Should be replaced with condition on
				 * ABAND_PRESENT flag
				 */
				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA, 0x00);
				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
					                 0x06);
					if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
						/* enable G-band PAD tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
						                 0x31);
					} else {
						/* enable G-band INTPA tapoff */
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
						                 0x21);
					}
				}
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x00);
			}
		} /* for */
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* set 2056 into iq/lo cal state */
		FOREACH_CORE(pi, core) {
			jtag_core = (core == PHY_CORE_0)? RADIO_2056_TX0 : RADIO_2056_TX1;

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0] =
				phy_utils_read_radioreg(pi,
			                                RADIO_2056_TX_TX_SSI_MASTER | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSIA | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSIG | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 9] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core);

			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 10] =
				phy_utils_read_radioreg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core);

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TX_SSI_MASTER | jtag_core, 0x0a);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_IQCAL_VCM_HG | jtag_core, 0x40);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_IQCAL_IDAC | jtag_core, 0x55);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_VCM | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TX_AMP_DET | jtag_core, 0x00);

				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TX_SSI_MUX | jtag_core, 0x4);
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TSSIA | jtag_core, 0x1);
				} else {
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TX_SSI_MUX | jtag_core, 0x00);
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TSSIA | jtag_core, 0x2f);
				}
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSIG | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC1 | jtag_core, 0x00);

				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC2 | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC3 | jtag_core, 0x00);
			} else {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TX_SSI_MASTER | jtag_core, 0x06);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_IQCAL_VCM_HG | jtag_core, 0x40);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_IQCAL_IDAC | jtag_core, 0x55);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_VCM | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TX_AMP_DET | jtag_core, 0x00);
				phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSIA | jtag_core, 0x00);

				if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
					/* INTPA txiq cal */
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TX_SSI_MUX | jtag_core, 0x06);
					if (NREV_LT(pi->pubpi.phy_rev, 5)) {
						/* Enable G-band IPA tap off (4322A1/43221) */
						phy_utils_write_radioreg(pi,
						    RADIO_2056_TX_TSSIG | jtag_core, 0x11);
					} else {
						/* enable G-band PAD tapoff */
						phy_utils_write_radioreg(pi,
						    RADIO_2056_TX_TSSIG | jtag_core, 0x1);
					}
				} else {
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TX_SSI_MUX | jtag_core, 0x00);
					phy_utils_write_radioreg(pi,
					        RADIO_2056_TX_TSSIG | jtag_core, 0x20);
				}

				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC1 | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC2 | jtag_core, 0x00);
				phy_utils_write_radioreg(pi,
				        RADIO_2056_TX_TSSI_MISC3 | jtag_core, 0x00);
			}
		} /* for */
	} else {
		/* set 2055 into iq/lo cal state */
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL1);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL1, 0x29);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL2);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL2, 0x54);

		pi_nphy->tx_rx_cal_radio_saveregs[2] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL1);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL1, 0x29);
		pi_nphy->tx_rx_cal_radio_saveregs[3] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL2);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL2, 0x54);

		pi_nphy->tx_rx_cal_radio_saveregs[4] =
			phy_utils_read_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE1);
		pi_nphy->tx_rx_cal_radio_saveregs[5] =
			phy_utils_read_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE2);

		if ((phy_utils_read_phyreg(pi, NPHY_BandControl) &
		     NPHY_BandControl_currentBand) ==	0) {
			/* switch pow detect muxes for 2.4 GHz EnvDet */
			phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE1, 0x04);
			phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE2, 0x04);
		} else {
			/* switch pow detect muxes for 5 GHz EnvDet */
			phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE1, 0x20);
			phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE2, 0x20);
		}

		if (NREV_LT(pi->pubpi.phy_rev, 2)) {
			/* use "coarse" mode for ci/cq LOFT iDACs in 4321_A0/1 (rev0,1) */
			phy_utils_or_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0x20);
			phy_utils_or_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0x20);
		} else {
			/* use "fine" mode for ci/cq LOFT iDACs in 4321 B0 and beyond */
			phy_utils_and_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0xdf);
			phy_utils_and_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0xdf);
		}
	}
}

static void
wlc_phy_txcal_radio_cleanup_nphy(phy_info_t *pi)
{
	uint16 jtag_core, core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Put the stream of read/write regs into a data driven loop. */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG1_CORE0,
			pi_nphy->tx_rx_cal_radio_saveregs_rev19[0]);
		phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG1_CORE1,
			pi_nphy->tx_rx_cal_radio_saveregs_rev19[1]);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		FOREACH_CORE(pi, core) {

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5]);

			/* 2057 rev5 (5357a0) is 2.4G only radio
			 * REV8 FIXME: Should be replaced with condition on
			 * ABAND_PRESENT flag
			 */
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
				                 pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7]);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8]);
		} /* for */
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		FOREACH_CORE(pi, core) {
			jtag_core = (core == PHY_CORE_0)? RADIO_2056_TX0 : RADIO_2056_TX1;

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MASTER | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 0]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_IQCAL_VCM_HG | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 1]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_IQCAL_IDAC | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 2]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSI_VCM | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 3]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_AMP_DET | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 4]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 5]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSIA | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 6]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSIG | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 7]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSI_MISC1 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 8]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSI_MISC2 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 9]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TSSI_MISC3 | jtag_core,
			pi_nphy->tx_rx_cal_radio_saveregs[(core*11) + 10]);
		} /* for */
	} else {
		/* Clean up the 2055 */
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL1,
		pi_nphy->tx_rx_cal_radio_saveregs[0]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TXRF_IQCAL2,
		pi_nphy->tx_rx_cal_radio_saveregs[1]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL1,
		pi_nphy->tx_rx_cal_radio_saveregs[2]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TXRF_IQCAL2,
		pi_nphy->tx_rx_cal_radio_saveregs[3]);
		phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE1,
		pi_nphy->tx_rx_cal_radio_saveregs[4]);
		phy_utils_write_radioreg(pi, RADIO_2055_PWRDET_RXTX_CORE2,
		pi_nphy->tx_rx_cal_radio_saveregs[5]);
	}
}

static void
wlc_phy_txcal_physetup_nphy(phy_info_t *pi)
{
	uint16 val, mask;
	bool set_core0_trsw2r = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* XXX On Apple X21 (43224HM boards), Ant 0 is shared between WLAN and BT.
		* On these boards, set the T/R switch for Core 0 to T position while
		* doing pre-calibration Tx gainctrl and TX IQ calibration. Setting,
		* the T/R switch to R position causes RF energy to reflect back into
		* the chip and it gives bad TSSI readings and also corrupts the signal
		* going into the TX IQ cal envelope detector
		*/
		if ((pi->sh->boardtype == BCM943224X21) ||
		    pi->sh->boardtype == BCM943224X21_FCC) {
			set_core0_trsw2r = FALSE;
		}

		pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_utils_read_phyreg(pi, NPHY_AfectrlCore1);
		pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_utils_read_phyreg(pi, NPHY_AfectrlCore2);

		mask = (NPHY_REV3_AfectrlCore_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlCore_rssi_select_q_MASK);
		val = (0x2 << NPHY_REV3_AfectrlCore_rssi_select_i_SHIFT);
		val |= (0x2 << NPHY_REV3_AfectrlCore_rssi_select_q_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1, mask, val);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2, mask, val);

		val = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride1);
		pi_nphy->tx_rx_cal_phy_saveregs[2] = val;
		val = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride2);
		pi_nphy->tx_rx_cal_phy_saveregs[3] = val;

		/* Save registers before implementing the lowpower ADC mode */
		if (CHIPID_4324X_EPA_FAMILY(pi) || CHIPID_4324X_MEDIA_FAMILY(pi)) {
			pi_nphy->tx_iqcal_rfphy_saveregs[0] =
			        phy_utils_read_phyreg(pi, NPHY_AfectrlCore1);
			pi_nphy->tx_iqcal_rfphy_saveregs[1] =
			        phy_utils_read_phyreg(pi, NPHY_AfectrlCore2);
			pi_nphy->tx_iqcal_rfphy_saveregs[2] =
				phy_utils_read_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl);
			pi_nphy->tx_iqcal_rfphy_saveregs[3] =
				phy_utils_read_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal1);
			pi_nphy->tx_iqcal_rfphy_saveregs[4] =
				phy_utils_read_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal3);
			pi_nphy->tx_iqcal_rfphy_saveregs[5] =
			        phy_utils_read_radioreg(pi, RADIO_20671_OVR18);
			pi_nphy->tx_iqcal_rfphy_saveregs[6] =
			        phy_utils_read_radioreg(pi, RADIO_20671_OVR2);
			pi_nphy->tx_iqcal_rfphy_saveregs[7] =
			        phy_utils_read_radioreg(pi, RADIO_20671_OVR17);
			pi_nphy->tx_iqcal_rfphy_saveregs[8] =
			        phy_utils_read_radioreg(pi, RADIO_20671_OVR1);
			pi_nphy->tx_iqcal_rfphy_saveregs[9] =
				phy_utils_read_radioreg(pi, RADIO_20671_ADC_CFG2_CORE0);
			pi_nphy->tx_iqcal_rfphy_saveregs[10] =
				phy_utils_read_radioreg(pi, RADIO_20671_ADC_CFG2_CORE1);
		}

		/* Put ADC in lowpower mode */
		if ((pi->sromi->iqcal_lowpwradc == 1) && (CHIPID_4324X_EPA_FAMILY(pi) ||
			CHIPID_4324X_MEDIA_FAMILY(pi))) {
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
				NPHY_AFectrlCore_adc_pd_MASK,
				(0x1F << NPHY_AFectrlCore_adc_pd_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
				NPHY_AFectrlCore_adc_pd_MASK,
				(0x1F << NPHY_AFectrlCore_adc_pd_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal1,
				Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_MASK,
				(0x1D << Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal3,
				Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_MASK,
				(0x1D << Rfctrl_lpCfg_OvrVal_SDAC_LOWPWR_CFG_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
			                     NPHY_AFectrlCore_adc_pd_MASK, 0x0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
			                     NPHY_AFectrlCore_adc_pd_MASK, 0x0);
		}

		/* To Disable ADC Clamp feature */
		if ((pi->sromi->iqcal_adcclampdisable == 1) && (CHIPID_4324X_EPA_FAMILY(pi) ||
			CHIPID_4324X_MEDIA_FAMILY(pi))) {
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR18, (1<<11), (1<<11));
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR2, (1<<11), (1<<11));
			phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG2_CORE0, 1, 1);
			phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG2_CORE1, 1, 1);
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR1, (1<<10), (1<<10));
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR17, (1<<10), (1<<10));
			phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG2_CORE0, (1<<2), (0<<2));
			phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG2_CORE1, (1<<2), (0<<2));
		}

		val = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride1);
		val |= (NPHY_REV3_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlOverride_rssi_select_q_MASK);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride1, val);

		val = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride2);
		val |= (NPHY_REV3_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_REV3_AfectrlOverride_rssi_select_q_MASK);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride2, val);

		/* Disable the re-sampler (in case spur avoidance is on) */
		pi_nphy->tx_rx_cal_phy_saveregs[4] = phy_utils_read_phyreg(pi, NPHY_BBConfig);
		phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

		/* set 6-bit ADC to offset binary */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[5] = val;
		val = 0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16, &val);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[6] = val;
		val = 0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16, &val);

		pi_nphy->tx_rx_cal_phy_saveregs[7] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
		pi_nphy->tx_rx_cal_phy_saveregs[8] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
		if (NREV_GE(pi->pubpi.phy_rev, 7))
			pi_nphy->tx_rx_cal_phy_saveregs[11] = phy_utils_read_phyreg(pi,
				NPHY_AntSelConfig2057);

		/* Turn off external PAs. If we are using external FEM's TSSI for the calibration
		 * then we will turn ON the PA for the specific core in the TX IQ/LO cal function
		 */
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		    RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

		/* Set the TRSW to R position: For Core0 set ant sw0 to R
		 * for core1 set ant sw1 to R.
		 */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			if (set_core0_trsw2r) {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x2, RADIO_MIMO_CORESEL_CORE1);
			} else {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x1, RADIO_MIMO_CORESEL_CORE1);
			}
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}

		/* NPHY_IPA */
		pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_utils_read_phyreg(pi, NPHY_PapdEnable0);
		pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_utils_read_phyreg(pi, NPHY_PapdEnable1);

		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
				wlc_phy_read_lpf_bw_ctl_nphy(pi, 0),
				0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  wlc_phy_read_lpf_bw_ctl_nphy(pi, 0), 0, 0,
			                                  NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}
		if (pi_nphy->nphy_use_int_tx_iqlo_cal &&
			!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
			/* Turn off IPA during Tx IQ/LO cal */
			if (NREV_IS(pi->pubpi.phy_rev, 7)) {
				/* PR 73315 Work-Arounds: The PAD peak detector is incorrectly
				 * controlled by the pincontrol for the internal PA power up/down.
				 * Hence, override the intpa_pu pincontrol and turn off the PA by
				 * writing to the power-up/down register
				 */
				/* Override the intpa_pu pincontrol */
				phy_utils_mod_radioreg(pi, RADIO_2057_OVR_REG0, 1<<4, 1<<4);

				/* Power down the PA by accessing the radio register */
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					phy_utils_mod_radioreg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE0,
					                       1, 0);
					phy_utils_mod_radioreg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE1,
					                       1, 0);
				} else {
					phy_utils_mod_radioreg(pi,
					          RADIO_2057_IPA5G_CASCOFFV_PU_CORE0, 1, 0);
					phy_utils_mod_radioreg(pi,
					           RADIO_2057_IPA5G_CASCOFFV_PU_CORE1, 1, 0);
				}
			} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		}
	} else {
		pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_utils_read_phyreg(pi, NPHY_AfectrlCore1);
		pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_utils_read_phyreg(pi, NPHY_AfectrlCore2);

		mask = (NPHY_AfectrlCore_rssi_select_i_MASK | NPHY_AfectrlCore_rssi_select_q_MASK);
		val = (0x2 << NPHY_AfectrlCore_rssi_select_i_SHIFT);
		val |= (0x2 << NPHY_AfectrlCore_rssi_select_q_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1, mask, val);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2, mask, val);

		/* afe ctrl to auto ctrl mode */
		val = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride);
		pi_nphy->tx_rx_cal_phy_saveregs[2] = val;
		val |= (NPHY_AfectrlOverride_rssi_select_i_MASK |
		    NPHY_AfectrlOverride_rssi_select_q_MASK);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride, val);

		/* set 6-bit ADC to offset binary */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[3] = val;
		val |= 0x2000;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16, &val);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16, &val);
		pi_nphy->tx_rx_cal_phy_saveregs[4] = val;
		val |= 0x2000;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16, &val);

		/* Switch Off both PA's (set all RfctrlIntc flags to 0) */
		pi_nphy->tx_rx_cal_phy_saveregs[5] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
		pi_nphy->tx_rx_cal_phy_saveregs[6] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
		val = CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120;
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, val);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, val);
	}
}

static void
wlc_phy_txcal_phycleanup_nphy(phy_info_t *pi)
{
	uint16 mask;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_utils_write_phyreg(pi, NPHY_AfectrlCore1, pi_nphy->tx_rx_cal_phy_saveregs[0]);
		phy_utils_write_phyreg(pi, NPHY_AfectrlCore2, pi_nphy->tx_rx_cal_phy_saveregs[1]);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride1,
		                       pi_nphy->tx_rx_cal_phy_saveregs[2]);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride2,
		                       pi_nphy->tx_rx_cal_phy_saveregs[3]);
		phy_utils_write_phyreg(pi, NPHY_BBConfig, pi_nphy->tx_rx_cal_phy_saveregs[4]);

		/* Restore Registers modified for ADC-LP and disable ADC Clamp */
		/* Before restoring regs. Restore ADC back to original mode */
		if ((pi->sromi->iqcal_lowpwradc == 1) && (CHIPID_4324X_EPA_FAMILY(pi) ||
			CHIPID_4324X_MEDIA_FAMILY(pi))) {
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
				NPHY_AFectrlCore_adc_pd_MASK,
				(0x1F << NPHY_AFectrlCore_adc_pd_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
				NPHY_AFectrlCore_adc_pd_MASK,
				(0x1F << NPHY_AFectrlCore_adc_pd_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal1,
				pi_nphy->tx_iqcal_rfphy_saveregs[3]);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_SHIFT));
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal3,
				pi_nphy->tx_iqcal_rfphy_saveregs[4]);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
				NPHY_AFectrlCore_adc_pd_MASK, 0x0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
				NPHY_AFectrlCore_adc_pd_MASK, 0);
		}

		if (CHIPID_4324X_EPA_FAMILY(pi) || CHIPID_4324X_MEDIA_FAMILY(pi)) {
			/* Now restore back rest of the registers */
			phy_utils_write_phyreg(pi,
			        NPHY_AfectrlCore1, pi_nphy->tx_iqcal_rfphy_saveregs[0]);
			phy_utils_write_phyreg(pi,
			        NPHY_AfectrlCore2, pi_nphy->tx_iqcal_rfphy_saveregs[1]);
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				pi_nphy->tx_iqcal_rfphy_saveregs[2]);
			phy_utils_write_radioreg(pi,
			        RADIO_20671_OVR18, pi_nphy->tx_iqcal_rfphy_saveregs[5]);
			phy_utils_write_radioreg(pi,
			        RADIO_20671_OVR2, pi_nphy->tx_iqcal_rfphy_saveregs[6]);
			phy_utils_write_radioreg(pi,
			        RADIO_20671_OVR17, pi_nphy->tx_iqcal_rfphy_saveregs[7]);
			phy_utils_write_radioreg(pi,
			        RADIO_20671_OVR1, pi_nphy->tx_iqcal_rfphy_saveregs[8]);
			phy_utils_write_radioreg(pi, RADIO_20671_ADC_CFG2_CORE0,
				pi_nphy->tx_iqcal_rfphy_saveregs[9]);
			phy_utils_write_radioreg(pi, RADIO_20671_ADC_CFG2_CORE1,
				pi_nphy->tx_iqcal_rfphy_saveregs[10]);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 3, 16,
			&pi_nphy->tx_rx_cal_phy_saveregs[5]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 19, 16,
			&pi_nphy->tx_rx_cal_phy_saveregs[6]);

		/* Restore Rfctrl override settings (disable PA-off override) */
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[7]);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[8]);
		if (NREV_GE(pi->pubpi.phy_rev, 7))
			phy_utils_write_phyreg(pi, NPHY_AntSelConfig2057,
				pi_nphy->tx_rx_cal_phy_saveregs[11]);

		/* NPHY_IPA, Restore Papdcomp settings */
		phy_utils_write_phyreg(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
		phy_utils_write_phyreg(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
				0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}

		wlc_phy_resetcca_nphy(pi);

		if (pi_nphy->nphy_use_int_tx_iqlo_cal &&
			!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
			/* Power up the internal PA after Tx IQ/LOFT cal is completed */
			if (NREV_IS(pi->pubpi.phy_rev, 7)) {
				/* PR 73315 Work-Around:
				 * Power up the PA by accessing the radio register
				 */
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					phy_utils_mod_radioreg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE0,
					                       1, 1);
					phy_utils_mod_radioreg(pi, RADIO_2057_PAD2G_TUNE_PUS_CORE1,
					                       1, 1);
				} else {
					phy_utils_mod_radioreg(pi,
					         RADIO_2057_IPA5G_CASCOFFV_PU_CORE0, 1, 1);
					phy_utils_mod_radioreg(pi,
					         RADIO_2057_IPA5G_CASCOFFV_PU_CORE1, 1, 1);
				}
				/* Reset the override of the intpa_pu pincontrol */
				phy_utils_mod_radioreg(pi, RADIO_2057_OVR_REG0, 1<<4, 0);
			} else if (NREV_GE(pi->pubpi.phy_rev, 8)) {
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		}
	} else {
		mask = (NPHY_AfectrlCore_rssi_select_i_MASK | NPHY_AfectrlCore_rssi_select_q_MASK);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1, mask,
		                     pi_nphy->tx_rx_cal_phy_saveregs[0]);
		phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2, mask,
		                     pi_nphy->tx_rx_cal_phy_saveregs[1]);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride,
		                       pi_nphy->tx_rx_cal_phy_saveregs[2]);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 2, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[3]);

		/* TCL: mimophy_write_table AFECtrl  $SAVE_rssi2_iq_config_lo  18 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 18, 16,
		        &pi_nphy->tx_rx_cal_phy_saveregs[4]);

		/* Restore Rfctrl override settings (disable PA-off override) */
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[5]);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[6]);
	}
}

#define NPHY_CAL_TSSISAMPS	64
#define NPHY_TEST_TONE_FREQ_40MHz 4000
#define NPHY_TEST_TONE_FREQ_20MHz 2500

void
wlc_phy_est_tonepwr_nphy(phy_info_t *pi, int32 *qdBm_pwrbuf, uint8 num_samps)
{
	uint16 tssi_reg;
	int32 temp, pwrindex[NPHY_CORE_NUM];
	int32 idle_tssi[NPHY_CORE_NUM];
	int32 rssi_buf[4];
	int32 tssival[NPHY_CORE_NUM];
	uint8 tssi_type;

	/* Get the Idle TSSI values */
	tssi_reg = phy_utils_read_phyreg(pi, NPHY_TxPwrCtrlIdleTssi);

	temp = (int32) (tssi_reg & 0x3f);
	idle_tssi[0] = (temp <= 31)? temp : (temp - 64);

	temp = (int32) ((tssi_reg >> 8) & 0x3f);
	idle_tssi[1] = (temp <= 31)?  temp : (temp - 64);

	tssi_type =
	    CHSPEC_IS5G(pi->radio_chanspec)?
	        (uint8)NPHY_RSSI_SEL_TSSI_5G : (uint8)NPHY_RSSI_SEL_TSSI_2G;

	wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, num_samps);

	tssival[0] = rssi_buf[0] / ((int32)num_samps);
	tssival[1] = rssi_buf[2] / ((int32)num_samps);

	pwrindex[0] = idle_tssi[0] - tssival[0] + 64;
	pwrindex[1] = idle_tssi[1] - tssival[1] + 64;

	if (pwrindex[0] < 0) {
		pwrindex[0] = 0;
	} else if (pwrindex[0] > 63) {
		pwrindex[0] = 63;
	}

	if (pwrindex[1] < 0) {
		pwrindex[1] = 0;
	} else if (pwrindex[1] > 63) {
		pwrindex[1] = 63;
	}

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
		(uint32)pwrindex[0], 32, &qdBm_pwrbuf[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
		(uint32)pwrindex[1], 32, &qdBm_pwrbuf[1]);
}

static void
wlc_phy_internal_cal_txgain_nphy(phy_info_t *pi)
{
	uint16 txcal_gain[NPHY_CORE_NUM];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	pi_nphy->nphy_txcal_pwr_idx[0] = pi_nphy->nphy_cal_orig_pwr_idx[0];
	pi_nphy->nphy_txcal_pwr_idx[1] = pi_nphy->nphy_cal_orig_pwr_idx[1];
	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_cal_orig_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_cal_orig_pwr_idx[1], TRUE);

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, txcal_gain);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		txcal_gain[0] = (txcal_gain[0] & 0xF000) | 0x0F40;
		txcal_gain[1] = (txcal_gain[1] & 0xF000) | 0x0F40;
	} else {
		txcal_gain[0] = (txcal_gain[0] & 0xF000) | 0x0F60;
		txcal_gain[1] = (txcal_gain[1] & 0xF000) | 0x0F60;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, txcal_gain);
}

static void
wlc_phy_precal_txgain_nphy(phy_info_t *pi)
{
	bool save_bbmult = FALSE;
	bool cal_target_gain_set_from_idx = TRUE;
	nphy_txgains_t target_gain;
	uint8 txcal_index_2057_rev5n7 = 0;
	uint8 txcal_index_2057_rev5n7_2g = 10;
	uint8 txcal_index_2057_rev3n4n6 = 10;
	int8 target_tssi;
	int8 init_gc_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->nphy_use_int_tx_iqlo_cal) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				uint8 txcal_index_20671 = 30;
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					if ((RADIOVER(pi->pubpi.radiover) == 0) ||
						(CHIP_4324_B1(pi))) {
						txcal_index_20671 = 35;
						pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_20671;
						pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_20671;
						wlc_phy_txpwr_index_nphy(pi, 3, txcal_index_20671,
							FALSE);
					} else if ((RADIOVER(pi->pubpi.radiover) == 1) ||
					           ((RADIOVER(pi->pubpi.radiover) == 2) &&
					            (RADIOREV(pi->pubpi.radiorev) == 2))) {
						/* ver = 2 / rev = 2 is 43242A1 */
						txcal_index_20671 = 30;
						pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_20671;
						pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_20671;
						wlc_phy_txpwr_index_nphy(pi, 3, txcal_index_20671,
							FALSE);
					}
				} else {
					if ((RADIOVER(pi->pubpi.radiover) == 0) ||
						(CHIP_4324_B1(pi))) {
						txcal_index_20671 = 60;
						txcal_index_20671 =
							(pi_nphy->lowpwrLoCalflag == TRUE)? 96: 60;
						pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_20671;
						pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_20671;
						wlc_phy_txpwr_index_nphy(pi, 3, txcal_index_20671,
							FALSE);
					} else if ((RADIOVER(pi->pubpi.radiover) == 1) ||
					           ((RADIOVER(pi->pubpi.radiover) == 2) &&
					            (RADIOREV(pi->pubpi.radiorev) == 2))) {
						/* ver = 2 / rev = 2 is 43242A1 */
						if (CHIPID_4324X_IPA_FAMILY(pi))
							txcal_index_20671 = 36;
						else
							txcal_index_20671 = 26;
						pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_20671;
						pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_20671;
						wlc_phy_txpwr_index_nphy(pi, 3, txcal_index_20671,
							FALSE);
					}
				} /* band check */
				save_bbmult = TRUE;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
			    (RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a[01] and 6362a0 */
				pi_nphy->nphy_txcal_pwr_idx[0] = txcal_index_2057_rev3n4n6;
				pi_nphy->nphy_txcal_pwr_idx[1] = txcal_index_2057_rev3n4n6;
				wlc_phy_txpwr_index_nphy(pi, 3,
				                         txcal_index_2057_rev3n4n6, FALSE);
				save_bbmult = TRUE;
			} else {
				/* 5357a0/b0, 43236a0, 43236b0, and 6362b0 */
				if (PHY_IPA(pi)) {
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						/* 5357b[01] use precal gain ctrl */
						if ((RADIOREV(pi->pubpi.radiorev) == 5) &&
						     (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);

						/* 43228 uses precal gain ctrl */
						} else if (RADIOREV(pi->pubpi.radiorev) == 9 ||
							(RADIOREV(pi->pubpi.radiorev) == 11)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 21;
							init_gc_idx = 9;
							wlc_phy_papd_enable_nphy(pi, FALSE);
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
							wlc_phy_papd_enable_nphy(pi, TRUE);
						} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
							(RADIOREV(pi->pubpi.radiorev) == 14)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 25;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						/* 43236b[01] use precal gain ctrl */
						} else if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
						    (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 8;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
							/* BCM63268 */
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 35;
							init_gc_idx = 8;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						/* others (incl. 43237) use fixed Tx gain index */
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7_2g;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7_2g;
							wlc_phy_txpwr_index_nphy(
								pi, 3, txcal_index_2057_rev5n7_2g,
								FALSE);
							save_bbmult = TRUE;
						}

					/* 5G */
					} else {
						/* 43236b[01] use precal gain ctrl */
						if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
						    (RADIOVER(pi->pubpi.radiover) > 0)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 12;
							init_gc_idx = 11;
							target_gain =
							   wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);

						/* 43236b[01] use precal gain ctrl */
						} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 15;
							init_gc_idx = 10;
							wlc_phy_papd_enable_nphy(pi, FALSE);
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
							wlc_phy_papd_enable_nphy(pi, TRUE);
						} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 12;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(pi, 3,
							              txcal_index_2057_rev5n7,
							              FALSE);
							save_bbmult = TRUE;
						}
					}

				/* external PA */
				} else {
					if (CHSPEC_IS2G(pi->radio_chanspec)) {
						if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
						     (RADIOVER(pi->pubpi.radiover) > 0)) ||
						    (RADIOREV(pi->pubpi.radiorev) >= 7)) {
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 20;
							init_gc_idx = 11;
							target_gain =
							        wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						} else {
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(
								pi, 3, txcal_index_2057_rev5n7,
								FALSE);
							save_bbmult = TRUE;
						}

					} else {
						if (pi->sh->boardtype == 0xF52A) {
							/* correspond sto Cisco E3200 brd */
							pi_nphy->nphy_txcal_pwr_idx[0] =
							        txcal_index_2057_rev5n7;
							pi_nphy->nphy_txcal_pwr_idx[1] =
							        txcal_index_2057_rev5n7;
							wlc_phy_txpwr_index_nphy(pi, 3,
							        txcal_index_2057_rev5n7,
							                         FALSE);
							save_bbmult = TRUE;
						} else {
							/* 43236b[01] use precal gain ctrl */
							cal_target_gain_set_from_idx = FALSE;
							target_tssi = 10;
							init_gc_idx = 12;
							target_gain =
							   wlc_phy_cal_txgainctrl_inttssi_nphy(
								pi, target_tssi, init_gc_idx);
						}
					}
				}
			}

		} else if (NREV_LT(pi->pubpi.phy_rev, 5)) {
			wlc_phy_cal_txgainctrl_nphy(pi, 11, FALSE);
			if (pi->sh->hw_phytxchain != 3) {
				pi_nphy->nphy_txcal_pwr_idx[1] = pi_nphy->nphy_txcal_pwr_idx[0];
				wlc_phy_txpwr_index_nphy(pi, 3, pi_nphy->nphy_txcal_pwr_idx[0],
				TRUE);
				save_bbmult = TRUE;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
			if (PHY_IPA(pi)) {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_cal_txgainctrl_nphy(pi, 12, FALSE);
				} else {
					pi_nphy->nphy_txcal_pwr_idx[0] = 80;
					pi_nphy->nphy_txcal_pwr_idx[1] = 80;
					wlc_phy_txpwr_index_nphy(pi, 3, 80, FALSE);
					save_bbmult = TRUE;
				}
			} else {
				/* Use internal envelope detector with ext FEM board */
				wlc_phy_internal_cal_txgain_nphy(pi);
				save_bbmult = TRUE;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 6)) {
			if (PHY_IPA(pi)) {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_cal_txgainctrl_nphy(pi, 12, FALSE);
				} else {
					wlc_phy_cal_txgainctrl_nphy(pi, 14, FALSE);
				}
			} else {
				/* Use internal envelope detector with ext FEM board */
				wlc_phy_internal_cal_txgain_nphy(pi);
				save_bbmult = TRUE;
			}
		}

	} else { /* external PA */
		wlc_phy_cal_txgainctrl_nphy(pi, 10, FALSE);
	}

	if (save_bbmult) {
		wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &pi_nphy->nphy_txcal_bbmult);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (CHSPEC_IS40(pi->radio_chanspec) &&
		(pi_nphy->nphy_iqlocal_swar_en == 0))
			pi_nphy->nphy_txcal_bbmult = 0x4747;
		else
			pi_nphy->nphy_txcal_bbmult = 0x6464;
	}

	if (cal_target_gain_set_from_idx) {
		wlc_phy_get_tx_gain_nphy(pi, &pi_nphy->nphy_cal_target_gain);
		wlc_phy_txpwr_index_nphy(pi, 3, -1, FALSE);
	} else {
		pi_nphy->nphy_cal_target_gain = target_gain;
	}
}

/** Function that maintains the Av/Vmid settings to be used for pre-cal gain control */
void wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(phy_info_t *pi)
{
	uint16 aux_adc_gain = 5;
	uint16 aux_adc_vmid_core0 = 0x19e;
	uint16 aux_adc_vmid_core1 = 0x19e;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa) {
		PHY_ERROR(("intPA TSSI needs characterization\n"));
	} else {
		/* 2.4GHz */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (PHY_IPA(pi)) {
				if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
				    (RADIOREV(pi->pubpi.radiorev) == 13) ||
				    (RADIOREV(pi->pubpi.radiorev) == 14)) {
					aux_adc_gain = 2;
					aux_adc_vmid_core0 = 0x1a9;
					aux_adc_vmid_core1 = 0x1a9;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) {
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8c;
					aux_adc_vmid_core1 = 0x90;
				} else if (RADIOVER(pi->pubpi.radiorev) == 9) {
					aux_adc_gain = 1;
					aux_adc_vmid_core0 = 0x7c;
					aux_adc_vmid_core1 = 0x7c;
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* BCM43239 */
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x92;
					aux_adc_vmid_core1 = 0x92;
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8c;
					aux_adc_vmid_core1 = 0x90;
				} else {
					/* Internal PA boards */
					PHY_ERROR(("2G PAD TSSI needs characterization\n"));
				}

			} else {
				/* External PA boards */
				if (((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
					(RADIOREV(pi->pubpi.radiorev) >= 7))
				{
					aux_adc_gain = 5;
					aux_adc_vmid_core0 = 0x19e;
					aux_adc_vmid_core1 = 0x19e;
				} else {
					PHY_ERROR(("2G PAD TSSI needs characterization\n"));
				}
			}
		/* 5GHz */
		} else {
			/* 4323X B0, B1 */
			if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
			    (RADIOVER(pi->pubpi.radiover) > 0)) {
				if (PHY_IPA(pi)) {
					aux_adc_gain = 0;
					aux_adc_vmid_core0 = 0x8b;
					aux_adc_vmid_core1 = 0x8b;
				} else {
					aux_adc_gain = 3;
					aux_adc_vmid_core0 = 0x50;
					aux_adc_vmid_core1 = 0x50;
				}
			} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
				aux_adc_gain = 4;
				aux_adc_vmid_core0 = 0x70;
				aux_adc_vmid_core1 = 0x70;
			} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
				/* BCM43239 */
				aux_adc_gain = 3;
				aux_adc_vmid_core0 = 0x75;
				aux_adc_vmid_core1 = 0x91;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268 */
				aux_adc_gain = 0;
				aux_adc_vmid_core0 = 0x8b;
				aux_adc_vmid_core1 = 0x8b;
			} else {
				PHY_ERROR(("5G PAD TSSI needs characterization\n"));
			}
		}
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0b, 16, &aux_adc_vmid_core0);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16, &aux_adc_vmid_core1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x0f, 16, &aux_adc_gain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16, &aux_adc_gain);
}

nphy_txgains_t
wlc_phy_cal_txgainctrl_inttssi_nphy(phy_info_t *pi, int8 target_tssi, int8 init_gc_idx)
{
	int gainctrl_loopidx;
	uint core;
	uint16 m0m1, curr_m0m1;
	uint8 bbmult_val;
	uint16 orig_BBConfig;
	uint16 phy_saveregs[3];
	uint32 freq_test;
	uint16 ampl_test = 250;
	bool phyhang_avoid_state = FALSE;
	nphy_txgains_t target_gain, target_gain_prev;
	int8 gain_list_2057_2g[] = {1, 2, 3, 4, 5, 6, 8, 10, 12, 15, 19, 24, 31};
	int8 gain_list_2057_5g[] = {0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15};
	int8 *gain_list;
	uint16 gain_list_len;
	int8 tssi_delta;
	int8 tssi_delta_prev;
	uint16 aux_adc_gain_save[NPHY_CORE_NUM];
	uint16 aux_adc_vmid_save[NPHY_CORE_NUM];
	int8 idle_tssi_core[NPHY_CORE_NUM];
	int8 meas_tssi;
	int8 curr_index;
	uint16 rad_gain;
	int32 rssi_buf[4];
	uint8 tssi_type;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		freq_test = 5000;
	} else {
		freq_test = 2500;
	}

	tssi_type = CHSPEC_IS5G(pi->radio_chanspec)? (uint8)NPHY_RSSI_SEL_TSSI_5G :
	        (uint8)NPHY_RSSI_SEL_TSSI_2G;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		gain_list = gain_list_2057_2g;
		gain_list_len = sizeof(gain_list_2057_2g) / sizeof(gain_list_2057_2g[0]);
	} else {
	        gain_list = gain_list_2057_5g;
		gain_list_len = sizeof(gain_list_2057_5g) / sizeof(gain_list_2057_5g[0]);
	}

	if (init_gc_idx > gain_list_len - 1) {
		PHY_CAL(("init_gc_idx, %d, is larger than the number of gain codes considered."
		         "Limiting init_gc_idx to maximum gain code index %d\n",
		         init_gc_idx, gain_list_len - 1));
		init_gc_idx = gain_list_len - 1;
	}

	if (init_gc_idx < 0) {
		PHY_CAL(("init_gc_idx cannot be negative. Setting it to 0\n"));
		init_gc_idx = 0;
	}

	/* Save Av/Vmid values for TSSI */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xb, 16,
	                         &aux_adc_vmid_save[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xf, 16,
	                         &aux_adc_gain_save[0]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16,
	                         &aux_adc_vmid_save[1]);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16,
	                         &aux_adc_gain_save[1]);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid so that resetCCA doesn't mess with our
	 * antenna settings
	*/
	phyhang_avoid_state = pi_nphy->phyhang_avoid;
	pi_nphy->phyhang_avoid   = FALSE;

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	orig_BBConfig = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	/* Setup TSSI path at the Tx IQ/LO cal detector path
	 * Save the previous envelope detector/mux settings and then modify
	 */
	wlc_phy_ipa_internal_tssi_setup_nphy(pi, !(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa));

	/* Set the Av/Vmid values for the desired TSSI tap-off */
	wlc_phy_tx_iqlo_precal_gctrl_auxadc_nphy(pi);

	phy_saveregs[0] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
	phy_saveregs[1] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
	/* to avoid compilation error, used only for REV7+ */
	phy_saveregs[2] = 0;
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		phy_saveregs[2] = phy_utils_read_phyreg(pi, NPHY_AntSelConfig2057);

	/* Set all RfctrlIntc flags to 0 */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_OFF, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	/* Turn off external PAs to avoid PA blowup during the calibration and to avoid spewing
	 * tones into the air
	 */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
		/* Turn IPA off before pre-cal gain control */
		wlc_phy_rfctrl_override_nphy_rev7(
			pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
			NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* Set the TRSW to R position: For Core0 set ant sw0 to R
	 * for core1 set ant sw1 to R.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
		                                 RADIO_MIMO_CORESEL_ALLRXTX);
	} else {
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
		                                 RADIO_MIMO_CORESEL_CORE1);
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
		                                 RADIO_MIMO_CORESEL_CORE2);
	}

	/* Measure idle TSSI at Tx IQ/LO cal tapoff point */

	/* Set the Tx gain to 0, so that LO leakage will not affect the IDLE Tssi */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	wlc_phy_tx_tone_nphy(pi, 4000, 0, 0, 0, FALSE);

	OSL_DELAY(20);
	wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, 1);
	wlc_phy_stopplayback_nphy(pi);

	/* Remove the Tx gain override */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	idle_tssi_core[0] = (int8) rssi_buf[0];
	idle_tssi_core[1] = (int8) rssi_buf[2];

	PHY_CAL(("Pre Tx IQ/LO cal gctrl idle_tssi_core0: %d\n", idle_tssi_core[0]));
	PHY_CAL(("Pre Tx IQ/LO cal gctrl idle_tssi_core1: %d\n", idle_tssi_core[1]));

	/* Get the RF Tx gain */
	wlc_phy_get_tx_gain_nphy(pi, &target_gain);

	/* Set default bbmult = 64 and save the bbmult value.
	 * This will be used to scale the IQcal bbmult values in the gain ladders
	 * 5357B1EPA will need to use a lower bbmult at 45, high bbmult will have bad IMGT
	*/
	if ((RADIOREV(pi->pubpi.radiorev) == 5) && (RADIOVER(pi->pubpi.radiover) >= 2)) {
		bbmult_val = 45;
	} else {
		bbmult_val = 64;
	}
	wlc_phy_ipa_set_bbmult_nphy(pi, bbmult_val, bbmult_val);
	m0m1 = (bbmult_val << 8) | bbmult_val;
	pi_nphy->nphy_txcal_bbmult = m0m1;

	FOREACH_CORE(pi, core) {
		tssi_delta_prev = 0;
		wlc_phy_get_tx_gain_nphy(pi, &target_gain_prev);

		/* Remove the Tx gain override */
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

		curr_index = init_gc_idx;

		/* Zero the bbmult for the core which is not of interest */
		if (core == PHY_CORE_0) {
			curr_m0m1 = m0m1 & 0xff00;
		} else {
			curr_m0m1 = m0m1 & 0x00ff;
		}

		for (gainctrl_loopidx = 0; gainctrl_loopidx < 5; gainctrl_loopidx++) {
			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &curr_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &curr_m0m1);

			/* Vary the PAD gain in the 2G band and the PGA in the 5G band */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				target_gain.pad[core] = gain_list[curr_index];
			} else {
				target_gain.pga[core] = gain_list[curr_index];
			}

			/* For Ext PA brds, the gain table will have low gain and
			 * hence, we force PAD gain to 15 for Tx IQLO cal
			 */
			if ((CHSPEC_IS5G(pi->radio_chanspec)) && !PHY_IPA(pi)) {
				target_gain.pad[core] = 15;
			}
			rad_gain = ((target_gain.txlpf[core] << 15) |
			            (target_gain.txgm[core] << 12) |
			            (target_gain.pga[core] << 8) |
			            (target_gain.pad[core] << 3) |
			            (target_gain.ipa[core]));

			/* Set the RF gain */
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_txgain_MASK, rad_gain, 0x3, 0,
				NPHY_REV7_RFCTRLOVERRIDE_ID0);

			OSL_DELAY(50);

			/* measure TSSI */
			wlc_phy_poll_rssi_nphy(pi, tssi_type, rssi_buf, 10);
			meas_tssi = (int8)(rssi_buf[core * 2] / 10) - idle_tssi_core[core];

			PHY_CAL(("wlc_phy_cal_txgainctrl_inttssi_nphy:  meas_tssi = %d, rad_gain = "
			         "%x, curr_index = %d\n", meas_tssi, rad_gain, curr_index));

			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);

			/* compute new index based on difference between target and measured TSSI */
			tssi_delta = meas_tssi - target_tssi;
			if ((gainctrl_loopidx > 0) && (tssi_delta*tssi_delta_prev <= 0)) {
				if (ABS(tssi_delta_prev) < ABS(tssi_delta))
					target_gain = target_gain_prev;

				break;
			} else if (tssi_delta < 0) {
				curr_index++;
			} else {
				curr_index--;
			}
			tssi_delta_prev = tssi_delta;
			target_gain_prev = target_gain;
			if ((curr_index > gain_list_len - 1) || (curr_index < 0))
				break;
		}
		PHY_CAL(("Pre-cal gain control on core%d converged: txgain: pad = %d,"
			         " pga = %d, txgm = %d, txlpf = %d\n", core,
			         target_gain.pad[core], target_gain.pga[core],
			         target_gain.txgm[core], target_gain.txlpf[core]));
	}

	/* Remove the Tx gain override */
	wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
	                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_utils_write_phyreg(pi, NPHY_BBConfig, orig_BBConfig);

	/* Restore Rfctrl override settings (PA and TRSW)  */
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, phy_saveregs[0]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, phy_saveregs[1]);
	if (NREV_GE(pi->pubpi.phy_rev, 7))
		phy_utils_write_phyreg(pi, NPHY_AntSelConfig2057, phy_saveregs[2]);

	if (!(pi_nphy->nphy_int_tx_iqlo_cal_tapoff_intpa)) {
		/* Turn IPA on after pre-cal gain control */
		wlc_phy_rfctrl_override_nphy_rev7(
			pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1,
			NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* Restore the previous envelope detector/mux settings */
	wlc_phy_internal_tssi_cleanup_nphy(pi);

	/* Restore previous Av/Vmid values for TSSI */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xb, 16,
	                         &aux_adc_vmid_save[0]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0xf, 16,
	                         &aux_adc_gain_save[0]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1b, 16,
	                         &aux_adc_vmid_save[1]);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_AFECTRL, 1, 0x1f, 16,
	                         &aux_adc_gain_save[1]);

	/* Restore phyhang_avoid state  */
	pi_nphy->phyhang_avoid = phyhang_avoid_state;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	return (target_gain);
}

void
wlc_phy_cal_txgainctrl_nphy(phy_info_t *pi, int32 dBm_targetpower, bool debug)
{
	int gainctrl_loopidx;
	uint core;
	uint16 m0m1, curr_m0m1;
	int32 delta_power;
	int32 txpwrindex;
	int32 qdBm_power[NPHY_CORE_NUM];
	uint16 orig_BBConfig;
	uint16 phy_saveregs[4];
	uint32 freq_test;
	uint16 ampl_test = 250;
	uint stepsize;
	bool phyhang_avoid_state = FALSE;
	bool set_core0_trsw2r = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* XXX On Apple X21 (43224HM boards), Ant 0 is shared between WLAN and BT.
	 * On these boards, set the T/R switch for Core 0 to T position while
	 * doing pre-calibration Tx gainctrl and TX IQ calibration. Setting,
	 * the T/R switch to R position causes RF energy to reflect back into
	 * the chip and it gives bad TSSI readings and also corrupts the signal
	 * going into the TX IQ cal envelope detector
	 */
	if ((pi->sh->boardtype == BCM943224X21) || (pi->sh->boardtype == BCM943224X21_FCC)) {
			set_core0_trsw2r = FALSE;
	}

	/* For REV7 and higher, the Tx gain indices indicate 0.5 dB step jumps instead of
	 * the 0.25 dB steps that were used in REVs 1 through 6
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* mimophy rev 7 and higher */
		stepsize = 2;
	} else {
		/* mimophy revs 1 through 6 */
		stepsize = 1;
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		freq_test = 5000;
	} else {
		freq_test = 2500;
	}

	/* Set the Tx gain, corresponding to the power index values, that we read before
	   h/w power control was disabled
	*/
	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_cal_orig_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_cal_orig_pwr_idx[1], TRUE);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid so that resetCCA doesn't mess with our
	 * antenna settings
	*/
	phyhang_avoid_state = pi_nphy->phyhang_avoid;
	pi_nphy->phyhang_avoid   = FALSE;

	/* Enable the external PA on both cores, since we are using
	 * the external TSSI for TX gainctrl.
	 *
	 * Also set the TRSW to R position: For Core0 set ant sw0 to R
	 * for core1 set ant sw1 to R.
	 */
	phy_saveregs[0] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
	phy_saveregs[1] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
	phy_saveregs[2] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride0);
	phy_saveregs[3] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride1);
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (! debug) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x2,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			if (set_core0_trsw2r) {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x2, RADIO_MIMO_CORESEL_CORE1);
			} else {
				wlc_phy_rfctrlintc_override_nphy(pi,
				    NPHY_RfctrlIntc_override_TRSW, 0x1, RADIO_MIMO_CORESEL_CORE1);
			}
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x8,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1,
			                                 RADIO_MIMO_CORESEL_ALLRXTX);
		} else {
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1,
			                                 RADIO_MIMO_CORESEL_CORE1);
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x7,
			                                 RADIO_MIMO_CORESEL_CORE2);
		}
	}

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	orig_BBConfig = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	/* Read the current bbmult values */
	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m0m1);

	FOREACH_CORE(pi, core) {
		txpwrindex = (int32) pi_nphy->nphy_cal_orig_pwr_idx[core];

		for (gainctrl_loopidx = 0; gainctrl_loopidx < 2; gainctrl_loopidx++) {
			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			/* First play the tone and then switch ON the extPA in order to avoid
			 * a current spike that exceeds 500mA
			 */
			OSL_DELAY(50);
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 1,
			         (core == 0)? RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2);

			/* Zero the bbmult for the core which is not of interest */
			if (core == PHY_CORE_0) {
				curr_m0m1 = m0m1 & 0xff00;
			} else {
				curr_m0m1 = m0m1 & 0x00ff;
			}

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &curr_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &curr_m0m1);

			OSL_DELAY(50);

			/* Get the average tone power */
			wlc_phy_est_tonepwr_nphy(pi, qdBm_power, NPHY_CAL_TSSISAMPS);

			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);

			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
			                     RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

			delta_power = (dBm_targetpower * 4) - qdBm_power[core];

			txpwrindex -= stepsize * delta_power;
			if (txpwrindex < 0) {
				txpwrindex = 0;
			} else if (txpwrindex > 127) {
				txpwrindex = 127;
			}

			/* Limit the Tx Power for boards with high power external PA */
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if (NREV_IS(pi->pubpi.phy_rev, 4) &&
				        (pi->fem5g->extpagain == 3)) {
					if (txpwrindex < 30) {
						txpwrindex = 30;
					}
				}
			} else { /* 2 GHz band */
				if (NREV_GE(pi->pubpi.phy_rev, 5) &&
				        (pi->fem2g->extpagain == 3)) {
					if (txpwrindex < 50) {
						txpwrindex = 50;
					}
				}
			}

			wlc_phy_txpwr_index_nphy(pi, (1 << core), (uint8)txpwrindex, TRUE);
		}

		pi_nphy->nphy_txcal_pwr_idx[core] = (uint8) txpwrindex;

		if (debug) {
			uint16 radio_gain;
			uint16 dbg_m0m1;

			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &dbg_m0m1);

			wlc_phy_tx_tone_nphy(pi, freq_test, ampl_test, 0, 0, FALSE);

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &dbg_m0m1);
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &dbg_m0m1);

			OSL_DELAY(100);

			wlc_phy_est_tonepwr_nphy(pi, qdBm_power, NPHY_CAL_TSSISAMPS);

			wlc_phy_table_read_nphy(pi, 7, 1, (0x110+core), 16, &radio_gain);

			PHY_ERROR(("Check output power on spectrum analyzer for core=%d,"
			    "txpwrindex=%d, estpower=%d, radio_gain=0x%x\n",
			    core, txpwrindex, qdBm_power[core]/4, radio_gain));
			OSL_DELAY(4000000);
			pi_nphy->nphy_bb_mult_save = 0;
			wlc_phy_stopplayback_nphy(pi);
		}
	}

	wlc_phy_txpwr_index_nphy(pi, 1, pi_nphy->nphy_txcal_pwr_idx[0], TRUE);
	wlc_phy_txpwr_index_nphy(pi, 2, pi_nphy->nphy_txcal_pwr_idx[1], TRUE);

	/* Save the bbmult value. This will be used to scale the IQcal bbmult
	   values in the gain ladders
	*/
	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &pi_nphy->nphy_txcal_bbmult);

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_utils_write_phyreg(pi, NPHY_BBConfig, orig_BBConfig);

	/* Restore Rfctrl override settings (PA and TRSW)  */
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, phy_saveregs[0]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, phy_saveregs[1]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride0, phy_saveregs[2]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride1, phy_saveregs[3]);

	/* Restore phyhang_avoid state  */
	pi_nphy->phyhang_avoid = phyhang_avoid_state;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

#define IQ_LADDER_DEPTH 18
#define IQ_LADDER_DEPTH_REV19 22
#define IQ_LADDER_DEPTH_B1 20

static void
wlc_phy_update_txcal_ladder_nphy(phy_info_t *pi, uint16 core)
{
	int indx;
	uint32 bbmult_scale;
	uint16 bbmult;
	uint16 tblentry;
	uint8 lo_ladder_length;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	nphy_txiqcal_ladder_t ladder_lo_normal[] = {
	{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
	{25, 0}, {25, 1}, {25, 2}, {25, 3}, {25, 4}, {25, 5},
	{25, 6}, {25, 7}, {35, 7}, {50, 7}, {71, 7}, {100, 7}};

	nphy_txiqcal_ladder_t ladder_lo_twostage[] = {
		{13, 0}, {16, 0}, {19, 0}, {23, 0}, {28, 0}, {32, 0},
		{25, 1}, {32, 1}, {25, 2}, {32, 2}, {25, 3}, {32, 3},
		{25, 4}, {32, 4}, {25, 5}, {32, 5}, {25, 6}, {32, 7},
		{50, 7}, {75, 7}};
	nphy_txiqcal_ladder_t *ladder_lo;

	bbmult = (core == PHY_CORE_0)?
	((pi_nphy->nphy_txcal_bbmult >> 8) & 0xff) : (pi_nphy->nphy_txcal_bbmult & 0xff);

	ladder_lo = (pi_nphy->twostageLOCal == TRUE)?
	ladder_lo_twostage : ladder_lo_normal;
	lo_ladder_length = (pi_nphy->twostageLOCal == TRUE)? 20: 18;

	for (indx = 0; indx < lo_ladder_length; indx++) {
		bbmult_scale = ladder_lo[indx].percent * bbmult;
		bbmult_scale /= 100;

		/* Reconfiggure the gain element */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
			ladder_lo[indx].g_env = (ladder_lo[indx].g_env << 4 |
			ladder_lo[indx].g_env);

		tblentry = ((bbmult_scale & 0xff) << 8) | ladder_lo[indx].g_env;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, indx, 16, &tblentry);
	}

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		nphy_txiqcal_ladder_t ladder_iq_20671[] = {
			{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
			{25, 0}, {35, 0}, {50, 0}, {71, 0}, {100, 0}, {100, 1},
			{100, 2}, {100, 3}, {100, 4}, {100, 5}, {100, 6}, {100, 7},
			{105, 6}, {105, 7}};

		for (indx = 0; indx < IQ_LADDER_DEPTH_B1; indx++) {
			bbmult_scale = ladder_iq_20671[indx].percent * bbmult;
			bbmult_scale /= 100;
			/* reconfigure the gain element */
			ladder_iq_20671[indx].g_env = (ladder_iq_20671[indx].g_env << 4 |
			ladder_iq_20671[indx].g_env);

			tblentry = ((bbmult_scale & 0xff) << 8) | ladder_iq_20671[indx].g_env;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, indx+32,
			16, &tblentry);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		for (indx = 0; indx < IQ_LADDER_DEPTH_REV19; indx++) {
			nphy_txiqcal_ladder_t ladder_iq_20671[] = {
			{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
			{25, 0}, {35, 0}, {50, 0}, {71, 0}, {100, 0}, {100, 1},
			{100, 2}, {100, 3}, {100, 4}, {100, 5}, {100, 6}, {100, 7},
			{150, 4}, {150, 5}, {150, 6}, {150, 7}};

			bbmult_scale = ladder_iq_20671[indx].percent * bbmult;
			bbmult_scale /= 100;

			/* reconfigure the gain element */
			ladder_iq_20671[indx].g_env = (ladder_iq_20671[indx].g_env << 4 |
			ladder_iq_20671[indx].g_env);

			tblentry = ((bbmult_scale & 0xff) << 8) | ladder_iq_20671[indx].g_env;
			wlc_phy_table_write_nphy(pi,
			NPHY_TBL_ID_IQLOCAL, 1, indx+32, 16, &tblentry);
		} /* for iq_ladder_depth */
	} else {
		for (indx = 0; indx < IQ_LADDER_DEPTH; indx++) {
			nphy_txiqcal_ladder_t ladder_iq[] = {
			{3, 0}, {4, 0}, {6, 0}, {9, 0}, {13, 0}, {18, 0},
			{25, 0}, {35, 0}, {50, 0}, {71, 0}, {100, 0}, {100, 1},
			{100, 2}, {100, 3}, {100, 4}, {100, 5}, {100, 6}, {100, 7}};

			bbmult_scale = ladder_iq[indx].percent * bbmult;
			bbmult_scale /= 100;

			tblentry = ((bbmult_scale & 0xff) << 8) | ladder_iq[indx].g_env;
			wlc_phy_table_write_nphy(pi,
			NPHY_TBL_ID_IQLOCAL, 1, indx+32, 16, &tblentry);
		} /* for iq_ladder_depth */
	} /* NREV < 19 */
}

void
wlc_phy_lcnxn_disable_stalls(phy_info_t *pi, uint8 disable_stalls)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_utils_mod_phyreg(pi, NPHY_forceClk,
		NPHY_forceClk_disable_stalls_MASK,
		disable_stalls << NPHY_forceClk_disable_stalls_SHIFT);
	pi_nphy->nphy_disable_stalls = disable_stalls;
}

void
wlc_phy_lcnxn_rx2tx_stallwindow_nphy(phy_info_t *pi, uint8 stallON)
{
	if (stallON == 0) {
		/* Rx stall clocks ON only within a window */
		phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl,
			NPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK,
			1 << NPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Afeseqctrl,
			NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_MASK,
			0 << NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_MASK,
			1 << NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_SHIFT);
		phy_utils_write_phyreg(pi, NPHY_REV19_AfeseqRx2TxAdcPwrDownDly40M, 4800);
		phy_utils_write_phyreg(pi, NPHY_REV19_AfeseqRx2TxAdcPwrDownDly20M, 2400);
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_MASK,
			7 << NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_SHIFT);

		phy_utils_write_phyreg(pi, NPHY_AfeseqRx2TxPwrUpDownDly40M, 640);
		phy_utils_write_phyreg(pi, NPHY_AfeseqRx2TxPwrUpDownDly20M, 320);

	} else {
		/* Restore default values for the registers */
		phy_utils_mod_phyreg(pi, NPHY_AfePuCtrl,
			NPHY_AfePuCtrl_use_rfctrl_adc_pu_MASK,
			1 << NPHY_AfePuCtrl_use_rfctrl_adc_pu_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Afeseqctrl,
			NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_MASK,
			1 << NPHY_REV19_Afeseqctrl_keep_adc_on_during_entire_tx_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_MASK,
			1 << NPHY_REV19_RxfeFifoCtrl_En_rxfeFifo_Reset_SHIFT);
		phy_utils_write_phyreg(pi, NPHY_REV19_AfeseqRx2TxAdcPwrDownDly40M, 0x3);
		phy_utils_write_phyreg(pi, NPHY_REV19_AfeseqRx2TxAdcPwrDownDly20M, 0x3);
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_MASK,
			4 << NPHY_REV19_rxfeFifoCtrl_rxfeFifoResetCntVal_SHIFT);

		phy_utils_write_phyreg(pi, NPHY_AfeseqRx2TxPwrUpDownDly40M, 0x3);
		phy_utils_write_phyreg(pi, NPHY_AfeseqRx2TxPwrUpDownDly20M, 0x3);
	}
}

#ifdef NOISE_CAL_LCNXNPHY
static void
wlc_phy_schedule_init_noise_cal(phy_info_t *pi)
{
	bool suspend;
	/* Enable mac if its suspended */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (suspend)
		wlapi_enable_mac(pi->sh->physhim);
	if ((!(SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi))) &&
		(!(pi->measure_hold & PHY_HOLD_FOR_PKT_ENG))) {
		wlc_phy_noise_cal_measure_nphy(pi);
	}

	if (suspend)
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
}
#endif /* NOISE_CAL_LCNXNPHY */

void
wlc_phy_cal_perical_nphy_run(phy_info_t *pi, uint8 caltype)
{
	nphy_txgains_t target_gain;
	uint8 tx_pwr_ctrl_state;
	bool fullcal = TRUE;
	bool restore_tx_gain = FALSE;
	bool mphase;
	uint8 entries[] = {0, 0, 0, 0, 0, 0, 0, 0};
	uint16 ocl_flag = 0;
	int cal_result;
#ifdef WLSRVSDB
	uint8 i;
#endif // endif

#if defined(PHYCAL_CACHING)
	ch_calcache_t *ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);
#endif // endif
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: Running NPHY periodic calibration chanspec 0x%x phase:%d\n",
		pi->sh->unit,
		pi->radio_chanspec, pi->cal_info->cal_phase_id));

	/* Exit immediately if we are running on Quickturn */
	if (NORADIO_ENAB(pi->pubpi) || (!pi->radio_is_on)) {
		wlc_phy_cal_perical_mphase_reset(pi);
		return;
	}

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	ASSERT(pi->phy_cal_mode != PHY_PERICAL_DISABLE);

	/*
	 * AUTO mode: If the last calibration was on the current channel, do a partial
	 * calibration, otherwise do a FULL calibration
	 * non-auto mode: full or partial based on caltype
	 */
	if (caltype == PHY_PERICAL_AUTO)
		fullcal = (pi->radio_chanspec != pi->cal_info->u.ncal.txiqlocal_chanspec);
	else if (caltype == PHY_PERICAL_PARTIAL)
		fullcal = FALSE;

	if (pi_nphy->cal_type_override != PHY_PERICAL_AUTO) {
		fullcal = (pi_nphy->cal_type_override == PHY_PERICAL_FULL)? TRUE : FALSE;
	}

#ifdef PHYCAL_CACHING
	if (!ctx) {
#endif /* PHYCAL_CACHING */
		/*
		 * If the previous phase of a multiphase calibration was on a different channel,
		 * then restart the multiphase calibration from the beginning on CURRENT channel
		 */
		if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_INIT) {
			if (pi->cal_info->u.ncal.txiqlocal_chanspec != pi->radio_chanspec)
				wlc_phy_cal_perical_mphase_restart(pi);
		}
#ifdef PHYCAL_CACHING
	}
#endif /* PHYCAL_CACHING */

#ifdef WLSRVSDB
	/* Avoid split cals on multiple channels */
	if (!SCAN_RM_IN_PROGRESS(pi)) {
		if (pi->srvsdb_state->srvsdb_active && !pi->srvsdb_state->force_vsdb) {
			if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_INIT) {
				/* Return if a chan mismatch happens before full cal finishes */
				if (pi->cal_info->u.ncal.txiqlocal_chanspec != pi->radio_chanspec) {
					return;
				}
			} else if (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_INIT) {
				/* Make sure both channels get equal chance to do a perical */
				if (pi->radio_chanspec == pi->srvsdb_state->last_cal_chanspec) {
					return;
				}

			}
			/* Triggering Cal. so invalidate saved radio regs */
			for (i = 0; i < SR_MEMORY_BANK; i++) {
				if (CHSPEC_CHANNEL(pi->radio_chanspec) ==
					pi->srvsdb_state->sr_vsdb_channels[i]) {
					pi->srvsdb_state->swbkp_snapshot_valid[i] = 0;
					pi->srvsdb_state->last_cal_chanspec = pi->radio_chanspec;
				}
			}
		}
	}
#endif /* WLSRVSDB */

	if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
		if (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_IDLE)
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
	} else {
#ifdef PHYCAL_SPLIT_4324x
		/* Make the ucode send a CTS-to-self packet with duration set to 5ms. This
		 * prevents packets from other STAs/AP from interfering with any multical phase
		 */
		if ((pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_IDLE) &&
		    (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_PAPDCAL) &&
		    (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_PAPDCAL1)) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
		}
#else
		/* Make the ucode send a CTS-to-self packet with duration set to 10ms. This
		 * prevents packets from other STAs/AP from interfering with Rx IQcal
		 */
		if (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_RXCAL) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 10000);
		}
#endif /* PHYCAL_SPLIT_4324x */

		/* send out CTS-to-self before PAPD cal
		 * using ~31ms for now which is ~max available; might or might not be enough;
		 * this is executed by ucode when ucode is suspended a few lines
		 * below here;
		 * for a future case where the initial duration is chosen too long,
		 * can consider using a "CF End" packet (need to add) when ucode
		 * resumes after the end of the calibration
		 */
		if (((pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_PAPDCAL) ||
		     (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_PAPDCAL1)) &&
		    PHY_IPA(pi) && !IS_WFD_PHY_LL_ENABLE(pi)) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 31000);
		}
	}

#if defined(RXDESENS_EN)
	if (pi_nphy->ntd_current_rxdesens != 0) {
		pi_nphy->ntd_save_current_rxdesens = pi_nphy->ntd_current_rxdesens;
		wlc_nphy_set_rxdesens((wlc_phy_t *)pi, 0);
	}
#endif // endif

#ifdef PHYCAL_SPLIT_4324x_DBG
	uint32 cal_phase_id = pi->cal_info->cal_phase_id;
	uint32 start_time = hnd_time_us();
#endif // endif

	wlapi_suspend_mac_and_wait(pi->sh->physhim);
	phy_utils_phyreg_enter(pi);

	/* Disabling 43241B4 cck acpr war for 2G */
	if ((CHIP_4324_B4(pi)) && (CHSPEC_IS2G(pi->radio_chanspec)))
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR2, 0x1 << 9, 0x0 << 9);

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi) ||
		CHIPID_4324X_MEDIA_FAMILY(pi))
		wlc_phy_lcnxn_rx2tx_stallwindow_nphy(pi, 1);

	/* disable stalls before cals */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_lcnxn_disable_stalls(pi, 1);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		/* For 43239 with OCL */
		ocl_flag = phy_utils_read_phyreg(pi, NPHY_OCLControl1)&0x1;

		if (ocl_flag)
			wlc_phy_ocl_enable_disable_nphy(pi, 0);
	}

	/* For 4322, we need to save the current Tx power indices OR current Tx gain, since we
	   may land up changing them during Tx gain control. For 4321, these are just used as
	   information during cal dumps
	*/
	if ((pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_IDLE) ||
	    (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_INIT)) {
		pi_nphy->nphy_cal_orig_pwr_idx[0] =
		    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		pi_nphy->nphy_cal_orig_pwr_idx[1] =
		    wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		if (pi->nphy_txpwrctrl != PHY_TPC_HW_OFF) {
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2,
			    0x110, 16, pi_nphy->nphy_cal_orig_tx_gain);
		} else {
			pi_nphy->nphy_cal_orig_tx_gain[0] = 0;
			pi_nphy->nphy_cal_orig_tx_gain[1] = 0;
		}
	}
	wlc_phy_get_tx_gain_nphy(pi, &target_gain);
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	/* For CB2 with 2x3 switch, want outer (0,1) ants so T/R works properly,
	 * -- reset the GPIO-based switch control
	 */
	if (pi->antsel_type == ANTSEL_2x3)
		wlc_phy_antsel_init_nphy((wlc_phy_t *)pi, TRUE);

	mphase = (pi->cal_info->cal_phase_id != MPHASE_CAL_STATE_IDLE);
	if (!mphase) {
#ifndef NOISE_CAL_LCNXNPHY
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
			wlc_phy_tempsense_based_minpwr_change(pi, TRUE);
			wlapi_enable_mac(pi->sh->physhim);
		}

#endif /* NOISE_CAL_LCNXNPHY */
		/* For 4322, set the Tx power to approx 10dBm before doing Tx/Rx cal */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			wlc_phy_precal_txgain_nphy(pi);
			restore_tx_gain = TRUE;

			target_gain = pi_nphy->nphy_cal_target_gain;
		}

		if (BCME_OK == wlc_phy_cal_txiqlo_nphy(pi, target_gain, fullcal, mphase)) {
				if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi) ||
					CHIPID_4324X_MEDIA_FAMILY(pi)) &&
					(pi_nphy->dynamic_rflo_war_en)) {
				/* Enable and disable MAC, so that we can force the ucode to
				   send a CTS-to-self, before starting the RX IQcal
				*/
				phy_utils_phyreg_exit(pi);
				wlapi_enable_mac(pi->sh->physhim);
				wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 10000);
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				phy_utils_phyreg_enter(pi);
#ifdef RXIQCAL_FW_WAR
				if ((CHSPEC_IS5G(pi->radio_chanspec) &&
					(BCME_OK == wlc_phy_cal_rxiq_nphy_fw_war(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi->u.pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0, FALSE, 0x3))) ||
				    (CHSPEC_IS2G(pi->radio_chanspec) &&
					(BCME_OK == wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi->u.pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0, FALSE, 0x3))))
#else
				if (BCME_OK == wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi->u.pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0, FALSE, 0x3))
#endif /* RXIQCAL_FW_WAR */
				{

				/* TAP POINT4 : progamming back tx friendly settings into radio */

				wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 4);
				if (BCME_OK == wlc_phy_cal_txiqlo_nphy(pi, target_gain,
					fullcal, mphase)) {
					/* send out CTS-to-self before PAPD cal */
					if (PHY_IPA(pi)) {
						phy_utils_phyreg_exit(pi);
						wlapi_enable_mac(pi->sh->physhim);
						wlapi_bmac_write_shm(pi->sh->physhim,
							M_CTS_DURATION, 31000);
						wlapi_suspend_mac_and_wait(pi->sh->physhim);
						phy_utils_phyreg_enter(pi);
						/* TAP POINT4 : progamming back tx friendly
						 * settings into radio since next is PAPD-CAL
						 */
						wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 4);
						wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
							pi->pubpi.phy_corenum - 1);
					}
					wlc_phy_savecal_nphy(pi);

					/* tx pwr control is on, restore coeffs */
					wlc_phy_txpwrctrl_coeff_setup_nphy(pi);

					/* update the timestamp on success */
					pi->cal_info->last_cal_time = pi->sh->now;
				}
				/* TAP POINT5 : progamming back rx friendly settings into radio */
				wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 5);
				}
			} else {
			/* send out CTS-to-self before PAPD cal */
			if (PHY_IPA(pi)) {
				phy_utils_phyreg_exit(pi);
				wlapi_enable_mac(pi->sh->physhim);
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 9000);
				} else {
					wlapi_bmac_write_shm(pi->sh->physhim,
						M_CTS_DURATION, 31000);
				}
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				phy_utils_phyreg_enter(pi);
				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
					pi->pubpi.phy_corenum - 1);
			}

			/* Enable and disable MAC, so that we can force the ucode to
			   send a CTS-to-self, before starting the RX IQcal
			*/
			phy_utils_phyreg_exit(pi);
			wlapi_enable_mac(pi->sh->physhim);
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 10000);
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
			phy_utils_phyreg_enter(pi);

#ifdef RXIQCAL_FW_WAR
				if ((CHSPEC_IS5G(pi->radio_chanspec) &&
					(BCME_OK == wlc_phy_cal_rxiq_nphy_fw_war(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi->u.pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, 0x3))) ||
				    (CHSPEC_IS2G(pi->radio_chanspec) &&
					(BCME_OK == wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi->u.pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, 0x3))))
#else
			if (BCME_OK == wlc_phy_cal_rxiq_nphy(pi, target_gain,
				(pi->first_cal_after_assoc ||
				(pi->u.pi_nphy->cal_type_override ==
				PHY_PERICAL_FULL)) ? 2 : 0,
				FALSE, 0x3))
#endif /* RXIQCAL_FW_WAR */
			{
				wlc_phy_savecal_nphy(pi);

				/* tx pwr control is on, restore coeffs */
				wlc_phy_txpwrctrl_coeff_setup_nphy(pi);

				/* update the timestamp on success */
				pi->cal_info->last_cal_time = pi->sh->now;
			}
			}
		}

		/* Call NOISECAL for LCNXNPHYs */
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
		NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
			wlc_phy_do_noisecal_nphy(pi);

		if (caltype != PHY_PERICAL_AUTO) {
			wlc_phy_rssi_cal_nphy(pi);
		}

		/* Idle TSSI measurement is required while starting/joining
		   a BSS/IBSS after the NPHY calibration
		*/
		if (pi->first_cal_after_assoc ||
		    (pi->u.pi_nphy->cal_type_override == PHY_PERICAL_FULL)) {
			pi->first_cal_after_assoc = FALSE;
			wlc_phy_txpwrctrl_idle_tssi_nphy(pi);
			wlc_phy_txpwrctrl_pwr_setup_nphy(pi);
		}

		/* Do a VCO cal to prevent VCO/PLL from losing lock due to temp delta */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_20671_vco_cal(pi, TRUE);
		} else 	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			wlc_phy_radio205x_vcocal_nphy(pi);
		}
#if defined(PHYCAL_CACHING)
		if (ctx) {
			PHY_CAL(("%s: Storing the cals for 0x%x phase %d\n",
				__FUNCTION__, ctx->chanspec,
				pi->cal_info->cal_phase_id));
			wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
		}
#endif // endif
	} else {	/* mphase */
		ASSERT(pi->phy_cal_mode >= PHY_PERICAL_MPHASE);

		PHY_CAL(("wlc_phy_periodic_cal_nphy: %d\n", pi->cal_info->cal_phase_id));
		switch (pi->cal_info->cal_phase_id) {
		case MPHASE_CAL_STATE_INIT:

			/* XXX Temporary hack for Sulley:
			 * Adjust crsminpower based on temperature to lower 5G floor across PVT
			 */
			if (CHSPEC_IS5G(pi->radio_chanspec) &&
			    (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)) {

				int16 nphy_currtemp = 0;
				uint16 crsminpwr_temp_thresh = 10;
				uint16 crsmin;

				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				nphy_currtemp = wlc_phy_tempsense_nphy(pi);

				crsmin = (nphy_currtemp <= crsminpwr_temp_thresh) ?
				        0x44 : phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) &
				        NPHY_crsminpowerl0_crsminpower0_MASK;

				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
				            NPHY_crsminpoweru0_crsminpower0_MASK,
				            (crsmin << NPHY_crsminpoweru0_crsminpower0_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
				            NPHY_crsminpowerl0_crsminpower0_MASK,
				            (crsmin << NPHY_crsminpowerl0_crsminpower0_SHIFT));
				wlapi_enable_mac(pi->sh->physhim);
			}
#ifndef NOISE_CAL_LCNXNPHY
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
				wlapi_suspend_mac_and_wait(pi->sh->physhim);
				wlc_phy_tempsense_based_minpwr_change(pi, TRUE);
				wlapi_enable_mac(pi->sh->physhim);
			}
#endif /* NOISE_CAL_LCNXNPHY */

			pi->cal_info->last_cal_time = pi->sh->now;
			pi->cal_info->u.ncal.txiqlocal_chanspec = pi->radio_chanspec;
			/* For 4322, set the Tx power to approx 10dBm before doing Tx/Rx cal */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				wlc_phy_precal_txgain_nphy(pi);
			} else {
				wlc_phy_get_tx_gain_nphy(pi, &pi_nphy->nphy_cal_target_gain);
			}

			pi->cal_info->cal_phase_id++;
			break;

		case MPHASE_CAL_STATE_TXPHASE0:	/* The 1st of 6 Tx calibration phases */
		case MPHASE_CAL_STATE_TXPHASE1:
		case MPHASE_CAL_STATE_TXPHASE2:
		case MPHASE_CAL_STATE_TXPHASE3:
		case MPHASE_CAL_STATE_TXPHASE4:
		case MPHASE_CAL_STATE_TXPHASE5:
			if ((pi->radar_percal_mask & 0x10) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			cal_result =
				wlc_phy_cal_txiqlo_nphy(pi, pi_nphy->nphy_cal_target_gain, fullcal,
				TRUE);
			if (cal_result != BCME_OK) {
				/* rare case, just reset */
				PHY_ERROR(("wlc_phy_nphy_tqcal_tx failed\n"));
				wlc_phy_cal_perical_mphase_reset(pi);
				break;
			}

			/* this step finished, move the phase id */
			if (NREV_LE(pi->pubpi.phy_rev, 2) &&
			    (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_TXPHASE4)) {
				pi->cal_info->cal_phase_id += 2;
				break;
			}

			/* 4324 requires papd cal to be done after rx iq cal */
			/* so re order the cal paths for 4324 */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
			    (pi->cal_info->cal_phase_id == MPHASE_CAL_STATE_TXPHASE5)) {
#ifdef PHYCAL_SPLIT_4324x
				/* Optimization for 43241/WFD :
				 *   - split RXCAL in two phase
				 *   - skip PADP phase and jump to RSSICAL for WFD
				 */
				if (pi_nphy->dynamic_rflo_war_en) {
					if (!pi_nphy->txiqlo_cal_twice) {
						pi->cal_info->cal_phase_id =
						        MPHASE_CAL_STATE_RXCAL1;
					} else if (IS_WFD_PHY_LL_ENABLE(pi)) {
						/*
						 * for 4324/WFD, skip PADP cal and jump
						 * to its rssi cal
						 */
						pi->cal_info->cal_phase_id =
						        MPHASE_CAL_STATE_RSSICAL;
						pi_nphy->txiqlo_cal_twice = 0;
					} else {
						pi->cal_info->cal_phase_id++;
						pi_nphy->txiqlo_cal_twice = 0;
					}
				} else {
						pi->cal_info->cal_phase_id =
						                  MPHASE_CAL_STATE_RXCAL1;
				}
#else
				if (pi_nphy->dynamic_rflo_war_en) {
					if (!pi_nphy->txiqlo_cal_twice) {
						pi->cal_info->cal_phase_id =
						        MPHASE_CAL_STATE_RXCAL;
					} else {
						pi->cal_info->cal_phase_id++;
						pi_nphy->txiqlo_cal_twice = 0;
					}
				} else {
					pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
				}
#endif /* PHYCAL_SPLIT_4324x */
			} else {
				pi->cal_info->cal_phase_id++;
			}
			break;

		case MPHASE_CAL_STATE_PAPDCAL:
			/* for 4324 we are doing papd with txidx fixed, */
			/*  this will pick up iq coeffs from gaintable */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi) ||
					CHIPID_4324X_MEDIA_FAMILY(pi)) &&
					(pi_nphy->dynamic_rflo_war_en)) {
					/* TAP POINT4 :
					 * progamming back tx friendly settings into radio
					 * since next is PAPD-CAL
					 */
					wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 4);
				}
				wlc_phy_txpwrctrl_coeff_setup_nphy(pi);
			}
			if ((pi->radar_percal_mask & 0x2) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* add papd cal as part of multi-phase PHASE calibration */
			if (PHY_IPA(pi)) {
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
						PHY_CORE_0);
				} else {
					/*  Make antenna stay at the original place. */
					if (NREV_GE(pi->pubpi.phy_rev, 7))
						wlc_phy_ant_force_nphy(pi, entries);
					wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0,
#ifdef PHYCAL_SPLIT_4324x
						PHY_CORE_0);
#else
						pi->pubpi.phy_corenum - 1);
#endif // endif
					/*  Restore the AntSwCtrlLUT */
					if (NREV_GE(pi->pubpi.phy_rev, 7))
						wlc_phy_ant_release_nphy(pi, entries);
				}
			}
#ifdef PHYCAL_SPLIT_4324x
			if (1) {
#else
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
#endif // endif
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_PAPDCAL1;
			} else {
				/* for 4324, after papd its rssi cal */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
					pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
				else
					pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
			}
			break;

		case MPHASE_CAL_STATE_PAPDCAL1:
			if ((pi->radar_percal_mask & 0x2) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* add papd cal as part of multi-phase PHASE calibration */
			if (PHY_IPA(pi)) {
				/*  Make antenna stay at the original place. */
				if (NREV_GE(pi->pubpi.phy_rev, 7) &&
				   (CHIPID(pi->sh->chip) != BCM43237_CHIP_ID))
					wlc_phy_ant_force_nphy(pi, entries);

				wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_1, PHY_CORE_1);

				/*  Restore the AntSwCtrlLUT */
				if (NREV_GE(pi->pubpi.phy_rev, 7) &&
				   (CHIPID(pi->sh->chip) != BCM43237_CHIP_ID))
					wlc_phy_ant_release_nphy(pi, entries);
			}

#ifdef PHYCAL_SPLIT_4324x
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
			else
#endif /* PHYCAL_SPLIT_4324x */
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
			break;

		case MPHASE_CAL_STATE_RXCAL:
			if ((pi->radar_percal_mask & 0x1) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
				                          (pi->first_cal_after_assoc ||
				                           (pi_nphy->cal_type_override ==
				                            PHY_PERICAL_FULL)) ? 2 : 0,
				                          FALSE, 0x1) == BCME_OK) {
					wlc_phy_savecal_nphy(pi);
				}

				/* this step finished, move the phase id */
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL1;

			} else {
#ifdef PHYCAL_SPLIT_4324x
				uint8 core_mask = 0x1;
#else
				uint8 core_mask = 0x3;
#endif // endif

#ifdef RXIQCAL_FW_WAR
				if ((CHSPEC_IS5G(pi->radio_chanspec) &&
					(wlc_phy_cal_rxiq_nphy_fw_war(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, core_mask) == BCME_OK)) ||
				    (CHSPEC_IS2G(pi->radio_chanspec) &&
					(wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, core_mask) == BCME_OK)))
#else
				if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, core_mask) == BCME_OK)
#endif /* RXIQCAL_FW_WAR */
				{
					wlc_phy_savecal_nphy(pi);
				}
				/* this step finished, move the phase id */
				/* 4324 : after rxiq, move to papd */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					/* TAP POINT4 :
					 * progamming back tx friendly settings into radio
					 */
					if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi) ||
						CHIPID_4324X_MEDIA_FAMILY(pi)) &&
						(pi_nphy->dynamic_rflo_war_en)) {
						wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 4);
						pi->cal_info->cal_phase_id =
							MPHASE_CAL_STATE_TXPHASE0;
						pi_nphy->txiqlo_cal_twice = 1;
					} else if (IS_WFD_PHY_LL_ENABLE(pi)) {
						/* Optimizations for 43241/WFD :
						 *    - skip PADP phase and jump to RSSICAL
						 */
						pi->cal_info->cal_phase_id =
						                     MPHASE_CAL_STATE_RSSICAL;
					} else {
						pi->cal_info->cal_phase_id =
							MPHASE_CAL_STATE_PAPDCAL;
						pi_nphy->txiqlo_cal_twice = 0;
					}
				} else {
					pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
				}
			}
			break;

		case MPHASE_CAL_STATE_RXCAL1:
			if ((pi->radar_percal_mask & 0x1) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
#ifdef RXIQCAL_FW_WAR
				if ((CHSPEC_IS5G(pi->radio_chanspec) &&
					(wlc_phy_cal_rxiq_nphy_fw_war(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, 0x2) == BCME_OK)) ||
				    (CHSPEC_IS2G(pi->radio_chanspec) &&
					(wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, 0x2) == BCME_OK)))
#else
				if (wlc_phy_cal_rxiq_nphy(pi, target_gain,
					(pi->first_cal_after_assoc ||
					(pi_nphy->cal_type_override ==
					PHY_PERICAL_FULL)) ? 2 : 0,
					FALSE, 0x2) == BCME_OK)
#endif /* RXIQCAL_FW_WAR */
			{
				wlc_phy_savecal_nphy(pi);
			}

#ifdef PHYCAL_SPLIT_4324x
			/* Optimizations for 43241. SPlit RXCAL per core */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RXCAL;
			else
#endif // endif
				/* this step finished, move the phase id */
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_RSSICAL;
			break;

		case MPHASE_CAL_STATE_RSSICAL:
			if ((pi->radar_percal_mask & 0x4) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			wlc_phy_txpwrctrl_coeff_setup_nphy(pi);
			wlc_phy_rssi_cal_nphy(pi);

			/* Do a VCO cal to prevent VCO/PLL from losing lock due to temp delta */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_20671_vco_cal(pi, TRUE);
			} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				wlc_phy_radio205x_vcocal_nphy(pi);
			}
			restore_tx_gain = TRUE;
			/* If this is the first calibration after association then we still have one
			 * more phase to go
			 */
			if (pi->first_cal_after_assoc) {
				pi->cal_info->cal_phase_id++;
			} else {

			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
#ifdef NOISE_CAL_LCNXNPHY
				pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_NOISECAL;
#else
				wlc_phy_cal_perical_mphase_reset(pi);
#endif // endif
				/* TAP POINT5 : progamming back rx friendly settings into radio */
				if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi) ||
					CHIPID_4324X_MEDIA_FAMILY(pi)) &&
					(pi_nphy->dynamic_rflo_war_en)) {
					wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 5);
				}
			} else {
				wlc_phy_cal_perical_mphase_reset(pi);
			}
#if defined(PHYCAL_CACHING)
				/* store the calibrations since done */
				if (ctx) {
					PHY_CAL(("%s: Storing the cals for 0x%x phase %d\n",
						__FUNCTION__, ctx->chanspec,
						pi->cal_info->cal_phase_id));
					wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
				}
#endif // endif
			}

			break;

		case MPHASE_CAL_STATE_IDLETSSI:
			if ((pi->radar_percal_mask & 0x8) != 0)
				pi_nphy->nphy_rxcal_active = TRUE;
			/* Idle TSSI measurement is required while starting/joining
			 * a BSS/IBSS after the NPHY calibration
			 */
			if (pi->first_cal_after_assoc) {
				pi->first_cal_after_assoc = FALSE;
				wlc_phy_txpwrctrl_idle_tssi_nphy(pi);
				wlc_phy_txpwrctrl_pwr_setup_nphy(pi);
			}
			if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) ||
				NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
#ifdef NOISE_CAL_LCNXNPHY
				pi->cal_info->cal_phase_id++;
#else
				wlc_phy_cal_perical_mphase_reset(pi);
#endif // endif
			} else {
				wlc_phy_cal_perical_mphase_reset(pi);
			}
#if defined(PHYCAL_CACHING)
			/* store the calibrations since done */
			if (ctx) {
				PHY_CAL(("%s: Storing the cals for 0x%x phase %d\n",
					__FUNCTION__, ctx->chanspec,
					pi->cal_info->cal_phase_id));
				wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
			}
#endif // endif
			break;

		case MPHASE_CAL_STATE_NOISECAL :

			/* Call NOISECAL for LCNXNPHYs */
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				wlc_phy_do_noisecal_nphy(pi);

			wlc_phy_cal_perical_mphase_reset(pi);
#if defined(PHYCAL_CACHING)
			/* store the calibrations since done */
			if (ctx) {
				PHY_CAL(("%s: Storing the cals for 0x%x phase %d\n",
					__FUNCTION__, ctx->chanspec,
					pi->cal_info->cal_phase_id));
				wlc_phy_cal_cache_nphy((wlc_phy_t *)pi);
			}
#endif // endif
			break;
		default:
			PHY_ERROR(("wlc_phy_periodic_cal_nphy: Invalid calibration phase %d\n",
			    pi->cal_info->cal_phase_id));
			ASSERT(0);
			wlc_phy_cal_perical_mphase_reset(pi);
			break;
		}
	}

	/* For 4322, restore the Tx gains since they may have changed during Tx gain control */
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (restore_tx_gain) {
			if (tx_pwr_ctrl_state != PHY_TPC_HW_OFF) {
				/* Restore the Tx gain, to the power index values, that we read
				   before h/w power control was disabled
				*/
				wlc_phy_txpwr_index_nphy(pi, 1,
				    pi_nphy->nphy_cal_orig_pwr_idx[0], FALSE);
				wlc_phy_txpwr_index_nphy(pi, 2,
				    pi_nphy->nphy_cal_orig_pwr_idx[1], FALSE);

				/* Reset these to default values */
				pi_nphy->nphy_txpwrindex[0].index = -1;
				pi_nphy->nphy_txpwrindex[1].index = -1;
			} else {
				wlc_phy_txpwr_index_nphy(pi, (1 << 0),
					(int8) (pi_nphy->nphy_txpwrindex[0].index_internal), FALSE);
				wlc_phy_txpwr_index_nphy(pi, (1 << 1),
					(int8) (pi_nphy->nphy_txpwrindex[1].index_internal), FALSE);
			}
		}
	}

	/* Enabling 43241B4 cck acpr war for 2G */
	if ((CHIP_4324_B4(pi)) && (CHSPEC_IS2G(pi->radio_chanspec)))
			phy_utils_mod_radioreg(pi, RADIO_20671_OVR2, 0x1 << 9, 0x1 << 9);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		if (ocl_flag)
			wlc_phy_ocl_enable_disable_nphy(pi, 1);
	}

	/* enable stalls after cals */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_lcnxn_disable_stalls(pi, 0);

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi) ||
		CHIPID_4324X_MEDIA_FAMILY(pi))
		wlc_phy_lcnxn_rx2tx_stallwindow_nphy(pi, 0);

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

	phy_utils_phyreg_exit(pi);
	wlapi_enable_mac(pi->sh->physhim);

#ifdef PHYCAL_SPLIT_4324x_DBG
	printf("phase_id:%2d usec:%d\n", cal_phase_id, hnd_time_us() - start_time);
#endif // endif

#if defined(RXDESENS_EN)
	if ((pi_nphy->ntd_save_current_rxdesens != 0) && (pi_nphy->ntd_current_rxdesens == 0)) {
		wlc_nphy_set_rxdesens((wlc_phy_t *)pi, pi_nphy->ntd_save_current_rxdesens);
	}
#endif // endif
}

int
wlc_phy_cal_txiqlo_nphy(phy_info_t *pi, nphy_txgains_t target_gain, bool fullcal, bool mphase)
{
	uint16 val;
	uint16 tbl_buf[11];
	uint8 cal_cnt;
	uint16 cal_cmd;
	uint8 num_cals, max_cal_cmds;
	uint16 core_no, cal_type;
	uint16 diq_start = 0;
	uint8 phy_bw;
	uint16 max_val;
	uint16 tone_freq;
	bool modify_bbmult;
	uint16 gain_save[4];
	uint16 gain_save1[2];
	uint16 cal_gain[NPHY_CORE_NUM];
	uint16 cal_gain1[NPHY_CORE_NUM];
	uint16 cal_gain2[NPHY_CORE_NUM];
	nphy_iqcal_params_t cal_params[NPHY_CORE_NUM];
	uint32 tbl_len;
	uint16 Nnum_gctrl = 0;
	void *tbl_ptr;
	bool ladder_updated[NPHY_CORE_NUM];
	uint8 mphase_cal_lastphase = 0;
	int bcmerror = BCME_OK;
	bool   phyhang_avoid_state = FALSE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 loft_di0, loft_dq0, loft_di1, loft_dq1;
	uint16 shm_blk_ptr = 0;
	uint16 shm_ptr = 0;
	uint16 cal_cmd_gctl = 0;
	uint8 loftScl;

	uint16 tbl_tx_iqlo_cal_loft_ladder_20[] = {
		0x0300, 0x0500, 0x0700, 0x0900, 0x0d00, 0x1100, 0x1900, 0x1901, 0x1902,
		0x1903, 0x1904, 0x1905, 0x1906, 0x1907, 0x2407, 0x3207, 0x4607, 0x6407
	}; /* LOFT Ladder [m / g_env] */

	uint16 tbl_tx_iqlo_cal_iqimb_ladder_20[] = {
		0x0200, 0x0300, 0x0600, 0x0900, 0x0d00, 0x1100, 0x1900, 0x2400, 0x3200,
		0x4600, 0x6400, 0x6401, 0x6402, 0x6403, 0x6404, 0x6405, 0x6406, 0x6407
	}; /* IQImb Ladder [m / g_en] */

	uint16 tbl_tx_iqlo_cal_loft_ladder_40[] = {
		0x0200, 0x0300, 0x0400, 0x0700, 0x0900, 0x0c00, 0x1200, 0x1201, 0x1202,
		0x1203, 0x1204, 0x1205, 0x1206, 0x1207, 0x1907, 0x2307, 0x3207, 0x4707
	}; /* LOFT Ladder [m / g_env] */

	uint16 tbl_tx_iqlo_cal_iqimb_ladder_40[] = {
		0x0100, 0x0200, 0x0400, 0x0700, 0x0900, 0x0c00, 0x1200, 0x1900, 0x2300,
		0x3200, 0x4700, 0x4701, 0x4702, 0x4703, 0x4704, 0x4705, 0x4706, 0x4707
	}; /* IQImb Ladder [m / g_en] */

	uint16 tbl_tx_iqlo_cal_startcoefs[] = {
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000
	}; /* Start Coefficients */

	uint16 tbl_tx_iqlo_cal_cmds_fullcal[] = {
		0x8123, 0x8264, 0x8086, 0x8245, 0x8056,
		0x9123, 0x9264, 0x9086, 0x9245, 0x9056
	}; /* Table of commands for calibrations: fullcal */

	uint16 tbl_tx_iqlo_cal_cmds_recal[] = {
		0x8101, 0x8253, 0x8053, 0x8234, 0x8034,
		0x9101, 0x9253, 0x9053, 0x9234, 0x9034
	}; /* Table of commands for calibrations: recal */

	/* IQ/LO cal Rev3+ specific tables */
	uint16 tbl_tx_iqlo_cal_startcoefs_nphyrev3[] = {
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
		0x0000, 0x0000, 0x0000, 0x0000, 0x0000,
		0x0000
	}; /* Start Coefficients */

	uint16 tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[] = {
		0x8434, 0x8334, 0x8084, 0x8267, 0x8056, 0x8234,
		0x9434, 0x9334, 0x9084, 0x9267, 0x9056, 0x9234
	}; /* Table of commands for calibrations: fullcal */

	uint16 tbl_tx_iqlo_cal_cmds_recal_nphyrev3[] = {
		0x8423, 0x8323, 0x8073, 0x8256, 0x8045, 0x8223,
		0x9423, 0x9323, 0x9073, 0x9256, 0x9045, 0x9223
	}; /* Table of commands for calibrations: recal */
	nphy_cal_result_t *ncal = &pi->cal_info->u.ncal;

	/* The pi_nphy->nphy_use_int_tx_iqlo_cal flag determines whether
	 * the Tx IQ/LOFT cal in external
	 * PA boards would be performed boards using the radio's
	 * internal envelope/peak detectors
	 * or using the external FEM's peak detector. This flag is set in wlc_phy_init_nphy.
	 */

	uint8 phyrxchain;
	/* need enable two RX cores before do PHY TXIQ Calibration */
	/* will turn off RX core after calibration */
	phyrxchain = pi->sh->phyrxchain;

	/* Enabling rxchain (PR 94065 fix) while doing txiqcal causing issues for 4324xchips
	 * the cals are happening correctly with out the fix so removing that from 4324xchips
	 */
	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (phyrxchain == 0x1) {
			wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 0);
		}
	}

	/* remove rxiqflip for TXIQCAL alone for only TXIQLOCAL */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (!ISSIM_ENAB(pi->sh->sih)) {
			phy_utils_mod_phyreg(pi, NPHY_IQFlip, NPHY_IQFlip_adc1_MASK, 0);
			phy_utils_mod_phyreg(pi, NPHY_IQFlip, NPHY_IQFlip_adc2_MASK, 0);
		}
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Disable phyhang_avoid */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		phyhang_avoid_state = pi_nphy->phyhang_avoid;
		pi_nphy->phyhang_avoid   = FALSE;
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		phy_bw = 40;
		Nnum_gctrl = 0x87;
	} else {
		phy_bw = 20;
		Nnum_gctrl = 0x76;
	}

	/* save tx gain setting & set new gain settings */
	/* TCL: set SAVE_gain [mimophy_read_table RFSeq 2 0x110] */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x110, 16, gain_save);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, gain_save1);
	} else {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);
	}

	FOREACH_CORE(pi, core_no) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_CAL(("wlc_phy_cal_txiqlo_nphy: tx core %d target gain: pad = %d,"
			         " pga = %d, txgm = %d, txlpf = %d\n", core_no,
			         target_gain.pad[core_no], target_gain.pga[core_no],
			         target_gain.txgm[core_no], target_gain.txlpf[core_no]));
		} else {
			PHY_CAL(("wlc_phy_cal_txiqlo_nphy: tx core %d target gain: pad = %d,"
			         " pga = %d, txgm = %d\n", core_no, target_gain.pad[core_no],
			         target_gain.pga[core_no], target_gain.txgm[core_no]));
		}
	}

	/* TCL: set gain_config0 [mimophy_iqcal_get_gainconfig 0] */
	/* TCL: set gain_config1 [mimophy_iqcal_get_gainconfig 1] */
	FOREACH_CORE(pi, core_no) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain, &cal_params[core_no]);
		cal_gain[core_no] = cal_params[core_no].cal_gain;
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			cal_gain1[core_no] = cal_params[core_no].cal_gain1;
			cal_gain2[core_no] =  cal_params[core_no].txlpf;
		}
		PHY_CAL(("%s: tx core %d cal params: pad %d, pga %d, txgm %d."
			"cal_gain 0x%x ncorr[0..3] = [0x%x 0x%x 0x%x 0x%x]\n",
			__FUNCTION__, core_no, cal_params[core_no].pad, cal_params[core_no].pga,
			cal_params[core_no].txgm, cal_gain[core_no],
			cal_params[core_no].ncorr[0], cal_params[core_no].ncorr[1],
			cal_params[core_no].ncorr[2], cal_params[core_no].ncorr[3]));
	}

	/* Set and force tx cal_gain to take effect, TCL: */
	/* TCL: mimophy_tx_gain [lindex $gain_config0 0] [lindex $gain_config0 1] \
	 *        [lindex $gain_config0 2] [lindex $gain_config1 0] [lindex $gain_config1 1] \
	 *        [lindex $gain_config1 2]  1
	 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x112, 16, cal_gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, cal_gain2);
	}
	/* Note: wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX); is not needed here,
	 * because the rx2tx switch occurs implicitly in the subsequent call to play tone
	 */

	/* Set the radio in TX iqlo cal state */
	wlc_phy_txcal_radio_setup_nphy(pi);

	/* Setup the PHY for TX iqlo cal */
	wlc_phy_txcal_physetup_nphy(pi);
	ladder_updated[0] = ladder_updated[1] = FALSE;
	if (!(NREV_GE(pi->pubpi.phy_rev, 6) ||
	(NREV_IS(pi->pubpi.phy_rev, 5) && PHY_IPA(pi) && (CHSPEC_IS2G(pi->radio_chanspec))))) {
		/* specify gain ladders, details see TCL code */
		if (phy_bw == 40) {
			tbl_ptr = tbl_tx_iqlo_cal_loft_ladder_40; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_loft_ladder_40); /* # values   */
		} else {
			tbl_ptr = tbl_tx_iqlo_cal_loft_ladder_20; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_loft_ladder_20); /* # values   */
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 0, 16, tbl_ptr);

		if (phy_bw == 40) {
			tbl_ptr = tbl_tx_iqlo_cal_iqimb_ladder_40; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_iqimb_ladder_40); /* # values   */
		} else {
			tbl_ptr = tbl_tx_iqlo_cal_iqimb_ladder_20; /* ptr to val */
			tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_iqimb_ladder_20); /* # values   */
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 32, 16, tbl_ptr);
	}

	/* Set Gain Control Parameters including IQ/LO cal enable bit */
	/*   iqlocal_en<15> / start_index / thresh_d2 / ladder_length_d2
	 * For REV7+, increase the Aux ADC clip thresh_d2 from 10 to 13 for the IQ cal engine to
	 * make use of more dynamic range to obtain better Tx IQ/LOFT cal performance. For REVs 1
	 * through 6, the old setting of 10 is retained since they have already been extensively
	 * tested. The threshold is not increased to the maximum value of 15 to provide some
	 * headroom to guard against the event that the Aux ADC clips for any of the 9 points in
	 * the IQ/LOFT cal grid search.
	 */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, 0x8ad9);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
			phy_utils_write_phyreg(pi, NPHY_REV19_iqloCalCmdGctl_8, 0xa0);
	} else {
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, 0x8aa9);
	}

	/* save bb_mult_m value */
	/* TCL: set SAVE_bb_mult_m [mimophy_read_table iqloCaltbl 1 87] */
	/* MOVED TO PLAY TONE */

	/* turn on test tone */
	max_val = 250;
	tone_freq = (phy_bw == 20) ? 2500 : 5000;

	/* wlc_phy_stopplayback_nphy(pi); */     /* mimophy_stop_playback */

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		modify_bbmult = TRUE;
	else
		modify_bbmult = FALSE;

	if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_TXPHASE0) {
/* Temp fix for dongle builds - but we should not have the number of samlpes
 * hardcoded; it is better to store off the number of samples which have been setup
 * in the pi->cal_info structure and use it to call wlc_phy_runsamples_nphy here
 */
#ifdef DONGLEBUILD
		wlc_phy_runsamples_nphy(pi, phy_bw * 4, 0xffff, 0, 1, 0, modify_bbmult);
#else
		wlc_phy_runsamples_nphy(pi, phy_bw * 8, 0xffff, 0, 1, 0, modify_bbmult);
#endif // endif
		bcmerror = BCME_OK;
	} else {
		bcmerror = wlc_phy_tx_tone_nphy(pi, tone_freq, max_val, 1, 0, modify_bbmult);
	}

	/* !!! if play tone failed, no need to continue */
	if (bcmerror == BCME_OK) {

		/* start coefficients:
		 * a0 b0 a1 b1 ci0_cq0_ci1_cq1 di0_dq0 di1_dq1 ei0_eq0 ei1_eq1 fi0_fq0 fi1_fq1
		 */
		if (pi->cal_info->cal_phase_id > MPHASE_CAL_STATE_TXPHASE0) {
			if (!ncal->txiqlocal_coeffsvalid)
				fullcal = TRUE;
			tbl_ptr = ncal->txcal_interm_coeffs;
			tbl_len = ARRAYSIZE(pi->cal_info->u.ncal.txcal_interm_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
		} else {
			if ((!fullcal) && (ncal->txiqlocal_coeffsvalid)) {
				/* run a re-calibration only */
				PHY_CAL(("wlc_phy_cal_txiqlo_nphy: recal\n"));
				tbl_ptr = ncal->txiqlocal_coeffs;
				tbl_len = ARRAYSIZE(ncal->txiqlocal_coeffs);
				if (NREV_LT(pi->pubpi.phy_rev, 3)) {
					/* For NPHY rev2, there were no fi,fq coeffs */
					tbl_len -= 2;
				}
			} else {
				/* run a full calibration */
				PHY_CAL(("wlc_phy_cal_txiqlo_nphy: full cal (forced=%s)\n",
				((!fullcal) ? "yes" : "no")));
				fullcal = TRUE;

				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					tbl_ptr = tbl_tx_iqlo_cal_startcoefs_nphyrev3;
					tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_startcoefs_nphyrev3);
				} else {
					tbl_ptr = tbl_tx_iqlo_cal_startcoefs;
					tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_startcoefs);
				}
			}
		}
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 64, 16, tbl_ptr);

		/* ------------------
		 * Calibration steps
		 * ------------------
		 */

		if (fullcal) {
			max_cal_cmds = (NREV_GE(pi->pubpi.phy_rev, 3))?
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3) :
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_fullcal);
		} else {
			max_cal_cmds = (NREV_GE(pi->pubpi.phy_rev, 3))?
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_recal_nphyrev3) :
			ARRAYSIZE(tbl_tx_iqlo_cal_cmds_recal);
		}

		if (mphase) {
			cal_cnt = pi->cal_info->txcal_cmdidx;
			if ((cal_cnt + pi->cal_info->txcal_numcmds) < max_cal_cmds) {
				num_cals = cal_cnt + pi->cal_info->txcal_numcmds;
			} else {
				num_cals = max_cal_cmds;
			}
		} else {
			cal_cnt = 0;
			num_cals = max_cal_cmds;
		}

		for (; cal_cnt < num_cals; cal_cnt++) {
			/* read command from table */
			if (fullcal) {
				cal_cmd = (NREV_GE(pi->pubpi.phy_rev, 3))?
				tbl_tx_iqlo_cal_cmds_fullcal_nphyrev3[cal_cnt] :
				tbl_tx_iqlo_cal_cmds_fullcal[cal_cnt];
			} else {
				cal_cmd = (NREV_GE(pi->pubpi.phy_rev, 3))?
				tbl_tx_iqlo_cal_cmds_recal_nphyrev3[cal_cnt] :
				tbl_tx_iqlo_cal_cmds_recal[cal_cnt];
			}
			/*  get cal type and core_to_be_calibrated */
			core_no = ((cal_cmd & 0x3000) >> 12);
			cal_type = ((cal_cmd & 0x0F00) >> 8);

			if (!(pi_nphy->nphy_use_int_tx_iqlo_cal)) {
				/* Enable the external PA on the core that we are calibrating,
			     * if we are using external TSSI for TX IQCal.
			     */
				wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 1,
				((core_no == 0)?
				RADIO_MIMO_CORESEL_CORE1 : RADIO_MIMO_CORESEL_CORE2));
				OSL_DELAY(20);
			}

			/* if analog LO cal, store suggested (systematic) dig LOFT comp vals */
			if ((cal_type == 1) || (cal_type == 3) || (cal_type == 4)) {
				/* store suggested (systematic) dig LOFT comp vals */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 69 + core_no,
				16, tbl_buf);

				diq_start = tbl_buf[0];
				/* reset digital DC inj to zero before analog LO cal */
				tbl_buf[0] = 0;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 69 + core_no,
				16, tbl_buf);
			}

			if (NREV_GE(pi->pubpi.phy_rev, 6) ||
			(NREV_IS(pi->pubpi.phy_rev, 5) &&
			PHY_IPA(pi) && (CHSPEC_IS2G(pi->radio_chanspec)))) {
				if (!ladder_updated[core_no]) {
					wlc_phy_update_txcal_ladder_nphy(pi, core_no);
					ladder_updated[core_no] = TRUE;
				}
			}
			/* SW IQ Calibration WAR */

			/* Software workaround for 4324: hardware iqloCal engine cannot access
			 * analog/RF registers. Address for these analog registers is held in
			 * mimophy registers. For the software cal to take control, we swap the
			 * addresses for core0 and core1 to prevent hardware engine from over-
			 * -writing what software cal is doing.
			 */

			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
				(pi_nphy->nphy_iqlocal_swar_en)) {

				bool envDetGctl_en = TRUE;
				uint16 cmdGctl = 0x8ad9;
				uint16 gainThresh = 0xa0;

				if (core_no == 1) { /* core 1 */
					/* following addresses are core0 related addresses */
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_iqcal_gain_bwAddress, 0x20);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_coarse_iAddress, 0x62);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_coarse_qAddress, 0x63);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_fine_iAddress, 0x60);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_fine_qAddress, 0x61);
				} else { /* core 0 */
					/* following addresses are core1 related addresses */
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_iqcal_gain_bwAddress, 0xe2);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_coarse_iAddress, 0x124);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_coarse_qAddress, 0x125);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_fine_iAddress, 0x122);
					phy_utils_write_phyreg(pi,
					         NPHY_REV19_TX_loft_fine_qAddress, 0x123);
				}

				if (cal_type == 0) {
					if (pi_nphy->firstTime == 0) {
						pi_nphy->firstTime = 1;
					} else if (pi_nphy->firstTime == 1) {
						pi_nphy->firstTime = 0;
						cmdGctl = 0x8adb;
						gainThresh = 0xd0;
						phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl,
						                       cmdGctl);
					}
				}

				/* get & set intervals settling and measurement intervals */
				/* Here val ==> nnum */
				val = (cal_params[core_no].ncorr[cal_type] << 8) |
					Nnum_gctrl;

				/* Call iqloCal swwar */
				wlc_phy_lcnxn_rev3_iqloCalCmd_war_nphy(pi, cal_cmd, val, cmdGctl,
					gainThresh, envDetGctl_en);
			} else {
				/* setup radio addresses to indirection registers */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					if ((cal_cmd & 0x3000) >> 12) { /* core 1 */
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_iqcal_gain_bwAddress, 0xe2);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_coarse_iAddress, 0x124);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_coarse_qAddress, 0x125);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_fine_iAddress, 0x122);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_fine_qAddress, 0x123);
					} else { /* core 0 */
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_iqcal_gain_bwAddress, 0x20);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_coarse_iAddress, 0x62);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_coarse_qAddress, 0x63);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_fine_iAddress, 0x60);
						phy_utils_write_phyreg(pi,
							NPHY_REV19_TX_loft_fine_qAddress, 0x61);
					}

				}
				/* get & set intervals settling and measurement intervals */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {

					/* Here val ==> nnum */
					val = (cal_params[core_no].ncorr[cal_type] << 8) |
						Nnum_gctrl;

					if (cal_type == 0) {
						if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) ||
							CHIP_4324_B5(pi)) {
							/* Cal Cmd for IQCAL */
							cal_cmd_gctl = 0x8ad9;
						} else {
							cal_cmd_gctl = 0x8adb;
						}

						/* 5GTX_PVTIMP */
						if (CHSPEC_IS5G(pi->radio_chanspec) &&
						(CHIPID_4324X_IPA_FAMILY(pi))) {
							/* Here Nnum_corr = 0x9b
							 * and Nnum_gctrl = 0x87
							 */
							val = (0x9b << 8) | 0x87;
							if (!pi_nphy->firstTime) {
								pi_nphy->firstTime = TRUE;
								pi_nphy->save_cmds = TRUE;
								pi_nphy->save_cmdgctl =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_iqloCalCmdGctl);
								pi_nphy->save_cmdgctl_8 =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_REV19_iqloCalCmdGctl_8);
								/* force trigger with
								 * different cal cmds
								 */
								 /* core 0 */
								if (!((cal_cmd & 0x3000) >> 12)) {
									phy_utils_write_phyreg(pi,
									NPHY_iqloCalCmdGctl,
									0x8ad9);
									phy_utils_write_phyreg(pi,
									NPHY_REV19_iqloCalCmdGctl_8,
									0xa0);
								} else { /* core 1 */
									phy_utils_write_phyreg(pi,
									NPHY_REV19_iqloCalCmdGctl_8,
									0xa0);
								}
							} else {
								pi_nphy->firstTime = FALSE;
								pi_nphy->save_cmds = TRUE;
								/* save cal cmds */
								pi_nphy->save_cmdgctl =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_iqloCalCmdGctl);
								pi_nphy->save_cmdgctl_8 =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_REV19_iqloCalCmdGctl_8);
								/* force trigger with
								 * different cal cmds
								 */
								 /* core 0 */
								if (!((cal_cmd & 0x3000) >> 12)) {
									phy_utils_write_phyreg(pi,
									NPHY_iqloCalCmdGctl,
									0x8ad7);
									phy_utils_write_phyreg(pi,
									NPHY_REV19_iqloCalCmdGctl_8,
									0xe0);
								} else { /* core 1 */
									phy_utils_write_phyreg(pi,
									NPHY_REV19_iqloCalCmdGctl_8,
									0xd0);
								}
							}
						} else {
							if (!pi_nphy->firstTime) {
								pi_nphy->firstTime = TRUE;
								pi_nphy->save_cmds = FALSE;
							} else {
								pi_nphy->firstTime = FALSE;
								pi_nphy->save_cmds = TRUE;
								/* save cal cmds */
								pi_nphy->save_cmdgctl =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_iqloCalCmdGctl);
								pi_nphy->save_cmdgctl_8 =
								(uint16) phy_utils_read_phyreg(pi,
								NPHY_REV19_iqloCalCmdGctl_8);
								/* force trigger with
								 * different cal cmds
								 */
								phy_utils_write_phyreg(pi,
								NPHY_iqloCalCmdGctl, cal_cmd_gctl);
								phy_utils_write_phyreg(pi,
								NPHY_REV19_iqloCalCmdGctl_8, 0xd0);
							}
						}
					}
				} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
					val = (cal_params[core_no].ncorr[cal_type] << 8) |
						Nnum_gctrl;
				} else {
					val = (cal_params[core_no].ncorr[cal_type] << 8) |
						NPHY_N_GCTL;
				}

				phy_utils_write_phyreg(pi, NPHY_iqloCalCmdNnum, val);

				/* common part for all cals */
				phy_utils_write_phyreg(pi, NPHY_iqloCalCmd, cal_cmd);
				/* mimophy_iqcal_wait, MAX wait time is ~20ms */
				SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) &
				           0xc000) != 0),
				NPHY_SPINWAIT_CAL_TXIQLO);
				ASSERT((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) == 0);

				if (!(pi_nphy->nphy_use_int_tx_iqlo_cal)) {
					wlc_phy_rfctrlintc_override_nphy(pi,
						NPHY_RfctrlIntc_override_PA, 0,
						RADIO_MIMO_CORESEL_CORE1 |
						RADIO_MIMO_CORESEL_CORE2);
				}

				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 96,
					16, tbl_buf);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 64,
					16, tbl_buf);

				/* restore back the saved cmds */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
				pi_nphy->save_cmds) {
					phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl,
						pi_nphy->save_cmdgctl);
					phy_utils_write_phyreg(pi, NPHY_REV19_iqloCalCmdGctl_8,
						pi_nphy->save_cmdgctl_8);
				}
			} /* HW iqcal path */

			/* if analog LO cal, restore initial diq0 values */
			if ((cal_type == 1) || (cal_type == 3) || (cal_type == 4)) {
				/* restore initial diq0 values */
				/* TCL: mimophy_write_table iqloCaltbl  $diq_start  69+core_no ; */
				tbl_buf[0] = diq_start;
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
					69+core_no, 16, tbl_buf);
				}
			}

		}

		/* nphase calibration, update the Tx cal cmd index, pointing to
		 * the next set of multiphase commands for the next time around.
		 * If we are done issuing all the Tx cal cmds then reset the Tx cal cmd index
		 */
		if (mphase) {
			pi->cal_info->txcal_cmdidx = num_cals;
			if (pi->cal_info->txcal_cmdidx >= max_cal_cmds)
				pi->cal_info->txcal_cmdidx = 0;
		}

		mphase_cal_lastphase =
		(NREV_LE(pi->pubpi.phy_rev, 2)) ?
		MPHASE_CAL_STATE_TXPHASE4 : MPHASE_CAL_STATE_TXPHASE5;

		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
			(pi_nphy->nphy_iqlocal_swar_en)) {
			/* save start coeffs for next iteration */
			tbl_len = ARRAYSIZE(pi->cal_info->u.ncal.txcal_interm_coeffs);
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL,
				tbl_len, 64, 16, ncal->txcal_interm_coeffs);
			if (!mphase || (pi->cal_info->cal_phase_id == mphase_cal_lastphase)) {
				/* save final cal results */
				bcopy(ncal->txcal_interm_coeffs, ncal->txiqlocal_coeffs,
					4 * sizeof(int16));
				bcopy((ncal->txcal_interm_coeffs + 5),
					(ncal->txiqlocal_coeffs + 5), 4 * sizeof(int16));
				/* set valid flag */
				ncal->txiqlocal_coeffsvalid = TRUE;
				ncal->txiqlocal_chanspec = pi->radio_chanspec;
			}
		} else if (!mphase || (pi->cal_info->cal_phase_id == mphase_cal_lastphase)) {
			/* single phase or last tx stage in multiphase cal, save the results */
			/* currently defunct Mixer iDAC cal - need to include in the loop adequately
			 * for REV2 (B0), see TCL code
			 * Important Note: The assumption is that the last cal *in each core* is NOT
			 *                 an analog LO cal (otherwise have to manually write coeffs
			 *                 from Best to radio regs, see TCL.
			 * Apply IQ Cal Results to OFDM PHY
			 *  TCL: mimophy_write_table iqloCaltbl
			 *  [mimophy_read_table iqloCaltbl 4 96] 80
			 * ---------------------
			 * End Calibration steps
			 * ---------------------
			 */

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 96, 16, tbl_buf);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16, tbl_buf);

			if (NREV_LT(pi->pubpi.phy_rev, 2)) {
				/* Write Zeros into B-PHY IQ comp (better than phase rotated OFDM
				 * phy coeffs) -- this is just to be sure; reset values should be
				 * zero anyway
				 *  TCL: mimophy_write_table iqloCaltbl {0 0 0 0} 88; a0,b0,a1,b1
				 */
				tbl_buf[0] = 0; tbl_buf[1] = 0; tbl_buf[2] = 0; tbl_buf[3] = 0;
				/* As of REV-2 (B0 and beyond), this correction is obsolete */
			}
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, tbl_buf);

			/* Apply Digital LOFT Comp to OFDM PHY (di0,dq0,di1,dq1) */
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 101, 16, tbl_buf);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, tbl_buf);

			/* For 4324B1 Apply Correction to digital LOFT Coeffs
			 * JIRA 43242-62
			 */
			if (pi_nphy->nphy_cck_digloft_war_en == TRUE) {
				/* Write OFDM coeffs to MAC shared memory */
				/* Read offset in SHMEM */
				/* ptr1 = read_shm (0x71 * 2), this will give pointer to lcnxn_blk
				 * lcnxn_blk offset 0 has pointer of RFLOWAR block
				 * ptr2 = read_shm(ptr1*2)
				 * write_shm (ptr2*2, 1)
				 */
				shm_blk_ptr = wlapi_bmac_read_shm(pi->sh->physhim, M_LCNXN_BLK_PTR);
				shm_ptr = wlapi_bmac_read_shm(pi->sh->physhim, (shm_blk_ptr * 2));
				wlapi_bmac_write_shm(pi->sh->physhim,
					((shm_ptr*2) + 2), tbl_buf[0]);
				wlapi_bmac_write_shm(pi->sh->physhim,
					((shm_ptr*2) + 4), tbl_buf[1]);

				loft_di0 = (tbl_buf[0] & 0xFF00) >> 8;
				loft_dq0 = (tbl_buf[0] & 0x00FF);
				loft_di1 = (tbl_buf[1] & 0xFF00) >> 8;
				loft_dq1 = (tbl_buf[1] & 0x00FF);

				/* LOFT OFFSET needs to be scaled according to IIR filter
				 * gain scaling
				 */
				if (CHIPID_4324X_EPA_FAMILY(pi))
					loftScl = (pi->sromi->bphy_sm_fix_opt == 1)? 1 : 0;
				else
					loftScl = 0;

				loft_di0 = (loft_di0 - (NPHY_BPHY_LOFT_OFFSET << loftScl)) & 0xFF;
				loft_dq0 = (loft_dq0 - (NPHY_BPHY_LOFT_OFFSET << loftScl)) & 0xFF;
				loft_di1 = (loft_di1 - (NPHY_BPHY_LOFT_OFFSET << loftScl)) & 0xFF;
				loft_dq1 = (loft_dq1 - (NPHY_BPHY_LOFT_OFFSET << loftScl)) & 0xFF;
				tbl_buf[0] = (loft_di0 << 8) | loft_dq0;
				tbl_buf[1] = (loft_di1 << 8) | loft_dq1;

				/* cache the vals */
				pi_nphy->bphy_loft_correction[0] = tbl_buf[0];
				pi_nphy->bphy_loft_correction[1] = tbl_buf[1];

				/* Write BPHY coeffs to MAC shared memory */
				wlapi_bmac_write_shm(pi->sh->physhim,
					((shm_ptr*2) + 6), tbl_buf[0]);
				wlapi_bmac_write_shm(pi->sh->physhim,
					((shm_ptr*2) + 8), tbl_buf[1]);
			}

			/* Apply Digital LOFT Comp to B-PHY
			 * PR 38650, PR 38487
			 */
			/* TCL: mimophy_write_table iqloCaltbl
			   [mimophy_read_table iqloCaltbl 2 101] 93
			 */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, tbl_buf);

			/* Also store results in pi->txiqlocal_coeffs and flag valid */
			/* TCL: set def(tx_iqlo_cal_interm_coeffs)
			   [mimophy_read_table iqloCaltbl 9 96];
			 */
			tbl_len = ARRAYSIZE(ncal->txiqlocal_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL,
			tbl_len, 96, 16, ncal->txiqlocal_coeffs);

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 101, 16, tbl_buf);
			pi_nphy->lowpwrDiq[0] = tbl_buf[0];
			pi_nphy->lowpwrDiq[1] = tbl_buf[1];

			/* For doing external LO for low power with ePA */
			if (pi_nphy->twostageLOCal == TRUE) {
				wlc_phy_tx_lowpwr_LO_cal(pi);
			}

			/* set valid flag */
			ncal->txiqlocal_coeffsvalid = TRUE;
			ncal->txiqlocal_chanspec = pi->radio_chanspec;
		} else {
			tbl_len = ARRAYSIZE(pi->cal_info->u.ncal.txcal_interm_coeffs);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				/* For NPHY rev2, there were no fi,fq coeffs */
				tbl_len -= 2;
			}
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL,
			tbl_len, 96, 16, ncal->txcal_interm_coeffs);
		}

		PHY_CAL(("wlc_phy_cal_txiqlo_nphy: results\n"));
		PHY_CAL(("\tA0=%4d B0=%4d A1=%4d B1=%4d Ci0=%4d Cq0=%4d Ci1=%4d Cq1=%4d\n",
		(int16)ncal->txiqlocal_coeffs[0], (int16)ncal->txiqlocal_coeffs[1],
		(int16)ncal->txiqlocal_coeffs[2], (int16)ncal->txiqlocal_coeffs[3],
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<12))>>8)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<8))>>4)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<4))>>0)>>4,
		(int8)((ncal->txiqlocal_coeffs[4] & (0xF<<0))<<4)>>4));
		PHY_CAL(("\tDi0=%4d Dq0=%4d Di1=%4d Dq1=%4d Ei0=%4d Eq0=%4d Ei1=%4d Eq1=%4d\n",
		(int8)((ncal->txiqlocal_coeffs[5] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[5] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[6] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[6] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[7] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[7] & (0xFF<<0))>>0),
		(int8)((ncal->txiqlocal_coeffs[8] & (0xFF<<8))>>8),
		(int8)((ncal->txiqlocal_coeffs[8] & (0xFF<<0))>>0)));

		/* Apply Analog LOFT Comp (OFDM-PHY and B-PHY)
		 * -- assumed to be unnecessary for now (see Important Note in TCL)
		 */

		/* Switch off test tone */
		wlc_phy_stopplayback_nphy(pi);	/* mimophy_stop_playback */

		/* disable IQ/LO cal */
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, 0x0000);

	} else {
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, 0x0000);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* Switching off all the aux path overrides for REV3-4324 */
		wlc_phy_rev3_tssisel_nphy(pi, 5, NPHY_LCNXN_REV3_TSSI_OFF);
	}
	/* Restore bb_mult_m */
	/* TCL: mimophy_write_table iqloCaltbl $SAVE_bb_mult_m 87 */
	/* MOVED TO TX_TONE */

	/* Clean Up PHY */
	wlc_phy_txcal_phycleanup_nphy(pi);

	/* restore tx gain */
	/* TCL: mimophy_write_table RFSeq    $SAVE_gain 0x110 */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x110, 16, gain_save);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, gain_save1);
	} else {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);
	}
	/* Note: no RFSeq to enforce change, next tx will do it */

	/* Clean up RADIO */
	wlc_phy_txcal_radio_cleanup_nphy(pi);

	/* 20in40 iq comp WAR */
	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		if (!mphase || (pi->cal_info->cal_phase_id == mphase_cal_lastphase))
			wlc_phy_tx_iq_war_nphy(pi);
	}

	/* Enable phyhang_avoid for NPHY_REV4+ */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		pi_nphy->phyhang_avoid = phyhang_avoid_state;
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	/* Enable flip after iqlo cal  */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (!ISSIM_ENAB(pi->sh->sih)) {
			phy_utils_or_phyreg(pi, NPHY_IQFlip, NPHY_IQFlip_ADC1 | NPHY_IQFlip_ADC2);
		}
	}

	/* Enabling rxchain (PR 94065 fix) while doing txiqcal causing issues for 4324xchips
	 * the cals are happening correctly with out the fix so removing that from 4324xchips
	 */
	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (phyrxchain == 0x1) {
			wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 1, 0);
		}
	}

	return bcmerror;
}

void
wlc_phy_tx_lowpwr_LO_cal(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 num_cals, cal_cnt;
	uint16 Nnum_gctrl = 0;
	uint16 cal_cmd;
	uint16 core_no, val;
	uint16 tbl_buf[2];
	uint16 tbl_offset, tbl_length, i;

	uint16 tbl_tx_lowpwr_loft_cal_cmds[] = { 0x8256, 0x9256 };

	/* Set Calibration Index to 96 */
	pi_nphy->lowpwrLoCalflag = TRUE;
	wlc_phy_precal_txgain_nphy(pi);

	/* Path Setting for low power LO Cal */
	wlc_phy_rev3_setup_rfiqcal_mux(pi, 0, 1, 3);
	wlc_phy_rev3_tssisel_nphy(pi, 5, NPHY_LCNXN_REV3_TSSI);
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 1,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	num_cals = ARRAYSIZE(tbl_tx_lowpwr_loft_cal_cmds);
	if (CHSPEC_IS40(pi->radio_chanspec)) {
		Nnum_gctrl = 0x98;
	} else {
		Nnum_gctrl = 0x87;
	}

	/* Loop through each command for low power LO calibration */
	for (cal_cnt = 0; cal_cnt < num_cals; cal_cnt++) {
		cal_cmd = tbl_tx_lowpwr_loft_cal_cmds[cal_cnt];
		core_no = ((cal_cmd & 0x3000) >> 12);

		/* set diq to zero */
		tbl_buf[0] = 0;
		tbl_buf[1] = 0;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
			(69 + core_no), 16, tbl_buf);

		phy_utils_write_phyreg(pi, NPHY_REV19_iqloCalCmdGctl_8, 0xd0);
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, 0x88da);
		val = (0x9B << 8) | Nnum_gctrl;
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdNnum, val);

		/* Issue Cal command */
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmd, cal_cmd);

		/* Wait till command is executed */
		SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd)
			& 0xc000) != 0), NPHY_SPINWAIT_CAL_TXIQLO);
		ASSERT((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) == 0);

		/* Store LO Coeff into variable */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
			(101 + core_no), 16, tbl_buf);
		pi_nphy->lowpwrDiq[core_no] = tbl_buf[0];
	}

	/* Revert back to the original setting before lowpwr LO Cal */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);
	wlc_phy_rev3_setup_rfiqcal_mux(pi, 0, 1, 1);
	wlc_phy_rev3_tssisel_nphy(pi, 5, NPHY_RSSI_SEL_IQ);

	/* Write to the power control table */
	tbl_offset = 448; /* Offset of LO coeff in the pwrctrl table */
	tbl_length = 128;
	/* Fill last 40 entries with lowpower coeffs */
	for (i = (tbl_offset+tbl_length-NPHY_NUM_LOWPWR_LO_COEFFS);
		i < (tbl_offset+tbl_length); i++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL,
			1, i, 16, &(pi_nphy->lowpwrDiq[0]));
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL,
			1, i, 16, &(pi_nphy->lowpwrDiq[1]));
	}

	/* Change index back to original cal index */
	pi_nphy->lowpwrLoCalflag = FALSE;
	wlc_phy_precal_txgain_nphy(pi);
}

static void
wlc_phy_reapply_txcal_coeffs_nphy(phy_info_t *pi)
{
	uint16 tbl_buf[7];
	nphy_cal_result_t *ncal = &pi->cal_info->u.ncal;

	ASSERT(NREV_LT(pi->pubpi.phy_rev, 2));

	if ((ncal->txiqlocal_chanspec == pi->radio_chanspec) &&
	    (ncal->txiqlocal_coeffsvalid)) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, ARRAYSIZE(tbl_buf), 80, 16,
			tbl_buf);

		/*
		   If the Tx calibration coefficients have been
		   overwritten by the ucode, re-write the coefficients
		   to the IQ cal PHY table
		 */
		if ((ncal->txiqlocal_coeffs[0] != tbl_buf[0]) ||
		    (ncal->txiqlocal_coeffs[1] != tbl_buf[1]) ||
		    (ncal->txiqlocal_coeffs[2] != tbl_buf[2]) ||
		    (ncal->txiqlocal_coeffs[3] != tbl_buf[3])) {
			/* Apply IQ Cal Results to OFDM PHY */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16,
				ncal->txiqlocal_coeffs);

			tbl_buf[0] = 0; tbl_buf[1] = 0;
			tbl_buf[2] = 0; tbl_buf[3] = 0;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, tbl_buf);

			/* Apply Digital LOFT Comp to OFDM PHY */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16,
				&ncal->txiqlocal_coeffs[5]);

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16,
				&ncal->txiqlocal_coeffs[5]);
		}
	}
}

static void
wlc_phy_tx_iq_war_nphy(phy_info_t *pi)
{
	nphy_iq_comp_t tx_comp;

	/*   Store Tx IQ Comp values in SHM for MAC to restore per frame */
	wlc_phy_table_read_nphy(pi, 15, 4, 0x50, 16, (void *)&tx_comp);

	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ, tx_comp.a0);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 2, tx_comp.b0);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 4, tx_comp.a1);
	wlapi_bmac_write_shm(pi->sh->physhim, M_20IN40_IQ + 6, tx_comp.b1);
}

void
wlc_phy_rx_iq_coeffs_nphy(phy_info_t *pi, uint8 write, nphy_iq_comp_t *pcomp)
{
	if (write) {
		phy_utils_write_phyreg(pi, NPHY_Core1RxIQCompA0, pcomp->a0);
		phy_utils_write_phyreg(pi, NPHY_Core1RxIQCompB0, pcomp->b0);
		phy_utils_write_phyreg(pi, NPHY_Core2RxIQCompA1, pcomp->a1);
		phy_utils_write_phyreg(pi, NPHY_Core2RxIQCompB1, pcomp->b1);
	} else {
		pcomp->a0 = phy_utils_read_phyreg(pi, NPHY_Core1RxIQCompA0);
		pcomp->b0 = phy_utils_read_phyreg(pi, NPHY_Core1RxIQCompB0);
		pcomp->a1 = phy_utils_read_phyreg(pi, NPHY_Core2RxIQCompA1);
		pcomp->b1 = phy_utils_read_phyreg(pi, NPHY_Core2RxIQCompB1);
	}
}

void
wlc_phy_rx_iq_est_nphy(phy_info_t *pi, phy_iq_est_t *est, uint16 num_samps,
	uint8 wait_time, uint8 wait_for_crs)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		wlc_phy_gain_override_enable_disable(pi, 1);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_write_phyreg(pi, NPHY_forceClk, 0x3f);
		if (CHSPEC_IS40(pi->radio_chanspec))
			wait_time = 40;
	}
	/* Get Rx IQ Imbalance Estimate from modem */
	phy_utils_write_phyreg(pi, NPHY_IqestSampleCount, num_samps);
	phy_utils_mod_phyreg(pi, NPHY_IqestWaitTime, NPHY_IqestWaitTime_waitTime_MASK,
	            (wait_time << NPHY_IqestWaitTime_waitTime_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_IqestCmd, NPHY_IqestCmd_iqMode,
	            (wait_for_crs) ? NPHY_IqestCmd_iqMode : 0);

	phy_utils_mod_phyreg(pi, NPHY_IqestCmd, NPHY_IqestCmd_iqstart,
	            NPHY_IqestCmd_iqstart);

	/* wait for estimate */
	SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) != 0),
		NPHY_SPINWAIT_RX_IQ_EST);
	ASSERT((phy_utils_read_phyreg(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) == 0);

	if ((phy_utils_read_phyreg(pi, NPHY_IqestCmd) & NPHY_IqestCmd_iqstart) == 0) {
		ASSERT(pi->pubpi.phy_corenum <= NPHY_CORE_NUM);
		FOREACH_CORE(pi, core) {
			est[core].i_pwr =
			        (phy_utils_read_phyreg(pi, NPHY_IqestipwrAccHi(core)) << 16) |
				phy_utils_read_phyreg(pi, NPHY_IqestipwrAccLo(core));
			est[core].q_pwr =
			        (phy_utils_read_phyreg(pi, NPHY_IqestqpwrAccHi(core)) << 16) |
				phy_utils_read_phyreg(pi, NPHY_IqestqpwrAccLo(core));
			est[core].iq_prod =
			        (phy_utils_read_phyreg(pi, NPHY_IqestIqAccHi(core)) << 16) |
				phy_utils_read_phyreg(pi, NPHY_IqestIqAccLo(core));
			PHY_CAL(("wlc_phy_rx_iq_est_nphy: core%i "
				 "i_pwr = %u, q_pwr = %u, iq_prod = %d\n",
				 core, est[core].i_pwr, est[core].q_pwr, est[core].iq_prod));
		}
	} else
		PHY_ERROR(("wlc_phy_rx_iq_est_nphy: IQ measurement timed out\n"));

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (pi_nphy->nphy_disable_stalls == 1)
			phy_utils_write_phyreg(pi, NPHY_forceClk, 0x22);
		else
			phy_utils_write_phyreg(pi, NPHY_forceClk, 0x2);
	}

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		wlc_phy_gain_override_enable_disable(pi, 0);
	}
}

#define CAL_RETRY_CNT 2

static void
wlc_phy_calc_rx_iq_comp_nphy(phy_info_t *pi, uint8 core_mask)
{
	uint8 curr_core;
	phy_iq_est_t est[NPHY_CORE_NUM];
	nphy_iq_comp_t old_comp, new_comp;
	int32  iq = 0;
	uint32 ii = 0, qq = 0;
	int16  iq_nbits, qq_nbits, brsh, arsh;
	int32  a, b, temp;
	int bcmerror = BCME_OK;
	uint cal_retry = 0;

	if (core_mask == 0x0) return;

	/* compute Rx compensation coeffs
	 *   -- assumes no compensation to start
	 */

	/* until have code to refine compensation params
	 *   for each re-cal, zero out comp coeffs and
	 *   do "one-shot" calibration.
	 */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &old_comp);
	new_comp.a0 = new_comp.b0 = new_comp.a1 = new_comp.b1 = 0x0;
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &new_comp);

cal_try:
	wlc_phy_rx_iq_est_nphy(pi, est, 0x4000, 32, 0);

	/* init new comp coeffs to old ones, in case we're preserving some
	 * cores' values
	 */
	new_comp = old_comp;

	FOREACH_ACTV_CORE(pi, core_mask, curr_core) {
		/* for each core, implement the following floating point
		 * operations quantized to 10 fractional bits:
		 *   b = -iq/ii
		 *   a = -1 + sqrt(qq/ii - b*b)
		 */
		iq = est[curr_core].iq_prod;
		ii = est[curr_core].i_pwr;
		qq = est[curr_core].q_pwr;
		/* PR93127 swap iq in software as adc flip doesnt function
		 *   when SPB is turned on
		 */
		if ((CHIPID(pi->sh->chip) == BCM43239_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID) ||
		    (CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) ||
			(CHIPID(pi->sh->chip) == BCM43227_CHIP_ID)) {
			ii = est[curr_core].q_pwr;
			qq = est[curr_core].i_pwr;
		}
		PHY_CAL(("%s: Initial Imbalance (core %d): iq = %d, ii = %d, qq = %d\n",
			__FUNCTION__, curr_core, iq, ii, qq));

		/* bounds check estimate info */
		if ((ii + qq) < NPHY_MIN_RXIQ_PWR) {
			PHY_ERROR(("RXIQ imbalance estimate power too small, skipping cal!\n"));
			bcmerror = BCME_ERROR;
			break;
		}

		iq_nbits = phy_utils_nbits(iq);
		qq_nbits = phy_utils_nbits(qq);

		arsh = 10-(30-iq_nbits);
		if (arsh >= 0) {
			a = (-(iq << (30 - iq_nbits)) + (ii >> (1 + arsh)));
			temp = (int32) (ii >>  arsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, arsh=%d\n", ii, arsh));
				bcmerror = BCME_ERROR;
				break;
			}
		} else {
			a = (-(iq << (30 - iq_nbits)) + (ii << (-1 - arsh)));
			temp = (int32) (ii << -arsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, arsh=%d\n", ii, arsh));
				bcmerror = BCME_ERROR;
				break;
			}
		}

		a /= temp;

		brsh = qq_nbits-31+20;
		if (brsh >= 0) {
			b = (qq << (31-qq_nbits));
			temp = (int32) (ii >>  brsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, brsh=%d\n", ii, brsh));
				bcmerror = BCME_ERROR;
				break;
			}
		} else {
			b = (qq << (31-qq_nbits));
			temp = (int32) (ii << -brsh);
			if (temp == 0) {
				PHY_ERROR(("Aborting Rx IQCAL! ii=%d, brsh=%d\n", ii, brsh));
				bcmerror = BCME_ERROR;
				break;
			}
		}
		b /= temp;
		b -= a*a;
		b = (int32) phy_utils_sqrt_int((uint32) b);
		b -= (1 << 10);

		if ((curr_core == PHY_CORE_0) && (core_mask & 0x1)) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				new_comp.a0 = (int16) a & 0x3ff;
				new_comp.b0 = (int16) b & 0x3ff;
			} else {
				/* For NPHY revision < 3, the a & b coeffs were swapped */
				new_comp.a0 = (int16) b & 0x3ff;
				new_comp.b0 = (int16) a & 0x3ff;
			}
		}
		if ((curr_core == PHY_CORE_1) && (core_mask & 0x2)) {
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				new_comp.a1 = (int16) a & 0x3ff;
				new_comp.b1 = (int16) b & 0x3ff;
			} else {
				/* For NPHY revision < 3, the a & b coeffs were swapped */
				new_comp.a1 = (int16) b & 0x3ff;
				new_comp.b1 = (int16) a & 0x3ff;
			}
		}
	}

	/* Restore previous calibration values if we are aborting the Rx cal */
	if (bcmerror != BCME_OK) {
		FOREACH_ACTV_CORE(pi, core_mask, curr_core) {
#ifdef MACOSX
			OSL_LOG("phycal",
				"Aborting Rx IQCAL attempt "
				"%d: core %d, iq_prod=%d, i_pwr=%d, q_pwr=%d\n",
				cal_retry, curr_core,
				est[curr_core].iq_prod, est[curr_core].i_pwr, est[curr_core].q_pwr);
#else
			PHY_ERROR(("Aborting Rx IQCAL: core %d, iq_prod=%d, i_pwr=%d, q_pwr=%d\n",
			          curr_core, est[curr_core].iq_prod,
			          est[curr_core].i_pwr, est[curr_core].q_pwr));
			ASSERT(0);
#endif // endif
		}

		if (cal_retry < CAL_RETRY_CNT) {
			cal_retry++;
			goto cal_try;
		}

		new_comp = old_comp;
	} else if (cal_retry > 0) {
		FOREACH_ACTV_CORE(pi, core_mask, curr_core) {
#ifdef MACOSX
			OSL_LOG("phycal",
			        "Cal %d success: core %d iq_prod=%d, i_pwr=%d, q_pwr=%d\n",
			        cal_retry, curr_core,
			        est[curr_core].iq_prod, est[curr_core].i_pwr, est[curr_core].q_pwr);
#endif // endif
		}
	}

	PHY_CAL(("%s: b0 = 0x%03x, a0 = 0x%03x, b1 = 0x%03x, a1 = 0x%03x\n",
		__FUNCTION__, new_comp.b0, new_comp.a0, new_comp.b1, new_comp.a1));

	/* write computed correction */
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &new_comp);

#if ENABLE_RXIQCAL_DBG
	/* show residual imbalance for diagnostic purposes */
	wlc_phy_rx_iq_est_nphy(pi, est, 0x4000, 32, 0);
	FOREACH_ACTV_CORE(pi, core_mask, curr_core) {
		PHY_INFORM(("Residual Imbalance: core %d, iq = %d, ii = %d, qq = %d\n",
		           curr_core,
		           est[curr_core].iq_prod, est[curr_core].i_pwr, est[curr_core].q_pwr));
	}
#endif  /* ENABLE_RXIQCAL_DBG */
}

static void
wlc_phy_rxcal_radio_setup_nphy(phy_info_t *pi, uint8 rx_core)
{
	uint16 offtune_val;
	uint16 bias_g = 0;
	uint16 bias_a = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* FIXME4324 */
		if ((pi_nphy->nphy_rxiqcal_fw_war_en == FALSE) ||
			CHSPEC_IS2G(pi->radio_chanspec))
			pi_nphy->use_20671_coupling = 0; /* default value is 0 */

		/* args description: wlc_phy_rfctrl_override_nphy_rev19()
		 * (pi, field, value, core_mask, ovr_off , id)
		 */
		if (rx_core == 0) {
			if (PHY_IPA(pi)) {
			if (pi_nphy->use_20671_coupling == 0) {
				if ((pi_nphy->nphy_rxiqcal_fw_war_en == 1) &&
					CHSPEC_IS5G(pi->radio_chanspec)) {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK, 1,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
				} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK, 0,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
				} /* nphy_rxiqcal_fw_war_en */
			} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK, 0,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} /* use_20671_coupling */
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 0,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} else {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 1,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			}
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_MASK, 1,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK, 0,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
		} else {
			if (PHY_IPA(pi)) {
			if (pi_nphy->use_20671_coupling == 0) {
				if ((pi_nphy->nphy_rxiqcal_fw_war_en == 1) &&
					CHSPEC_IS5G(pi->radio_chanspec)) {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK, 1,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
				} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK, 0,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
				} /* nphy_rxiqcal_fw_war_en */
			} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK, 0,
					(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} /* use_20671_coupling */
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 0,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} else {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 1,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			}
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_MASK, 1,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK, 0,
				(1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
		} /* rx_core */
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			phy_utils_mod_radioreg(pi, (rx_core == 0) ? RADIO_20671_TXRX5G_CAL_CORE0:
				RADIO_20671_TXRX5G_CAL_CORE1, 0x3 << 10, 0 << 10);
			phy_utils_mod_radioreg(pi, (rx_core == 0) ? RADIO_20671_TXRX5G_CAL_CORE0:
				RADIO_20671_TXRX5G_CAL_CORE1, 0x3 << 6, 0 << 6);
			phy_utils_mod_radioreg(pi, (rx_core == 0) ? RADIO_20671_TXRX5G_CAL_CORE0:
				RADIO_20671_TXRX5G_CAL_CORE1, 0x3 << 4, 0 << 4);
		}

		/* saving Rout over rides to take care of ACI mitigation (when enabled) */
		pi_nphy->save_OVR3 = phy_utils_read_radioreg(pi, RADIO_20671_OVR3);
		pi_nphy->save_OVR19 = phy_utils_read_radioreg(pi, RADIO_20671_OVR19);

		/* clear the bits */
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR3, 1 << 6, 0 << 6);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR3, 1 << 2, 0 << 6);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR19, 1 << 6, 0 << 6);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR19, 1 << 2, 0 << 2);

	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (rx_core == PHY_CORE_0) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
					phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
					phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN);

				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP, 0x3);
				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN, 0xaf);

			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN);

				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP, 0x3);
				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN, 0x7f);
			}

		} else {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN);

				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP, 0x3);
				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN, 0xaf);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[0] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP);
				pi_nphy->tx_rx_cal_radio_saveregs[1] =
				        phy_utils_read_radioreg(pi,
				                                RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN);

				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP, 0x3);
				phy_utils_write_radioreg(pi,
				                         RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN, 0x7f);
			}
		}

	} else {
	if (rx_core == PHY_CORE_0) {
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
		        phy_utils_read_radioreg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			pi_nphy->tx_rx_cal_radio_saveregs[2] =
			    phy_utils_read_radioreg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0);
			pi_nphy->tx_rx_cal_radio_saveregs[3] =
			    phy_utils_read_radioreg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* For 2056 radiorev >= 5, LNA1 can be powered down completely.
			 * For previous radiorevs (i.e. 4322A1 and prior chips), we
			 * de-tune LNA1
			 */
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0, 0x40);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1, bias_a);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0, bias_a);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				phy_utils_mod_radioreg(pi,
				    RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0,
				        0xF0, (offtune_val << 8));
			}

			phy_utils_write_radioreg(pi,
			        RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1, 0x9);
			phy_utils_write_radioreg(pi,
			        RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0, 0x9);
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0, 0x40);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1, bias_g);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0, bias_g);

			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				phy_utils_mod_radioreg(pi,
				    RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0,
				        0xF0, (offtune_val << 8));
			}

			phy_utils_write_radioreg(pi,
			         RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1, 0x6);
			phy_utils_write_radioreg(pi,
			         RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0, 0x6);
		}

	} else { /* rx_core == PHY_CORE_1 */
		pi_nphy->tx_rx_cal_radio_saveregs[0] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0);
		pi_nphy->tx_rx_cal_radio_saveregs[1] =
		        phy_utils_read_radioreg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			pi_nphy->tx_rx_cal_radio_saveregs[2] =
			    phy_utils_read_radioreg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1);
			pi_nphy->tx_rx_cal_radio_saveregs[3] =
			    phy_utils_read_radioreg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* For 2056 radiorev >= 5, LNA1 can be powered down completely.
			 * For previous radiorevs (i.e. 4322A1 and prior chips), we
			 * de-tune LNA1
			 */
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1, 0x40);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0, bias_a);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1, bias_a);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				phy_utils_mod_radioreg(pi,
				    RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1,
				        0xF0, (offtune_val << 8));
			}

			phy_utils_write_radioreg(pi,
			        RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0, 0x9);
			phy_utils_write_radioreg(pi,
			        RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1, 0x9);
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1, 0x40);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0, bias_g);

				phy_utils_write_radioreg(pi,
				    RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1, bias_g);
			} else {
				pi_nphy->tx_rx_cal_radio_saveregs[4] =
				    phy_utils_read_radioreg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1);

				offtune_val = (pi_nphy->tx_rx_cal_radio_saveregs[2] & 0xF0) >> 8;
				offtune_val = (offtune_val <= 0x7)? 0xF : 0;

				phy_utils_mod_radioreg(pi,
				    RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1,
				        0xF0, (offtune_val << 8));
			}

			phy_utils_write_radioreg(pi,
			         RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0, 0x6);
			phy_utils_write_radioreg(pi,
			         RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1, 0x6);
		}
	}
}
}

static void
wlc_phy_rxcal_radio_cleanup_nphy(phy_info_t *pi, uint8 rx_core)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (rx_core == 0) {
			if (PHY_IPA(pi)) {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} else {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			}
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
		} else {
			if (PHY_IPA(pi)) {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			} else {
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			}
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_MASK, 1,
				(1 << rx_core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
		}

		/* radio overrides */
		phy_utils_mod_radioreg(pi, (rx_core == PHY_CORE_0) ? RADIO_20671_OVR7:
			RADIO_20671_OVR23, 0x1 << 2, 0 << 2);
		phy_utils_mod_radioreg(pi, (rx_core == PHY_CORE_0) ? RADIO_20671_LPF_CFG1_CORE0:
			RADIO_20671_LPF_CFG1_CORE1, 0x3 << 10, 0 << 10);

		/* restore Rout over rides to take care of ACI mitigation (when enabled) */
		phy_utils_write_radioreg(pi, RADIO_20671_OVR3, pi_nphy->save_OVR3);
		phy_utils_write_radioreg(pi, RADIO_20671_OVR19, pi_nphy->save_OVR19);

	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (rx_core == PHY_CORE_0) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				phy_utils_write_radioreg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				phy_utils_write_radioreg(pi, RADIO_2057_TX0_TXRXCOUPLE_5G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);

			} else {
				phy_utils_write_radioreg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				phy_utils_write_radioreg(pi, RADIO_2057_TX0_TXRXCOUPLE_2G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);
			}

		} else {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				phy_utils_write_radioreg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				phy_utils_write_radioreg(pi, RADIO_2057_TX1_TXRXCOUPLE_5G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);

			} else {
				phy_utils_write_radioreg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_PWRUP,
				                pi_nphy->tx_rx_cal_radio_saveregs[0]);
				phy_utils_write_radioreg(pi, RADIO_2057_TX1_TXRXCOUPLE_2G_ATTEN,
				                pi_nphy->tx_rx_cal_radio_saveregs[1]);
			}
		}

	} else {
	if (rx_core == PHY_CORE_0) {
		phy_utils_write_radioreg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX1,
		        pi_nphy->tx_rx_cal_radio_saveregs[0]);

		phy_utils_write_radioreg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX0,
		        pi_nphy->tx_rx_cal_radio_saveregs[1]);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			phy_utils_write_radioreg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX0,
			        pi_nphy->tx_rx_cal_radio_saveregs[2]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX1,
			        pi_nphy->tx_rx_cal_radio_saveregs[3]);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX0,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX0,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX0,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX0,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		}

	} else {
		phy_utils_write_radioreg(pi, RADIO_2056_TX_RXIQCAL_TXMUX | RADIO_2056_TX0,
		        pi_nphy->tx_rx_cal_radio_saveregs[0]);

		phy_utils_write_radioreg(pi, RADIO_2056_RX_RXIQCAL_RXMUX | RADIO_2056_RX1,
		        pi_nphy->tx_rx_cal_radio_saveregs[1]);

		if (RADIOREV(pi->pubpi.radiorev) >= 5) {
			phy_utils_write_radioreg(pi, RADIO_2056_RX_RXSPARE2 | RADIO_2056_RX1,
			    pi_nphy->tx_rx_cal_radio_saveregs[2]);

			phy_utils_write_radioreg(pi, RADIO_2056_TX_TXSPARE2 | RADIO_2056_TX0,
			    pi_nphy->tx_rx_cal_radio_saveregs[3]);
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAA_MASTER | RADIO_2056_RX1,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAA_TUNE | RADIO_2056_RX1,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		} else {
			if (RADIOREV(pi->pubpi.radiorev) >= 5) {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAG_MASTER | RADIO_2056_RX1,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			} else {
				phy_utils_write_radioreg(pi,
				        RADIO_2056_RX_LNAG_TUNE | RADIO_2056_RX1,
					pi_nphy->tx_rx_cal_radio_saveregs[4]);
			}
		}
	}
}
}

static void
wlc_phy_rxcal_physetup_nphy(phy_info_t *pi, uint8 rx_core)
{
	uint8 tx_core;
	uint16 rx_antval, tx_antval;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* intra-core loopback */
		tx_core = rx_core;
	} else {
		tx_core = (rx_core == PHY_CORE_0)? 1 : 0;
	}

	/* save off pre-cal reg values */
	pi_nphy->tx_rx_cal_phy_saveregs[0] = phy_utils_read_phyreg(pi, NPHY_RfseqCoreActv);
	pi_nphy->tx_rx_cal_phy_saveregs[1] = phy_utils_read_phyreg(pi, (rx_core == PHY_CORE_0) ?
	        NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
	pi_nphy->tx_rx_cal_phy_saveregs[2] = phy_utils_read_phyreg(pi, (rx_core == PHY_CORE_0)?
	        NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2);
	pi_nphy->tx_rx_cal_phy_saveregs[3] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
	pi_nphy->tx_rx_cal_phy_saveregs[4] = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);
	pi_nphy->tx_rx_cal_phy_saveregs[5] = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS1);
	pi_nphy->tx_rx_cal_phy_saveregs[6] = phy_utils_read_phyreg(pi, NPHY_RfctrlRSSIOTHERS2);
	pi_nphy->tx_rx_cal_phy_saveregs[7] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride0);
	pi_nphy->tx_rx_cal_phy_saveregs[8] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride1);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[0] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlMiscReg12);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[1] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlMiscReg14);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[2] = phy_utils_read_phyreg(pi,
				NPHY_REV19_Rfctrl_lpCfg_OvrVal0);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[3] = phy_utils_read_phyreg(pi,
				NPHY_REV19_Rfctrl_lpCfg_OvrVal2);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[4] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlOverride8);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[5] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlOverride10);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[6] = phy_utils_read_phyreg(pi,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[7] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlOverrideAux0);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[8] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlOverrideAux1);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[9] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlOverride7);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[10] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlOverride9);

			pi_nphy->tx_rx_cal_phy_saveregs_rev19[11] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlAuxReg1);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[12] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlAuxReg2);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[13] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlMiscReg1);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[14] = phy_utils_read_phyreg(pi,
				NPHY_RfctrlMiscReg2);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[15] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlMiscReg11);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[16] = phy_utils_read_phyreg(pi,
				NPHY_REV19_RfctrlMiscReg13);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[17] = phy_utils_read_phyreg(pi,
				NPHY_REV7_RfctrlMiscReg3);
			pi_nphy->tx_rx_cal_phy_saveregs_rev19[18] = phy_utils_read_phyreg(pi,
				NPHY_REV7_RfctrlMiscReg4);
		}
		pi_nphy->tx_rx_cal_phy_saveregs[11] =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride3);
		pi_nphy->tx_rx_cal_phy_saveregs[12] =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride4);
		pi_nphy->tx_rx_cal_phy_saveregs[13] =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride5);
		pi_nphy->tx_rx_cal_phy_saveregs[14] =
		        phy_utils_read_phyreg(pi, NPHY_REV7_RfctrlOverride6);
		pi_nphy->tx_rx_cal_phy_saveregs[15] =
		        phy_utils_read_phyreg(pi, NPHY_AntSelConfig2057);
	}

	/* NPHY_IPA */
	pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_utils_read_phyreg(pi, NPHY_PapdEnable0);
	pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_utils_read_phyreg(pi, NPHY_PapdEnable1);

	PHY_REG_LIST_START
		PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
		PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* The register name in REV7+ is RfseqCoreActv2057, but fields and address
		 * are the same as in REV3-6, so keep the old name
		 */

		/* Intra-core loopback: enable Tx for core being calibrated... */
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
		            (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);

		/* ... and disable Rx for unused core
		 * REV7 FIXME: is this needed? should Tx also be disabled? needs TCL investigatgion
		 */
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
		            (1 << (1-rx_core)) << NPHY_RfseqCoreActv_DisRx_SHIFT);

	} else {
	/* Set the core that is being calibrated to Rx mode and the other core
	   to Tx mode
	*/
	phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
	        (1 << tx_core) << NPHY_RfseqCoreActv_DisRx_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
	        (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnRx_MASK,
	        (1 << rx_core) << NPHY_RfseqCoreActv_EnRx_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisTx_MASK,
	        (1 << rx_core) << NPHY_RfseqCoreActv_DisTx_SHIFT);
	}
	/* Power up the ADC */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (rx_core == 0) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal0,
				NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
				(0x1f <<
				NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_SHIFT));
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal2,
				NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
				(0x1f <<
				NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
			phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK,
				(1 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_SHIFT));
		}
		if (rx_core == PHY_CORE_0) {
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
				NPHY_REV19_AfectrlCore_adc_pd_MASK,
				0);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK,
				NPHY_REV3_AfectrlOverride_adc_pd_MASK);
			phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
				NPHY_REV19_AfectrlCore_adc_pd_MASK,
				0);
		}
	} else {
		phy_utils_mod_phyreg(pi, ((rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		                          NPHY_AfectrlCore2),
		        NPHY_REV3_AfectrlCore_adc_pd_MASK, 0);
		phy_utils_mod_phyreg(pi, (rx_core == PHY_CORE_0)? NPHY_AfectrlOverride1 :
			NPHY_AfectrlOverride2,
			NPHY_REV3_AfectrlOverride_adc_pd_MASK,
			NPHY_REV3_AfectrlOverride_adc_pd_MASK);
	}
	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		phy_utils_mod_phyreg(pi, ((rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		                          NPHY_AfectrlCore2),
			NPHY_REV3_AfectrlCore_adc_lp_MASK |
			NPHY_REV3_AfectrlCore_adc_hp_MASK,
			0);
		phy_utils_mod_phyreg(pi, (rx_core == PHY_CORE_0) ?
		            NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK);
	}

	/* Disable the external PA on both cores */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_PA, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* Put TRSW to TX position */
			wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 1,
				(RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2));
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				/* rxrf_5G_pu */
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK,
					1, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			}
				/* rxradio_pu  start */
			wlc_phy_rfctrl_override_1tomany_nphy(pi,
				NPHY_REV19_RfctrlOverride_cmd_rxradio_pu,
				1, (1 << rx_core), 0);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK,
				2, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_MASK,
				0, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
				2, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
				/* rxradio_pu  end */

			phy_utils_mod_radioreg(pi,
				(rx_core == PHY_CORE_0) ? RADIO_20671_OVR7 :
				RADIO_20671_OVR23, 1 << 2, 1 << 2);
			/* sel_tx_rx */
			phy_utils_mod_radioreg(pi,
				(rx_core == PHY_CORE_0) ? RADIO_20671_LPF_CFG1_CORE0 :
				RADIO_20671_LPF_CFG1_CORE1, 0x3 << 10, 2 << 10);

			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_MASK,
				1, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_byp_dc_MASK,
				0, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV7_RfctrlOverride_lpf_hpc_MASK,
				1, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			/* tia_dc_loop_pu */
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK,
				1, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);
			/* tia_byp_dc */
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK,
				0, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);
			/* tia_hpc */
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_tia_hpc_MASK,
				1, (1 << rx_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);
			wlc_phy_rfctrl_override_nphy_rev19(pi,
				NPHY_REV19_RfctrlOverride_lpf_byp_tx_MASK,
				1, (1 << tx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		} else {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
				1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
					2, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			} else {
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
					0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			}
			wlc_phy_rfctrl_override_nphy_rev7(pi,
				NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
				0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
					2, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
					0, (1 << rx_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			}
			if ((PHY_IPA(pi)) && ((pi_nphy->nphy_rxiqcal_fw_war_en == 0) ||
				CHSPEC_IS2G(pi->radio_chanspec))) {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lna1_pu_MASK,
					1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lna2_pu_MASK,
					1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			} else {
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lna1_pu_MASK,
					0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
				wlc_phy_rfctrl_override_nphy_rev19(pi,
					NPHY_REV19_RfctrlOverride_lna2_pu_MASK,
					0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
			}
		}
	} else {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 3, 0);
	}

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Set the TR switch to T position on the core being calibrated */
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 0x1, rx_core+1);
	} else {
		/* For the Rx core, set the TR switch to T and for the Tx core
		 * set the TR switch to R.
		 */
		if (rx_core == PHY_CORE_0) {
			rx_antval = 0x1;
			tx_antval = 0x8;
		} else {
			rx_antval = 0x4;
			tx_antval = 0x2;
		}

		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, rx_antval,
		                                 rx_core+1);
		wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, tx_antval,
		                                 tx_core+1);
	}
}

static void
wlc_phy_rxcal_phycleanup_nphy(phy_info_t *pi, uint8 rx_core)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	/* restore pre-cal reg values */
	phy_utils_write_phyreg(pi, NPHY_RfseqCoreActv, pi_nphy->tx_rx_cal_phy_saveregs[0]);
	phy_utils_write_phyreg(pi, (rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
	        pi_nphy->tx_rx_cal_phy_saveregs[1]);
	phy_utils_write_phyreg(pi, (rx_core == PHY_CORE_0)?
	                       NPHY_AfectrlOverride1 : NPHY_AfectrlOverride2,
		pi_nphy->tx_rx_cal_phy_saveregs[2]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, pi_nphy->tx_rx_cal_phy_saveregs[3]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, pi_nphy->tx_rx_cal_phy_saveregs[4]);

	phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS1, pi_nphy->tx_rx_cal_phy_saveregs[5]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlRSSIOTHERS2, pi_nphy->tx_rx_cal_phy_saveregs[6]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride0, pi_nphy->tx_rx_cal_phy_saveregs[7]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride1, pi_nphy->tx_rx_cal_phy_saveregs[8]);
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride3,
		                       pi_nphy->tx_rx_cal_phy_saveregs[11]);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride4,
		                       pi_nphy->tx_rx_cal_phy_saveregs[12]);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride5,
		                       pi_nphy->tx_rx_cal_phy_saveregs[13]);
		phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlOverride6,
		                       pi_nphy->tx_rx_cal_phy_saveregs[14]);
		phy_utils_write_phyreg(pi, NPHY_AntSelConfig2057,
		                       pi_nphy->tx_rx_cal_phy_saveregs[15]);
		/* FIXME4324 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* restore regs */
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlMiscReg12,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[0]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlMiscReg14,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[1]);
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal0,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[2]);
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal2,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[3]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlOverride8,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[4]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlOverride10,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[5]);
			phy_utils_write_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[6]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux0,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[7]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlOverrideAux1,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[8]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlOverride7,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[9]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlOverride9,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[10]);

			phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg1,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[11]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg2,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[12]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg1,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[13]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlMiscReg2,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[14]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlMiscReg11,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[15]);
			phy_utils_write_phyreg(pi, NPHY_REV19_RfctrlMiscReg13,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[16]);
			phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg3,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[17]);
			phy_utils_write_phyreg(pi, NPHY_REV7_RfctrlMiscReg4,
				pi_nphy->tx_rx_cal_phy_saveregs_rev19[18]);
			/* Power down the ADC */
			if (rx_core == 0) {
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal0,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					(0x0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK,
					(0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK,
					(0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_SHIFT));
			} else {
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrVal2,
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_MASK,
					(0x0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrVal_sd_adc_pwr_up_mode_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK,
					(0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_SHIFT));
				phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK,
					(0 <<
					NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_SHIFT));
			}

		}
	}

	/* NPHY_IPA */
	phy_utils_write_phyreg(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
	phy_utils_write_phyreg(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);
}

static void
wlc_phy_rxcal_gainctrl_nphy_rev5(phy_info_t *pi, uint8 rx_core, uint16 *rxgain, uint8 cal_type)
{
	/* Also covers REV7+ */
	uint16 num_samps;
	phy_iq_est_t est[NPHY_CORE_NUM];
	uint8 tx_core;
	nphy_iq_comp_t save_comp, zero_comp;
	uint32 i_pwr, q_pwr, curr_pwr, optim_pwr = 0, prev_pwr = 0, thresh_pwr = 10000;
	int16 desired_log2_pwr, actual_log2_pwr, delta_pwr;
	bool gainctrl_done = FALSE;
	uint8 mix_tia_gain = 3;
	int8 optim_gaintbl_index = 0, prev_gaintbl_index = 0;
	int8 curr_gaintbl_index = 3;
	uint8 gainctrl_dirn = NPHY_RXCAL_GAIN_INIT;
	nphy_ipa_txrxgain_t *nphy_rxcal_gaintbl;
	uint16 hpvga, lpf_biq1, lpf_biq0, lna2, lna1;
	int16 fine_gain_idx;
	int8 txpwrindex;
	uint16 nphy_rxcal_txgain[2];
	uint16 tone_freq;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* intra-core loopback */
		tx_core = rx_core;
	} else {
		tx_core = 1 - rx_core;
	}

	/* 20Mhz bw: 2 Mhz tone, 40Mhz bw: 4 Mhz tone */
	tone_freq = (CHSPEC_IS40(pi->radio_chanspec)) ? NPHY_RXCAL_TONEFREQ_40MHz :
		NPHY_RXCAL_TONEFREQ_20MHz;

	/* for 4324 ilna, do tone at 7mhz for 20Mhz bw, and 14Mhz away for 40Mhz ops */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
	(!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
	((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
	(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))))) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			tone_freq = (CHSPEC_IS40(pi->radio_chanspec)) ?
				NPHY_RXCAL_TONEFREQ_40MHz_20671_2G:
				NPHY_RXCAL_TONEFREQ_20MHz_20671_2G;
		} else {
			tone_freq = (CHSPEC_IS40(pi->radio_chanspec)) ?
				NPHY_RXCAL_TONEFREQ_40MHz_20671_5G:
				NPHY_RXCAL_TONEFREQ_20MHz_20671_5G;
		}
	}
	num_samps = 1024;
	desired_log2_pwr = (cal_type == 0) ? 13 : 13;

	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &save_comp);
	zero_comp.a0 = zero_comp.b0 = zero_comp.a1 = zero_comp.b1 = 0x0;
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &zero_comp);

	/* Adjust mix_tia gain based on A/G band as per rxgain-control choices */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				mix_tia_gain = 4;
			} else {
				mix_tia_gain = 3;
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 4)) {
			mix_tia_gain = 4;
		} else {
			mix_tia_gain = 6;
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (PHY_IPA(pi) && (pi_nphy->nphy_rxiqcal_fw_war_en == FALSE)) {
				nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz_rev19_dis;
			} else {
				nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz_rev19_en;
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz_rev7;
		} else {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_5GHz;
		}
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi))
				mix_tia_gain = 4;
			else
				mix_tia_gain = 2;

			if (PHY_IPA(pi)) {
				nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz_rev19_dis;
			} else {
				nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz_rev19_en;
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz_rev7;
		} else {
			nphy_rxcal_gaintbl = nphy_ipa_rxcal_gaintbl_2GHz;
		}
	}

	do {
		/* REV7+ does not have an analog VGA, so zero-out it's gain code to be safe */
		hpvga = (NREV_GE(pi->pubpi.phy_rev, 7)) ?
		        0 : nphy_rxcal_gaintbl[curr_gaintbl_index].hpvga;
		lpf_biq1 = nphy_rxcal_gaintbl[curr_gaintbl_index].lpf_biq1;
		lpf_biq0 = nphy_rxcal_gaintbl[curr_gaintbl_index].lpf_biq0;
		lna2 = nphy_rxcal_gaintbl[curr_gaintbl_index].lna2;
		lna1 = nphy_rxcal_gaintbl[curr_gaintbl_index].lna1;
		txpwrindex = nphy_rxcal_gaintbl[curr_gaintbl_index].txpwrindex;

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* gain formats of 4324 has changed. so use new fn */
				wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(pi, ((lpf_biq1 << 12) |
					(lpf_biq0 << 8) | (mix_tia_gain << 4) | (lna2 << 2) | lna1),
					0x3, 0);
			} else {
				wlc_phy_rfctrl_override_1tomany_nphy(
					pi, NPHY_REV7_RfctrlOverride_cmd_rxgain,
					((lpf_biq1 << 12) | (lpf_biq0 << 8) |
					 (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);
			}
		} else {
			wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK,
			                             ((hpvga << 12) | (lpf_biq1 << 10) |
			                              (lpf_biq0 << 8) | (mix_tia_gain << 4) |
			                              (lna2 << 2) | lna1), 0x3, 0);
		}

		pi_nphy->nphy_rxcal_pwr_idx[tx_core] = txpwrindex;

		if (txpwrindex == -1) {
			nphy_rxcal_txgain[0] = 0x8ff0 | pi_nphy->nphy_gmval;
			nphy_rxcal_txgain[1] = 0x8ff0 | pi_nphy->nphy_gmval;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
			    2, 0x110, 16, nphy_rxcal_txgain);
		} else {
			wlc_phy_txpwr_index_nphy(pi, tx_core+1, txpwrindex, FALSE);
		}

		/* Send a reference tone */
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi))
			wlc_phy_tx_tone_nphy(pi, tone_freq, NPHY_RXCAL_TONEAMP, 0, cal_type, TRUE);
		else
			wlc_phy_tx_tone_nphy(pi, tone_freq, NPHY_RXCAL_TONEAMP, 0, cal_type, FALSE);

		/* Get the Rx power */
		wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);
		i_pwr = (est[rx_core].i_pwr + num_samps / 2) / num_samps;
		q_pwr = (est[rx_core].q_pwr + num_samps / 2) / num_samps;
		curr_pwr = i_pwr + q_pwr;
		PHY_CAL(("core %u (gain idx %d): i_pwr = %u, q_pwr = %u, curr_pwr = %d\n",
		         rx_core, curr_gaintbl_index, i_pwr, q_pwr, curr_pwr));

		switch (gainctrl_dirn) {
		case NPHY_RXCAL_GAIN_INIT:
			if (curr_pwr > thresh_pwr) {
				gainctrl_dirn = NPHY_RXCAL_GAIN_DOWN;
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index--;
			} else {
				gainctrl_dirn = NPHY_RXCAL_GAIN_UP;
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index++;
			}
			break;

		case NPHY_RXCAL_GAIN_UP:
			if (curr_pwr > thresh_pwr) {
				gainctrl_done = TRUE;
				optim_pwr = prev_pwr;
				optim_gaintbl_index = prev_gaintbl_index;
			} else {
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index++;
			}
			break;

		case NPHY_RXCAL_GAIN_DOWN:
			if (curr_pwr > thresh_pwr) {
				prev_gaintbl_index = curr_gaintbl_index;
				curr_gaintbl_index--;
			} else {
				gainctrl_done = TRUE;
				optim_pwr = curr_pwr;
				optim_gaintbl_index = curr_gaintbl_index;
			}
			break;

		default:
			PHY_ERROR(("Invalid gaintable direction id %d\n", gainctrl_dirn));
			ASSERT(0);
		}

		if ((curr_gaintbl_index < 0) ||
			(curr_gaintbl_index > NPHY_IPA_RXCAL_MAXGAININDEX)) {
			gainctrl_done = TRUE;
			optim_pwr = curr_pwr;
			optim_gaintbl_index = prev_gaintbl_index;
		} else {
			prev_pwr = curr_pwr;
		}

		/* Turn off the tone */
		wlc_phy_stopplayback_nphy(pi);
	} while (! gainctrl_done);

	hpvga = nphy_rxcal_gaintbl[optim_gaintbl_index].hpvga;
	lpf_biq1 = nphy_rxcal_gaintbl[optim_gaintbl_index].lpf_biq1;
	lpf_biq0 = nphy_rxcal_gaintbl[optim_gaintbl_index].lpf_biq0;
	lna2 = nphy_rxcal_gaintbl[optim_gaintbl_index].lna2;
	lna1 = nphy_rxcal_gaintbl[optim_gaintbl_index].lna1;
	txpwrindex = nphy_rxcal_gaintbl[optim_gaintbl_index].txpwrindex;

	actual_log2_pwr = phy_utils_nbits(optim_pwr);
	delta_pwr = desired_log2_pwr - actual_log2_pwr;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		fine_gain_idx = (int)lpf_biq1 + delta_pwr;
		/* Limit Total LPF To 30 dB */
		if (fine_gain_idx + (int)lpf_biq0 > 10) {
			lpf_biq1 = 10 - lpf_biq0;
		} else {
			lpf_biq1 = (uint16) MAX(fine_gain_idx, 0);
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* new gain format for 4324 */
			wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(pi, ((lpf_biq1 << 12) |
				(lpf_biq0 << 8) | (mix_tia_gain << 4) | (lna2 << 2) | lna1),
				0x3, 0);
			wlc_phy_txpwr_index_nphy(pi, tx_core+1, txpwrindex, FALSE);
		} else {
			wlc_phy_rfctrl_override_1tomany_nphy(
				pi, NPHY_REV7_RfctrlOverride_cmd_rxgain,
				((lpf_biq1 << 12) | (lpf_biq0 << 8) |
				 (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);
			}
		PHY_CAL(("FINAL: gainIdx=%3d, lna1=%3d, lna2=%3d, mix_tia=%3d, "
		         "lpf0=%3d, lpf1=%3d, txpwridx=%3d\n",
		         optim_gaintbl_index, lna1, lna2, mix_tia_gain,
		         lpf_biq0, lpf_biq1, txpwrindex));
	} else {
		hpvga = (uint16) MAX(MIN(((int)hpvga) + delta_pwr, 10), 0);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK,
		                             ((hpvga << 12) | (lpf_biq1 << 10) | (lpf_biq0 << 8) |
		                              (mix_tia_gain << 4) | (lna2 << 2) | lna1), 0x3, 0);

		PHY_CAL(("FINAL: gainIdx=%3d, lna1=%3d, lna2=%3d, mix_tia=%3d, "
		         "lpf0=%3d, lpf1=%3d, hpvga=%3d, txpwridx=%3d\n",
		         optim_gaintbl_index, lna1, lna2, mix_tia_gain, lpf_biq0, lpf_biq1,
		         hpvga, txpwrindex));
	}

	if (rxgain != NULL) {
		*rxgain++ = lna1;
		*rxgain++ = lna2;
		*rxgain++ = mix_tia_gain;
		*rxgain++ = lpf_biq0;
		*rxgain++ = lpf_biq1;
		*rxgain = hpvga;
	}

	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &save_comp);
}

static void
wlc_phy_rxcal_gainctrl_nphy(phy_info_t *pi, uint8 rx_core, uint16 *rxgain, uint8 cal_type)
{
	wlc_phy_rxcal_gainctrl_nphy_rev5(pi, rx_core, rxgain, cal_type);
}

static uint8
wlc_phy_rc_sweep_nphy(phy_info_t *pi, uint8 core_idx, uint8 loopback_type)
{
	uint32 target_bws[2]           = {9500, 21000};
	uint32 ref_tones[2]            = {3000, 6000};
	uint32 target_bw, ref_tone;
	/* corresponds to target_pwr_ratio = [0.4365, 0.2818] */
	uint32 target_pwr_ratios[2]    = {28606, 18468};
	uint32 target_pwr_ratio, pwr_ratio, last_pwr_ratio = 0;

	uint16 start_rccal_ovr_val     = 128;
	uint16 txlpf_rccal_lpc_ovr_val = 128;
	uint16 rxlpf_rccal_hpc_ovr_val = 159;

	uint16 orig_txlpf_rccal_lpc_ovr_val;
	uint16 orig_rxlpf_rccal_hpc_ovr_val;
	uint16 radio_addr_offset_rx;
	uint16 radio_addr_offset_tx;
	uint16 orig_dcBypass;
	uint16 orig_RxStrnFilt40Num[6];
	uint16 orig_RxStrnFilt40Den[4];
	uint16 orig_rfctrloverride[2];
	uint16 orig_rfctrlauxreg[2];
	uint16 orig_rfctrlrssiothers;
	uint16 tx_lpf_bw = 4;
	/* corresponds to 9Mhz & 18.5Mhz */
	uint16 rx_lpf_bw, rx_lpf_bws[2] = {2, 4};
	uint16 lpf_hpc = 7, hpvga_hpc = 7;

	int8   rccal_stepsize;
	uint16 rccal_val, last_rccal_val = 0, best_rccal_val = 0;
	uint32 ref_iq_vals = 0, target_iq_vals = 0;
	uint16 num_samps, log_num_samps = 10;
	phy_iq_est_t est[NPHY_CORE_NUM];

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* not needed for REV7+ (rccal done in radio) so skip function to be safe */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		return 0;
	}

	/* choose num_samps to be some power of 2 */
	num_samps = (1 << log_num_samps);

	/* set the reference tone & target_tone according to phy_bw */
	if (CHSPEC_IS40(pi->radio_chanspec)) {
	        target_bw              = target_bws[1];
		target_pwr_ratio       = target_pwr_ratios[1];
		ref_tone               = ref_tones[1];
		rx_lpf_bw              = rx_lpf_bws[1];
	} else {
	        target_bw              = target_bws[0];
		target_pwr_ratio       = target_pwr_ratios[0];
		ref_tone               = ref_tones[0];
		rx_lpf_bw              = rx_lpf_bws[0];
	}

	PHY_CAL(("core_idx = %d\n", core_idx));
	ASSERT(core_idx < NPHY_CORE_NUM);

	/* assuming the same coupling path as rx_iq_cal, tx0 -> rx1, tx1 -> rx0 */
	if (core_idx == 0) {
	        radio_addr_offset_rx = RADIO_2056_RX0;
	        radio_addr_offset_tx = (loopback_type == 0)? RADIO_2056_TX0 : RADIO_2056_TX1;
	} else {
	        radio_addr_offset_rx = RADIO_2056_RX1;
	        radio_addr_offset_tx = (loopback_type == 0)? RADIO_2056_TX1 : RADIO_2056_TX0;
	}

	/* Save registers that will be modified during the rc_sweep  */
	/*  a) TX LPF LPC  & RX LPF HPC */
	orig_txlpf_rccal_lpc_ovr_val = phy_utils_read_radioreg(pi, (RADIO_2056_TX_TXLPF_RCCAL
	                                                   | radio_addr_offset_tx));
	orig_rxlpf_rccal_hpc_ovr_val = phy_utils_read_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC
	                                                   | radio_addr_offset_rx));

	/*  b) DC-block filter */
	orig_dcBypass = ((phy_utils_read_phyreg(pi, NPHY_DcFiltAddress) >>
	                  NPHY_DcFiltAddress_dcBypass_SHIFT) & 1);

	/*  c) RX digital filter */
	orig_RxStrnFilt40Num[0] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num00);
	orig_RxStrnFilt40Num[1] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num01);
	orig_RxStrnFilt40Num[2] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num02);
	orig_RxStrnFilt40Den[0] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Den00);
	orig_RxStrnFilt40Den[1] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Den01);
	orig_RxStrnFilt40Num[3] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num10);
	orig_RxStrnFilt40Num[4] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num11);
	orig_RxStrnFilt40Num[5] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Num12);
	orig_RxStrnFilt40Den[2] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Den10);
	orig_RxStrnFilt40Den[3] = phy_utils_read_phyreg(pi, NPHY_RxStrnFilt40Den11);

	/*  d) TX-LPF-BW & RX-LPF-BW & LPF-HPC & HPVGA-HPC */
	orig_rfctrloverride[0] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride0);
	orig_rfctrloverride[1] = phy_utils_read_phyreg(pi, NPHY_RfctrlOverride1);
	orig_rfctrlauxreg[0]   = phy_utils_read_phyreg(pi, NPHY_RfctrlAuxReg1);
	orig_rfctrlauxreg[1]   = phy_utils_read_phyreg(pi, NPHY_RfctrlAuxReg2);
	orig_rfctrlrssiothers  = phy_utils_read_phyreg(pi, (core_idx == 0)?
	                                      NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2);

	/* Set the TX LPF Low Pass Corner wide,
	 * so that it's not going to attenuate the probe signal
	 */
	phy_utils_write_radioreg(pi, (RADIO_2056_TX_TXLPF_RCCAL | radio_addr_offset_tx),
	                txlpf_rccal_lpc_ovr_val);

	/* Set the RX LPF High Pass Corner to be the minimal value */
	phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC | radio_addr_offset_rx),
	                rxlpf_rccal_hpc_ovr_val);

	PHY_REG_LIST_START
		/* Bypass the DC-block filter */
		PHY_REG_MOD_ENTRY(NPHY, DcFiltAddress, dcBypass, 0x1)
		/* Bypass the RX digital filter */
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 0x02d4)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 0x02d4)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, 0x0000)
		PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 0x0000)
	PHY_REG_LIST_EXECUTE(pi);

	/* Override the tx_lpf_bw & rx_lpf_bw & hpvga_hpc & lpf_hpc */
	phy_utils_or_phyreg(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_rx_lpf_bw_MASK);
	phy_utils_or_phyreg(pi, (core_idx == 0)?NPHY_RfctrlOverride1:NPHY_RfctrlOverride0,
	           NPHY_REV3_RfctrlOverride_tx_lpf_bw_MASK);
	phy_utils_or_phyreg(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_hpf_hpc_MASK);
	phy_utils_or_phyreg(pi, (core_idx == 0)?NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
	           NPHY_REV3_RfctrlOverride_lpf_hpc_MASK);

	phy_utils_mod_phyreg(pi, (core_idx == 0)?NPHY_RfctrlAuxReg2:NPHY_RfctrlAuxReg1,
	            NPHY_RfctrlAuxReg_tx_lpf_bw_MASK,
	            (tx_lpf_bw << NPHY_RfctrlAuxReg_tx_lpf_bw_SHIFT));
	phy_utils_mod_phyreg(pi, (core_idx == 0)?NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
	            NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK,
	            (hpvga_hpc << NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT));
	phy_utils_mod_phyreg(pi, (core_idx == 0)?NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
	            NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK,
	            (lpf_hpc << NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT));
	phy_utils_mod_phyreg(pi, (core_idx == 0)?NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2,
	            NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_MASK,
	            (rx_lpf_bw << NPHY_REV3_RfctrlRSSIOTHERS_rx_lpf_bw_SHIFT));

	/* Initialization of the rc_sweep */
	rccal_stepsize   = 16;
	rccal_val        = start_rccal_ovr_val + rccal_stepsize;

	while (rccal_stepsize >= 0) {
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_LPC | radio_addr_offset_rx),
		                rccal_val);

		/* if it's the first rccal value, get the ref iq power */
		if (rccal_stepsize == 16) {
			/* send the reference tone */
			wlc_phy_tx_tone_nphy(pi, ref_tone, NPHY_RXCAL_TONEAMP, 0, 1, FALSE);
			OSL_DELAY(2);

			/* estimate the response of the reference tone */
			wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);

			ref_iq_vals = MAX((est[core_idx].i_pwr + est[core_idx].q_pwr) >>
			                  (log_num_samps + 1), 1);

			/* send the target tone */
			wlc_phy_tx_tone_nphy(pi, target_bw, NPHY_RXCAL_TONEAMP, 0, 1, FALSE);
			OSL_DELAY(2);
		}

		/* estimate the response of the tone at target_bw */
		wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);

		target_iq_vals = (est[core_idx].i_pwr + est[core_idx].q_pwr) >> (log_num_samps + 1);
		pwr_ratio = (uint) ((target_iq_vals << 16) / ref_iq_vals);

		/* for demonstrating purpose */
		PHY_CAL(("pwr_ratio = %d, rccal_val = %d, target_pwr = %d, ref_pwr = %d\n",
		           pwr_ratio, rccal_val, target_iq_vals, ref_iq_vals));

		/* for demonstrating purpose */
		PHY_INFORM(("pwr_ratio = %d, rccal_val = %d, target_pwr = %d, ref_pwr = %d\n",
		           pwr_ratio, rccal_val, target_iq_vals, ref_iq_vals));

		/* using binary search principle:
		 * decrease/increase rccal_val based on ($pwr_ratio >< $target_pwr_ratio)
		 */
		if (rccal_stepsize == 0) {
			rccal_stepsize--;
		} else if (rccal_stepsize == 1) {
			last_rccal_val = rccal_val;
			rccal_val += (pwr_ratio > target_pwr_ratio)? 1: -1;
			last_pwr_ratio = pwr_ratio;
			rccal_stepsize--;
		} else {
			rccal_stepsize  = (rccal_stepsize >> 1);
			rccal_val += ((pwr_ratio > target_pwr_ratio)?
			              rccal_stepsize:(-rccal_stepsize));
		}

		if (rccal_stepsize == -1) {
			best_rccal_val =
			        (ABS((int)last_pwr_ratio - (int)target_pwr_ratio)<
				ABS((int)pwr_ratio - (int)target_pwr_ratio))? last_rccal_val:
				rccal_val;

			/* bound the best_rccal_values:
			 * for 40Mhz, rccal_value should be within [7, 12] + 0x80,
			 * for 20Mhz, rccal_value should be within [9, 14] + 0x80
			 */
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				if ((best_rccal_val > 140) || (best_rccal_val < 135)) {
					PHY_INFORM(("warning: rccal_val is not inside [7, 12], "));
					PHY_INFORM(("default value 10 is used!\n"));
					best_rccal_val = 138;
				}
			} else {
				if ((best_rccal_val > 142) || (best_rccal_val < 137)) {
					PHY_INFORM(("warning: rccal_val is not inside [9, 14], "));
					PHY_INFORM(("default value 12 is used!\n"));
					best_rccal_val = 140;
				}
			}

			phy_utils_write_radioreg(pi,
			        (RADIO_2056_RX_RXLPF_RCCAL_LPC | radio_addr_offset_rx),
				best_rccal_val);
		}
	}

	/* tx_tone_off */
	wlc_phy_stopplayback_nphy(pi);

	/* Restore registers that has been modified during the rc_cal */

	/*  a) TX LPF LPC  & RX LPF HPC */
	phy_utils_write_radioreg(pi, (RADIO_2056_TX_TXLPF_RCCAL     | radio_addr_offset_tx),
	                orig_txlpf_rccal_lpc_ovr_val);
	phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC | radio_addr_offset_rx),
	                orig_rxlpf_rccal_hpc_ovr_val);

	/*  b) DC-block filter */
	phy_utils_mod_phyreg(pi, NPHY_DcFiltAddress, NPHY_DcFiltAddress_dcBypass_MASK,
	            (orig_dcBypass << NPHY_DcFiltAddress_dcBypass_SHIFT));

	/*  c) RX digital filter */
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num00, orig_RxStrnFilt40Num[0]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num01, orig_RxStrnFilt40Num[1]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num02, orig_RxStrnFilt40Num[2]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Den00, orig_RxStrnFilt40Den[0]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Den01, orig_RxStrnFilt40Den[1]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num10, orig_RxStrnFilt40Num[3]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num11, orig_RxStrnFilt40Num[4]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Num12, orig_RxStrnFilt40Num[5]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Den10, orig_RxStrnFilt40Den[2]);
	phy_utils_write_phyreg(pi, NPHY_RxStrnFilt40Den11, orig_RxStrnFilt40Den[3]);

	/*  d) TX-LPF-BW & RX-LPF-BW & LPF-HPC & HPVGA-HPC */
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride0, orig_rfctrloverride[0]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlOverride1, orig_rfctrloverride[1]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg1, orig_rfctrlauxreg[0]);
	phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg2, orig_rfctrlauxreg[1]);
	phy_utils_write_phyreg(pi, (core_idx == 0)? NPHY_RfctrlRSSIOTHERS1:NPHY_RfctrlRSSIOTHERS2,
	              orig_rfctrlrssiothers);

	/* Reset the flag that indicates the analog rx LPF b/w was adjusted.
	 * This flag is used by Ch11 40 MHz spur avoidance code.
	 */
	pi_nphy->nphy_anarxlpf_adjusted = FALSE;

	return (best_rccal_val - 0x80);
}

#define WAIT_FOR_SCOPE	4000000 /* in unit of us */

static int
wlc_phy_cal_rxiq_nphy_rev3(phy_info_t *pi, nphy_txgains_t target_gain, uint8 cal_type, bool debug,
                           uint8 core_mask)
{
	uint16 orig_BBConfig;
	uint8  core_no, rx_core;
	uint16 gain_save[4];
	uint16 gain_save1[2];
	uint16 cal_gain[NPHY_CORE_NUM];
	uint16 cal_gain1[NPHY_CORE_NUM];
	uint16 cal_gain2[NPHY_CORE_NUM];
	nphy_iqcal_params_t cal_params[NPHY_CORE_NUM];
	uint8 rxcore_state;
	int8   rxlpf_rccal_hpc, txlpf_rccal_lpc;
	int8   txlpf_idac;
	uint8  best_rccal[NPHY_CORE_NUM] = {0};
	bool   phyhang_avoid_state = FALSE;
	bool skip_rxiqcal = FALSE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* override bt priority */
	wlc_btcx_override_enable(pi);

	/* Disable the re-sampler (in case we are in spur avoidance mode) */
	/*
	  Do this before the stay_in_carriersearch call, so that the resetcca
	  that is embedded in that function also cleans up any clock misalignments
	  caused by disabling the re-sampler (a version of PR 57042).
	*/
	orig_BBConfig = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Need to set forceclk to 0x1f for rx iq cal */
	/* Ned to validate if its necessary */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		phy_utils_write_phyreg(pi, NPHY_forceClk, 0x1f);
	}

	/* Disable phyhang_avoid */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		phyhang_avoid_state = pi_nphy->phyhang_avoid;
		pi_nphy->phyhang_avoid   = FALSE;
	}
	/* save tx gain setting & set new gain settings */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x110, 16, gain_save);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, gain_save1);
	} else {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);
	}
	FOREACH_CORE(pi, core_no) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain,
			&cal_params[core_no]);
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_CAL(("tx core %d cal params: pad %d,pga %d,txgm %d, "
				"txlpf %d,ipa %d, cal_gain 0x%x\n",
				core_no, cal_params[core_no].pad,
				cal_params[core_no].pga, cal_params[core_no].txgm,
				cal_params[core_no].txlpf, cal_params[core_no].ipa,
				cal_params[core_no].cal_gain));
		} else {
			PHY_CAL(("tx core %d cal params: pad %d,pga %d,txgm %d,ipa %d,"
			         "cal_gain  0x%x\n", core_no, cal_params[core_no].pad,
			         cal_params[core_no].pga, cal_params[core_no].txgm,
			         cal_params[core_no].ipa, cal_params[core_no].cal_gain));
		}
			cal_gain[core_no] = cal_params[core_no].cal_gain;
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				cal_gain1[core_no] = cal_params[core_no].cal_gain1;
				cal_gain2[core_no] =  cal_params[core_no].txlpf;
			}
	}

	/* Set and force tx cal_gain to take effect */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x112, 16, cal_gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, cal_gain2);
	}

	rxcore_state = wlc_phy_rxcore_getstate_nphy((wlc_phy_t *)pi);

	/* run over requested cores */
	for (rx_core = 1- (core_mask & 0x1);
		rx_core <= ((pi->pubpi.phy_corenum == 1) ? 0 : (core_mask >> 1)); rx_core++) {
		/* If this Rx core is disabled, skip the calibration for this core */
		skip_rxiqcal = ((rxcore_state & (1 << rx_core)) == 0) ? TRUE: FALSE;

		/* Save PHY registers and setup the AFE */
		wlc_phy_rxcal_physetup_nphy(pi, rx_core);

		/* Connect the 2 cores internally in the radio */
		wlc_phy_rxcal_radio_setup_nphy(pi, rx_core);

		/* cal_type = 0 ==> rxiq_cal, cal_type = 1 ==> rc_cal, cal_type = 2 ==> both cals */
		if ((!skip_rxiqcal) && ((cal_type == 0) || (cal_type == 2))) {
			/* per-core rxgain control, ensure that the tone amplitude
			 * covers the desired ADC range of the RX core
			 */
			PHY_CAL(("\nBefore RxIQCAL rxgainctrl\n"));
			wlc_phy_rxcal_gainctrl_nphy(pi, rx_core, NULL, 0);

			/* Do the Rx IQ calibration */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
			(!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
			((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
			(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))))) {
				if (CHSPEC_IS5G(pi->radio_chanspec)) {
				wlc_phy_tx_tone_nphy(pi,
					(CHSPEC_IS40(pi->radio_chanspec)) ?
					NPHY_RXCAL_TONEFREQ_40MHz_20671_5G :
					NPHY_RXCAL_TONEFREQ_20MHz_20671_5G,
					NPHY_RXCAL_TONEAMP,
					0,
					cal_type, FALSE);
				} else {
				wlc_phy_tx_tone_nphy(pi,
					(CHSPEC_IS40(pi->radio_chanspec)) ?
					NPHY_RXCAL_TONEFREQ_40MHz_20671_2G :
					NPHY_RXCAL_TONEFREQ_20MHz_20671_2G,
					NPHY_RXCAL_TONEAMP,
					0,
					cal_type, FALSE);
				}
			} else {
			wlc_phy_tx_tone_nphy(pi,
			    (CHSPEC_IS40(pi->radio_chanspec))?
			    NPHY_RXCAL_TONEFREQ_40MHz : NPHY_RXCAL_TONEFREQ_20MHz,
			    NPHY_RXCAL_TONEAMP,
			    0,
			    cal_type, FALSE);
			}

			if (debug)
				OSL_DELAY(WAIT_FOR_SCOPE);

			wlc_phy_calc_rx_iq_comp_nphy(pi, rx_core+1);
			wlc_phy_stopplayback_nphy(pi);
		}

		/* Skip RC-cal section altogether for REV7+ since cal is done in radio */
		if (((cal_type == 1) || (cal_type == 2)) && NREV_LT(pi->pubpi.phy_rev, 7)) {

			/* The rccal values of the two cores are always the same or only
			 * differ by 1 tick.  In order to save time, we only do calibration
			 * on one of the cores, and copy the rccal value for the other core.
			 * Particularly, calibration is done for TX0-RX1, because this coupling
			 * path has higher loop-back gain than the other.
			 */

			if (rx_core == PHY_CORE_1) {
				/* If only Core 0 is enabled then enable both cores, since RC cal
				   is done only with Core 1 as Rx core and the result is used for
				   both cores
				*/
				if (rxcore_state == 1) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 1);
					} else {
						wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 0);
					}

				}

				/* do the per-core power control to make sure the tone amplitude
				 * covers the desired ADC range
				 */
				PHY_CAL(("\nBefore RC_CAL rxgainctrl\n"));
				wlc_phy_rxcal_gainctrl_nphy(pi, rx_core, NULL, 1);

				best_rccal[rx_core] = wlc_phy_rc_sweep_nphy(pi, rx_core, 1);
				pi_nphy->nphy_rccal_value = best_rccal[rx_core];
				PHY_CAL(("best_rccal for core%d = %d\n",
				           rx_core, best_rccal[rx_core]));

				if (rxcore_state == 1) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi,
						rxcore_state, 1);
					} else {
						wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi,
						rxcore_state, 0);
					}
				}
			}
		}

		/* Break the internal connection between the 2 cores inside the radio */
		wlc_phy_rxcal_radio_cleanup_nphy(pi, rx_core);

		/* Restore PHY registers and AFE */
		wlc_phy_rxcal_phycleanup_nphy(pi, rx_core);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	}

	/* rccal values of RX-LPF HPC & TX-LPF LPC can be characterized
	 * as deterministic functions of the rccal value of RX-LPF LPC
	 */
	if ((cal_type == 1) || (cal_type == 2)) {
		/* copy the core1 rccal value (TX0-RX1) to core0 (TX1-RX0) */
		best_rccal[0] = best_rccal[1];
		phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_LPC | RADIO_2056_RX0),
		                (best_rccal[0] | 0x80));

		for (rx_core = 0; rx_core < pi->pubpi.phy_corenum; rx_core++) {
			rxlpf_rccal_hpc = (((int)best_rccal[rx_core] - 12)>>1) + 10;
			txlpf_rccal_lpc = ((int)best_rccal[rx_core] - 12) + 10;

			if (PHY_IPA(pi)) {
				if (BOARDFLAGS2(GENERIC_PHY_INFO(pi)->boardflags2) &
					BFL2_FCC_BANDEDGE_WAR) {
					txlpf_rccal_lpc += IS40MHZ(pi) ? 24 : 16;
				} else {
					txlpf_rccal_lpc += IS40MHZ(pi) ? 24 : 12;
				}
				txlpf_idac = IS40MHZ(pi) ? 0x0e : 0x13;
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, rx_core,
				                     TXLPF_IDAC_4, txlpf_idac);
			}

			rxlpf_rccal_hpc = MAX(MIN(rxlpf_rccal_hpc, 31), 0);
			txlpf_rccal_lpc = MAX(MIN(txlpf_rccal_lpc, 31), 0);

			phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
				((rx_core == PHY_CORE_0)? RADIO_2056_RX0: RADIO_2056_RX1)),
				(rxlpf_rccal_hpc | 0x80));

			phy_utils_write_radioreg(pi, (RADIO_2056_TX_TXLPF_RCCAL |
				((rx_core == PHY_CORE_0)? RADIO_2056_TX0: RADIO_2056_TX1)),
				(txlpf_rccal_lpc | 0x80));
		}
	}

	/* Restore the state of the re-sampler (in case we are in spur avoidance mode) */
	phy_utils_write_phyreg(pi, NPHY_BBConfig, orig_BBConfig);

	wlc_phy_resetcca_nphy(pi);

	/* restore pre-cal gain */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* switch off rx gain override */
			wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(pi, 0, 0x3, 1);
		} else {
			wlc_phy_rfctrl_override_1tomany_nphy(pi,
				NPHY_REV7_RfctrlOverride_cmd_rxgain,
				0, 0x3, 1);
		}
	} else {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
	}
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x110, 16, gain_save);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x116, 16, gain_save1);
	} else {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);
	}

	/* Enable phyhang_avoid for NPHY_REV4+ */
	if (NREV_GE(pi->pubpi.phy_rev, 4)) {
		pi_nphy->phyhang_avoid = phyhang_avoid_state;
	}

	/* Restoring the forceclock after rx iq cal */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		phy_utils_write_phyreg(pi, NPHY_forceClk, 0x2);
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	/* remove override */
	wlc_phy_btcx_override_disable(pi);

	return BCME_OK;
}

static int
wlc_phy_cal_rxiq_nphy_rev2(phy_info_t *pi, nphy_txgains_t target_gain, bool debug)
{
	phy_iq_est_t est[NPHY_CORE_NUM];
	uint8 core_no, rx_core, tx_core;
	uint16 lna_vals[] = {0x3, 0x3, 0x1};
	uint16 hpf1_vals[] = {0x7, 0x2, 0x0};
	uint16 hpf2_vals[] = {0x2, 0x0, 0x0};
	int16 curr_hpf1, curr_hpf2, curr_hpf, curr_lna;
	int16 desired_log2_pwr, actual_log2_pwr, hpf_change;
	uint16 orig_RfseqCoreActv, orig_AfectrlCore, orig_AfectrlOverride;
	uint16 orig_RfctrlIntcRx, orig_RfctrlIntcTx;
	uint16 num_samps;
	uint32 i_pwr, q_pwr, tot_pwr[3];
	uint8 gain_pass, use_hpf_num;
	uint16 mask, val1, val2;
	uint16 gain_save[2];
	uint16 cal_gain[NPHY_CORE_NUM];
	nphy_iqcal_params_t cal_params[NPHY_CORE_NUM];
	uint8 phy_bw;
	int bcmerror = BCME_OK;
	bool first_playtone = TRUE;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 phyrxchain;

	/* need enable two RX cores before do PHY RXIQ Calibration */
	/* will turn off RX core after calibration */
	phyrxchain = pi->sh->phyrxchain;
	if (phyrxchain == 0x1)
	        wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 3, 0);

	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		/* Re-apply the TX IQcal coeffs, if they have been
		   overwritten by the ucode
		*/
		wlc_phy_reapply_txcal_coeffs_nphy(pi);
	}

	/* save tx gain setting & set new gain settings */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	FOREACH_CORE(pi, core_no) {
		PHY_CAL(("%s: tx core %d target gain: pad = %d, pga = %d, txgm = %d\n",
			__FUNCTION__, core_no, target_gain.pad[core_no], target_gain.pga[core_no],
			target_gain.txgm[core_no]));
	}

	/* TCL: set gain_config0 [mimophy_iqcal_get_gainconfig 0] */
	/* TCL: set gain_config1 [mimophy_iqcal_get_gainconfig 1] */
	FOREACH_CORE(pi, core_no) {
		wlc_phy_iqcal_gainparams_nphy(pi, core_no, target_gain, &cal_params[core_no]);
		cal_gain[core_no] = cal_params[core_no].cal_gain;

		PHY_CAL(("tx core %d cal params: pad %d, pga %d, txgm %d. cal_gain 0x%x\n",
		           core_no, cal_params[core_no].pad, cal_params[core_no].pga,
		           cal_params[core_no].txgm, cal_gain[core_no]));
		PHY_CAL(("tx core %d cal params: ncorr[0..3] = [0x%x 0x%x 0x%x 0x%x]\n",
		           core_no, cal_params[core_no].ncorr[0],  cal_params[core_no].ncorr[1],
		           cal_params[core_no].ncorr[2], cal_params[core_no].ncorr[3]));
	}

	/* Set and force tx cal_gain to take effect, TCL: */
	/* TCL: mimophy_tx_gain [lindex $gain_config0 0] [lindex $gain_config0 1] \
	 *        [lindex $gain_config0 2] [lindex $gain_config1 0] [lindex $gain_config1 1] \
	 *        [lindex $gain_config1 2]  1
	 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, cal_gain);

	/* Note: wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX); is not needed here,
	 * because the rx2tx switch occurs implicitly in the subsequent call to play tone
	 */

	/* gain control on Rx datapath to get right
	 *   power into rx_iq_est
	 *
	 * want i_pwr and q_pwr each around 2048 * num_samps
	 */
	num_samps = 1024;
	desired_log2_pwr = 13;

	/* loop over Tx Cores (do tx_tone on _other_ core) */
	FOREACH_CORE(pi, core_no) {

		/* NOTE: in this implementation, for convenience and
		 * consistency with other driver work, rx_core and tx_core
		 * assume values [0,1], whereas in the tcl implementation they
		 * assume values [1,2]
		 */
		rx_core = core_no;
		tx_core = 1-core_no;

		/* save off pre-cal reg values */
		orig_RfseqCoreActv   = phy_utils_read_phyreg(pi, NPHY_RfseqCoreActv);
		orig_AfectrlCore     = phy_utils_read_phyreg(pi, (rx_core == PHY_CORE_0) ?
		        NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		orig_AfectrlOverride = phy_utils_read_phyreg(pi, NPHY_AfectrlOverride);
		orig_RfctrlIntcRx    = phy_utils_read_phyreg(pi, (rx_core == PHY_CORE_0) ?
		        NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2);
		orig_RfctrlIntcTx    = phy_utils_read_phyreg(pi, (tx_core == PHY_CORE_0) ?
		        NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2);
		/* do Core1 Tx -> Core2 Rx cal */
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_DisRx_MASK,
		        (1 << tx_core) << NPHY_RfseqCoreActv_DisRx_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_RfseqCoreActv, NPHY_RfseqCoreActv_EnTx_MASK,
		        (1 << tx_core) << NPHY_RfseqCoreActv_EnTx_SHIFT);

		phy_utils_or_phyreg(pi, ((rx_core == PHY_CORE_0) ?
		                         NPHY_AfectrlCore1 : NPHY_AfectrlCore2),
			(NPHY_AfectrlCore_coarsepwup_adc_MASK |
			NPHY_AfectrlCore_finepwup_adc_MASK));
		phy_utils_or_phyreg(pi, NPHY_AfectrlOverride,
		        (NPHY_AfectrlOverride_coarsepwup_adc_MASK |
		        NPHY_AfectrlOverride_finepwup_adc_MASK));

		/* force board level interface lines:
		 *   - RX core TR to "R", PA_PU "off"
		 *   - TX core TR to "T", PA_PU "on"
		 */
		if (((pi_nphy->nphy_rxcalparams) & 0xff000000)) {
			/* Switch RX core to 'T' */
			phy_utils_write_phyreg(pi,
			    (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
			    (CHSPEC_IS5G(pi->radio_chanspec) ? 0x140 : 0x110));
		} else {
			/* Switch RX core to 'R' */
			phy_utils_write_phyreg(pi,
			    (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
			    (CHSPEC_IS5G(pi->radio_chanspec) ? 0x180 : 0x120));
		}

		phy_utils_write_phyreg(pi, (tx_core == PHY_CORE_0) ?
		                       NPHY_RfctrlIntc1 : NPHY_RfctrlIntc2,
			(CHSPEC_IS5G(pi->radio_chanspec) ? 0x148 : 0x114));

		/* in the 2055, couple the tx out from one core into the rx
		 * LNA of the other
		 */
		mask = RADIO_2055_COUPLE_RX_MASK | RADIO_2055_COUPLE_TX_MASK;
		if (rx_core == PHY_CORE_0) {
			val1  = RADIO_2055_COUPLE_RX_MASK;
			val2  = RADIO_2055_COUPLE_TX_MASK;
		} else {
			val1  = RADIO_2055_COUPLE_TX_MASK;
			val2  = RADIO_2055_COUPLE_RX_MASK;
		}

		if (pi_nphy->nphy_rxcalparams & 0x10000) {
			phy_utils_mod_radioreg(pi, RADIO_2055_CORE1_GEN_SPARE2, mask, val1);
			phy_utils_mod_radioreg(pi, RADIO_2055_CORE2_GEN_SPARE2, mask, val2);
		}

		for (gain_pass = 0; gain_pass < 4; gain_pass++) {
			/* debug delay to permit scope captures */
			if (debug)
				OSL_DELAY(WAIT_FOR_SCOPE);

			if (gain_pass < 3) {
				curr_lna = lna_vals[gain_pass];
				curr_hpf1 = hpf1_vals[gain_pass];
				curr_hpf2 = hpf2_vals[gain_pass];
			} else {
				/* decide if high gain was too high if pwr is compressed
				 *   (assumes 20dB difference between low & high gains)
				 *
				 * changed:
				 * decide if high gain was too high if high_gain
				 * rms > 70.7 per rail
				 */
				if (tot_pwr[1] > 10000) {
					curr_lna        = lna_vals[2];
					curr_hpf1       = hpf1_vals[2];
					curr_hpf2       = hpf2_vals[2];
					use_hpf_num     = 1;
					curr_hpf        = curr_hpf1;
					actual_log2_pwr = phy_utils_nbits(tot_pwr[2]);
				} else {
					if (tot_pwr[0] > 10000) {
						curr_lna        = lna_vals[1];
						curr_hpf1       = hpf1_vals[1];
						curr_hpf2       = hpf2_vals[1];
						use_hpf_num     = 1;
						curr_hpf        = curr_hpf1;
						actual_log2_pwr = phy_utils_nbits(tot_pwr[1]);
					} else {
						curr_lna        = lna_vals[0];
						curr_hpf1       = hpf1_vals[0];
						curr_hpf2       = hpf2_vals[0];
						use_hpf_num     = 2;
						curr_hpf        = curr_hpf2;
						actual_log2_pwr = phy_utils_nbits(tot_pwr[0]);
					}
				}

				/* compute needed amount of hpf change as difference between
				 * desired and actual total power bit width, this is
				 * effectively the number or 3 dB steps of change needed,
				 * hence this is the difference needed in hpf2 setting.
				 */
				hpf_change = desired_log2_pwr - actual_log2_pwr;
				curr_hpf += hpf_change;
				curr_hpf = MAX(MIN(curr_hpf, 10), 0);
				if (use_hpf_num == 1) {
					curr_hpf1 = curr_hpf;
				} else {
					curr_hpf2 = curr_hpf;
				}
			}

			/* set rx gain */
			wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK,
			                             ((curr_hpf2 << 8) | (curr_hpf1 << 4) |
			                              (curr_lna << 2)), 0x3, 0);
			wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			PHY_CAL(("wlc_phy_cal_rxiq_nphy_rev2: gain_pass = %d "
				"rx_gc[21]_core1 = 0x%02x%02x, rx_gc[21]_core2 = 0x%02x%02x\n",
				gain_pass, phy_utils_read_radioreg(pi, RADIO_2055_SP_RX_GC2_CORE1),
				phy_utils_read_radioreg(pi, RADIO_2055_SP_RX_GC1_CORE1),
				phy_utils_read_radioreg(pi, RADIO_2055_SP_RX_GC2_CORE2),
				phy_utils_read_radioreg(pi, RADIO_2055_SP_RX_GC1_CORE2)));

			/* turn on tx tone as stimulus */
			wlc_phy_stopplayback_nphy(pi);     /* mimophy_stop_playback */

			if (first_playtone) {
				bcmerror = wlc_phy_tx_tone_nphy(pi, 4000,
					(uint16)(pi_nphy->nphy_rxcalparams & 0xffff),
					0, 0, TRUE);
				first_playtone = FALSE;
			} else {
				phy_bw = (CHSPEC_IS40(pi->radio_chanspec))? 40 : 20;
/* Temp fix for dongle builds - but we should not have the number of samlpes
 * hardcoded; it is better to store off the number of samples which have been setup
 * in the pi->cal_info structure and use it to call wlc_phy_runsamples_nphy here
 */
#ifdef DONGLEBUILD
				wlc_phy_runsamples_nphy(pi, phy_bw * 4, 0xffff, 0, 0, 0, TRUE);
#else
				wlc_phy_runsamples_nphy(pi, phy_bw * 8, 0xffff, 0, 0, 0, TRUE);
#endif // endif
			}

			if (bcmerror == BCME_OK) {
				PHY_CAL(("wlc_phy_cal_rxiq_nphy_rev2: pd_core1 = 0x%04x,"
					" pd_core2 = 0x%04x\n",
					phy_utils_read_radioreg(pi, RADIO_2055_SP_PD_MISC_CORE1),
					phy_utils_read_radioreg(pi, RADIO_2055_SP_PD_MISC_CORE2)));

				if (gain_pass < 3) {
					/* get other core's IQ info */
					wlc_phy_rx_iq_est_nphy(pi, est, num_samps, 32, 0);
					i_pwr = (est[rx_core].i_pwr + num_samps / 2) / num_samps;
					q_pwr = (est[rx_core].q_pwr + num_samps / 2) / num_samps;
					tot_pwr[gain_pass] = i_pwr + q_pwr;
					PHY_CAL(("i_pwr = %u, q_pwr = %u, tot_pwr = %d\n",
					           i_pwr, q_pwr, tot_pwr[gain_pass]));
				} else {
					/* Actually perform the RX IQ Cal now that gain has been
					 * adjusted.
					 */
					wlc_phy_calc_rx_iq_comp_nphy(pi, (1 << rx_core));
				}

				/* clean up per-core Rx Cal */

				/* stop tx tone */
				wlc_phy_stopplayback_nphy(pi);	/* mimophy_stop_playback */
			} /* if (bcmerror == BCME_OK) */

			if (bcmerror != BCME_OK) break;
		}

		/* uncouple 2055 RX/TX */
		phy_utils_and_radioreg(pi, RADIO_2055_CORE1_GEN_SPARE2, ~mask);
		phy_utils_and_radioreg(pi, RADIO_2055_CORE2_GEN_SPARE2, ~mask);

		/* restore pre-cal reg values */
		phy_utils_write_phyreg(pi, (tx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
		              NPHY_RfctrlIntc2, orig_RfctrlIntcTx);
		phy_utils_write_phyreg(pi, (rx_core == PHY_CORE_0) ? NPHY_RfctrlIntc1 :
		              NPHY_RfctrlIntc2, orig_RfctrlIntcRx);
		phy_utils_write_phyreg(pi, NPHY_AfectrlOverride, orig_AfectrlOverride);
		phy_utils_write_phyreg(pi, (rx_core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		              NPHY_AfectrlCore2, orig_AfectrlCore);
		phy_utils_write_phyreg(pi, NPHY_RfseqCoreActv, orig_RfseqCoreActv);

		if (bcmerror != BCME_OK) break;
	}

	/* restore pre-cal gain */
	wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	/* restore tx gain */
	/* TCL: mimophy_write_table RFSeq    $SAVE_gain 0x110 */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x110, 16, gain_save);

	/* Note: no RFSeq to enforce change, next tx will do it */

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (phyrxchain == 0x1)
		wlc_phy_rxcore_setstate_nphy((wlc_phy_t *)pi, 1, 0);

	return bcmerror;
}

int
wlc_phy_cal_rxiq_nphy(phy_info_t *pi, nphy_txgains_t target_gain, uint8 cal_type, bool debug,
                      uint8 core_mask)
{
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* REV7+ needs IQ-cal only, RC-cal is done in the radio */
			cal_type = 0;
		}
		return wlc_phy_cal_rxiq_nphy_rev3(pi, target_gain, cal_type, debug, core_mask);
	} else {
		return wlc_phy_cal_rxiq_nphy_rev2(pi, target_gain, debug);
	}
}

/** configure tx filter for SM shaping in ExtPA case */
static void
wlc_phy_extpa_set_tx_digi_filts_nphy(phy_info_t *pi)
{
	int j;
	uint16 addr_offset = NPHY_ccktxfilt20CoeffStg0A1;
	uint8 filter_type = NPHY_FILT_CCK_GAUSS2_2;
	uint8 ofdm_filter_type = NPHY_FILT_4322_20MHZ;
	uint8 ofdm40_filt_type = NPHY_FILT_4322_40MHZ;
	uint16 ofdm_addr_offset = NPHY_txfilt20CoeffStg0A1;
	uint16 ofdm40_addr_offset = NPHY_txfilt40CoeffStg0A1;
	int8 filttype;

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* Choose it based on NVRAM */
		filttype = pi->sromi->cckfilttype;
		switch (filttype) {
			case 0:
				filter_type = NPHY_FILT_4324B3_GAUSS6;
				break;
			case 1:
				filter_type = NPHY_FILT_4324B3_CCK_GAUSS2_2_MOD;
				break;
			case 2:
				filter_type = NPHY_FILT_CCK_GAUSS2_2;
				break;
			default:
				filter_type = NPHY_FILT_4324B3_GAUSS6;
				break;
		}

		/* Choose OFDM filter type based on NVRAM */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			filttype = pi->sromi->ofdmfilttype_2g;
		} else {
			filttype = pi->sromi->ofdmfilttype;
		}
		switch (filttype) {
			case 0:
				/* New 4324 EPA filter */
				ofdm_filter_type = NPHY_FILT_4322MOD1_4324X_EPA;
				break;
			case 1:
				/* Currently default filter */
				ofdm_filter_type = NPHY_FILT_4322_20MHZ;
				break;
			case 2:
				ofdm_filter_type = NPHY_FILT_OFDM1_20MHZ;
				break;
			case 3:
				ofdm_filter_type = NPHY_FILT_OFDM3;
				break;
			case 4:
				ofdm_filter_type = NPHY_FILT_ABAND_OFDM20;
				break;
			case 5:
				ofdm_filter_type = NPHY_FILT_4322MOD2_4324X_EPA;
				break;
			default:
				ofdm_filter_type = NPHY_FILT_4322_20MHZ;
				break;
		}
		switch (pi->sromi->ofdmfilttype40) {
			case 0:
				ofdm40_filt_type = NPHY_FILT_4322_40MHZ;
				break;
			case 1:
				ofdm40_filt_type = NPHY_FILT_OFDM26_40MHZ;
				break;
			case 2:
				ofdm40_filt_type = NPHY_FILT_OFDM40;
				break;
			case 3:
				ofdm40_filt_type = NPHY_FILT_OFDM6_40MHZ;
				break;
			case 4:
				ofdm40_filt_type = NPHY_FILT_OFDM8_40MHZ;
				break;
			case 5:
				ofdm40_filt_type = NPHY_FILT_4324X_EPA_40MHZ;
				break;
			default:
				ofdm40_filt_type = NPHY_FILT_4322_40MHZ;
				break;
		}
	} else {
		/* In case of other epa chips the filter is GAUSS2.2 */
		filter_type = NPHY_FILT_CCK_GAUSS2_2;
		/* other epa chips take default 20 and 40 MHz filter */
		ofdm_filter_type = NPHY_FILT_4322_20MHZ;
		ofdm40_filt_type = NPHY_FILT_4322_40MHZ;
	}

	for (j = 0; j < NPHY_NUM_DIG_FILT_COEFFS; j++) {
		phy_utils_write_phyreg(pi, addr_offset+j,
		              NPHY_IPA_REV4_txdigi_filtcoeffs[filter_type][j]);
		phy_utils_write_phyreg(pi, ofdm_addr_offset+j,
			NPHY_IPA_REV4_txdigi_filtcoeffs[ofdm_filter_type][j]);
		phy_utils_write_phyreg(pi, ofdm40_addr_offset+j,
			NPHY_IPA_REV4_txdigi_filtcoeffs[ofdm40_filt_type][j]);
	}
}

static void
wlc_phy_intpa_set_tx_digi_filts_nphy(phy_info_t *pi, uint16 addr_offset, int idx)
{
	int j;
	for (j = 0; j < NPHY_NUM_DIG_FILT_COEFFS; j++) {
		phy_utils_write_phyreg(pi, addr_offset+j,
			NPHY_IPA_REV4_txdigi_filtcoeffs[idx][j]);
	}
}

/* mimophy_set_ipa_filt_coeffs */
/** configure tx filter for SM shaping in IPA case */
static void
wlc_phy_ipa_set_tx_digi_filts_nphy(phy_info_t *pi)
{
	int txfilt20_type, txfilt40_type, ccktxfilt20_type;
	uint16 addr_offset[] = {NPHY_txfilt20CoeffStg0A1, NPHY_txfilt40CoeffStg0A1,
		NPHY_ccktxfilt20CoeffStg0A1};
	uint16 curr_channel = 0;
	int val; /* general purpose variable */

	curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
#ifdef WLMEDIA_TXFILTER_OVERRIDE
	if (pi->u.pi_nphy->txfilter_sm_override == WLC_TXFILTER_OVERRIDE_ENABLED) {
		return;
	}
#endif /* WLMEDIA_TXFILTER_OVERRIDE */

	txfilt20_type    = 0;
	txfilt40_type    = 1;
	ccktxfilt20_type = 2;

	if (CHSPEC_IS2G(pi->radio_chanspec) && (CHSPEC_IS20(pi->radio_chanspec))) {
		if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			txfilt20_type = 9;
		}
	}

	/* Using a new cck filter for 43239 with sharper cutoffs to enable higher target powers */
	if (CHSPEC_IS2G(pi->radio_chanspec) && (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
		if (pi->sromi->cckfilttype == 0) {
			val = 10;
		} else {
			val = 2;
		}
		ccktxfilt20_type = val;
	}

	/* Using a new cck filter for 43217 */
	if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1)) &&
	    (RADIOREV(pi->pubpi.radiorev) == 14)) {
		txfilt20_type = 14;
		if (RADIOVER(pi->pubpi.radiover) == 1) {
			ccktxfilt20_type = 10;
		}
	}

	/* New ofdm 20MHz filter for 43239 */
	if ((CHSPEC_IS20(pi->radio_chanspec)) && (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
		if (pi->sromi->ofdmfilttype == 1) {
			val = 9;
		} else if (pi->sromi->ofdmfilttype == 2) {
			val = 16;
		} else {
			val = 13;
		}
		txfilt20_type = val;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 8)) {
		if ((pi->sh->sromrev >= 8) && (pi->sh->boardflags2 & BFL2_FCC_BANDEDGE_WAR) &&
		    ((curr_channel == 3) && CHSPEC_IS40(pi->radio_chanspec))) {
			/* Use sharper 40 MHz filter
			 * Note: Because of channel dependency, the filter coeffs
			 * must also be set in wlc_phy_chanspec_radio2057_setup()
			 */
			if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) &&
			    (RADIOREV(pi->pubpi.radiorev) == 14)) {
				val = 11;
			} else {
				val = 7;
			}
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
				if ((RADIOREV(pi->pubpi.radiorev) == 14) &&
				    (RADIOID(pi->pubpi.radioid) == BCM2057_ID)) {
					val = 1;
				} else {
					val = 8;
				}
			} else {
				val = 1;
			}
		}
		txfilt40_type = val;
	}

	if (IS40MHZ(pi)) {
		/* to use default 20mhz ofdm filter for 20in40 mode */
		txfilt20_type = 3;
	} else {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			txfilt20_type = 5;
		}

		/* Japanese channel 14 bandwidth occupancy requirements */
		if (CHSPEC_CHANNEL(pi->radio_chanspec) == 14) {
			ccktxfilt20_type = 6;
		}
	}

	/* 4324x support for nvram tunables for changing cck & ofdm tx filter types */
	if (CHIPID_4324X_IPA_FAMILY(pi)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			switch (pi->sromi->cckfilttype) {
				case 1 :
					val = 10;
					break;
				case 2 :
					val = 19;
					break;
				default:
					val = 2;
					break;
			}
			ccktxfilt20_type = val;
		}

		/* 20Mhz (includes 20-in-40 mode as well) */
		if (CHSPEC_IS20(pi->radio_chanspec)) {
			switch (pi->sromi->ofdmfilttype) {
				case 1 :
					val = 13;
					break;
				case 2 :
					val = 16;
					break;
				case 3 :
					val = 9;
					break;
				case 4 :
					val = 3;
					break;
				default:
					/*
					 * The 4322newest filter coefficients introduce a loss that
					 * needs to be compensated for by bbmult scaling.
					*/
					val = 17;
					wlc_phy_bbmult0_nphy(pi, 81, 1);
					break;
			}
		} else {
			/* 4322 default 20Mhz (20-in-40 mode) */
			val = 3;
			wlc_phy_bbmult0_nphy(pi, 64, 0);
		}
		txfilt20_type = val;

		/* 40Mhz */
		switch (pi->sromi->ofdmfilttype40) {
			case 1 :
				val = 18;
				break;
			case 2 :
				val = 1;
				break;
			case 3 :
				val = 7;
				break;
			case 4 :
				val = 8;
				break;
			default:
				val = 4;
				break;
		}
		txfilt40_type = val;
	}
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		txfilt20_type    = 20;  /* 4322cdd */
		txfilt40_type    = 24;	/* OFDM26 40 MHz filter */
		ccktxfilt20_type = 22;  /* 4324x_media_family_cck */
		wlc_phy_bbmult0_nphy(pi, 58, 1);
	}

	PHY_INFORM(("%s: txfilt20_type=%d, txfilt40_type=%d, ccktxfilt20_type=%d",
		__FUNCTION__, txfilt20_type, txfilt40_type, ccktxfilt20_type));

	/* Do the actual programming */
	wlc_phy_intpa_set_tx_digi_filts_nphy(pi, addr_offset[0], txfilt20_type);
	wlc_phy_intpa_set_tx_digi_filts_nphy(pi, addr_offset[1], txfilt40_type);
	wlc_phy_intpa_set_tx_digi_filts_nphy(pi, addr_offset[2], ccktxfilt20_type);

} /* wlc_phy_ipa_set_tx_digi_filts_nphy */

/** read bbmult0, overwrite it with the given coeff and enable and return the read bbmult */
static uint16
wlc_phy_bbmult0_nphy(phy_info_t *pi, uint16 coeff, uint8 enable)
{
	uint16 prev_bbmult0 = phy_utils_read_phyreg(pi, NPHY_bbmult0);

	phy_utils_mod_phyreg(pi, NPHY_bbmult0, 0xff << 1, coeff << 1);
	phy_utils_mod_phyreg(pi, NPHY_bbmult0, 0x1, enable);

	return prev_bbmult0;
}

/** restore to default OFDM filter */
static void
wlc_phy_ipa_set_cal_tx_digi_filts_nphy(phy_info_t *pi)
{
	if (IS40MHZ(pi)) {
		/* 4322 (default 40mhz) */
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt40CoeffStg0A1, 4);
	} else {
		/* 4322 (default 20mhz) */
		wlc_phy_intpa_set_tx_digi_filts_nphy(pi, NPHY_txfilt20CoeffStg0A1, 3);
	}
	if (CHIPID_4324X_IPA_FAMILY(pi)) {
		wlc_phy_bbmult0_nphy(pi, 64, 0);
	}
}

static uint16
wlc_phy_ipa_get_bbmult_nphy(phy_info_t *pi)
{
	uint16 m0m1;

	wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m0m1);

	return m0m1;
}

static void
wlc_phy_ipa_set_bbmult_nphy(phy_info_t *pi, uint8 m0, uint8 m1)
{
	uint16 m0m1 = (uint16)((m0 << 8) | m1);

	wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m0m1);
	wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m0m1);
}

/** Get a pointer to the (iPA) PHY Tx gain table */
static uint32*
wlc_phy_get_ipa_gaintbl_nphy(phy_info_t *pi)
{
	uint32* tx_pwrctrl_tbl = NULL;

	/* PR82371: use compile-time checks (NREV and CHIPID) to identify chips,
	 * instead of radio revs (run-time check), to limit compiled code size
	 */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2.4G gain tables */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* ipa gain table entry for 4324 */
			if ((RADIOVER(pi->pubpi.radiover) == 1) ||
			    ((RADIOVER(pi->pubpi.radiover) == 2) &&
			     (RADIOREV(pi->pubpi.radiorev) == 2))) {
				/* ver = 2 / rev = 2 is 43242A1 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_20671_rev1_ver1;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_20671rev1;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			if (RADIOREV(pi->pubpi.radiorev) == 13) {
			/* new table for 53572 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev13;
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* new table for 43217 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev14;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev13;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* set gm gain to 0x6 for singlw band boards */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev9;
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* 43239a0 */
			/* set gm gain to 0x6 for singlw band boards */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev11;
		} else if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 43226a[01], 6362a0 */

			if (CHIPID(pi->sh->chip) == BCM43226_CHIP_ID) {
				/* 43226a0 and a1 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev4n6;

			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev3;
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 5357a0, 43236a0, 6362b0 */

			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5;

			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236a0 (b0 and b1 are NREV 9) */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;
			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev12;
				} else {
					/* 6362b0 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev8;
				}
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 5357b0, 5357b1, 43236b0, 43236b1 */

			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {

				if ((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) == 2)) {
					/* 43236b1 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7_ver2;
				} else {
					/* 43236b0, using same as 43236a0 for now */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;
				}

			} else if (CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) {
				if (CHIPREV(pi->sh->chiprev) == 1) {
					if (RADIOVER(pi->pubpi.radiover) == 12)
						/* 5357TC4 */
						tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v2;
					else {
						/* 5357B0 */
						tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v1;
					}
				} else if (CHIPREV(pi->sh->chiprev) == 2) {
					/* 5357B1 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v3;
				}

			} else if (CHIPID(pi->sh->chip) == BCM4749_CHIP_ID) {
				/* 4749 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev5v1;

			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */

			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_2g_2057rev7;

			}  else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 6)) {
			/* MIMOPHY REV6 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev6;
			if (CHIPID(pi->sh->chip) == BCM47162_CHIP_ID) {
				/* 47162 radio is similar to 4716(rev5) */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev5;
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 5)) {
			/* MIMOPHY REV5 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_rev5;
		} else {
			/* MIMOPHY REV3-4 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa;
		}

	} else {
		/* 5G gain tables */
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 43226a[01], and 6362a0 */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057;

		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 43236a0, 6362b0 */

			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;

			} else if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				if (RADIOVER(pi->pubpi.radiover) == 12) {
					/* BCM63268 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev12;
				} else {
					/* 6362b0 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev8;
				}

			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else if  (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 43236b0,43236b1 only for now */
			if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			    (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID)) {
				/* 43236b0, using same as 43236a0 for now */
			  if (RADIOVER(pi->pubpi.radiover) == 2) {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7_sul;
			  } else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;
			  }
			} else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */

			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev7;

			}  else {
				PHY_ERROR(("Unsupported NREV %d radio rev %d and ver %d combo\n",
				           pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev),
				           RADIOVER(pi->pubpi.radiover)));
				ASSERT(0);
			}

		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
			/* Use rev 8 gain table for 5g band */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev9;
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
			/* 43239a0 */
			/* Use rev 8 gain table for 5g band */
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_2057rev11;
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* ipa 5g tx gain table for 4324 */
			if ((RADIOVER(pi->pubpi.radiover) == 1) ||
			    ((RADIOVER(pi->pubpi.radiover) == 2) &&
			     (RADIOREV(pi->pubpi.radiorev) == 2))) {
				/* ver = 2 / rev = 2 is 43242A1 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_20671_rev1_ver1;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g_20671rev1;
			}
		} else {
			tx_pwrctrl_tbl = nphy_tpc_txgain_ipa_5g;
		}
	}

	return tx_pwrctrl_tbl;
}

/** Get a pointer to the (ePA) PHY Tx gain table */
uint32*
wlc_phy_get_epa_gaintbl_nphy(phy_info_t *pi)
{
	uint32* tx_pwrctrl_tbl = NULL;

	/* PR82371: use compile-time checks (NREV and CHIPID) to identify chips,
	 * instead of radio revs (run-time check), to limit compiled code size
	 */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324 tx gain tables : epa ONLY RADIO GAIN PART */
			if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_rfgain_epa_20671_4324b1;
			} else {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					tx_pwrctrl_tbl = nphy_tpc_5GHz_rfgain_epa_20671rev0;
				} else if ((RADIOVER(pi->pubpi.radiover) == 1) &&
				(RADIOREV(pi->pubpi.radiorev) == 0)) {
					tx_pwrctrl_tbl = nphy_tpc_5GHz_rfgain_epa_20671rev0_ver1;
				}
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (pi->sh->boardtype == 0xF52A) {
				/* corresponds to the Cisco E3200 brd */
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7_brdtype_0xF52A;
			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
				if (RADIOVER(pi->pubpi.radiover) == 2) {
					/* 43236b1 */
					tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7_5gv7;
				} else {
					/* 43236b0, using same as 43236a0 for now */
					tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7;
				}
			} else tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_epa_2057rev7;
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, 3)) {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_rev3;
			} else if (NREV_IS(pi->pubpi.phy_rev, 4)) {
				tx_pwrctrl_tbl = (pi->fem5g->extpagain == 3)?
					nphy_tpc_5GHz_txgain_HiPwrEPA:
					nphy_tpc_5GHz_txgain_rev4;
			} else {
				tx_pwrctrl_tbl = nphy_tpc_5GHz_txgain_rev5;
			}
		}
	} else {
		if (NREV_IS(pi->pubpi.phy_rev, 7)) {
			/* 6362a0 only */
			if (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID) {
				/* 6362a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev3;
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 8)) {
			/* 5357a0, 43236a0, 6362b0 */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357a0 */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5;

			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM6362_CHIP_ID)) {
				if (RADIOVER(pi->pubpi.radiover) == 2) {
					/* 43236b1 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7_2gv14;
				} else {
					/* 43236b0 43236a0, 6362b0 */
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;
				}
			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 9)) {
			/* 5357b0, 43236b0 */
			if ((CHIPID(pi->sh->chip) == BCM5357_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4749_CHIP_ID)) {
				/* 5357b0 */
				if ((RADIOREV(pi->pubpi.radiorev) == 5) &&
					(RADIOVER(pi->pubpi.radiover) >= 2)) {
					/* 5357B1 EPA */
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
				} else {
					tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v1;
				}
			} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
			           (CHIPID(pi->sh->chip) == BCM43238_CHIP_ID)) {
				/* 43236b0, using same as 43236a0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;

			}
		} else if (NREV_IS(pi->pubpi.phy_rev, 10)) {
			/* 43237a0 */
			if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
				/* 43237a0, using same as 43236b0 for now */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7;

			}
		} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			/* 53572a0 */
			if (CHIPID(pi->sh->chip) == BCM53572_CHIP_ID) {
				/* 53572a0, using same as 5357b1  */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
			} else if (CHIPID(pi->sh->chip) == BCM43227_CHIP_ID) {
				/* 43131 / 43217, using same as 5357b1  */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
			} else if (CHIPID(pi->sh->chip) == BCM43131_CHIP_ID ||
			           CHIPID(pi->sh->chip) == BCM43217_CHIP_ID) {
				/* 43217 , using independent one */
				tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev7_2gv17;
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 4324 tx gain tables : epa ONLY RADIO GAIN PART */
			if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
				tx_pwrctrl_tbl = nphy_tpc_2GHz_rfgain_epa_20671_4324b1;
			} else {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					tx_pwrctrl_tbl = nphy_tpc_2GHz_rfgain_epa_20671rev0;
				} else if ((RADIOVER(pi->pubpi.radiover) == 1) &&
				(RADIOREV(pi->pubpi.radiorev) == 0)) {
					tx_pwrctrl_tbl = nphy_tpc_2GHz_rfgain_epa_20671rev0_ver1;
				}
			}
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, 5) &&
			    (pi->fem2g->extpagain == 3)) {
				tx_pwrctrl_tbl =  nphy_tpc_txgain_HiPwrEPA;
			} else {
				tx_pwrctrl_tbl =  nphy_tpc_txgain_rev3;
			}
		}
	}

	/* XXX After assign table, see if there is any NULL table.
	 * Assign a default table then ASSERT since the external build just skip ASSERT.
	 */
	if (tx_pwrctrl_tbl == NULL) {
		tx_pwrctrl_tbl = nphy_tpc_txgain_epa_2057rev5v2;
		PHY_ERROR(("Unsupported NREV %d radio rev %d combo\n",
			pi->pubpi.phy_rev, RADIOREV(pi->pubpi.radiorev)));
		ASSERT(0);
	}
	return tx_pwrctrl_tbl;
}

/** 4324 ipa papd cal cleanup */
static void
wlc_phy_papd_cal_cleanup_lcnxn_rev3(phy_info_t *pi, uint8 core, nphy_papd_restore_state *state)
{
	/* restore bbmult */
	wlc_phy_ipa_set_bbmult_nphy(pi, (state->mm >> 8) & 0xff, (state->mm & 0xff));

	/* pad_cal_path_pwrup :0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 0,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 0,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* iqcal_cal_path_pwrup : 0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_MASK, 0,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_MASK, 0,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* papd cal path pwrup  : switch off core 0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK, 1,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	/* papd cal path pwrup  : switch off core 1 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK, 1,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* pa cal path pwrup : switch off core 0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK, 1,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	/* pa cal path pwrup : switch off core 1 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK, 1,
		(1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* Set all RfctrlIntc flags to 0 */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_OFF, 0,
		RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2);

	/* intpa_pu off */
	wlc_phy_rfctrl_override_nphy_rev7(pi,
		NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3,
		1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* tx_pu  switch off */
	wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV19_RfctrlOverride_cmd_tx_pu,
		0, 0x3, 1);

	/* afe ctrl overrides adc-pd off */
	wlc_phy_nphy_afectrl_override(pi, NPHY_ADC_PD, 0, 1, 0x3);

	phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK,
		0 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK,
		0 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK,
		0 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Rfctrl_lpCfg_OvrCtrl,
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK,
		0 << NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_SHIFT);

	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK, 0);

	/* afe ctrl overrides dac-pd off */
	wlc_phy_nphy_afectrl_override(pi, NPHY_DAC_PD, 0, 1, 0x3);
	phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
		NPHY_REV19_RfctrlOverride_dac_pu_MASK,
		0 << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
		NPHY_REV19_RfctrlOverride_dac_pu_MASK,
		0 << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK, 0);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK, 0);

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		/* rxrf_5G_pu */
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK,
			0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
		wlc_phy_rfctrl_override_nphy_rev19(
			pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
			0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* rxradio_pu off */
	wlc_phy_rfctrl_override_1tomany_nphy(pi,
		NPHY_REV19_RfctrlOverride_cmd_rxradio_pu,
		0, 0x0, 1);

	/* rx_pu : switch  off */
	wlc_phy_rfctrl_override_1tomany_nphy(pi,
		NPHY_REV19_RfctrlOverride_cmd_rx_pu,
		0, 0, 1);

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* logen_pwrup */
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_logen_pwrup_MASK, 1, 0x3, 0,
			NPHY_REV19_RFCTRLOVERRIDE_ID3);
	}

	/* rssi_wb1g_pu */
	wlc_phy_rfctrl_override_nphy_rev19(
		pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* rssi_wb2_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* rssi_wb3_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_rssi_wb3_pu_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* rssi_nb_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* aux_en */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_aux_en_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* lpf_sel_byp_rxlpf off */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	/* lpf_sel_rx_buf off */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	/* lpf_buf_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		1, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
	/* lpf_sel_txrx */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	phy_utils_mod_radioreg(pi, RADIO_20671_OVR7, 0x1 << 2, 0 << 2);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR23, 0x1 << 2, 0 << 2);

	/* lpf_dc_loop_pu off */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	/* lpf_byp_dc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_byp_dc_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	/* lpf_hpc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_lpf_hpc_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	/* lpf_byp_tx */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_byp_tx_MASK,
		0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	/* fast_nap_bias_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_fast_nap_bias_pu_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	/* tia_dc_loop_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID4);
	/* tia_byp_dc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID4);
	/* tia_hpc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_hpc_MASK,
		0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID4);
	/* lpf_bw */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK,
		5, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lna1_pu_MASK,
		0, (1 << core), 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* lna1_5G_pu */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_lna1_5G_pu_MASK,
			0, 0, 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	}
	/* lna2_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lna2_pu_MASK,
		0, (1 << core), 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* PAPD Loop back PA/Mix Atten Settings */
	wlc_phy_papd_cal_set_txrx_atten(pi, core, 0x0);

	if (core == 0) {
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR4, 0x1 << 7, 0 << 7);
	} else {
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR20, 0x1 << 7, 0 << 7);
	}

	/* Tx-LPF Gain Setting to 3dB */
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR5, 1, 0);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR6, 1 << 12, 0 << 12);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR21, 1, 0);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR22, 1 << 12, 0 << 12);

	phy_utils_mod_phyreg(pi, NPHY_forceClk,
		NPHY_REV19_forceClk_forcetxCalib_MASK,
		0 << NPHY_REV19_forceClk_forcetxCalib_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_forceClk,
		NPHY_forceClk_disable_stalls_MASK,
		0 << NPHY_forceClk_disable_stalls_SHIFT);
}

static void
wlc_phy_papd_cal_setup_lcnxn_rev3(phy_info_t *pi, uint8 core)
{
	uint8 off_core;
	uint16 lpf_gain = 0;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 val; /* generic purpose variable */

	off_core = core ^ 0x1;

	/* pad_cal_path_pwrup :0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup0_MASK, 0,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_pad_cal_path_pwrup1_MASK, 0,
		(1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	/* iqcal_cal_path_pwrup : 0 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr0_MASK, 0,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_cal_path_pwrupCtrl_iqcal_cal_path_pwrup_ovr1_MASK, 0,
		(1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* papd cal path pwrup  : 1 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		((core == 0) ? NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK
		: NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK), 1,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		((core == 1) ? NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr0_MASK
		: NPHY_REV19_cal_path_pwrupCtrl_papd_cal_path_pwrup_ovr1_MASK), 0,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* pa cal path pwrup : 1 */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		((core == 0) ? NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK
		: NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK), 1,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		((core == 1) ? NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup0_MASK
		: NPHY_REV19_cal_path_pwrupCtrl_pa_cal_path_pwrup1_MASK), 0,
		(1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID9);

	/* Put TRSW to TX position */
	wlc_phy_rfctrlintc_override_nphy(pi, NPHY_RfctrlIntc_override_TRSW, 1,
		(RADIO_MIMO_CORESEL_CORE1 | RADIO_MIMO_CORESEL_CORE2));

	/* ovr iPA to be ON for core being cal'd, and OFF for alternate core */
	wlc_phy_rfctrl_override_nphy_rev7(pi,
	    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 1,
	    ((core == 0) ? 1 : 2), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	wlc_phy_rfctrl_override_nphy_rev7(pi,
	    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0,
	    ((core == 0) ? 2 : 1), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* tx_pu */
	wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV19_RfctrlOverride_cmd_tx_pu,
		0, (1 << off_core), 0);

	/* adc_pd 0 for on core and 1 for off core */
	wlc_phy_nphy_afectrl_override(pi, NPHY_ADC_PD, 0, 0, (1 << core));
	wlc_phy_nphy_afectrl_override(pi, NPHY_ADC_PD, 1, 0, (1 << off_core));

	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK,
		NPHY_REV3_AfectrlOverride_adc_pd_MASK);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
		NPHY_REV19_AfectrlCore_adc_pd_MASK,
		((core == 0) ? 0: (1 << NPHY_REV19_AfectrlCore_adc_pd_SHIFT)));
	phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
		NPHY_REV19_AfectrlCore_adc_pd_MASK,
		((core == 0) ? (1 << NPHY_REV19_AfectrlCore_adc_pd_SHIFT) : 0));

	/* dac pd 0 for on core 1 for off core */
	wlc_phy_nphy_afectrl_override(pi, NPHY_DAC_PD, 0, 0, (1 << core));
	wlc_phy_nphy_afectrl_override(pi, NPHY_DAC_PD, 1, 0, (1 << off_core));

	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK,
		NPHY_REV3_AfectrlOverride_dac_pd_MASK);
	phy_utils_mod_phyreg(pi, NPHY_AfectrlCore1,
		NPHY_REV19_AfectrlCore_dac_pd_MASK,
		((core == 0) ? 0: NPHY_REV19_AfectrlCore_dac_pd_MASK));
	phy_utils_mod_phyreg(pi, NPHY_AfectrlCore2,
		NPHY_REV19_AfectrlCore_dac_pd_MASK,
		((core == 0) ? NPHY_REV19_AfectrlCore_dac_pd_MASK : 0));

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		/* rxrf_5G_pu */
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK,
			1, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_rxrf_5G_pu_MASK,
			0, (1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
		wlc_phy_rfctrl_override_nphy_rev19(
			pi, NPHY_REV7_RfctrlOverride_rssi_wb1a_pu_MASK,
			0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	}

	/* rxradio_pu */
	wlc_phy_rfctrl_override_1tomany_nphy(pi,
		NPHY_REV19_RfctrlOverride_cmd_rxradio_pu,
		1, (1 << core), 0);
	wlc_phy_rfctrl_override_1tomany_nphy(pi,
		NPHY_REV19_RfctrlOverride_cmd_rxradio_pu,
		0, (1 << off_core), 0);

	/* rx_pu : 0 to off core */
	wlc_phy_rfctrl_override_1tomany_nphy(pi,
		NPHY_REV19_RfctrlOverride_cmd_rx_pu,
		0, (1 << off_core), 0);

	/* rssi_wb1g_pu */
	wlc_phy_rfctrl_override_nphy_rev19(
		pi, NPHY_REV7_RfctrlOverride_rssi_wb1g_pu_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* rssi_wb2_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_rssi_wb2_pu_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* rssi_wb3_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_rssi_wb3_pu_MASK,
		0, 0, 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* rssi_nb_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_rssi_nb_pu_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* aux_en */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_aux_en_MASK,
		0, 0, 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* lpf_sel_byp_rxlpf */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK,
		1, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_byp_rxlpf_MASK,
		0, (1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);

	/* lpf_sel_rx_buf */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_MASK,
		1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_rx_buf_MASK,
		0, (1 << off_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* lpf_buf_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		0, (1 << off_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);

	/* lpf_sel_txrx */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
		3, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_sel_txrx_MASK,
		0, (1 << off_core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* wlc_phy_rfctrl_override_nphy_rev19 lpf_sel_txrx doesnt work as only
	 * one bit is driven from phy. Use radio override
	 */
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR7, 0x1 << 2, 1 << 2);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR23, 0x1 << 2, 1 << 2);

	if (core == 0) {
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_CFG1_CORE0, 0x3 << 10, 0x3 << 10);
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_CFG1_CORE1, 0x3 << 10, 0x0);
	} else {
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_CFG1_CORE0, 0x3 << 10, 0x0);
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_CFG1_CORE1, 0x3 << 10, 0x3 << 10);

	}

	/* lpf_dc_loop_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_dc_loop_pu_MASK,
		0, 0, 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);

	/* lpf_byp_dc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_byp_dc_MASK,
		1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* lpf_hpc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV7_RfctrlOverride_lpf_hpc_MASK,
		1, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

	/* lpf_byp_tx */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lpf_byp_tx_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* fast_nap_bias_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_fast_nap_bias_pu_MASK,
		0, (1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	/* tia_dc_loop_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK,
		1, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_dc_loop_pu_MASK,
		0, (1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* tia_byp_dc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK,
		0, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_byp_dc_MASK,
		1, (1 << off_core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	/* tia_hpc */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_tia_hpc_MASK,
		1, 0, 0, NPHY_REV19_RFCTRLOVERRIDE_ID4);

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		val = 5;
	} else {
		val = 4;
	}
	wlc_phy_rfctrl_override_nphy_rev19(pi, NPHY_REV19_RfctrlOverride_lpf_bw_ctl_MASK, val,
	                                   (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* lna1_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lna1_pu_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_lna1_5G_pu_MASK,
			0, 0, 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	}
	/* lna2_pu */
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_lna2_pu_MASK,
		0, 0, 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	/* PAPD Loop back PA/Mix Atten Settings */
	wlc_phy_papd_cal_set_txrx_atten(pi, core, (CHSPEC_IS2G(pi->radio_chanspec) ? 0x5: 0x0));

	if (core == 0) {
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR4, 0x1 << 7, 1 << 7);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE0, 0x1 << 2, 0 << 2);
	} else {
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR20, 0x1 << 7, 1 << 7);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE1, 0x1 << 2, 0 << 2);
	}

	/* Tx-LPF Gain Setting to 3dB */
	lpf_gain = pi_nphy->nphy_ipa_pref_gain.txlpf[core];
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR5, 1, lpf_gain);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR6, 1 << 12, lpf_gain << 12);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR21, 1, lpf_gain);
	phy_utils_mod_radioreg(pi, RADIO_20671_OVR22, 1 << 12, lpf_gain << 12);
	if (core == 0) {
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_GAIN_CORE0, 0xff, lpf_gain);
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_GAIN_CORE1, 0xff, 0);
	} else {
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_GAIN_CORE0, 0xff, 0);
		phy_utils_mod_radioreg(pi, RADIO_20671_LPF_GAIN_CORE1, 0xff, lpf_gain);

	}
	phy_utils_mod_phyreg(pi, NPHY_forceClk,
		NPHY_REV19_forceClk_forcetxCalib_MASK,
		1 << NPHY_REV19_forceClk_forcetxCalib_SHIFT);

	phy_utils_mod_phyreg(pi, NPHY_forceClk,
		NPHY_forceClk_disable_stalls_MASK,
		1 << NPHY_forceClk_disable_stalls_SHIFT);
} /* wlc_phy_papd_cal_setup_lcnxn_rev3 */

/** NPHY PAPD calibration setup for particular core */
static void
wlc_phy_papd_cal_setup_nphy(phy_info_t *pi, nphy_papd_restore_state *state, uint8 core)
{
	int32 tone_freq;
	uint8 off_core;
	uint16 mixgain = 0;
	uint16 freq = 0;
	uint16 lpfbwctl = 0;
	uint16 val;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_CAL(("Setting up papd cal on core %d channel: %d\n", core,
	           CHSPEC_CHANNEL(pi->radio_chanspec)));

	ASSERT(core < NPHY_CORE_NUM);

	off_core = core ^ 0x1;
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {

		/* XXX PR 75918: Select the Analog Tx LPF BW for MIMOPHY Revs >= 7
		 * XXX PR 95320 for 43236 family:
		 *      switch to low LPF BW (0 or 2) to fix bandedge failures due to PAPD cal,
		 *      while not affecting ACPR
		 */

		lpfbwctl = wlc_phy_read_lpf_bw_ctl_nphy(pi, 0);

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			freq = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		} else {
			freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		}

		if (CHIPID_43236X_FAMILY(pi)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				if (freq == 5190) {
					lpfbwctl = 2;
				} else if (freq == 5310 || freq == 5510 || freq == 2422 ||
				           freq == 2452) {
					lpfbwctl = 0;
				}
			} else {
				if (freq == 2412 || freq == 2462 || freq == 5180 ||
				    freq == 5320 || freq == 5500)
					lpfbwctl = 0;
			}
		}

		wlc_phy_rfctrl_override_nphy_rev7(pi,
		                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
		                                  lpfbwctl, 0, 0,
		                                  NPHY_REV7_RFCTRLOVERRIDE_ID1);

		/* Select the Rx gain to be used in the PAPD loopback path. The Rx mixer is the
		 * only Rx gain element that is present in the PAPD loopback path.
		 */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if (RADIOVER(pi->pubpi.radiover) == 0x0) {
					/* 5357A0 */
					mixgain = (core == 0) ? 0x20 : 0x00;
				} else {
					/* 5357B0 */
					mixgain = (core == 0) ? 0x20 : 0x10;
				}

			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 10)) {
				/* 43236 */
				mixgain = 0x10;

			} else if ((RADIOREV(pi->pubpi.radiorev) <= 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6) ||
				(RADIOREV(pi->pubpi.radiorev) == 8)) {
				/* 43226a[01], 6362a0, 6362b0 */
				mixgain = 0x00;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN */
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				/* BCM63268B0 */
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
				mixgain = 0x00;
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 */
				mixgain = 0x00;
			} else {
				PHY_ERROR(("Unsupported radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}

		} else {
			if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a0/1 */
				mixgain = 0x50;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				(RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 12))
			{
				/* 43236a0,b0,b1,43237a0, 6362[ab]0 */
				mixgain = 0x0;
			} else {
				PHY_ERROR(("Unsupported radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
			}
		}

		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
		                                  mixgain, (1 << core), 0,
		                                  NPHY_REV7_RFCTRLOVERRIDE_ID0);

		/* ovr Tx (no LPF/iPA) to be ON for core being cal'd, and OFF for alternate core */
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_tx_pu,
		                                     1, (1 << core), 0);
		wlc_phy_rfctrl_override_1tomany_nphy(pi, NPHY_REV7_RfctrlOverride_cmd_tx_pu,
		                                     0, (1 << off_core), 0);

		/* Shut off both PAs. They will be turned on just before the cal to reduce the
		 * spewing of energy into the air.
		 */
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxif_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		/* 43242A1 requires ALPF bypassed during PAPD cal */
		val = (CHIPID_4324X_MEDIA_FAMILY(pi)) ? 1 : 0;
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
		                                val, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
		                                  1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
		                                  0, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		state->afectrl[core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                    NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		state->afeoverride[core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlOverride1 :
		                                        NPHY_AfectrlOverride2);
		state->afectrl[off_core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlCore2 : NPHY_AfectrlCore1);
		state->afeoverride[off_core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                            NPHY_AfectrlOverride2 :
		                                            NPHY_AfectrlOverride1);
		state->tr2g_config1 = phy_utils_read_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU);

		PHY_CAL(("PAPD setup : core %d afectrl 0x%x afeoverride 0x%x, off_core %d afectrl "
		         "0x%x afeoverride 0x%x\n", core, state->afectrl[core],
		         state->afeoverride[core], off_core, state->afectrl[off_core],
		         state->afeoverride[off_core]));

		/* Power up the ADC for specified core (adc_pd only) */
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		                          NPHY_AfectrlCore2),
			NPHY_REV3_AfectrlCore_adc_pd_MASK, 0);
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
		                 NPHY_AfectrlOverride2),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);
		/* Power down the ADC for the other core */
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore2 :
		                          NPHY_AfectrlCore1),
			NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride2 :
		                 NPHY_AfectrlOverride1),
		            NPHY_REV3_AfectrlCore_adc_pd_MASK, NPHY_REV3_AfectrlCore_adc_pd_MASK);

		/* Set Rx path mux to PAPD and turn on PAPD mixer */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			state->pwrup[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_2G_PWRUP);
			state->atten[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_2G_ATTEN);
			state->pwrup[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_2G_PWRUP);
			state->atten[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_2G_ATTEN);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_PWRUP, 0xc);

			/* Loopback atten is radio-rev specific */
			if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
			    (RADIOREV(pi->pubpi.radiorev) == 4) ||
			    (RADIOREV(pi->pubpi.radiorev) == 6)) {
				/* 43226a0/1 and 6362a0 */
				val = 0xf0;
			} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
				if (RADIOVER(pi->pubpi.radiover) == 0x0) {
					val = (core == 0) ? 0xf7 : 0xf2;
				} else {
					val = (core == 0) ? 0xf3 : 0xf2; /* 5357b0 */
				}
			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				val = 0xf0; /* 6362b0 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				val = 0xf0; /* 43236 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				val = 0xf0; /* 43237 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
				val = 0xf2; /* LCNXN */
			} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
				val = 0xf2; /* LCNXN 43239 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
				val = 0xf0; /* BCM63268 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
				val = 0xf2; /* 53572 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				val = 0xf2; /* 43217 */
			} else {
				PHY_ERROR(("Unsupported 2057 radio rev %d\n",
					RADIOREV(pi->pubpi.radiorev)));
				ASSERT(0);
				val = 0; /* prevents compiler error */
			}
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,     TXRXCOUPLE_2G_ATTEN, val);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_2G_PWRUP, 0x0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_2G_ATTEN,
			                 0xff);

			/* LCNXN */
			/* the override logic to short the LNA input */
			/* to ground during Tx is not correct in the */
			/* 2G band. Hence, a manual radio override needs */
			/* to be issued to short the LNA1 input to ground */
			/* for PAPD cal. Shorting the input of LNA1 */
			/* to ground helps avoid/reduce the output of the */
			/* internal PA coupling back into the PAPD */
			/* Rx loopback path via LNA1 (which may happen even if it is turned off) */
			if (pi_nphy->nphy_papd_kill_switch_en) {
				if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 9) ||
					(RADIOREV(pi->pubpi.radiorev) == 11)) {
					state->tr2g_config1 = phy_utils_read_radioreg(pi,
						RADIO_2057_TR2G_CONFIG1_CORE0_NU);
					phy_utils_mod_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
						0x1, 0x0);
					phy_utils_mod_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
						0x1, 0x0);
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 kill switch/short setting */
					state->tr2g_config1 = phy_utils_read_radioreg(pi,
						RADIO_2057_TR2G_CONFIG1_CORE0_NU);
					state->reg10 =
						phy_utils_read_radioreg(pi, RADIO_2057_OVR_REG10);
					state->reg20 =
						phy_utils_read_radioreg(pi, RADIO_2057_OVR_REG20);
					state->reg21 =
						phy_utils_read_radioreg(pi, RADIO_2057_OVR_REG21);
					phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG10, 0xc);
					phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG20, 0x1);
					phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG21, 0x80);
					phy_utils_write_radioreg(pi,
					                RADIO_2057_TR2G_CONFIG1_CORE0_NU, 0x2);
					phy_utils_write_radioreg(pi,
					                RADIO_2057_TR2G_CONFIG1_CORE1_NU, 0x2);
					state->reg29 =
						phy_utils_read_radioreg(pi, RADIO_2057_OVR_REG29);
					state->tr2g_config4_core[0] =
						phy_utils_read_radioreg(pi,
					                RADIO_2057_TR2G_CONFIG4_CORE0);
					state->tr2g_config4_core[1] =
						phy_utils_read_radioreg(pi,
					                RADIO_2057_TR2G_CONFIG4_CORE1);
					phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG29, 0x48);
					phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG4_CORE0,
					                         0x2);
					phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG4_CORE1,
					                         0x2);
				}
			}

		} else {
			state->pwrup[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_5G_PWRUP);
			state->atten[core] = READ_RADIO_REG3(pi, RADIO_2057, TX, core,
			                                      TXRXCOUPLE_5G_ATTEN);
			state->pwrup[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_5G_PWRUP);
			state->atten[off_core] = READ_RADIO_REG3(pi, RADIO_2057, TX, off_core,
			                                          TXRXCOUPLE_5G_ATTEN);

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_PWRUP, 0xc);

			/* Loopback atten is radio-rev specific */
			if (RADIOREV(pi->pubpi.radiorev) == 7) {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					val = 0xf4; /* 43236a0 */
				} else {
					val = 0xf0; /* 43236a0TC3, TC4, B0 */
				}
			} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
				val = 0xf0; /* 43237a0 */
			} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
				/* 6362b0 */
				if (CHSPEC_IS40(pi->radio_chanspec)) {
					val = 0xf0;
				} else {
					val = 0xf2;
				}
			} else {
				val = 0xf0;
			}

			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,     TXRXCOUPLE_5G_ATTEN, val);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_5G_PWRUP, 0x0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, off_core, TXRXCOUPLE_5G_ATTEN, 0xff);
		}

		tone_freq = 4000;
		/* test force txpwrindex */
		wlc_phy_tx_tone_nphy(pi, tone_freq, 181, 0, 0, FALSE);

		/* PAPD regs common */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, NPHY_PAPD_COMP_ON);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, NPHY_PAPD_COMP_OFF);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);
	} else {
		/* REVs <= 6 */

		/* this eventually should be replaced by papdcal gainctrl */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 0);

		/* test tone */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 1, 0, 0);

		/* turn off rx RF chain */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK,
		                             0, 0x3, 0);

		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_tx_pu_MASK, 1, 0x3, 0);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK, 1, 0x3, 0);

		state->afectrl[core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                    NPHY_AfectrlCore1 : NPHY_AfectrlCore2);
		state->afeoverride[core] = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		                                        NPHY_AfectrlOverride1 :
		                                        NPHY_AfectrlOverride2);
		PHY_CAL(("PAPD setup : core %d afectrl 0x%x afeoverride 0x%x\n", core,
		         state->afectrl[core], state->afeoverride[core]));

		/* Power up the ADC for specified core */
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlCore1 :
		                          NPHY_AfectrlCore2),
			NPHY_REV3_AfectrlCore_adc_lp_MASK |
			NPHY_REV3_AfectrlCore_adc_hp_MASK |
			NPHY_REV3_AfectrlCore_adc_pd_MASK,
		            0);
		phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
		                 NPHY_AfectrlOverride2),
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_pd_MASK,
		            NPHY_REV3_AfectrlOverride_adc_lp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_hp_MASK |
		            NPHY_REV3_AfectrlOverride_adc_pd_MASK);

		/* Set Rx path mux to PAPD and turn on PAPD mixer */
		state->vga_master [core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER);
		WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER, 0x2b);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			state->fbmix[core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G);
			state->intpa_master[core] = READ_RADIO_REG2(pi, RADIO_2056, TX, core,
			                                            INTPAG_MASTER);

			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G, 0x03);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAG_MASTER, 0x04);
		} else {
			state->fbmix[core] = READ_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A);
			state->intpa_master[core] = READ_RADIO_REG2(pi, RADIO_2056, TX, core,
			                                            INTPAA_MASTER);

			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A, 0x03);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAA_MASTER, 0x04);

		}

		/* start tone */
		tone_freq = 4000;
		/* test force txpwrindex */
		wlc_phy_tx_tone_nphy(pi, tone_freq, 181, 0, 0, FALSE);

		/* PAPD regs common */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		/* Shut off both PAs */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0);
	}
}

static void
wlc_phy_papd_cal_cleanup_nphy(phy_info_t *pi, nphy_papd_restore_state *state)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_CAL(("Cleanning up papd cal on channel: %d\n", CHSPEC_CHANNEL(pi->radio_chanspec)));

	wlc_phy_stopplayback_nphy(pi);     /* mimophy_stop_playback */

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* REV7+ */
		FOREACH_CORE(pi, core) {
			/* Restore attenuation settings and turn off loopback bath for both cores */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_PWRUP, 0);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_2G_ATTEN,
				                 state->atten[core]);
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_PWRUP, 0);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TXRXCOUPLE_5G_ATTEN,
				                 state->atten[core]);
			}
		}
		if (pi_nphy->nphy_papd_kill_switch_en) {
			if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
			    (RADIOREV(pi->pubpi.radiorev) == 9) ||
			    (RADIOREV(pi->pubpi.radiorev) == 11)) {
				/* LCNXN */
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
					state->tr2g_config1);
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
					state->tr2g_config1);
			} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
				/* 43217 restore kill switch setting when papd is done */
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE0_NU,
					state->tr2g_config1);
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG1_CORE1_NU,
					state->tr2g_config1);
				phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG10, state->reg10);
				phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG20, state->reg20);
				phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG21, state->reg21);
				phy_utils_write_radioreg(pi, RADIO_2057_OVR_REG29, state->reg29);
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG4_CORE0,
					state->tr2g_config4_core[0]);
				phy_utils_write_radioreg(pi, RADIO_2057_TR2G_CONFIG4_CORE1,
					state->tr2g_config4_core[1]);
			}
		}

		/* PR 74381: Slow response of PAD gian change affects GF performance in 43226A0 and
		 * 43226A1. Therefore, force all Tx blocks other than the LPF and intPA to always
		 * be ON for the 2057 radiorevs corresponding to these chips.
		 */
		if ((RADIOREV(pi->pubpi.radiorev) == 4) || (RADIOREV(pi->pubpi.radiorev) == 6)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
				1, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_tx_pu_MASK,
			                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		}
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_tx_buf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_dacbuf_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_sel_txrx_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_intpa_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxif_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_dc_loop_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_rx_buf_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID2);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_dc_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_rx_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lpf_byp_tx_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxmx_pu_MASK,
		                                  1, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna1_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_lna2_pu_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		FOREACH_CORE(pi, core) {
			/* Clear ADC override */
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
			              state->afectrl[core]);
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			              NPHY_AfectrlOverride2, state->afeoverride[core]);
		}

		/* Stop tone, restore CRS */
		wlc_phy_ipa_set_bbmult_nphy(pi, (state->mm >> 8) & 0xff, (state->mm & 0xff));

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(pi,
			                                  NPHY_REV7_RfctrlOverride_lpf_bw_ctl_MASK,
			                                  0, 0, 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
		}
	} else {
		/* REVs <= 6 */

		/* clean up tx/rx gain override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverrideAux_rxrf_pu_MASK,
		                             0, 0x3, 1);

		/* Clear rx/tx PU override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_tx_pu_MASK,
		                             0, 0x3, 1);
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_rx_pu_MASK,
		                             0, 0x3, 1);

		FOREACH_CORE(pi, core) {
			/* Restore rx path mux and turn off PAPD mixer */
			WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, VGA_MASTER,
			                 state->vga_master[core]);
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_G,
				                 state->fbmix[core]);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAG_MASTER,
				                 state->intpa_master[core]);
			} else {
				WRITE_RADIO_REG2(pi, RADIO_2056, RX, core, TXFBMIX_A,
				                 state->fbmix[core]);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, INTPAA_MASTER,
				                 state->intpa_master[core]);
			}

			PHY_CAL(("PAPD before cleanup : core %d afectrl 0x%x afeoverride 0x%x\n",
			         core, state->afectrl[core], state->afeoverride[core]));

			/* Clear ADC override */
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlCore1 : NPHY_AfectrlCore2,
			              state->afectrl[core]);
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			              NPHY_AfectrlOverride2, state->afeoverride[core]);
		}

		/* Stop tone, restore CRS */
		wlc_phy_ipa_set_bbmult_nphy(pi, (state->mm >> 8) & 0xff, (state->mm & 0xff));
		/* turn off PA override */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 1);
	}
}

static void
wlc_phy_papd_smooth_nphy(phy_info_t *pi, uint8 core, uint32 winsz, uint32 start, uint32 end)
{
	uint32 *buf, *src, *dst, sz;

	PHY_CAL(("Smoothing papd cal on core: %d\n", core));

	sz = end - start + 1;
	ASSERT(end > start);
	ASSERT(end < NPHY_PAPD_EPS_TBL_SIZE);

	/* Allocate storage for both source & destination tables */
	if ((buf = MALLOC(pi->sh->osh, 2 * sizeof(uint32) * NPHY_PAPD_EPS_TBL_SIZE)) == NULL) {
		PHY_ERROR(("wl%d: %s: MALLOC failure\n", pi->sh->unit, __FUNCTION__));
		return;
	}

	/* Setup source & destination pointers */
	src = buf;
	dst = buf + NPHY_PAPD_EPS_TBL_SIZE;

	/* Read original table */
	wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
	                         NPHY_TBL_ID_EPSILONTBL1),
	                    NPHY_PAPD_EPS_TBL_SIZE,
	                    0, 32, src);

	/* Average coeffs across window */
	do {
		uint32 win_start, win_end;
		int32 nAvr, eps_r, eps_i, eps_real, eps_imag;

		win_start = end - MIN(end, (winsz >> 1));
		win_end = MIN(NPHY_PAPD_EPS_TBL_SIZE - 1, end + (winsz >> 1));
		nAvr = win_end - win_start + 1;
		eps_real = 0;
		eps_imag = 0;

		do {
			wlc_phy_papd_decode_epsilon(src[win_end], &eps_r, &eps_i);
			eps_real += eps_r;
			eps_imag += eps_i;
		} while (win_end-- != win_start);

		eps_real /= nAvr;
		eps_imag /= nAvr;
		dst[end] = ((uint32)eps_imag << 13) | ((uint32)eps_real & 0x1fff);
	} while (end-- != start);

	/* Write updated table */
	wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		NPHY_TBL_ID_EPSILONTBL1, sz, start, 32, dst);

	/* Free allocated buffer */
	MFREE(pi->sh->osh, buf, 2 * sizeof(uint32) * NPHY_PAPD_EPS_TBL_SIZE);
}

/** output papd coeffs (epsilon table) to PHY_CAL trace */
static void
wlc_phy_papd_dump_eps_trace_nphy(phy_info_t *pi)
{
	uint core, j;
	uint32 eps_table[NPHY_PAPD_EPS_TBL_SIZE];
	int32 eps_re, eps_im;

	FOREACH_CORE(pi, core) {
		wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			NPHY_TBL_ID_EPSILONTBL1),
			NPHY_PAPD_EPS_TBL_SIZE,
			0, 32, eps_table);

		PHY_CAL(("core %d\n", core));

		for (j = 0; j < NPHY_PAPD_EPS_TBL_SIZE; j++) {
			wlc_phy_papd_decode_epsilon(eps_table[j], &eps_re, &eps_im);
			PHY_CAL(("{%d %d} ", eps_re, eps_im));
		}
		PHY_CAL(("\n"));
	}
	PHY_CAL(("\n"));
}

/** changing the return format of papd. Now returning rqiest pwr for papd gainctrl */
uint32
wlc_phy_papd_cal_nphy(phy_info_t *pi, nphy_ipa_txcalgains_t *txgains, phy_cal_mode_t cal_mode,
uint16 num_iter, uint8 core)
{
	uint16 startindex, stopindex, yrefindex;
	uint16 pga_gain, rad_gain = 0;
	uint32 lcnxn_rad_gain = 0;
	uint16 lcnxn_lpf_gain = 0;
	uint8 off_core, m[NPHY_CORE_NUM];
	uint32 zero = 0;
	nphy_txgains_t target_gain;
	phy_iq_est_t est[NPHY_CORE_NUM];
	uint32 d11_i_pwr_val = 0;
#ifdef BBMULT_PAPD_CAL
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
#endif /* 4324x : 5g_bbmult_papd_war */
	uint16 val; 	/* general purpose variable */

	/* Not supported below rev3 */
	if (NREV_LT(pi->pubpi.phy_rev, 3))
		return 0;

	off_core = (core == PHY_CORE_0) ? 1 : 0;

	PHY_CAL(("Running papd cal on core %d channel: %d, cal_mode: %d OFF core %d\n", core,
	           CHSPEC_CHANNEL(pi->radio_chanspec), cal_mode, off_core));

	ASSERT((cal_mode == CAL_FULL) || (cal_mode == CAL_GCTRL) || (cal_mode == CAL_SOFT));
	/* XXX STALE:
	 * bool swcal = ((cal_mode == CAL_GCTRL) || (cal_mode == CAL_SOFT)) ? TRUE : FALSE;
	 */

	if (core == PHY_CORE_0) {
		/* override bt priority */
		wlc_btcx_override_enable(pi);
	}

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		while ((phy_utils_read_phyreg(pi, NPHY_forceClk) & 0x1) != 1) {
			phy_utils_mod_phyreg(pi, NPHY_forceClk, 0x1, 0x1);
		}
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* Read the current target gain to obtain the LPF, gm, and intPA gain codes in the
		 * 2G band and the LPF, gm, PAD, and intPA gain codes in the 5G band
		 */
		wlc_phy_get_tx_gain_nphy(pi, &target_gain);

		/* Obtain the radio gain at which PAPD cal is to be performed */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* For 4324, all but pad gain is fixed for papd cal */
			/* its assigned from ipa pref val init */
			/* pad gain is obtained from papd gainctrl */
			lcnxn_rad_gain = ((txgains->gains.txgm[core] << 24) |
				(txgains->gains.pga[core] << 16) |
				(txgains->gains.pad[core] << 8) |
				(txgains->gains.ipa[core]));
			lcnxn_lpf_gain = txgains->gains.txlpf[core];
			wlc_phy_lcnxn_rev3_rfctrl_override_txgain(pi,
				NPHY_REV7_RfctrlOverride_txgain_MASK, lcnxn_rad_gain,
				lcnxn_lpf_gain, 0x3, 0);
		} else {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				rad_gain = ((target_gain.txlpf[core] << 15) |
				            (target_gain.txgm[core] << 12) |
				            (target_gain.pga[core] << 8) |
				            (txgains->gains.pad[core] << 3) |
				            (target_gain.ipa[core]));
			} else {
				rad_gain = ((target_gain.txlpf[core] << 15) |
				            (target_gain.txgm[core] << 12) |
				            (txgains->gains.pga[core] << 8) |
				            (target_gain.pad[core] << 3) |
				            (target_gain.ipa[core]));
			}
			wlc_phy_rfctrl_override_1tomany_nphy(pi,
				NPHY_REV7_RfctrlOverride_cmd_txgain,
				rad_gain, (1 << core), 0);
		}

		/* Force bbmult */

		if ((RADIOID(pi->pubpi.radioid) == BCM20671_ID) &&
			(RADIOVER(pi->pubpi.radiover) == 2) &&
			(RADIOREV(pi->pubpi.radiorev) == 2)) {
			/* ver = 2 / rev = 2 is 43242A1 */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				m[core] = IS40MHZ(pi) ? 70 : 100;
			} else {
				m[core] = IS40MHZ(pi) ? 64 : 91;
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* mag_cal_tone values in tcl */
			m[core] = IS40MHZ(pi) ? 45 : 64;

			/* 43241B4: Changing mag_cal_tone to 101 and 72 for */
			/* 2G-20Mhz and 2G-40Mhz respectively */
			if (CHIP_4324_B4(pi) && CHSPEC_IS2G(pi->radio_chanspec)) {
				m[core] = IS40MHZ(pi) ? 72 : 101;
			}
		} else {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if ((RADIOID(pi->pubpi.radioid) == BCM2057_ID) &&
					((RADIOREV(pi->pubpi.radiorev) <= 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6))) {
					/* 43226a0/1 and 6362a0 */
					m[core] = IS40MHZ(pi) ? 60 : 79;
				} else {
					/* 5357a0 and 43236a0 and 6362b0 */
					m[core] = IS40MHZ(pi) ? 45 : 64;
				}
			} else {
				m[core] = IS40MHZ(pi) ? 75 : 107;
			}
		}

		m[off_core] = 0;
		wlc_phy_ipa_set_bbmult_nphy(pi, m[0], m[1]);

#ifdef BBMULT_PAPD_CAL
		if ((pi_nphy->bbmult_gaintbl) && (pi_nphy->bbmult_papd_cal != 0)) {
			m[core] = pi_nphy->bbmult_papd_cal;
			PHY_CAL(("Setting m[%d] to %d\n",
			core, pi_nphy->bbmult_papd_cal));
		}
#endif /* 4324x : 5g_bbmult_papd_war */

		/* Obtain the iqest value for gain ctrl */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 0);
			PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);
			/* modify the bbmult */
			wlc_phy_ipa_set_bbmult_nphy(pi, (m[0] * 1777 / 1024), (m[1] * 1777 / 1024));
			/* start the tone */
			wlc_phy_tx_tone_nphy(pi, 4000, 181, 0, 0, FALSE);
			wlc_phy_rx_iq_est_nphy(pi, est, 2000, 32, 0);

			/* Obtain the i ppower */
			d11_i_pwr_val = (est[core].i_pwr / 2000);
			wlc_phy_stopplayback_nphy(pi);     /* mimophy_stop_playback */
			/* set back the bbmult */
			wlc_phy_ipa_set_bbmult_nphy(pi, m[0], m[1]);

			/* iqest will reset the value of foreclk. so set it once more */
			/* May be not the best way to do this. */
			/* Should be doing a save restore inside rqiest. */
			/* but going the tcl way for now */
			phy_utils_mod_phyreg(pi, NPHY_forceClk,
				NPHY_REV19_forceClk_forcetxCalib_MASK,
				1 << NPHY_REV19_forceClk_forcetxCalib_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_forceClk,
				NPHY_forceClk_disable_stalls_MASK,
				1 << NPHY_forceClk_disable_stalls_SHIFT);
		}
		stopindex = 63;

		/* Sets the beginning of non-zero portion of PAPD coefficients table */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (RADIOREV(pi->pubpi.radiorev) == 3) {
				startindex = 35;
				yrefindex = 35;
			} else if ((RADIOREV(pi->pubpi.radiorev) == 4) ||
				(RADIOREV(pi->pubpi.radiorev) == 6)) {
				startindex = 30;
				yrefindex = 30;
			} else {
				startindex = 25;
				yrefindex = 25;
			}
		} else {
			if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
				(RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14))
			{
				/* 43237 Nintendo, using new PAPD approach non-LMS */
				if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
					startindex = 15;
					yrefindex = 15;
				} else {
					yrefindex = 25;
					startindex = 25;
				}
			} else {
				startindex = 35;
				yrefindex = 35;
			}
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV+1)) {
			phy_utils_write_phyreg(pi, NPHY_PapdCore2Cal, core);
		}

		if ((RADIOID(pi->pubpi.radioid) == BCM20671_ID) &&
		    ((RADIOVER(pi->pubpi.radiover) == 2) &&
		     (RADIOREV(pi->pubpi.radiorev) == 2))) {
			/* ver = 2 / rev = 2 is 43242A1 */
			startindex = 20;
			yrefindex = 20;
		} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				startindex = 25;
				yrefindex = 25;
			} else {
				startindex = 15;
				yrefindex = 15;
			}
		}

		if (cal_mode == CAL_GCTRL) {
			/* REV8 FIXME: For 2057 2G, need to revisit this logic after
			 * root-causing PAPD loopback issue.
			 * Need to optimize the logic for cal robustness and cal time.
			 */
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				startindex = 55;
			} else if (((RADIOREV(pi->pubpi.radiorev) == 5) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 11) ||
				(RADIOREV(pi->pubpi.radiorev) == 12) || /* BCM63268 */
				(RADIOREV(pi->pubpi.radiorev) == 13) ||
				(RADIOREV(pi->pubpi.radiorev) == 14)) &&
				(CHSPEC_IS2G(pi->radio_chanspec)))
			{
				startindex = 55;
			} else if (((RADIOREV(pi->pubpi.radiorev) == 7) &&
			            (CHSPEC_IS2G(pi->radio_chanspec)))) {
				startindex = 63;
			} else if (((RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 11)) &&
				(CHSPEC_IS5G(pi->radio_chanspec))) {
				startindex = 55;
			} else {
				startindex = 63;
			}

		} else if ((cal_mode != CAL_FULL) && (cal_mode != CAL_SOFT)) {
			/* undefined mode */
			startindex = 35;
			yrefindex = 35;
		}

		/* setup PAPD cal engine */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);

		/* setup LMS convergence related params */

		if (	/* ver = 1 / rev = 7 is 43236B0 */
			/* ver = 2 / rev = 7 is 43236B1 */
			(RADIOREV(pi->pubpi.radiorev) == 7) &&
			((RADIOVER(pi->pubpi.radiover) == 1) ||
			(RADIOVER(pi->pubpi.radiover) == 2))) {
			/* standard pulsed papd cal */
			if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x40)
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x40)
				PHY_REG_LIST_EXECUTE(pi);

				PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x1);
				val = 0x3fe;
			} else {
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x20)
					PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x20)
				PHY_REG_LIST_EXECUTE(pi);

				PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x0);
				val = 0x1ff;
			}
		} else if (/* ver = 2 / rev = 2 is 43242A1 */
			(RADIOVER(pi->pubpi.radiover) == 2) &&
			(RADIOREV(pi->pubpi.radiorev) == 2)) {
			/* fast pulsed papd cal */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x40)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x80)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x3);

			if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
				val = 0x3c0;
			} else {
				val = 0x180;
			}
			num_iter = 0x10;
		} else {
			/* standard continuous papd cal */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x80)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x100)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x3);
			val = 0;
		}
		phy_utils_write_phyreg(pi, NPHY_PapdIpaOffCorr, val);

		PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaI, 11);
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaQ, 11);
		phy_utils_write_phyreg(pi, NPHY_PapdEpsilonUpdateIterations, num_iter);
		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
			bool corr_sat = 0;
			uint8 corr_shift = 0x3;
			uint16 index = 4;
			int32 mag_corr_papd_index;
			uint32 dst[64];
			uint16 next_index_interp = startindex;
			uint16 next_index_write = startindex;
			uint16 next_index_interp_init = startindex;
			int16 abs_c, eps_re_curr = 0, eps_im_curr = 0,
				eps_re_prev = 0, eps_im_prev = 0,
				eps_re_interp = 0, eps_im_interp = 0;
			int16 corr_papd_index_I = 0, corr_papd_index_Q = 0,
				corr_papd_index_I_yref = 0, corr_papd_index_Q_yref = 0;
			uint16 vin_prev = 0, vin_curr = 0, vin_p[64];
			for (index = 0; index <= 63; index++) {
				vin_p[index] = (uint16)(nphy_papd_scaltbl[index] & 0xffff);
			}

			PHY_REG_LIST_START
			        PHY_REG_MOD_ENTRY(NPHY, PapdCalYrefEpsilon, InitYref, 0x1)
			        PHY_REG_WRITE_ENTRY(NPHY, PapdEpsilonUpdateIterations, 0x1)
			        PHY_REG_MOD_ENTRY(NPHY, PapdCalYrefEpsilon, EpsilonInit, 0x0)
			PHY_REG_LIST_EXECUTE(pi);

			/* Need to enable PAPD so HW computes correlation */
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

			/* Looping over yrefindex + (startindex -> stopindex);
			 * yrefindex, startindex can be the same
			 */
			for (index = yrefindex; index <= stopindex+1; index = (corr_sat) ?
				index : (((index == yrefindex) && (yrefindex != startindex)) ?
				startindex : index+1)) {
				if (corr_sat) {
					PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts,
						CorrShift, ++corr_shift);
				}

				if ((index == yrefindex) || ((index >= startindex) &&
					(index <= stopindex))) {
					PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, index);
					PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, index);
					PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, index);
					phy_utils_write_phyreg(pi, NPHY_papdCalCorrDebugAddr,
					                       index);
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 1,
					    ((core == 0) ? 1 : 2), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0,
					    ((core == 0) ? 2 : 1), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
					phy_utils_write_phyreg(pi, NPHY_PapdCalStart, 1);
				}
				if (((yrefindex == startindex) && (index > startindex+1)) ||
					((yrefindex != startindex) && (index > startindex))) {
					/* 1+eps = c = Yref/Y = Yref*conj(Y)/abs(Y)^2 */
					mag_corr_papd_index =
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_I +
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_Q;
					eps_re_prev = eps_re_curr;
					eps_im_prev = eps_im_curr;
					if (mag_corr_papd_index >> 12) {
						eps_re_curr = ((
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_I_yref +
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_Q_yref) /
					    (mag_corr_papd_index >> 12)) - 4096;
						eps_im_curr = (
					    (int32)corr_papd_index_Q*
					    (int32)corr_papd_index_I_yref -
					    (int32)corr_papd_index_I*
					    (int32)corr_papd_index_Q_yref) /
					    (mag_corr_papd_index >> 12);
					} else {
						eps_re_curr = 0;
						eps_im_curr = 0;
					}
					abs_c = (uint16)phy_utils_sqrt_int(
					    ((int32)4096 + (int32)eps_re_curr)*
					    ((int32)4096 + (int32)eps_re_curr) +
					    ((int32)eps_im_curr*(int32)eps_im_curr));
					vin_prev = vin_curr;
					if (abs_c) {
					vin_curr = (uint16)(((uint32)vin_p[index-1]<<12)/abs_c);
					} else {
						vin_curr = vin_p[index-1];
					}
					eps_re_curr = (eps_re_curr > 4095) ? 4095 :
					   ((eps_re_curr < -4096) ? -4096: eps_re_curr);
					eps_im_curr = (eps_im_curr > 4095) ? 4095 :
					   ((eps_im_curr < -4096) ? -4096: eps_im_curr);
				}
				if (cal_mode != CAL_GCTRL) {
					/* computing the first index to interpolate for based on
					 * the first vin computed
					 */
				if (((yrefindex != startindex) && (index == startindex+1)) ||
				((yrefindex == startindex) && (index == startindex+2))) {
						while ((next_index_interp_init <= 63) &&
						  (vin_curr > vin_p[next_index_interp_init])) {
							dst[next_index_interp_init++] = 0;
						}
						next_index_interp = next_index_interp_init;
						next_index_write = next_index_interp_init;
					}
					while ((next_index_interp <= 63) &&
						(index > startindex+1) &&
						(vin_curr >	vin_p[next_index_interp]) &&
						(vin_prev <= vin_p[next_index_interp]) &&
						(vin_curr != vin_prev)) {
						eps_re_interp =
							(int16)(((int32)eps_re_curr*(int32)
							(vin_p[next_index_interp] - vin_prev) +
							(int32)eps_re_prev*(int32)
							(vin_curr - vin_p[next_index_interp]))/
							(int16)(vin_curr - vin_prev));
						eps_im_interp =
							(int16)(((int32)eps_im_curr*(int32)
							(vin_p[next_index_interp] - vin_prev) +
							(int32)eps_im_prev*(int32)
							(vin_curr - vin_p[next_index_interp]))/
							(int16)(vin_curr - vin_prev));
						dst[next_index_interp] =
						    (uint32)((((int32)eps_im_interp &
						    0x1fff) << 13) |
						    ((int32)eps_re_interp & 0x1fff));
						next_index_interp++;
					}
					while ((next_index_write < index) &&
						(next_index_write < next_index_interp) &&
						(next_index_write <= 63)) {
						wlc_phy_table_write_nphy(pi,
							(core == PHY_CORE_0) ?
							NPHY_TBL_ID_EPSILONTBL0 :
							NPHY_TBL_ID_EPSILONTBL1, 1,
							next_index_write, 32,
							&dst[next_index_write]);
						next_index_write++;
					}
				}
				if (index <= stopindex) {
					SPINWAIT(phy_utils_read_phyreg(pi, NPHY_PapdCalStart),
					    NPHY_SPINWAIT_PAPDCAL);
					ASSERT(!(phy_utils_read_phyreg(pi, NPHY_PapdCalStart) & 1));
					/* clear iPA ovr */
					wlc_phy_rfctrl_override_nphy_rev7(pi,
					    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0,
					    NPHY_REV7_RFCTRLOVERRIDE_ID0);
					corr_papd_index_I = (core == PHY_CORE_1) ?
						phy_utils_read_phyreg(pi, NPHY_PapdCalYref_I1):
					    phy_utils_read_phyreg(pi, NPHY_PapdCalYref_I0);
					corr_papd_index_Q = (core == PHY_CORE_1) ?
					    phy_utils_read_phyreg(pi, NPHY_PapdCalYref_Q1):
					    phy_utils_read_phyreg(pi, NPHY_PapdCalYref_Q0);
					if (index == yrefindex) {
						corr_papd_index_I_yref = corr_papd_index_I;
						corr_papd_index_Q_yref = corr_papd_index_Q;
					}
				}
				corr_sat = ((index == yrefindex) &&
					((ABS(corr_papd_index_I) > 32000) ||
				(ABS(corr_papd_index_Q) > 32000)));
			}

			/* To cover gctrl only for (the case where startindex <
			 * stopindex is already covered)
			 */
			if (cal_mode == CAL_GCTRL) {
				dst[stopindex] =
				    (uint32)((((int32)eps_im_curr & 0x1fff) << 13) |
				    ((int32)eps_re_curr & 0x1fff));
				wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
				    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
				    1, stopindex, 32, &dst[stopindex]);
			} else {
				if ((next_index_interp_init > startindex) &&
					(next_index_interp_init <= 63)) {
					wlc_phy_table_write_nphy(pi,
						(core == PHY_CORE_0) ?
					    NPHY_TBL_ID_EPSILONTBL0 :
						NPHY_TBL_ID_EPSILONTBL1,
						next_index_interp_init - startindex,
						startindex, 32, &dst[startindex]);
				}
				/* Fill remaining indices with last result */
				for (index = next_index_interp; index <= stopindex; index++) {
					dst[index] =
					    (uint32)((((int32)eps_im_interp & 0x1fff) << 13) |
					    ((int32)eps_re_interp & 0x1fff));
				}
				if (stopindex >= next_index_write) {
					wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
					    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
					    stopindex-next_index_write+1, next_index_write,
						32, &dst[next_index_write]);
				}
				for (index = 0; index < startindex; index++) {
					dst[index] = 0x0;
				}
				wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ?
				    NPHY_TBL_ID_EPSILONTBL0 : NPHY_TBL_ID_EPSILONTBL1,
				    startindex, 0, 32, dst);
			}
		} else {
		        /* setup iter, Yref, start and end address */
		        PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, yrefindex);
		        PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, startindex);
		        PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, stopindex);

		        /* ovr iPA to be ON for core being cal'd, and OFF for alternate core */
		        wlc_phy_rfctrl_override_nphy_rev7(pi,
		            NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 1,
		            ((core == 0) ? 1 : 2), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		        wlc_phy_rfctrl_override_nphy_rev7(pi,
		            NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0,
		            ((core == 0) ? 2 : 1), 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* for 4324, we are not starting a tone from papd cal setup */
				/* even if we start it will be stopped by the rx iq est proc */
				wlc_phy_tx_tone_nphy(pi, 4000, 181, 0, 0, FALSE);

				if ((CHIP_4324_B4(pi) || CHIP_4324_B0(pi)) &&
					(cal_mode == CAL_FULL))
					OSL_DELAY(50);

				phy_utils_write_phyreg(pi, NPHY_REV19_OverloadStatCtrl2, 0x3);
				phy_utils_write_phyreg(pi, NPHY_REV19_OverloadStatCtrl2, 0x0);
			}

		        /* start PAPD calibration */
		        phy_utils_write_phyreg(pi, NPHY_PapdCalStart, 1);
			SPINWAIT(phy_utils_read_phyreg(pi, NPHY_PapdCalStart),
			         NPHY_SPINWAIT_PAPDCAL);
		        ASSERT(!(phy_utils_read_phyreg(pi, NPHY_PapdCalStart) & 1));

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* iPA ovr are cleared inside papd_cal_cleanup */
				/* stop the tone */
				wlc_phy_stopplayback_nphy(pi);
			} else {
				/* clear iPA ovr */
				wlc_phy_rfctrl_override_nphy_rev7(pi,
				    NPHY_REV7_RfctrlOverride_intpa_pu_MASK, 0, 0x3,
				    0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		}

		wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		                     NPHY_TBL_ID_EPSILONTBL1, 1, yrefindex, 32, &zero);

		/* smooth PAPD eps curve */
		if (cal_mode != CAL_GCTRL) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				wlc_phy_papd_smooth_nphy(pi, core, 5, 0, 35);
			}
			if (PHY_CAL_ON())
				wlc_phy_papd_dump_eps_trace_nphy(pi);
		}
		/* Remove the gain override */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_lcnxn_rev3_rfctrl_override_txgain(pi,
				NPHY_REV7_RfctrlOverride_txgain_MASK, lcnxn_rad_gain,
				lcnxn_lpf_gain, 0x3, 1);
		} else {
			/* REV8 FIXME: clean-up TX gain override
			(should be part of PAPD setup/cleanup)
			*/
			wlc_phy_rfctrl_override_1tomany_nphy(pi,
				NPHY_REV7_RfctrlOverride_cmd_txgain,
				rad_gain, (1 << core), 1);
		}
	} else {
		/* Set calibration tx gain */
		if (txgains) {
			if (txgains->useindex) {
				pga_gain = 15 - ((txgains->index) >> 3);
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					if (NREV_GE(pi->pubpi.phy_rev, 6)) {
						rad_gain = 0x00f7 | (pga_gain << 8);
						/* 47162 is similar to 4716 */
						if (CHIPID(pi->sh->chip) ==
						    BCM47162_CHIP_ID) {
							rad_gain = 0x10f7 | (pga_gain << 8);
						}
					} else if (NREV_IS(pi->pubpi.phy_rev, 5))
						rad_gain = 0x10f7 | (pga_gain << 8);
					else
						rad_gain = 0x50f7 | (pga_gain << 8);
				} else {
					rad_gain = 0x70f7 | (pga_gain << 8);
				}
				wlc_phy_rfctrl_override_nphy(pi,
				                             NPHY_REV3_RfctrlOverride_txgain_MASK,
				                             rad_gain, (1 << core), 0);
				PHY_CAL(("start papd cal at rad_gain : 0x%4x\n", rad_gain));
			} else {
				wlc_phy_rfctrl_override_nphy(pi,
				                             NPHY_REV3_RfctrlOverride_txgain_MASK,
				                             0x5bf7, (1 << core), 0);
			}
		}

		/* Force bbmult */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			m[core] = IS40MHZ(pi) ? 45 : 64;
		} else {
			m[core] = IS40MHZ(pi) ? 75 : 107;
		}

		m[off_core] = 0;
		wlc_phy_ipa_set_bbmult_nphy(pi, m[0], m[1]);

		stopindex = 63;

		if (cal_mode == CAL_FULL) {
			startindex = 25; yrefindex = 25;
		} else if (cal_mode == CAL_SOFT) {
			startindex = 25; yrefindex = 25;
		} else if (cal_mode == CAL_GCTRL) {
			startindex = 63; yrefindex = 25;
		} else {
			/* undefined mode */
			startindex = 25;
			yrefindex = 25;
		}

		/* setup PAPD cal engine */
		PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, compEnable, 1);
		PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdEnable, compEnable, 0);

		if (NREV_GE(pi->pubpi.phy_rev, 6)) {
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, calEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, off_core, PapdCalShifts, calEnable, 0);

			/* setup LMS convergence related params */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x20)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x60)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, lambdaI, 9);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, lambdaQ, 9);
			PHY_REG_MOD_CORE(pi, NPHY_REV6, core, PapdCalShifts, CorrShift, 0x2);
			phy_utils_write_phyreg(pi, NPHY_REV6_PapdEpsilonUpdateIterations, num_iter);
		} else {
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, calEnable, 1);
			PHY_REG_MOD_CORE(pi, NPHY, off_core, PapdCalShifts, calEnable, 0);

			/* setup LMS convergence related params */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalSettle, 0x80)
				PHY_REG_WRITE_ENTRY(NPHY, PapdCalCorrelate, 0x600)
			PHY_REG_LIST_EXECUTE(pi);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaI, 0);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, lambdaQ, 0);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdCalShifts, CorrShift, 0x3);
			PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, NumIters, num_iter);
		}

		/* setup iter, Yref, start and end address */
		PHY_REG_MOD(pi, NPHY, PapdCalYrefEpsilon, YrefAddr, yrefindex);
		PHY_REG_MOD(pi, NPHY, PapdCalAddress, StartAddr, startindex);
		PHY_REG_MOD(pi, NPHY, PapdCalAddress, EndAddr, stopindex);

		/* start PAPD calibration */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 1, 0x3, 0);

		phy_utils_write_phyreg(pi, NPHY_PapdCalStart, 1);
		SPINWAIT(phy_utils_read_phyreg(pi, NPHY_PapdCalStart), NPHY_SPINWAIT_PAPDCAL);

		/* turn off int pa */
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_intpa_pu_MASK, 0, 0x3, 0);

		wlc_phy_table_write_nphy(pi, (core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
		                     NPHY_TBL_ID_EPSILONTBL1, 1, yrefindex, 32, &zero);

		/* smooth PAPD eps curve */
		if (cal_mode != CAL_GCTRL) {
			wlc_phy_papd_smooth_nphy(pi, core, 5, 0, 40);
			if (PHY_CAL_ON())
				wlc_phy_papd_dump_eps_trace_nphy(pi);
		}
	}

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		phy_utils_mod_phyreg(pi, NPHY_forceClk, 0x1, 0x0);
	}

	if (core == PHY_CORE_0) {
		/* remove override */
		wlc_phy_btcx_override_disable(pi);
	}

	/* papd gain ctrl for 4324 needs iq est pwr to be returned */
	/* other chips  please ignore this */
	return d11_i_pwr_val;
}
/* txrx atten set */
/** PAPD Loop back PA/Mix Atten Settings */
static void
wlc_phy_papd_cal_set_txrx_atten(phy_info_t *pi, uint8 core, uint8 atten_ovr)
{
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (core == 0) {
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX2G_CAL_CORE0,
			                       0xf << 4, atten_ovr << 4);
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX2G_CAL_CORE1, 0xf << 4, 0);
		} else {
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX2G_CAL_CORE0, 0xf << 4, 0);
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX2G_CAL_CORE1,
			                       0xf << 4, atten_ovr << 4);
		}
	} else {
		if (core == 0) {
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX5G_CAL_CORE0,
			                       0xf << 4, atten_ovr << 4);
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX5G_CAL_CORE1, 0xf << 4, 0);
		} else {
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX5G_CAL_CORE0, 0xf << 4, 0);
			phy_utils_mod_radioreg(pi, RADIO_20671_TXRX5G_CAL_CORE1,
			                       0xf << 4, atten_ovr << 4);
		}
	}
}

#define LPBK_TBL_DEPTH_2G 6
#define LPBK_TBL_DEPTH_5G 7

/**
 * For NREVS<7, the function returns gain index in tx power control table for which papd cal is done
 * For NREVs>=7, the function returns the PAD or PGA gain index for which papd cal is done
 *               If both the PGA and the PAD are varied in the 5G band, a better method needs
 *               to be figured out.
 * The reason for using a different method for selecting the radio gain during gain control for
 * NREVs>=7 is because the 2057 radio does not have uniform gain deltas between different PGA
 * (or PAD) gain codes. On the other hand, the 2056 radio more or less has a constant 2 dB
 * step size between different PGA gain codes that makes it easy to implement PAPD gain ctrl
 * using the tx pwr index.
*/
static uint8
wlc_phy_papd_cal_gctrl_nphy(phy_info_t *pi, uint8 start_gain, uint8 core,
	uint8 *mixgain_ovr, uint8 *atten_ovr)
{
	int gain_step;
	int max_iter;
	bool clipping;
	nphy_ipa_txcalgains_t txgains;
	bool prev_clipping = FALSE;
	bool first_pass = TRUE;
	int32 eps_real, eps_imag;
	uint32 val;
	int j;
	bool done = FALSE;
	int gain_index;
	uint8 gain_min = 0;
	uint8 gain_max;
	uint8* gain_codes_used = NULL;
	int32 epsmax = 4095;
	uint16 freq;
	uint32 d11_i_pwr_val;
	uint32 abs_squared_eps_idx_63;
	uint8 adc_clipping = 0;
	uint8 adc_too_low = 0;
	uint8 adc_hist_len = 0;
	uint16 adc_history[5] = {0};
	uint8 prev_adc_clipping = 0;
	uint8 prev_adc_too_low = 0;
	uint16 num_iter = 16;
	uint8 lpbk_settings_table[6][2] = {{0xc0, 0x00}, {0xc0, 0x01}, {0xc0, 0x05},
		{0x80, 0x05}, {0x40, 0x05}, {0x00, 0x05}}; /* {mix, atten}  */
	uint8 lpbk_settings_table_2G[LPBK_TBL_DEPTH_2G][2] = {{0xc0, 0x00}, {0xc0, 0x01},
		{0xc0, 0x05}, {0x80, 0x05}, {0x40, 0x05},
		{0x00, 0x05}}; /* {mix, atten} */
	uint8 lpbk_settings_table_5G[LPBK_TBL_DEPTH_5G][2] = {{0xc0, 0x00}, {0x80, 0x00},
		{0x40, 0x00}, {0x00, 0x00}, {0x00, 0x05},
		{0x00, 0x0a}, {0x00, 0x0f}}; /* {mix, atten} */
#ifdef BBMULT_PAPD_CAL
	uint8 lpbk_settings_table_5G_43241b0[1][2] = {{0x6, 0xf}};
#endif /* 4324x : 5g_bbmult_papd_war */
	uint8 lpbk_tbl_depth = 0;
	uint8 lpbk_settings_idx = 2; /* starting index for mix/atten */
	phy_info_nphy_t *pi_nphy;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;

	txgains.useindex = TRUE;
	gain_index = start_gain;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			lpbk_tbl_depth = LPBK_TBL_DEPTH_2G;
			lpbk_settings_idx = 2; /* starting index for mix/atten */
		} else {
			lpbk_tbl_depth = LPBK_TBL_DEPTH_5G;
#ifdef BBMULT_PAPD_CAL
			/* starting index for mix/atten */
			if (pi_nphy->bbmult_gaintbl)
				lpbk_settings_idx = 0;
			else
#endif /* 4324x : 5g_bbmult_papd_war */
				lpbk_settings_idx = 3;
		}
	}

	/* start with a default value */
	*mixgain_ovr = lpbk_settings_table[lpbk_settings_idx][0];
	*atten_ovr = lpbk_settings_table[lpbk_settings_idx][1];

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		/* For NREVs>=7, implement PAPD gain control in the same way as in Tcl, i.e.,
		 * by scanning through the radio gains directly instead of searching the tx
		 * power indices. This approach is easier to use with the 2057 radio, which
		 * had irregular gain steps in both the PGA and the PAD gain codes
		 */

		/* REV7 FIXME: Try to reduce the number gain ctrl iterations in order to
		 * reduce calibration time
		 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
			max_iter = 50;
		else
			max_iter = 20;

		gain_step = 1;

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				if ((RADIOVER(pi->pubpi.radiover) == 1) ||
				    ((RADIOVER(pi->pubpi.radiover) == 2) &&
				     (RADIOREV(pi->pubpi.radiorev) == 2))) {
					/* ver = 2 / rev = 2 is 43242A1 */
					gain_codes_used = pga_gain_codes_used_20671_rev1_ver1_2G;
					gain_min =
					sizeof(pga_gain_codes_used_20671_rev1_ver1_2G)/
					sizeof(pga_gain_codes_used_20671_rev1_ver1_2G[0]) - 1;
				} else { /* RADIOVER == 0 | Coverity Fix CID: 104046 */
					gain_codes_used = pga_gain_codes_used_20671_rev1_2G;
					gain_min =
					sizeof(pga_gain_codes_used_20671_rev1_2G)/
					sizeof(pga_gain_codes_used_20671_rev1_2G[0]) - 1;
				}
			} else if ((RADIOREV(pi->pubpi.radiorev) == 5) ||
			    (RADIOREV(pi->pubpi.radiorev) == 13) ||
			    (RADIOREV(pi->pubpi.radiorev) == 14)) {
				/* 5357b0 and 53572a0 */
				gain_codes_used = pad_gain_codes_used_2057rev5;
				gain_min = sizeof(pad_gain_codes_used_2057rev5)/
				        sizeof(pad_gain_codes_used_2057rev5[0]) - 1;

			} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				(RADIOREV(pi->pubpi.radiorev) == 8) ||
				(RADIOREV(pi->pubpi.radiorev) == 9) ||
				(RADIOREV(pi->pubpi.radiorev) == 10) ||
				(RADIOREV(pi->pubpi.radiorev) == 11))
			{
			  /* 43236a0 (and 6362b0 until we separate it) */
			  if (pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID) {
				gain_codes_used = pad_gain_codes_used_2057rev7_sul;
				gain_min = sizeof(pad_gain_codes_used_2057rev7_sul)/
				  sizeof(pad_gain_codes_used_2057rev7_sul[0]) - 1;
			  } else {
				gain_codes_used = pad_gain_codes_used_2057rev7;
				gain_min = sizeof(pad_gain_codes_used_2057rev7)/
				  sizeof(pad_gain_codes_used_2057rev7[0]) - 1;
			  }
			} else if (RADIOREV(pi->pubpi.radiorev) == 12)
			{
			  /* BCM63268 */
				gain_codes_used = pad_gain_codes_used_2057rev12;
				gain_min = sizeof(pad_gain_codes_used_2057rev12)/
				  sizeof(pad_gain_codes_used_2057rev12[0]) - 1;
			} else {
				/* 43226a[01], 6362a0 */
				gain_codes_used = pad_all_gain_codes_2057;
				gain_min = sizeof(pad_all_gain_codes_2057)/
				        sizeof(pad_all_gain_codes_2057[0]) - 1;
			}

		} else {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			if ((RADIOVER(pi->pubpi.radiover) == 1) ||
			    ((RADIOVER(pi->pubpi.radiover) == 2) &&
			     (RADIOREV(pi->pubpi.radiorev) == 2))) {
				/* ver = 2 / rev = 2 is 43242A1 */
#ifdef BBMULT_PAPD_CAL
				if (pi_nphy->bbmult_gaintbl) {
				gain_codes_used = pga_gain_codes_used_20671_rev1_ver1_5G_43241b0;
				gain_min = sizeof(pga_gain_codes_used_20671_rev1_ver1_5G_43241b0)/
				sizeof(pga_gain_codes_used_20671_rev1_ver1_5G_43241b0[0]) - 1;
				} else {
#endif /* 4324x : 5g_bbmult_papd_war */
				gain_codes_used = pga_gain_codes_used_20671_rev1_ver1_5G;
				gain_min = sizeof(pga_gain_codes_used_20671_rev1_ver1_5G)/
				sizeof(pga_gain_codes_used_20671_rev1_ver1_5G[0]) - 1;
#ifdef BBMULT_PAPD_CAL
				}
#endif /* 4324x : 5g_bbmult_papd_war */
			} else {
				gain_codes_used = pga_gain_codes_used_20671_rev1_5G;
				gain_min = sizeof(pga_gain_codes_used_20671_rev1_5G)/
				sizeof(pga_gain_codes_used_20671_rev1_5G[0]) - 1;
			}
			} else {
				/* for now, all REV7+ chips use all PGA gain codes */
				gain_codes_used = pga_all_gain_codes_2057;
				gain_min = sizeof(pga_all_gain_codes_2057)/
				        sizeof(pga_all_gain_codes_2057[0]) - 1;
			}
		}

		/* REV7+ interpretation of gain_[min,max] is reversed to prev REVs
		 *
		 * gain_codes_used is arranged so that:
		 *         gain_codes_used[0]   is the gain code that gives the MAX gain in dB
		 *         gain_codes_used[end] is the gain code that gives the MIN gain in dB
		 *
		 * Hence:
		 * gain_min = index that corresponds to the MIN gain in gain_codes_used
		 * gain_max = index that corresponds to the MAX gain in gain_codes_used
		 */

		/* this epsmax code below is useful to limit the radio gain during
		   papd cal.  For example, to lower gain by ~3dB use epsmax = 1700
		   (assuming 12 fractional bits of epsilon).  The math is
		   20*log10(2/(1+1700/4096))= 3 dB.  We are not talking advantage of it below,
		   but it is good to have, just in case we have FCC violations.
		*/

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
		  epsmax = 4095;
		} else {
		  freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
		  if ((freq >= 5150) && (freq <= 5350)) {
			epsmax = 4095;
		  }
		}

		gain_max = 0;

		for (j = 0; j < max_iter; j++) {
			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				num_iter = 32;
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					/* read mix/ atten gains form lpbk table */
					*mixgain_ovr =
					lpbk_settings_table_2G[lpbk_settings_idx][0];
					*atten_ovr =
					lpbk_settings_table_2G[lpbk_settings_idx][1];
				} else {
#ifdef BBMULT_PAPD_CAL
					if (pi_nphy->bbmult_gaintbl) {
					/* read mix/ atten gains form lpbk table */
					*mixgain_ovr =
					lpbk_settings_table_5G_43241b0[lpbk_settings_idx][0];
					*atten_ovr =
					lpbk_settings_table_5G_43241b0[lpbk_settings_idx][1];
					} else {
#endif /* 4324x : 5g_bbmult_papd_war */
					/* read mix/ atten gains form lpbk table */
					*mixgain_ovr =
					lpbk_settings_table_5G[lpbk_settings_idx][0];
					*atten_ovr =
					lpbk_settings_table_5G[lpbk_settings_idx][1];
#ifdef BBMULT_PAPD_CAL
					} /* IFCHECK : bbmult_gaintbl */
#endif /* 4324x : 5g_bbmult_papd_war */
				}
				/* read tx gains form prefred gain init table */
				/* pga gain is read from tuning table */
				txgains.gains.txgm[core] = pi_nphy->nphy_ipa_pref_gain.txgm[core];
				txgains.gains.pga[core] = (uint16)gain_codes_used[gain_index];
				txgains.gains.pad[core] = pi_nphy->nphy_ipa_pref_gain.pad[core];
				txgains.gains.ipa[core] = pi_nphy->nphy_ipa_pref_gain.ipa[core];
#ifdef BBMULT_PAPD_CAL
				if (pi_nphy->bbmult_gaintbl) {
					uint8* bbmult_gain_codes_used =
					bbmult_gain_codes_used_20671_rev1_ver1_5G_43241b0;
					pi_nphy->bbmult_papd_cal =
					(uint8)bbmult_gain_codes_used[gain_index];
				}
#endif /* 4324x : 5g_bbmult_papd_war */
				/* FIXME 4324: hack txlpf gain here -- to maintain
				 * same functionality as tcl. Initially it was
				 * txgains.gains.txlpf[core] =
				 * 	pi_nphy->nphy_ipa_pref_gain.txlpf[core];
				 */
				txgains.gains.txlpf[core] = 0;

				PHY_CAL(("Starting gain idx used for core%d : %d  gm %d"
					" pga gain %d pad %d ipa %d lpf %d mixgain_ovr %d"
					" atten_ovr %d \n", core, gain_index,
					txgains.gains.txgm[core], txgains.gains.pga[core],
					txgains.gains.pad[core], txgains.gains.ipa[core],
					txgains.gains.txlpf[core], *mixgain_ovr, *atten_ovr));

				/* set atten ovr */
				wlc_phy_papd_cal_set_txrx_atten(pi, core, *atten_ovr);
				/* set mixer gain */
#ifdef BBMULT_PAPD_CAL
				if (pi_nphy->bbmult_gaintbl) {
					/* scale *mixgain_ovr by 2^6 before writing
					 * it to RfCtrlOvr -- 'coz mixgain is uint8
					 * we cannot accomodate 0x180 which can be
					 * obtained otherwise by *mixgain_ovr << 6
					 * i.e 0x6 << 6 in this case
					 */
					wlc_phy_rfctrl_override_nphy_rev7(pi,
						NPHY_REV7_RfctrlOverride_rxgain_MASK,
						(uint16)(*mixgain_ovr << 6), (1 << core), 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
				} else {
#endif /* 4324x : 5g_bbmult_papd_war */
					wlc_phy_rfctrl_override_nphy_rev7(pi,
						NPHY_REV7_RfctrlOverride_rxgain_MASK,
						*mixgain_ovr, (1 << core), 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
#ifdef BBMULT_PAPD_CAL
				}
#endif /* 4324x : 5g_bbmult_papd_war */
			} else {

				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					txgains.gains.pad[core] =
						(uint16)gain_codes_used[gain_index];
				} else {
					txgains.gains.pga[core] =
						(uint16)gain_codes_used[gain_index];
				}
			}

			/* Do the cal and read iqest values */
			d11_i_pwr_val = wlc_phy_papd_cal_nphy(pi, &txgains,
				CAL_GCTRL, num_iter, core);

			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* switch off mixer gain */
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_rxgain_MASK,
					0, (1 << core), 1,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
				/* clear atten ovr */
				wlc_phy_papd_cal_set_txrx_atten(pi, core, 0);
			}

			/* read last entry in epsilon table */
			wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			                         NPHY_TBL_ID_EPSILONTBL1), 1, 63, 32, &val);

			wlc_phy_papd_decode_epsilon(val, &eps_real, &eps_imag);

			PHY_CAL(("papd_gctrl: gain: %d epsilon: %d + j*%d\n",
			         gain_codes_used[gain_index], eps_real, eps_imag));

			clipping = ((eps_real >= epsmax) || (eps_real <= -1 * (epsmax + 1)) ||
			            (eps_imag >= epsmax) || (eps_imag <= -1 * (epsmax + 1)));

			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				/* For the calculations here reverse eps real and imaginary */
				/* tcl code says so. thats all i can claim */
				wlc_phy_papd_decode_epsilon(val, &eps_imag, &eps_real);
				abs_squared_eps_idx_63 = (((4096 + eps_imag) * (4096 + eps_imag)) +
					(eps_real * eps_real)) / epsmax;
				PHY_CAL(("EPS value   eps real   eps imaginary"
					"\t %d \t %d \t %d \t clipping %d \n",
					val, eps_real, eps_imag, clipping));
				PHY_CAL(("Checking %d  > %d \t  abs_squared_eps_idx_63 %d  \n",
					d11_i_pwr_val, (7130 * epsmax / abs_squared_eps_idx_63),
					abs_squared_eps_idx_63));

				if (d11_i_pwr_val > (7130 * epsmax / abs_squared_eps_idx_63)) {
					adc_clipping = 1;
					adc_too_low = 0;
				} else if (d11_i_pwr_val < (1024 * epsmax /
					abs_squared_eps_idx_63)) {
					adc_clipping = 0;
					adc_too_low = 1;
				} else {
					adc_clipping = 0;
					adc_too_low = 0;
				}
				PHY_CAL(("CHECK 1. adc clipping  %d   adc too low %d"
					" lpbk_settings_idx %d\n", adc_clipping,
					adc_too_low, lpbk_settings_idx));
				if (adc_clipping) {
					if (lpbk_settings_idx < (lpbk_tbl_depth - 1)) {
						lpbk_settings_idx++;
					} else {
						if (clipping)
							gain_index += (uint8)gain_step;
						else
							gain_index -= (uint8)gain_step;
					}
				} else if (adc_too_low) {
					if (lpbk_settings_idx > 0) {
						lpbk_settings_idx--;
					} else {
						if (clipping)
							gain_index += (uint8)gain_step;
						else {
							gain_index -= (uint8)gain_step;
						}
					}
				} else if (!clipping) {
					gain_index -= (uint8)gain_step;
				} else if (clipping) {
					gain_index += (uint8)gain_step;
				}
				if (!first_pass && (clipping != prev_clipping) &&
					(prev_adc_clipping == adc_clipping) &&
					(prev_adc_too_low == adc_too_low)) {
					if (clipping) {
						gain_index -= (uint8)gain_step;
					}
					done = TRUE;
					break;
				} else if ((!first_pass) && (clipping == 0) &&
					(prev_clipping == 1) &&
					(prev_adc_clipping == 0) &&
					(prev_adc_too_low == 0)) {
					gain_index -= (uint8)gain_step;
					lpbk_settings_idx++;
					done = TRUE;
					break;
				}
			} else {
				if (!first_pass && (clipping != prev_clipping)) {
					if (!clipping) {
						if (!((((RADIOREV(pi->pubpi.radiorev) == 5) &&
						        (RADIOVER(pi->pubpi.radiover) == 0x0)) ||
						       (RADIOREV(pi->pubpi.radiorev) == 8)) &&
						      (CHSPEC_IS2G(pi->radio_chanspec))))
							gain_index -= (uint8)gain_step;
					}
					done = TRUE;
					break;
				}

				if (clipping)
					gain_index += (uint8)gain_step;
				else
					gain_index -= (uint8)gain_step;

			}

			if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
				if (adc_hist_len == 0) {
					if (adc_clipping || adc_too_low) {
						adc_history[0] = (adc_too_low << 8 | adc_clipping);
						adc_hist_len++;
					}
				} else if (adc_hist_len == 1) {
					if ((adc_clipping || adc_too_low) && (adc_history[0]  !=
						(adc_too_low << 8 | adc_clipping))) {
						adc_history[1] = (adc_too_low << 8 | adc_clipping);
						adc_hist_len++;
						}
				} else if (adc_hist_len == 2) {
					if (adc_history[0] == (adc_too_low << 8 | adc_clipping)) {
						PHY_CAL(("CHECK: adc clipping %d  adc too low %d"
						" lpbk_settings_idx %d\n", adc_clipping,
						adc_too_low, lpbk_settings_idx));
#ifdef BBMULT_PAPD_CAL
						if (!pi_nphy->bbmult_gaintbl) {
							done =  TRUE;
							break;
						}
#endif /* 4324x : 5g_bbmult_papd_war */
					}
				}

				if ((!first_pass) && (clipping != prev_clipping) &&
					(((adc_clipping != prev_adc_clipping) &&
					(lpbk_settings_idx == (lpbk_tbl_depth - 1))) ||
					((adc_too_low != prev_adc_too_low) &&
					(lpbk_settings_idx == 0)))) {

					if (clipping) {
						gain_index -= (uint8)gain_step;
					}
					done =  TRUE;
					break;
				}

				prev_adc_clipping = adc_clipping;
				prev_adc_too_low = adc_too_low;
			}
			/* limit index to gain table range */
			if ((gain_index < gain_max) || (gain_index > gain_min)) {
				if (gain_index < gain_max) {
					gain_index = gain_max;
				} else {
					gain_index = gain_min;
				}
				done = TRUE;
				break;
			}
			first_pass = FALSE;
			prev_clipping = clipping;
		}

		if ((gain_index < gain_max) || (gain_index > gain_min)) {
			if (gain_index < gain_max) {
				gain_index = gain_max;
			} else {
				gain_index = gain_min;
			}
		}

		if (!done) {
			PHY_ERROR(("Warning PAPD gain control failed to converge in %d attempts\n",
			           max_iter));
		}

#ifdef BBMULT_PAPD_CAL
		/* limit index to gain table range */
		if (pi_nphy->bbmult_gaintbl &&
		((gain_index < gain_max) || (gain_index > (gain_min - 1)))) {
			if (gain_index < gain_max) {
				gain_index = gain_max;
			} else {
				gain_index = (gain_min - 1);
			}
		}
#endif /* 4324x : 5g_bbmult_papd_war */

		PHY_CAL(("###### core%d papd gctrl settled to gain %d, index %d in %d attempts\n",
			core, gain_codes_used[gain_index], gain_index, j));
	} else {
		/* NPHY < 7 */
		max_iter = 10;
		gain_step = 8;
		for (j = 0; j < max_iter; j++) {
			txgains.index = (uint8) gain_index;
			wlc_phy_papd_cal_nphy(pi, &txgains, CAL_GCTRL, 32, core);

			wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
			                         NPHY_TBL_ID_EPSILONTBL1), 1, 63, 32, &val);

			wlc_phy_papd_decode_epsilon(val, &eps_real, &eps_imag);

			PHY_CAL(("papd_gctrl: gain: %d epsilon: %d + j*%d\n",
			         gain_index, eps_real, eps_imag));

			clipping = ((eps_real == 4095) || (eps_real == -4096) ||
			            (eps_imag == 4095) || (eps_imag == -4096));

			if (!first_pass && (clipping != prev_clipping)) {
				if (!clipping) {
					gain_index -= (uint8)gain_step;
				}
				done = TRUE;
				break;
			}

			if (clipping)
				gain_index += (uint8)gain_step;
			else
				gain_index -= (uint8)gain_step;

			/* limit index to gain table range */
			if ((gain_index < 0) || (gain_index > 127)) {
				if (gain_index < 0) {
					gain_index = 0;
				} else {
					gain_index = 127;
				}
				done = TRUE;
				break;
			}

			first_pass = FALSE;
			prev_clipping = clipping;
		}

		if (!done) {
			PHY_ERROR(("Warning PAPD gain control failed to converge in %d attempts\n",
			           max_iter));
		}

		PHY_CAL(("papd gctrl settled on index: %d, in %d attempts\n", gain_index, j));
	}

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
#ifdef BBMULT_PAPD_CAL
		if (pi_nphy->bbmult_gaintbl) {
			uint8* bbmult_gain_codes_used =
			bbmult_gain_codes_used_20671_rev1_ver1_5G_43241b0;
			pi_nphy->bbmult_papd_cal = (uint8)bbmult_gain_codes_used[gain_index];
			PHY_CAL(("### bbmult settled to %d\n", pi_nphy->bbmult_papd_cal));
		}
#endif /* 4324x : 5g_bbmult_papd_war */
		return (uint8) gain_codes_used[gain_index];
	} else {
		return (uint8) gain_index;
	}

}

/** Run PAPD calibration for NPHY */
static void
wlc_phy_txpwr_papd_cal_run(phy_info_t *pi, bool full_cal, uint8 core_from, uint8 core_to)
{
	phy_info_nphy_t *pi_nphy = NULL;
	nphy_ipa_txcalgains_t txgains[NPHY_CORE_NUM];
	nphy_papd_restore_state restore_state;
	bool suspend;
	uint8 tx_pwr_ctrl_state;
	uint8 core;
	int16 yref_i, yref_q, offset, pgag, padg;
	uint16 nphy_saved_bbconf;
	int16 bbmult_offset, pgagain_offset, padgain_offset;
	uint8 is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	uint8 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	uint8 mixgain_ovr = 0;
	uint8 atten_ovr = 0;

	pgagain_offset = 0;
	padgain_offset = 0;
	pgag = 0;
	padg = 0;
	offset = 0;
	pi_nphy = pi->u.pi_nphy;

	if ((pi_nphy->nphy_papd_skip == 1) && !IS_WFD_PHY_LL_ENABLE(pi))
		/* For Optimizations 43241/WFD, PAPD is disabled by the caller */
		return;

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	PHY_CAL(("Entering PAPD cal loop\n"));

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* Disable CRS */
	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	pi_nphy->nphy_force_papd_cal = FALSE;

	for (core = core_from; core <= core_to; core ++) {
		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID)
			pi_nphy->nphy_papd_tx_gain_at_last_cal[core] =
				pi_nphy->nphy_current_tx_gain[core];
		else
			pi_nphy->nphy_papd_tx_gain_at_last_cal[core] =
				wlc_phy_txpwr_idx_cur_get_nphy(pi, core);
	}

	PHY_CAL(("PAPD cal at gain index (%d, %d)\n",
	           pi_nphy->nphy_papd_tx_gain_at_last_cal[0],
	           pi_nphy->nphy_papd_tx_gain_at_last_cal[1]));

	pi_nphy->nphy_papd_last_cal = pi->sh->now;
	pi_nphy->nphy_papd_recal_counter++;

	if (NORADIO_ENAB(pi->pubpi))
		return;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		phy_utils_write_phyreg(pi, NPHY_REV19_PAPDCAL_epsilonIPAsyncEn, 1);

	/* Save tx power control and gain state */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SCALARTBL0, 64, 0, 32, nphy_papd_scaltbl);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_SCALARTBL1, 64, 0, 32, nphy_papd_scaltbl);
	nphy_saved_bbconf = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_mod_phyreg(pi, NPHY_BBConfig, NPHY_BBConfig_resample_clk160_MASK, 0);

	for (core = core_from; core <= core_to; core ++) {
		int32 i, val = 0;
		for (i = 0; i < 64; i ++) {
			wlc_phy_table_write_nphy(pi,
				((core == PHY_CORE_0) ? NPHY_TBL_ID_EPSILONTBL0 :
				NPHY_TBL_ID_EPSILONTBL1), 1, i, 32, &val);
		}
	}

	/* always use default tx-filt to calibrate */
	wlc_phy_ipa_set_cal_tx_digi_filts_nphy(pi);

	bzero(&restore_state, sizeof(restore_state));
	restore_state.mm = wlc_phy_ipa_get_bbmult_nphy(pi);
	for (core = core_from; core <= core_to; core ++) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_papd_cal_setup_lcnxn_rev3(pi, core);
		} else {
			wlc_phy_papd_cal_setup_nphy(pi, &restore_state, core);
		}

		/* calibrate and override the txgain */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* adc calibration */
					if (CHSPEC_IS40(pi->radio_chanspec)) {
						wlc_phy_lcnxn_rev3_adc_init_nphy(pi,
							NPHY_REV19_ADC_MODE_40M, 1, core);
					} else {
						wlc_phy_lcnxn_rev3_adc_init_nphy(pi,
							NPHY_REV19_ADC_MODE_20M, 1, core);
					}

					pi_nphy->nphy_papd_cal_gain_index[core] = 3;

					/* 43241B4: Changing PAPD gctrl start point */
					/* to 22 due to increased bbmult0 (only in 2G) */
					if ((CHIP_4324_B4(pi) && CHSPEC_IS2G(pi->radio_chanspec)) ||
						/* ver = 2 / rev = 2 is 43242A1 */
						((RADIOVER(pi->pubpi.radiover) == 2) &&
						(RADIOREV(pi->pubpi.radiorev) == 2)))
						pi_nphy->nphy_papd_cal_gain_index[core]	= 22;

					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
					(RADIOREV(pi->pubpi.radiorev) == 4) ||
					(RADIOREV(pi->pubpi.radiorev) == 6)) {
					/* no gctrl for 43226a[01] or 6362a0 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 23;

				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 5357a0: start at max PAD gain */
						pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					} else {
						/* 5357b0 */
						pi_nphy->nphy_papd_cal_gain_index[core] = 8;
					}
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);

				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				           (RADIOREV(pi->pubpi.radiorev) == 10)) {
					/* 43236: start at middle PAD gain */
					pi_nphy->nphy_papd_cal_gain_index[core] = 6;

					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);

				} else if (RADIOREV(pi->pubpi.radiorev) == 8) {
					/* 43236: start at max PAD gain */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);

				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239a0 */
					/* LCNXN */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else if ((RADIOREV(pi->pubpi.radiorev) == 13) ||
					(RADIOREV(pi->pubpi.radiorev) == 14)) {
					/* 53572a0 */
					pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else {
					PHY_ERROR(("Unsupported radio rev %d\n",
					           RADIOREV(pi->pubpi.radiorev)));
					ASSERT(0);
				}

				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					txgains[core].gains.pga[core] =
						pi_nphy->nphy_papd_cal_gain_index[core];
				} else {
					txgains[core].gains.pad[core] =
						pi_nphy->nphy_papd_cal_gain_index[core];
				}
			} else {
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* adc calibration */
					if (CHSPEC_IS40(pi->radio_chanspec)) {
						wlc_phy_lcnxn_rev3_adc_init_nphy(pi,
							NPHY_REV19_ADC_MODE_40M, 1, core);
					} else {
						wlc_phy_lcnxn_rev3_adc_init_nphy(pi,
							NPHY_REV19_ADC_MODE_20M, 1, core);
					}

					pi_nphy->nphy_papd_cal_gain_index[core] = 8;
#ifdef BBMULT_PAPD_CAL
					if (pi_nphy->bbmult_gaintbl) {
						pi_nphy->nphy_papd_cal_gain_index[core] = 1;
					}
#endif /* 4324x : 5g_bbmult_papd_war */
					pi_nphy->nphy_papd_cal_gain_index[core] =
					        wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				} else {
					if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 10)) {
						/* 43236: start at mid PGA gain */
						pi_nphy->nphy_papd_cal_gain_index[core] = 5;
					} else {
						pi_nphy->nphy_papd_cal_gain_index[core] = 0;
					}
					pi_nphy->nphy_papd_cal_gain_index[core] =
						wlc_phy_papd_cal_gctrl_nphy(
							pi, pi_nphy->nphy_papd_cal_gain_index[core],
							core, &mixgain_ovr, &atten_ovr);
				}
				txgains[core].gains.pga[core] =
				        pi_nphy->nphy_papd_cal_gain_index[core];
			}
		} else {
			txgains[core].useindex = TRUE;
			txgains[core].index = 16;
			txgains[core].index =
			        wlc_phy_papd_cal_gctrl_nphy(pi, txgains[core].index, core,
				&mixgain_ovr, &atten_ovr);

			pi_nphy->nphy_papd_cal_gain_index[core] = 15 - ((txgains[core].index) >> 3);
		}

		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* Set mixer/atten overrides for final cal */
			/* set atten ovr */
			wlc_phy_papd_cal_set_txrx_atten(pi, core, atten_ovr);
			/* set mixer gain */
#ifdef BBMULT_PAPD_CAL
			if (pi_nphy->bbmult_gaintbl) {
				/* scale *mixgain_ovr by 2^6 before writing
				 * it to RfCtrlOvr -- 'coz mixgain is uint8
				 * we cannot accomodate 0x180 which can be
				 * obtained otherwise by *mixgain_ovr << 6
				 * i.e 0x6 << 6 in this case
				 */
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_rxgain_MASK,
					(uint16)(mixgain_ovr << 6), (1 << core), 0,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
			} else {
#endif /* 4324x : 5g_bbmult_papd_war */
				wlc_phy_rfctrl_override_nphy_rev7(pi,
					NPHY_REV7_RfctrlOverride_rxgain_MASK,
					mixgain_ovr, (1 << core), 0,
					NPHY_REV7_RFCTRLOVERRIDE_ID0);
#ifdef BBMULT_PAPD_CAL
			}
#endif /* 4324x : 5g_bbmult_papd_war */

			/* set tx gain used for  final cal */
			txgains[core].gains.txgm[core] = pi_nphy->nphy_ipa_pref_gain.txgm[core];
			txgains[core].gains.pga[core] = pi_nphy->nphy_papd_cal_gain_index[core];
			txgains[core].gains.pad[core] = pi_nphy->nphy_ipa_pref_gain.pad[core];
			txgains[core].gains.ipa[core] = pi_nphy->nphy_ipa_pref_gain.ipa[core];
			txgains[core].gains.txlpf[core] = pi_nphy->nphy_ipa_pref_gain.txlpf[core];

			PHY_CAL(("***** core%d Final gains used txgm %d  pga gain used %d pad %d"
				"\t ipa %d   lpf %d mixgain_ovr %d atten_ovr %d\n", core,
				txgains[core].gains.txgm[core], txgains[core].gains.pga[core],
				txgains[core].gains.pad[core], txgains[core].gains.ipa[core],
				txgains[core].gains.txlpf[core], mixgain_ovr, atten_ovr));
#if defined(BCMDBG_DUMP) || defined(BCMDBG)

#ifdef BBMULT_PAPD_CAL
			if (pi_nphy->bbmult_gaintbl)
				pi_nphy->nphy_papd_mix_ovr[core] = (uint16)(mixgain_ovr << 6);
			else
#endif /* 4324x : 5g_bbmult_papd_war */
				pi_nphy->nphy_papd_mix_ovr[core] = mixgain_ovr;

			pi_nphy->nphy_papd_attn_ovr[core] = atten_ovr;
			pi_nphy->nphy_papd_pga_settled[core] = txgains[core].gains.pga[core];
#endif /* (BCMDBG_DUMP) || (BCMDBG) */
		}
		switch (pi_nphy->nphy_papd_cal_type) {
		case 0:
		  wlc_phy_papd_cal_nphy(pi, &txgains[core], CAL_FULL, 32, core);
			break;
		case 1:
		  wlc_phy_papd_cal_nphy(pi, &txgains[core], CAL_SOFT, 32, core);
			break;
		}

		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* switch off mixer gain */
			wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				0, (1 << core), 1,
				NPHY_REV7_RFCTRLOVERRIDE_ID0);
			/* clear atten ovr */
			wlc_phy_papd_cal_set_txrx_atten(pi, core, 0);
		}
		/* For each core, end with a PAPD cal cleanup. This way, it can be ensured that
		 * the register settings are correctly set and restored for each core, and
		 * the driver code will also be in sync with what is done in Tcl.
		 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_papd_cal_cleanup_lcnxn_rev3(pi, core, &restore_state);
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* room for acceleration: both cores cleaned up at every call */
			wlc_phy_papd_cal_cleanup_nphy(pi, &restore_state);
		}
	}

	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		wlc_phy_papd_cal_cleanup_nphy(pi, &restore_state);
	}

	for (core = core_from; core <= core_to; core ++) {
		int eps_offset = 0;		/* artificial shift in papd lut */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					if (RADIOVER(pi->pubpi.radiover) == 1) {
						eps_offset = 4;
					} else if ((RADIOVER(pi->pubpi.radiover) == 2) &&
					           (RADIOREV(pi->pubpi.radiorev) == 2)) {
						/* ver = 2 / rev = 2 is 43242A1 */
						/* eps_offset for 40 and 20 MHz bandwidth */
						if (curr_channel < 13) {
							eps_offset = is_phybw40 ? 0 : 3;
						} else {
							eps_offset = is_phybw40 ? 0 : 1;
						}
					} else {
						eps_offset = 0;
					}
				} else if (CHIPID(pi->sh->chip) == BCM43226_CHIP_ID) {
					/* handles 2057 revs 4 and 6 */
					eps_offset = -1;
				} else if (RADIOREV(pi->pubpi.radiorev) == 3) {
					/* 6362a0 */
					eps_offset = -2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					if (RADIOVER(pi->pubpi.radiover) == 0x0) {
						/* 5357a0 */
						eps_offset = 3;
					} else {
						/* 5357b0 */
						eps_offset = (core == 0) ? 2 : 4;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 7) {
				  if (RADIOVER(pi->pubpi.radiover) > 0) {
					if (RADIOVER(pi->pubpi.radiover) == 2)
					  eps_offset = -2;
					else
					  eps_offset = 0;
				  } else {
						/* 43236a0 */
						eps_offset = -1;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 10) {
					eps_offset = 0;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) {
						if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
							BFL_3TSWITCH)
							eps_offset = -1;  /* 43228 combo */
						else
							eps_offset = 0;  /* 43227 combo */
					} else {
						eps_offset = -1;  /* 43227/8 standalone */
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239a0 */
					uint32 eps_val;
					int32 eps_re, eps_im;

					wlc_phy_table_read_nphy(pi,
						(core == PHY_CORE_0 ? NPHY_TBL_ID_EPSILONTBL0 :
						NPHY_TBL_ID_EPSILONTBL1), 1,
						NPHY_PAPD_EPS_TBL_SIZE-1, 32, &eps_val);
					wlc_phy_papd_decode_epsilon(eps_val, &eps_re, &eps_im);

					if (eps_re < 410) {
						eps_offset = 5;
					} else if (eps_re < 615) {
						eps_offset = 3;
					} else {
						eps_offset = 0;
					}
				} else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572a0 */
					eps_offset = 2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					if (CHSPEC_IS40(pi->radio_chanspec) == 1) {
						if (core == 0) {
							eps_offset = -3;
						} else {
							eps_offset = -1;
						}
					} else
						if (RADIOVER(pi->pubpi.radiover) == 0) {
							if (core == 0) {
								eps_offset = -1;
							} else {
								eps_offset = 1;
							}
						} else {
							eps_offset = 1;
						}
				} else {
					/* 6362b0 */
					eps_offset = 2;
				}

			} else {
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					if (RADIOVER(pi->pubpi.radiover) == 1) {
						eps_offset = 5;
					} else if ((RADIOVER(pi->pubpi.radiover) == 2) &&
					           (RADIOREV(pi->pubpi.radiorev) == 2)) {
						/* ver = 2 / rev = 2 is 43242A1 */
						/* band dependent eps_offset in 5G band */
						if (curr_channel < 100) {
							eps_offset = is_phybw40 ? 4 : 9;
						} else if (curr_channel < 149) {
							eps_offset = is_phybw40 ? 4 : 10;
						} else {
							eps_offset = is_phybw40 ? 5 : 10;
						}
					} else {
						eps_offset = -1;
					}

#ifdef BBMULT_PAPD_CAL
					if (pi_nphy->bbmult_gaintbl &&
					CHSPEC_IS40(pi->radio_chanspec)) {
						eps_offset = eps_offset - 6;
					}
#endif /* 4324x : 5g_bbmult_papd_war */
				} else if (((RADIOREV(pi->pubpi.radiorev) == 7) &&
					(RADIOVER(pi->pubpi.radiover) > 0)) ||
				    (RADIOREV(pi->pubpi.radiorev) == 10))
				{
					eps_offset = (core == 0) ? 1 : 2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
						BFL_FEM_BT) &&
						(core == 0) && (is_phybw40 == 0) &&
						(curr_channel < 100))
						/* combo, core0, 20mhz, chan<5500 */
						eps_offset = 1;
					else
						eps_offset = 2;
				} else {
					eps_offset = 2;
				}
			}

			/* Configure epsilon offset based on calibration txgain
			 * NOTE: The calculation of epsilon offset is slightly different from
			 * the calculation done in Tcl. As a result, some of the epsilon
			 * offset values can differ by a tick from those used in Tcl.
			 * A one tick different should not make a difference to performance,
			 * based on 2056-based intPA designs, but this note is inserted as a
			 * caution in case this difference does cause different performance
			 * between Tcl and driver.
			 */
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				padg = txgains[core].gains.pad[core];
				bbmult_offset = 0;
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					/* 4324 take pga and pad offset together */
					pgag = txgains[core].gains.pga[core];
					padgain_offset =
					-(nphy_papd_pgagain_dlt_2g_20671_rev1[pgag] +
					nphy_papd_padgain_dlt_2g_20671_rev1[padg] + 1)/ 2;
					bbmult_offset = 0;

					/* 43241B4: Correction for papd cal with     */
					/* mag_cal_tone 101 =2*20*log10(64/101) = -8 */
					/* mag_cal_tone 72 =2*20*log10(64/101) = -2  */
					if (CHIP_4324_B4(pi) && CHSPEC_IS2G(pi->radio_chanspec))
						bbmult_offset = is_phybw40 ? -2 : -8;
					else if ((RADIOVER(pi->pubpi.radiover) == 2) &&
					         (RADIOREV(pi->pubpi.radiorev) == 2)) {
					    /* ver = 2 / rev = 2 is 43242A1 */
						bbmult_offset = is_phybw40 ? -2 : -8;
					}
				} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				    (RADIOREV(pi->pubpi.radiorev) == 4) ||
				    (RADIOREV(pi->pubpi.radiorev) == 6)) {
					padgain_offset =
					        -(nphy_papd_padgain_dlt_2g_2057rev3n4[padg]
					          + 1)/2;
					bbmult_offset = -1;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 5) {
					if (pi->pubpi.radiover == 1) {
						padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev5[padg]
						+ 1)/2;
					} else {
						padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev5v1[padg]
						+ 1)/2;
					}
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
				           (RADIOREV(pi->pubpi.radiorev) == 8) ||
				           (RADIOREV(pi->pubpi.radiorev) == 10)) {

					/* 43236B1 */
					if (RADIOVER(pi->pubpi.radiover) == 2) {
					padgain_offset =
					-(nphy_papd_padgain_dlt_2g_2057rev7_ver2[padg]
					+ 1)/2;

					/* 43236A0, 43236B0, 6362B0, 43237A0 */
					} else {
						padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev7[padg]
						          + 1)/2;
					}
				}  else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					/* LCNXN */
					padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev9_ver1
						[padg] + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* 43239a0 */
					padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev9_ver1
						[padg] + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 12) {
					/* BCM63268 */
					padgain_offset =
						-(nphy_papd_padgain_dlt_2g_2057rev12
						[padg] + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 13) {
					/* 53572A0 */
					padgain_offset =
					        -(nphy_papd_padgain_dlt_2g_2057rev13[padg]
					          + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 14) {
					/* 43217 */
					padgain_offset =
					        -(nphy_papd_padgain_dlt_2g_2057rev14[padg]
					          + 1)/2;
				} else {
					PHY_ERROR(("Unsupported radio rev %d\n",
					           RADIOREV(pi->pubpi.radiorev)));
					ASSERT(0);
				}
			} else {
				pgag = txgains[core].gains.pga[core];
				if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
					pgag = txgains[core].gains.pga[core];
					padg = txgains[core].gains.pad[core];
					pgagain_offset =
					-(nphy_papd_pgagain_dlt_5g_20671_rev1[pgag]
						+ nphy_papd_padgain_dlt_5g_20671_rev1[padg]
						+ 1)/ 2;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 3) ||
				    (RADIOREV(pi->pubpi.radiorev) == 4) ||
				    (RADIOREV(pi->pubpi.radiorev) == 6)) {
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057[pgag]
					                   + 1)/2;
				} else if ((RADIOREV(pi->pubpi.radiorev) == 7) ||
					(RADIOREV(pi->pubpi.radiorev) == 8) ||
					(RADIOREV(pi->pubpi.radiorev) == 10) ||
					(RADIOREV(pi->pubpi.radiorev) == 12))
				{
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev7[pgag]
					                   + 1)/2;
				} else if (RADIOREV(pi->pubpi.radiorev) == 9) {
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev9[pgag]
					                   + 1)/2;
				}  else if (RADIOREV(pi->pubpi.radiorev) == 11) {
					/* LCNXN */
					pgagain_offset = -(nphy_papd_pgagain_dlt_5g_2057rev9[pgag]
					                   + 1)/2;
				} else {
						PHY_ERROR(("Unsupported radio rev %d\n",
						           RADIOREV(pi->pubpi.radiorev)));
						ASSERT(0);
				}

				if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
					/* 43242A1 */
					bbmult_offset =  is_phybw40 ? 0 : -6;
				}
				else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					bbmult_offset = 0; /* round([expr 40*log10(64.0/56)]) */
				} else {
					/* compensate for using bbmult other than 64 */
					bbmult_offset = -9;
				}
			}

#ifdef BBMULT_PAPD_CAL
			if (pi_nphy->bbmult_gaintbl) {
				/* bbmult_offset =
				 * round[40*log10(64.0/pi_nphy->bbmult_papd_cal)]
				 *
				 * The bbmult_papd_cal values are obtained from tbl
				 * bbmult_gain_codes_used_20671_rev1_ver1_5G_43241b0
				 * You might want to extend/change this swich case -
				 * entry if you change the tbl mentioned above.
				 */
				switch (pi_nphy->bbmult_papd_cal) {
					case 100:
						bbmult_offset = -8;
						break;
					case 90:
						bbmult_offset = -6;
						break;
					case 80:
						bbmult_offset = -4;
						break;
					case 64:
						bbmult_offset = 0;
						break;
					case 60:
						bbmult_offset = 1;
						break;
					case 57:
						bbmult_offset = 2;
						break;
					case 54:
						bbmult_offset = 3;
						break;
					case 51:
						bbmult_offset = 4;
						break;
					case 2:
						bbmult_offset = 60;
						break;
					default:
						bbmult_offset = 0;
						break;
				}
			}
#endif /* 4324x : 5g_bbmult_papd_war */

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					offset = -60 + 21 + eps_offset + padgain_offset +
						bbmult_offset;
					PHY_CAL(("offset %d | eps_offset %d padgain_offset"
						" %d bbmult_offset %d", offset, eps_offset,
						padgain_offset,	bbmult_offset));
				} else {
					offset = -60 + 27 + eps_offset + padgain_offset +
						bbmult_offset;
				}
			} else {
				/* 43237:different offset corresponding to the modified
				 * scal tbl for the new PAPD cal
				 */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					offset = -60 + 21 + eps_offset + pgagain_offset +
						bbmult_offset;
					PHY_CAL(("offset %d | eps_offset %d, pgagain_offset"
						" %d bbmult_offset %d\n", offset, eps_offset,
						pgagain_offset, bbmult_offset));
				} else {
					offset = -60 + 27 + eps_offset + pgagain_offset +
						bbmult_offset;
				}
			}

			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset, offset);

			/* save this value, in case some other pro re-init phyregs */
			pi_nphy->nphy_papd_epsilon_offset[core] = offset;

			/* dump some status Yref */
			yref_i = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_I);
			yref_q = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_Q);

			if (CHSPEC_IS5G(pi->radio_chanspec))  {
				PHY_CAL(("PAPD cal Yref core %d: (%d, %d), pga_gain: %d,"
				         "total offset %d\n", core, yref_i, yref_q,
				         pgag, offset));
			} else {
				PHY_CAL(("PAPD  cal Yref core %d: (%d, %d), pad_gain: %d,"
				         "tot offset %d\n", core, yref_i, yref_q, padg,
				         offset));
			}
			BCM_REFERENCE(yref_i);
			BCM_REFERENCE(yref_q);
		} else {
			if (NREV_LT(pi->pubpi.phy_rev, 5)) {
				eps_offset = 4;
			} else {
				eps_offset = 2;
			}

			/* Configure epsilon offset based on calibration txgain */
			pgag = 15 - ((txgains[core].index) >> 3);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				pgagain_offset = -(nphy_papd_pga_gain_delta_ipa_2g[pgag] + 1)/2;
				bbmult_offset = 0;
			} else {
				pgagain_offset = -(nphy_papd_pga_gain_delta_ipa_5g[pgag] + 1)/2;
				bbmult_offset = -9; /* compensate for using bbmult other than 64 */
			}

			offset = -60 + 27 + eps_offset + pgagain_offset + bbmult_offset;

			PHY_REG_MOD_CORE(pi, NPHY, core, EpsilonTableAdjust, epsilonOffset, offset);

			/* save this value, in case some other pro re-init phyregs */
			pi_nphy->nphy_papd_epsilon_offset[core] = offset;

			/* dump some status Yref */
			yref_i = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_I);
			yref_q = (int16) PHY_REG_READ_CORE(pi, NPHY, core, PapdCalYref_Q);

			PHY_CAL(("PAPD cal Yref core %d: (%d, %d), pga_gain: %d, total offset %d\n",
			         core, yref_i, yref_q, pgag, offset));
		}
	}

	/* leave PAPD comp ON */
	PHY_REG_LIST_START
		PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, NPHY_PAPD_COMP_ON)
		PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, NPHY_PAPD_COMP_ON)
	PHY_REG_LIST_EXECUTE(pi);

	if (NREV_GE(pi->pubpi.phy_rev, 6)) {
		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY_REV6, 0, PapdCalShifts, calEnable,  0)
			PHY_REG_MOD_CORE_ENTRY(NPHY_REV6, 1, PapdCalShifts, calEnable,  0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdCalShifts, calEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdCalShifts, calEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* For 43239 and some 4324x devices turn OFF PAPD comp for cck */
	if (CHSPEC_IS2G(pi->radio_chanspec) && (CHIP_4324_B4(pi) ||
		CHIP_4324_B0(pi) || NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2) ||
		CHIPID_4324X_MEDIA_FAMILY(pi))) {
			PHY_REG_LIST_START
				PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compCckEnable, 0)
				PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compCckEnable, 0)
			PHY_REG_LIST_EXECUTE(pi);
	}

	pi_nphy->nphy_papdcomp = NPHY_PAPD_COMP_ON;

	phy_utils_write_phyreg(pi, NPHY_BBConfig, nphy_saved_bbconf);

	/* 4324 tcl is using different filter settings for papd than normal tx in 2G 40Mhz -
	 * transmit mode. Restoring the tx digital filter settings back to normal tx here
	 */
	if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) ||
		CHIP_4324_B4(pi) || CHIPID_4324X_MEDIA_A1(pi)) {
		wlc_phy_ipa_set_tx_digi_filts_nphy(pi);
	}

	/* Restore tx power and reenable tx power control; restore m0/m1!!! */
	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);
	if (tx_pwr_ctrl_state == PHY_TPC_HW_OFF) {
		wlc_phy_txpwr_index_nphy(pi, (1 << 0),
		                         (int8) (pi_nphy->nphy_txpwrindex[0].index_internal),
		                         FALSE);
		wlc_phy_txpwr_index_nphy(pi, (1 << 1),
		                         (int8) (pi_nphy->nphy_txpwrindex[1].index_internal),
		                         FALSE);
	}

	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/** use fixed power */
void
wlc_phy_txpwr_fixpower_nphy(phy_info_t *pi)
{
	uint8 core;
	uint32 txgain = 0;
	uint32 dgain = 0;
	uint16 rad_gain, dac_gain, bbmult, m1m2;
	uint16 rad_gain_rev19[2];
	uint8 txpi[NPHY_CORE_NUM] = { 91, 91 };
	uint8 chan_freq_range;
	int32 rfpwr_offset;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* PR 50508 fix : txpwrfix_nphy should get called only
	 *                if Tx power control state is OFF
	 */
	/* initially force txgain in case txpwrctrl is disabled */
	ASSERT(pi->nphy_txpwrctrl == PHY_TPC_HW_OFF);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (pi->sh->sromrev < 4) {
		txpi[0] = txpi[1] = 72;
	} else {
		/* pick power index from SROM based on current channel */
		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
		FOREACH_CORE(pi, core) {
			switch (chan_freq_range) {
			case WL_CHAN_FREQ_RANGE_2G:
				txpi[core] = pi_nphy->nphy_txpid2g[core];
				break;
			case WL_CHAN_FREQ_RANGE_5G_BAND0:
				txpi[core] =
					pi_nphy->nphy_txpid5g[core][WL_CHAN_FREQ_RANGE_5G_BAND0];
				break;
			case WL_CHAN_FREQ_RANGE_5G_BAND1:
				txpi[core] =
					pi_nphy->nphy_txpid5g[core][WL_CHAN_FREQ_RANGE_5G_BAND1];
				break;
			case WL_CHAN_FREQ_RANGE_5G_BAND2:
				txpi[core] =
					pi_nphy->nphy_txpid5g[core][WL_CHAN_FREQ_RANGE_5G_BAND2];
				break;
			default:
				PHY_TXPWR(("wl%d: %s: ch not found in defined frequency range.\n",
					pi->sh->unit, __FUNCTION__));
				break;
			}
		}
	}

	/* Reduce the default power for 4324 since hw pwr ctrl is still not enabled */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		txpi[0] = txpi[1] = 60;
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		txpi[0] = txpi[1] = 30;
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txpi[0] = txpi[1] = 40;
	}

	if (NREV_LT(pi->pubpi.phy_rev, 7)) {
		/* Clamp txpi value to something sane */
		FOREACH_CORE(pi, core) {
			if ((txpi[core] < 40) || (txpi[core] > 100))
				txpi[core] = 91;
		}
	}

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi)) {
		uint16 min_txpwrindex = 0;
		if (CHSPEC_IS2G(pi->radio_chanspec))
			min_txpwrindex = pi->sromi->min_txpwrindex_2g;
		else
			min_txpwrindex = pi->sromi->min_txpwrindex_5g;
		/* Clamp txpi if nvram has txidxcap variable */
		txpi[0] = MAX(txpi[0], min_txpwrindex);
		txpi[1] = MAX(txpi[1], min_txpwrindex);
	}
	pi_nphy->nphy_txpwrindex[PHY_CORE_0].index_internal = txpi[0];
	pi_nphy->nphy_txpwrindex[PHY_CORE_1].index_internal = txpi[1];
	pi_nphy->nphy_txpwrindex[PHY_CORE_0].index_internal_save = txpi[0];
	pi_nphy->nphy_txpwrindex[PHY_CORE_1].index_internal_save = txpi[1];

	FOREACH_CORE(pi, core) {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (PHY_IPA(pi)) {
				uint32 *tx_gaintbl = wlc_phy_get_ipa_gaintbl_nphy(pi);
				txgain = tx_gaintbl[txpi[core]];
			} else {
				uint32 *tx_gaintbl = wlc_phy_get_epa_gaintbl_nphy(pi);
				txgain = tx_gaintbl[txpi[core]];
			}
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
#ifdef CODE_OPT_4324
				uint32 temp_3 = 0x0;
				wlc_phy_get_dgaintbl_nphy_opt(pi);
				wlc_phy_table_read_nphy(pi,
					((core == PHY_CORE_0) ? NPHY_TBL_ID_CORE1TXPWRCTL:
					NPHY_TBL_ID_CORE2TXPWRCTL), 1,
					(320 + txpi[core]), 32, &temp_3);
				dgain = temp_3;
#else
				uint32 *tx_dgaintbl = wlc_phy_get_dgaintbl_nphy(pi);
				dgain = tx_dgaintbl[txpi[core]];
#endif /* code optimized for 4324 */
			}
		} else {
			txgain = nphy_tpc_txgain[txpi[core]];
		}

		PHY_TXPWR(("wl%d: %s: Fixed TX Gain for Core %d is 0x%08x.\n",
		          pi->sh->unit, __FUNCTION__, core, txgain));

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				rad_gain_rev19[0] = (uint16)(txgain & 0xffff);
				rad_gain_rev19[1] = (uint16)((txgain >> 16) & 0xffff);
			} else {
				rad_gain = (txgain >> 16) & ((1<<(32-16+1))-1);
			}
		} else {
			rad_gain = (txgain >> 16) & ((1<<(28-16+1))-1);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* dac gain 31 down to 28 */
				dac_gain = ((dgain & 0xf0000000) >> 28);
			} else {
				dac_gain = (txgain >>  8) & ((1<<(10-8+1))-1);
			}
		} else {
		dac_gain = (txgain >>  8) & ((1<<(13- 8+1))-1);
		}
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* 27 down to 20 */
			bbmult = ((dgain & 0xff00000) >> 20);

		} else {
			bbmult   = (txgain >>  0) & ((1<<(7 - 0+1))-1);
		}

		/* DAC gain */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ? NPHY_AfectrlOverride1 :
			                 NPHY_AfectrlOverride2),
			            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
			            NPHY_REV3_AfectrlOverride_dac_gain_MASK);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride,
			                     NPHY_AfectrlOverride_dac_gain_MASK,
			                     NPHY_AfectrlOverride_dac_gain_MASK);
		}
		phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ? NPHY_AfectrlDacGain1 :
			NPHY_AfectrlDacGain2, dac_gain);

		/* radio gain */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, (0x110 + core), 16,
				&rad_gain_rev19[0]);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, (0x112 + core), 16,
				&rad_gain_rev19[1]);
		} else {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, (0x110 + core), 16,
				&rad_gain);
		}

		/* bbmult, core 1 and 2 vals are packed into common reg */
		wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
		m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
		m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));
		wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

		/* NPHY_IPA : force loading RFPWR OFFSET */
		if (PHY_IPA(pi)) {
			wlc_phy_table_read_nphy(pi,
				(core == PHY_CORE_0 ? NPHY_TBL_ID_CORE1TXPWRCTL :
				NPHY_TBL_ID_CORE2TXPWRCTL), 1,
				576 + txpi[core], 32, &rfpwr_offset);

			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfValue,
				(int16) rfpwr_offset);
			PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfOverride, 1);
			PHY_CAL(("PAPD offset for core %d : 0x%04x %d\n", core,
			           (int16) rfpwr_offset, (int16) rfpwr_offset));
		}
	}

	/* ensure lutIndex is 0, since bphyScale table was built on that
	 * assumption. lutIndex == 0 -> scaling of 96/256 in 11b TX path.
	 */
	phy_utils_and_phyreg(pi, NPHY_BphyControl2, (uint16)(~NPHY_BphyControl2_lutIndex_MASK));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static bool
BCMATTACHFN(wlc_phy_srom_read_nphy)(phy_info_t *pi)
{

	if (pi->sh->sromrev >= 9)
	{
		if (!wlc_phy_txpwr_srom9_read(pi))
			return FALSE;
	}
	else
	{
#ifndef WLC_DISABLE_SROM8
		if (!wlc_phy_txpwr_srom8_read(pi))
			return FALSE;
#endif /* Compiling out sromrev 8 code for 4324 */

		/* to get 2.5+ 0.01*parefldovoltage */
		if (getvar(pi->vars, rstr_parefldovoltage) != NULL) {
			pi->ldo_voltage = (uint8)PHY_GETINTVAR(pi, rstr_parefldovoltage);
		} else {
			/* Default if not present in NVRAM */
			pi->ldo_voltage = 0x23;	 /* 2.85 V */
		}
	}

	return TRUE;

}

#if defined(BCMDBG) || defined(WLTEST)
void
wlc_nphy_get_tx_iqcc(phy_info_t *pi, uint16 *a, uint16 *b, uint16 *a1, uint16 *b1)
{
	uint16 iqcc[4];
	phytbl_info_t tab;

	tab.tbl_ptr = iqcc; /* ptr to buf */
	tab.tbl_len = 4;        /* # for core 0   */
	tab.tbl_id = 15;         /* iqloCaltbl      */
	tab.tbl_offset = 80; /* tbl offset */
	tab.tbl_width = 16;     /* 16 bit wide */
	wlc_phy_table_read_nphy(pi, tab.tbl_id, tab.tbl_len, tab.tbl_offset, tab.tbl_width, iqcc);
	*a = iqcc[0];
	*b = iqcc[1];
	*a1 = iqcc[2];
	*b1 = iqcc[3];
}

void
wlc_nphy_set_tx_iqcc(phy_info_t *pi, uint16 a, uint16 b, uint16 a1, uint16 b1)
{
	phytbl_info_t tab;
	uint16 iqcc[4];

	/* Fill buffer with coeffs */
	iqcc[0] = a;
	iqcc[1] = b;
	iqcc[2] = a1;
	iqcc[3] = b1;

	/* Update iqloCaltbl */
	tab.tbl_id = 15;			/* iqloCaltbl		*/
	tab.tbl_width = 16;	/* 16 bit wide	*/
	tab.tbl_ptr = iqcc;
	tab.tbl_len = 4;
	tab.tbl_offset = 80;
	wlc_phy_table_write_nphy(pi, tab.tbl_id, tab.tbl_len, tab.tbl_offset, tab.tbl_width, iqcc);
}

void
wlc_nphy_get_tx_locc(phy_info_t *pi, uint16 *diq0, uint16 *diq1)
{
	phytbl_info_t tab;
	uint16 didq[2];

	/* Update iqloCaltbl */
	tab.tbl_id = 15;			/* iqloCaltbl		*/
	tab.tbl_width = 16;	/* 16 bit wide	*/
	tab.tbl_ptr = didq;
	tab.tbl_len = 2;
	tab.tbl_offset = 85;
	wlc_phy_table_read_nphy(pi, tab.tbl_id, tab.tbl_len, tab.tbl_offset, tab.tbl_width, didq);

	*diq0 = didq[0];
	*diq1 = didq[1];
}

void
wlc_nphy_set_tx_locc(phy_info_t *pi, uint16 diq0, uint16 diq1)
{
	phytbl_info_t tab;
	uint16 didq[2];

	didq[0] = diq0;
	didq[1] = diq1;
	/* Update iqloCaltbl */
	tab.tbl_id = 15;			/* iqloCaltbl		*/
	tab.tbl_width = 16;	/* 16 bit wide	*/
	tab.tbl_ptr = didq;
	tab.tbl_len = 2;
	tab.tbl_offset = 85;
	wlc_phy_table_write_nphy(pi, tab.tbl_id, tab.tbl_len, tab.tbl_offset, tab.tbl_width, didq);
}

#endif /* defined(BCMDBG) || defined(WLTEST) */

void
wlc_phy_txpower_recalc_target_nphy(phy_info_t *pi)
{
	uint8 tx_pwr_ctrl_state;

	if (NREV_GE(pi->pubpi.phy_rev, 8) && (pi->sh->sromrev >= 9)) {
		/* maps to wlc_update_txppr_offset() in wlc.c */
		wlapi_high_update_txppr_offset(pi->sh->physhim, pi->tx_power_offset);
	} else {
		/* older SROMs use HW table for Tx power offset */
		wlc_phy_txpwr_limit_to_tbl_nphy(pi);
	}

	wlc_phy_txpwrctrl_pwr_setup_nphy(pi);

	/* restore power contrl */
	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  0);

	/* Draconian Power Limits for Olympic Sulley */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
	    pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)
		wlc_phy_set_target_tx_pwr_nphy(pi, wlc_phy_get_target_tx_pwr_nphy(pi));
}

/** use IQ & LO cal values from iqloCaltbl to populate per-tx_gain tx_pwr_ctrl table */
static void
wlc_phy_txpwrctrl_coeff_setup_nphy(phy_info_t *pi)
{
	uint32 idx;
	uint16 iqloCalbuf[7];
	uint32 iqcomp, locomp, curr_locomp;
	int8   locomp_i, locomp_q;
	int8   curr_locomp_i, curr_locomp_q;
	uint32 tbl_id, tbl_len, tbl_offset;
	uint32 regval[128];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* read TX IQ/LO cal result back from iqloCaltbl
	 *    a0, b0,  are at offset 80, 81
	 *    a1, b1,  are at offset 82, 83
	 *    di0/dq0, are at offset 85
	 *    di1/dq1, are at offset 86
	 */
	wlc_phy_table_read_nphy(pi, 15, 7, 80, 16, iqloCalbuf);

	/* copy IQ cal result to IQ comp tables
	 *    (19:10 -- "a" coeff   9:0 -- "b" coeff)
	 *    entries in tx power table 0101xxxxx
	 *                              0110xxxxx
	 */
	tbl_len    = 128;
	tbl_offset = 320;
	for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL; tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {
		iqcomp = (tbl_id == 26) ?
		    (((uint32)(iqloCalbuf[0] & 0x3ff)) << 10) | (iqloCalbuf[1] & 0x3ff) :
		    (((uint32)(iqloCalbuf[2] & 0x3ff)) << 10) | (iqloCalbuf[3] & 0x3ff);

		for (idx = 0; idx < tbl_len; idx++) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_table_read_nphy(pi, tbl_id, 1, tbl_offset + idx, 32,
					&regval[idx]);
				regval[idx] = ((regval[idx] & 0xfff00000) |  (iqcomp & 0x000fffff));
			} else {
				regval[idx] = iqcomp;
			}
		}
		wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
	}

	/* copy LO cal result to LO comp tables
	 *    (15:8 -- I offset   7:0 -- Q offset)
	 *    entries in tx power table 0111xxxxx
	 *                              1000xxxxx
	 */
	tbl_offset = 448;

	if (pi_nphy->twostageLOCal == FALSE) {
		/* Single Stage LO Cal: Normal case */
		for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL;
			tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {

			locomp = (uint32) ((tbl_id == 26) ? iqloCalbuf[5] : iqloCalbuf[6]);
			locomp_i = (int8) ((locomp >> 8) & 0xff);
			locomp_q = (int8) ((locomp) & 0xff);
			for (idx = 0; idx < tbl_len; idx++) {
				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					curr_locomp_i = locomp_i;
					curr_locomp_q = locomp_q;
				} else {
					curr_locomp_i = (int8) ((locomp_i *
						nphy_tpc_loscale[idx] + 128) >> 8);
					curr_locomp_q = (int8) ((locomp_q *
						nphy_tpc_loscale[idx] + 128) >> 8);
				}
				curr_locomp = (uint32) ((curr_locomp_i & 0xff) << 8);
				curr_locomp |= (uint32) (curr_locomp_q & 0xff);
				regval[idx] = curr_locomp;
			}
			wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
		}
	} else {
		/* Two Stage LO cal: Special case */
		for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL;
			tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {
			locomp = (uint32) ((tbl_id == 26) ? iqloCalbuf[5] : iqloCalbuf[6]);
			locomp_i = (int8) ((locomp >> 8) & 0xff);
			locomp_q = (int8) ((locomp) & 0xff);
			/* First 88 indices write the normal LO comp coeffs */
			for (idx = 0; idx < (tbl_len - NPHY_NUM_LOWPWR_LO_COEFFS); idx++) {
				curr_locomp = (uint32) ((locomp_i & 0xff) << 8);
				curr_locomp |= (uint32) ((locomp_q & 0xff));
				regval[idx] = curr_locomp;
			}
			/* Last 40 LO comp coeffs are low power LO coeffs */
			for (idx = (tbl_len-NPHY_NUM_LOWPWR_LO_COEFFS); idx < tbl_len; idx++) {
				regval[idx] = (uint32) ((tbl_id == 26)?
					pi_nphy->lowpwrDiq[0] : pi_nphy->lowpwrDiq[1]);
			}
			wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
		}
	}

	if (NREV_LT(pi->pubpi.phy_rev, 2)) {
		/* Prevent the ucode from overwriting the Tx comp
		   coeffs
		*/
		wlapi_bmac_write_shm(pi->sh->physhim, M_CURR_IDX1, 0xFFFF);
		wlapi_bmac_write_shm(pi->sh->physhim, M_CURR_IDX2, 0xFFFF);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_ipa_internal_tssi_setup_nphy_lcnxn_rev3(phy_info_t *pi,
	bool use_pad_tapoff, uint8 tssi0_iqcal1)
{
	/* Fill up details for ipa tssi setup */
	wlc_phy_rev3_setup_rfiqcal_mux(pi, 1, 1, tssi0_iqcal1);
}

static void
wlc_phy_ipa_internal_tssi_setup_nphy(phy_info_t *pi, bool use_pad_tapoff)
{
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if ((RADIOREV(pi->pubpi.radiorev) == 3) || (RADIOREV(pi->pubpi.radiorev) == 4) ||
		    (RADIOREV(pi->pubpi.radiorev) == 6)) {
			use_pad_tapoff = TRUE;
		}

		FOREACH_CORE(pi, core) {
			pi_nphy->tx_precal_tssi_radio_saveregs[core][0] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM);
			pi_nphy->tx_precal_tssi_radio_saveregs[core][1] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX);
			pi_nphy->tx_precal_tssi_radio_saveregs[core][2] =
			        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG);
			/* 2057 rev5 (5357a0) is 2.4G only radio
			 * REV8 FIXME: Should be replaced with condition on
			 * ABAND_PRESENT flag
			 */
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				pi_nphy->tx_precal_tssi_radio_saveregs[core][3] =
				        (uint8) READ_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x5);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX, 0xe);

				/* 2057 rev5 (5357a0) is 2.4G only radio
				 * REV8 FIXME: Should be replaced with condition on
				 * ABAND_PRESENT flag
				 */
				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA, 0);

				if (!use_pad_tapoff) {
					/* Use intPA tap off point
					 *
					 * Most 2057 radios have correct value as default,
					 * so no need to write tssig here.
					 *
					 * TSSIG=2 only for radiorev = 9
					 */

					if (RADIOREV(pi->pubpi.radiorev) == 9) {
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							TSSIG, 0x2);
					}

					if (RADIOREV(pi->pubpi.radiorev) == 7) {
					  if (RADIOVER(pi->pubpi.radiover) == 1) {
					    WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                     TSSIG, 0x1);
					  } else {
					    WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
					                     TSSIG, 0x2);
					  }
					}
					/* Use intPA tap off point
					 *
					 * Most 2057 radios have correct value as default,
					 * so no need to write tssig here.
					 *
					 * TSSIG=21 only for radiorev = 11
					 */
					if (RADIOREV(pi->pubpi.radiorev) == 11) {
						WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
							TSSIG, 0x21);
					}
				} else {
					/* use PAD tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0x11);
				}
			} else {
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MASTER, 0x9);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX, 0xc);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG, 0);

				if (!use_pad_tapoff) {
					/* use intPA tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					                 0x21);
				} else {
					/* use PAD tap off point */
					WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					                 0x11);
				}
			}
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_VCM_HG, 0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, IQCAL_IDAC, 0);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM, 0x3);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_MISC1, 0x0);
		}
	} else {
		WRITE_RADIO_SYN(pi, RADIO_2056, RESERVED_ADDR31,
		                (CHSPEC_IS2G(pi->radio_chanspec)) ? 0x128 : 0x80);
		WRITE_RADIO_SYN(pi, RADIO_2056, RESERVED_ADDR30, 0x0);
		WRITE_RADIO_SYN(pi, RADIO_2056, GPIO_MASTER1, 0x29);

		FOREACH_CORE(pi, core) {
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, IQCAL_VCM_HG, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, IQCAL_IDAC, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_VCM, 0x3);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_AMP_DET, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC1, 0x8);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC2, 0x0);
			WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSI_MISC3, 0x0);

			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MASTER, 0x5);
				/* 2057 rev5 (5357a0) is 2.4G only radio
				 * REV8 FIXME: Should be replaced with condition on
				 * ABAND_PRESENT flag
				 */
				if (RADIOREV(pi->pubpi.radiorev) != 5)
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIA, 0x0);
				if (NREV_GE(pi->pubpi.phy_rev, 5)) {
					/* use intPA tap off point */
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x31);
				} else {
					WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x11);
				}
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MUX, 0xe);
			} else {
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MASTER, 0x9);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIA, 0x31);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TSSIG, 0x0);
				WRITE_RADIO_REG2(pi, RADIO_2056, TX, core, TX_SSI_MUX, 0xc);
			}
		}
	}
}

static void
wlc_phy_internal_tssi_cleanup_nphy(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		uint8 core;
		phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

		FOREACH_CORE(pi, core) {
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSI_VCM,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][0]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TX_SSI_MUX,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][1]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIG,
			                 (uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][2]);
			/* 2057 rev5 (5357a0) is 2.4G only radio
			 * REV8 FIXME: Should be replaced with condition on
			 * ABAND_PRESENT flag
			 */
			if (RADIOREV(pi->pubpi.radiorev) != 5)
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, core, TSSIA,
					(uint16)pi_nphy->tx_precal_tssi_radio_saveregs[core][3]);
		}
	}
}

static void
wlc_phy_external_tssi_setup_nphy(phy_info_t *pi)
{
	if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
		uint8  core;

		FOREACH_CORE(pi, core) {
			phy_utils_write_radioreg(pi, ((core == PHY_CORE_0) ?
			                              RADIO_2057_TX0_TX_SSI_MUX :
			                              RADIO_2057_TX1_TX_SSI_MUX),
			                         0x11);
		}
		/* The external TSSI input pin in the 2057 radio is shared with the I/Q test pins.
		 * Hence, the IQ test pins need to be powered up so that the external TSSI
		 * signal can be input to the chip.
		 */
		phy_utils_write_radioreg(pi, RADIO_2057_IQTEST_SEL_PU, 0x1);
	} else if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
		/* FIXME4324 */
		/* Ext tssi setup for 4324 */
		wlc_phy_rev3_setup_rfiqcal_mux(pi, 1, 1, 0);
	}
}

/** measure NPHY idle TSSI by sending 0-magnitude tone */
void
wlc_phy_txpwrctrl_idle_tssi_nphy(phy_info_t *pi)
{
	int32 rssi_buf[4];
#ifdef TWO_PWR_RANGE
	int32 rssi_buf_2[4];
#endif // endif
	int32 int_val;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* BMAC_NOTE: Why is the idle tss skipped? Is it avoiding doing a cal
	 * on a temporary channel (this is why I would think it would check
	 * SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi)), or is it preventing
	 * any energy emission (this is why I would think it would check
	 * PHY_MUTED()), or both?
	 */
	if (SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi) || PHY_MUTED(pi))
		/* skip idle tssi cal */
		return;

	if (PHY_IPA(pi)) {
		if (RADIOID(pi->pubpi.radioid) == BCM20671_ID) {
			/* Fill up 20671 radio tunings for tssi */
#ifdef TSSI_LOW_PWR
			wlc_phy_ipa_internal_tssi_setup_nphy_lcnxn_rev3(pi, FALSE, 4);
#else
			wlc_phy_ipa_internal_tssi_setup_nphy_lcnxn_rev3(pi, FALSE, 0);
#endif // endif
		} else {
			wlc_phy_ipa_internal_tssi_setup_nphy(pi, FALSE);
		}
	} else {
		/* For NPHY_REVs <= 6, external tssi setup is done in wlc_phy_rssisel_nphy() */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_external_tssi_setup_nphy(pi);
		}
	}

	/* Set the Tx gain to 0, so that LO leakage will not affect the IDLE Tssi */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* Override Tx gain */
		wlc_phy_lcnxn_rev3_rfctrl_override_txgain(pi,
			NPHY_REV7_RfctrlOverride_txgain_MASK, 0, 0, 0x3, 0);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 0, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 3, 0);
	}

	wlc_phy_stopplayback_nphy(pi);

	wlc_phy_tx_tone_nphy(pi, 4000, 0, 0, 0, FALSE);
	OSL_DELAY(20);

	int_val = wlc_phy_poll_rssi_nphy(pi, (uint8)NPHY_RSSI_SEL_TSSI_2G, rssi_buf, 1);
#ifdef TWO_PWR_RANGE
	int_val = wlc_phy_poll_rssi_nphy(pi, (uint8)NPHY_LCNXN_REV3_TSSI2, rssi_buf_2, 1);
#endif // endif

	wlc_phy_stopplayback_nphy(pi);

	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* Remove the override */
		wlc_phy_lcnxn_rev3_rfctrl_override_txgain(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
			0, 0, 0x3, 1);
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		wlc_phy_rfctrl_override_nphy_rev7(pi, NPHY_REV7_RfctrlOverride_txgain_MASK,
		                                  0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		wlc_phy_rfctrl_override_nphy(pi, NPHY_REV3_RfctrlOverride_txgain_MASK, 0, 3, 1);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* Farrow out is 10 bits, idle_tssi is 9 bits */
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g =
			rssi_buf[0] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g =
			rssi_buf[0] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g =
			rssi_buf[2] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g =
			rssi_buf[2] >> 1;
#ifdef TWO_PWR_RANGE
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi2_2g =
			rssi_buf_2[0] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi2_5g =
			rssi_buf_2[0] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi2_2g =
			rssi_buf_2[2] >> 1;
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi2_5g =
			rssi_buf_2[2] >> 1;
#endif // endif
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* For NPHY rev >= 3, the TSSI value is available only on the I component of the
		 * AUX ADC output. The Q component should be ignored
		 */
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g =
			(uint8) ((int_val >> 24) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g =
			(uint8) ((int_val >> 24) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g =
			(uint8) ((int_val >> 8) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g =
			(uint8) ((int_val >> 8) & 0xff);
	} else {
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g =
			(uint8) ((int_val >> 24) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g =
			(uint8) ((int_val >>  8) & 0xff);

		pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g =
			(uint8) ((int_val >> 16) & 0xff);
		pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g =
			(uint8) ((int_val) & 0xff);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG1_CORE0,
			pi_nphy->tx_rx_cal_radio_saveregs_rev19[0]);
		phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG1_CORE1,
			pi_nphy->tx_rx_cal_radio_saveregs_rev19[1]);
	}
	PHY_TXPWR(("idletssi 2g: %d %d\n", pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_2g,
	          pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_2g));
	PHY_TXPWR(("idletssi 5g: %d %d\n", pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi_5g,
	          pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi_5g));
#ifdef TWO_PWR_RANGE
	PHY_TXPWR(("idletssi2 2g: %x %x\n", (pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi2_2g &
		0x1ff), (pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi2_2g) & 0x1ff));
	PHY_TXPWR(("idletssi2 5g: %x %x\n", (pi_nphy->nphy_pwrctrl_info[PHY_CORE_0].idle_tssi2_5g &
		0x1ff), (pi_nphy->nphy_pwrctrl_info[PHY_CORE_1].idle_tssi2_5g) & 0x1ff));
#endif // endif
}

/** write target_pwr reg and TSSI->pwr & adjusted pwr tables */
static void
wlc_phy_txpwrctrl_pwr_setup_nphy(phy_info_t *pi)
{
	uint16 idx;
	int16  a1[NPHY_CORE_NUM], b0[NPHY_CORE_NUM], b1[NPHY_CORE_NUM];
	int8   target_pwr_qtrdbm[NPHY_CORE_NUM] = { 0 };
	int8   maxpwr = 0;
	int16  tssifloor[NPHY_CORE_NUM] = {0, 0};
	int32  pwr_est;
	uint8  chan_freq_range;
	uint16	idle_tssi[NPHY_CORE_NUM] = {0};
#ifdef TWO_PWR_RANGE
	uint16	idle_tssi2[NPHY_CORE_NUM] = {0};
#endif // endif
	uint32 tbl_id, tbl_len, tbl_offset;
	uint32 regval[64];
	uint8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	srom_pwrdet_t *pwrdet = pi->pwrdet;
	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* enable TSSI */
	phy_utils_or_phyreg(pi, NPHY_TSSIMode, NPHY_TSSIMode_tssiEn_MASK);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phy_utils_and_phyreg(pi, NPHY_TxPwrCtrlCmd,
		                     (uint16)(~NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK));
	} else {
		/* enable power control's sampling of TSSI & power estimation */
		phy_utils_or_phyreg(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK);
	}

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  0);

	/* Could make a structure with idle_tssi[], target_pwr[], a1[], b0[], b1[]
	 * and the if/switch logic below could look up the pointer to a source structure,
	 * then have only one copy of the code to copy the values to locals.
	 */

	chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

	FOREACH_CORE(pi, core) {
		if (pi->sh->sromrev < 4) {
			idle_tssi[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_2g;
			target_pwr_qtrdbm[core] = 13 * 4;
			a1[core] = -424;
			b0[core] = 5612;
			b1[core] = -1393;
		} else if (pi->sh->sromrev < 9) {
			/* pick power index from SROM based on current channel */

			target_pwr_qtrdbm[core] = pwrdet->max_pwr[core][chan_freq_range];
			a1[core] = pwrdet->pwrdet_a1[core][chan_freq_range];
			b0[core] = pwrdet->pwrdet_b0[core][chan_freq_range];
			b1[core] = pwrdet->pwrdet_b1[core][chan_freq_range];

			switch (chan_freq_range) {
			case WL_CHAN_FREQ_RANGE_2G:
				idle_tssi[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_2g;
				break;

			case WL_CHAN_FREQ_RANGE_5G_BAND0:
			case WL_CHAN_FREQ_RANGE_5G_BAND1:
			case WL_CHAN_FREQ_RANGE_5G_BAND2:
			case WL_CHAN_FREQ_RANGE_5G_BAND3:
				idle_tssi[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_5g;
				break;

			default:
				PHY_ERROR(("wl%d: %s: channel not found in any frequency range.\n",
					pi->sh->unit, __FUNCTION__));
				break;
			}
		} else {
			/* SROM9
			 * pick the power index based on current channel
			 */

			if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
				idle_tssi[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_2g;
#ifdef TWO_PWR_RANGE
				idle_tssi2[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi2_2g;
#endif // endif
			} else {
				idle_tssi[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_5g;
#ifdef TWO_PWR_RANGE
				idle_tssi2[core] = pi_nphy->nphy_pwrctrl_info[core].idle_tssi2_5g;
#endif // endif
			}

			a1[core] = pwrdet->pwrdet_a1[core][chan_freq_range];
			b0[core] = pwrdet->pwrdet_b0[core][chan_freq_range];
			b1[core] = pwrdet->pwrdet_b1[core][chan_freq_range];
		}

		PHY_TXPWR(("ANT%d: a1_0 %d b0_0 %d b1 %d\n", core, a1[core], b0[core], b1[core]));

		/* XXX FIXME: since we're overriding the target_pwr here, there is no longer
		* a need to do so from pi_nphy->nphy_pwrctrl_info in the previous section
		*/
		target_pwr_qtrdbm[core] = (int8)pi->tx_power_max_per_core[core];
	}

	/* TSSI clamping for lcnxn_rev5, non ibrd only
	 */
	if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
		(pi->sh->boardtype != 0x0670)) {
		chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);
		switch (chan_freq_range) {
		case WL_CHAN_FREQ_RANGE_2G:
			tssifloor[0] = (int16) pi->sromi->tssifloor2ga0;
			if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
				tssifloor[1] = (int16) pi->sromi->tssifloor2ga1;
			break;
		case WL_CHAN_FREQ_RANGE_5G_BAND0:
			tssifloor[0] = (int16) pi->sromi->tssifloor5gla0;
			if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
				tssifloor[1] = (int16) pi->sromi->tssifloor5gla1;
			break;
		case WL_CHAN_FREQ_RANGE_5G_BAND1:
			tssifloor[0] = (int16) pi->sromi->tssifloor5ga0;
			if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
				tssifloor[1] = (int16) pi->sromi->tssifloor5ga1;
			break;
		case WL_CHAN_FREQ_RANGE_5G_BAND2:
			tssifloor[0] = (int16) pi->sromi->tssifloor5gha0;
			if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
				tssifloor[1] = (int16) pi->sromi->tssifloor5gha1;
			break;
		default:
			break;
		}
		FOREACH_CORE(pi, core) {
			if (tssifloor[core] != -256) {
				maxpwr = (int8) wlc_phy_set_txpwr_clamp_nphy(pi, core);
				if (maxpwr < target_pwr_qtrdbm[core]) {
					target_pwr_qtrdbm[core] = maxpwr;
				}
			}
		}
	}

	/* Fix target_pwr_qtrdbm[] not initialized error
	 * Moved down here, after initialized
	*/

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi0,
				NPHY_TxPwrCtrlIdleTssi0_tssiPosSlope_MASK,
				1 << NPHY_TxPwrCtrlIdleTssi0_tssiPosSlope_SHIFT);

		} else {
			if (pi->fem2g->tssipos) {
				phy_utils_or_phyreg(pi, NPHY_TxPwrCtrlIdleTssi,
					NPHY_TxPwrCtrlIdleTssi_tssiPosSlope_MASK);
			}
		}
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			FOREACH_CORE(pi, core) {
				if (PHY_IPA(pi)) {
					if (RADIOID(pi->pubpi.radioid) == BCM2057_ID) {
						/* intPA: */
						if (CHSPEC_IS2G(pi->radio_chanspec)) {
							WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
								TX_SSI_MUX, 0xe);
						} else {
							WRITE_RADIO_REG3(pi, RADIO_2057, TX, core,
								TX_SSI_MUX, 0xc);
						}
					}
				} else {
				}
			}
		} else {
			if (PHY_IPA(pi)) {
				/* intPA: */
				phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX |
					RADIO_2056_TX0,
					(CHSPEC_IS5G(pi->radio_chanspec))? 0xc : 0xe);
				phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX |
					RADIO_2056_TX1,
					(CHSPEC_IS5G(pi->radio_chanspec))? 0xc : 0xe);
			} else {
				/* extPA: setup 2056 SSI_MUX to TSSI */
				phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX |
					RADIO_2056_TX0, 0x11);
				phy_utils_write_radioreg(pi, RADIO_2056_TX_TX_SSI_MUX |
					RADIO_2056_TX1, 0x11);
			}
		}
	}

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12)) {
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK,  MCTL_PHYLOCK);
		(void)R_REG(pi->sh->osh, &pi->regs->maccontrol);
		OSL_DELAY(1);
	}

	/* set power index initial condition
	 * Initialize pwr_ctrl index to get higher power at startup for PR41465
	 */
	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
			NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK,
			pi_nphy->nphy_txpwr_baseidx[0]);
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
			NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK,
			NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_2G <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2));
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
			(NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7 <<
			NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT));
	} else {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd, NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
			(NPHY_TxPwrCtrlCmd_pwrIndex_init_2G <<
			NPHY_TxPwrCtrlCmd_pwrIndex_init_SHIFT));
	}

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
			NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK,
			pi_nphy->nphy_txpwr_baseidx[1]);
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
			NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK,
			(NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_2G <<
			((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2)));
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit, NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
			(NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7 <<
			NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT));
	} else if (NREV_GT(pi->pubpi.phy_rev, 1)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit, NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
			(NPHY_TxPwrCtrlCmd_pwrIndex_init_2G <<
			NPHY_TxPwrCtrlInit_pwrIndex_init1_SHIFT));
	}

	if (D11REV_IS(pi->sh->corerev, 11) || D11REV_IS(pi->sh->corerev, 12))
		wlapi_bmac_mctrl(pi->sh->physhim, MCTL_PHYLOCK, 0);

	/* average over 8 = 2^3 packets,
	 * sample TSSI at 12us = 240 samples into packet
	 */
	phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlNnum,
		(0x3 << NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT) |
		(240 << NPHY_TxPwrCtrlNnum_Ntssi_delay_SHIFT));

	/* assume RSSI ADC is outputting 2s complement values
	 *	 and need to get converted to offset_bin for processing
	 * set idle TSSI in 2s complement format (max is 0x1f)
	 */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi0,
			NPHY_TxPwrCtrlIdleTssi0_rawTssiOffsetBinFormat_MASK,
			1 << NPHY_TxPwrCtrlIdleTssi0_rawTssiOffsetBinFormat_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlAvgrNnum,
			NPHY_REV19_TxPwrCtrlAvgrNnum_invertTssiSamples_MASK,
			1 << NPHY_REV19_TxPwrCtrlAvgrNnum_invertTssiSamples_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_TSSIMode,
			NPHY_TSSIMode_tssiADCSel_MASK,
			1 << NPHY_TSSIMode_tssiADCSel_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi0,
			NPHY_TxPwrCtrlIdleTssi0_idleTssi0_MASK,
			idle_tssi[0] << NPHY_TxPwrCtrlIdleTssi0_idleTssi0_SHIFT);
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi1,
				NPHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK,
				idle_tssi[1] << NPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT);
#ifdef TWO_PWR_RANGE
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi_stg1_0,
			NPHY_TxPwrCtrlIdleTssi0_idleTssi0_MASK,
			idle_tssi2[0] << NPHY_TxPwrCtrlIdleTssi0_idleTssi0_SHIFT);
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlIdleTssi_stg1_1,
				NPHY_TxPwrCtrlIdleTssi1_idleTssi1_MASK,
				idle_tssi2[1] << NPHY_TxPwrCtrlIdleTssi1_idleTssi1_SHIFT);
#endif // endif
	} else {
		phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlIdleTssi,
			(1 << NPHY_TxPwrCtrlIdleTssi_rawTssiOffsetBinFormat_SHIFT) |
			(idle_tssi[0] << NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT) |
			((PHYCORENUM(pi->pubpi.phy_corenum) > 1) ?
			(idle_tssi[1] << NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT) : 0));
	}

	if (pi->sromi->offset_targetpwr) {
		target_pwr_qtrdbm[0] -= (pi->sromi->offset_targetpwr << 2);
		if (PHYCORENUM(pi->pubpi.phy_corenum) == 1) {
			phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlTargetPwr,
				((uint8)(target_pwr_qtrdbm[0])
				<< NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT));
		} else if (PHYCORENUM(pi->pubpi.phy_corenum) == 2) {
			target_pwr_qtrdbm[1] -= (pi->sromi->offset_targetpwr << 2);
			phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlTargetPwr,
				((uint8)(target_pwr_qtrdbm[0])
				<< NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT) |
				((uint8)(target_pwr_qtrdbm[1])
				<< NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT));
		}
	} else {
		/* set target powers in 6.2 format (in dBs) */
		phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlTargetPwr,
			(target_pwr_qtrdbm[0] << NPHY_TxPwrCtrlTargetPwr_targetPwr0_SHIFT) |
			((PHYCORENUM(pi->pubpi.phy_corenum) > 1) ?
			(target_pwr_qtrdbm[1] << NPHY_TxPwrCtrlTargetPwr_targetPwr1_SHIFT) : 0));
	}

	/* load estimated power tables (maps TSSI to power in dBm)
	 * entries in tx power table 0000xxxxxx
	 */
	tbl_len = 64;
	tbl_offset = 0;
	for (tbl_id = NPHY_TBL_ID_CORE1TXPWRCTL;
		  tbl_id <= NPHY_TBL_ID_CORE2TXPWRCTL; tbl_id++) {

		for (idx = 0; idx < tbl_len; idx++) {
			/* S6.3 format output */
			pwr_est = wlc_phy_tssi2qtrdbm_nphy(
				idx, a1[tbl_id - 26], b0[tbl_id - 26], b1[tbl_id-26], 4);
			if (NREV_LT(pi->pubpi.phy_rev, 3)) {
				if (idx <= (uint)(31 - idle_tssi[tbl_id - 26] + 1))
					pwr_est = MAX(pwr_est, target_pwr_qtrdbm[tbl_id - 26]+1);
			}
			regval[idx] = (uint32)pwr_est;
		}
		wlc_phy_table_write_nphy(pi, tbl_id, tbl_len, tbl_offset, 32, regval);
	}

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		wlc_phy_txpwrctrl_pwr_setup_rev19_nphy(pi, 1, 0, a1, b0, b1);
	}

	/* PR 90860, PR 90797: 43236 + SROM9
	 * Power offset in SROM9 comes from TXCTRL word, not from HW Tx power control offset table
	 */
	if (!(pi->sh->sromrev >= 9)) {
		/* load adjusted power tables (maps measured power to power if 1Mbps were sent)
		 *  entries in tx power table 0001xxxxx
		 *					0010xxxxx (only 20 of these used)
		 *	  currently assume that all rates sent at same (1Mbps) power level
		 */
		wlc_phy_txpwr_limit_to_tbl_nphy(pi);

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_load_adj_pwr_table(pi, pi_nphy->adj_pwr_tbl_nphy);
		} else {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 84, 64, 8,
				pi_nphy->adj_pwr_tbl_nphy);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 84, 64, 8,
				pi_nphy->adj_pwr_tbl_nphy);
		}
	}

	/* Draconian Power Limits for Olympic Sulley */
	if (NREV_GE(pi->pubpi.phy_rev, 7) &&
		pi->sh->boardtype == BCM943236OLYMPICSULLEY_SSID)
		wlc_phy_set_tssi_pwr_limit_nphy(pi, a1, b0, b1, NPHY_TSSI_SET_MIN_MAX_LIMIT);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

int16
wlc_phy_set_txpwr_clamp_nphy(phy_info_t *pi, uint8 core)
{
	int16  adj_tssi_min;
	int16 tssi_floor[NPHY_CORE_NUM] = {0, 0};
	int16 idleTssi_2C = {0};
	int16 a1 = {0}, b0 = {0}, b1 = {0};
	int16 pwr = {0};
	uint8  chan_freq_range;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	srom_pwrdet_t *pwrdet = pi->pwrdet;

	wlc_phy_get_tssi_floor_nphy(pi, tssi_floor);

	chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

	if (chan_freq_range == WL_CHAN_FREQ_RANGE_2G) {
			idleTssi_2C = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_2g;
	} else {
			idleTssi_2C = pi_nphy->nphy_pwrctrl_info[core].idle_tssi_5g;
	}
	a1 = pwrdet->pwrdet_a1[core][chan_freq_range];
	b0 = pwrdet->pwrdet_b0[core][chan_freq_range];
	b1 = pwrdet->pwrdet_b1[core][chan_freq_range];

	/* tssi_floor cannot be lower than the idle_tssi, when we use
	 * +veslope and 2's complement. Offset of 4 is for fudge?
	*/
	if (idleTssi_2C > 255)
		idleTssi_2C -= 512;
	if (idleTssi_2C < -256)
		idleTssi_2C += 512;
	if (tssi_floor[core] > 255)
		tssi_floor[core] -= 512;
	if (tssi_floor[core] < -256)
		tssi_floor[core] += 512;
	adj_tssi_min = MAX(tssi_floor[core], idleTssi_2C+4);

	/* S6.3 format output */
	pwr = wlc_phy_tssi2qtrdbm_nphy(adj_tssi_min, a1, b0, b1, 8);

	return pwr >> 1;
}

static
void wlc_phy_get_tssi_floor_nphy(phy_info_t *pi, int16 tssifloor[])
{
	uint8 chan_freq_range = wlc_phy_get_chan_freq_range_nphy(pi, 0);

	switch (chan_freq_range) {
	case WL_CHAN_FREQ_RANGE_2G:
		tssifloor[0] = (int16) pi->sromi->tssifloor2ga0;
		tssifloor[1] = (int16) pi->sromi->tssifloor2ga1;
		break;
	case WL_CHAN_FREQ_RANGE_5G_BAND0:
		tssifloor[0] = (int16) pi->sromi->tssifloor5gla0;
		tssifloor[1] = (int16) pi->sromi->tssifloor5gla1;
		break;
	case WL_CHAN_FREQ_RANGE_5G_BAND1:
		tssifloor[0] = (int16) pi->sromi->tssifloor5ga0;
		tssifloor[1] = (int16) pi->sromi->tssifloor5ga1;
		break;
	case WL_CHAN_FREQ_RANGE_5G_BAND2:
		tssifloor[0] = (int16) pi->sromi->tssifloor5gha0;
		tssifloor[1] = (int16) pi->sromi->tssifloor5gha1;
		break;
	default:
		break;
	}
}

static bool
wlc_phy_txpwr_ison_nphy(phy_info_t *pi)
{
	uint16 mask = (NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
	               NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
	               NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK);

	return ((phy_utils_read_phyreg((pi), NPHY_TxPwrCtrlCmd) & mask) == mask);
}

static uint8
wlc_phy_txpwr_idx_cur_get_nphy(phy_info_t *pi, uint8 core)
{
	uint16 pwrCtrlStatus;
	uint16 pwrCtrlStatus2;
	uint8 pwrIndex = 128;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 initPwrIndex5G = 0;
	uint8 initPwrIndex2G = 0;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		pwrCtrlStatus = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
			NPHY_REV19_Core0TxPwrCtrlStatus1:
			NPHY_REV19_Core1TxPwrCtrlStatus1);
		pwrCtrlStatus2 = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
			NPHY_REV19_Core0TxPwrCtrlStatus2:
			NPHY_REV19_Core1TxPwrCtrlStatus2);
		if (pwrCtrlStatus & 0x200) {
			pwrIndex =
			    (pwrCtrlStatus2 & NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_MASK);

			/* if mode 0 use 8 :1 . if mode 1 use 9 : 2  */
			pwrIndex = pwrIndex >> ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2);
		} else {

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
					initPwrIndex5G = (core == PHY_CORE_0) ?
						NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core0:
						NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_5G_core1;
				} else {
					initPwrIndex5G = NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_5G;
				}
				pwrIndex = (pi_nphy->nphy_txpwr_idx_5G[core] != 128) ?
				pi_nphy->nphy_txpwr_idx_5G[core] : initPwrIndex5G;
			} else {
				if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
					initPwrIndex2G = (core == PHY_CORE_0) ?
						NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core0:
						NPHY_REV21_TxPwrCtrlCmd_pwrIndex_init_2G_core1;
				} else {
					initPwrIndex2G = NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_2G;
				}
				pwrIndex = (pi_nphy->nphy_txpwr_idx_2G[core] != 128) ?
				pi_nphy->nphy_txpwr_idx_2G[core] : initPwrIndex2G;
			}
		}
	} else {
		pwrCtrlStatus =
		    phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
		        NPHY_Core0TxPwrCtrlStatus : NPHY_Core1TxPwrCtrlStatus);

		if (pwrCtrlStatus & 0x8000) {
			pwrIndex =
			    (pwrCtrlStatus & NPHY_TxPwrCtrlStatus_baseIndex_MASK) >>
			         NPHY_TxPwrCtrlStatus_baseIndex_SHIFT;
		} else {

			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G;
				} else {
					initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_5G;
				}

				pwrIndex = (pi_nphy->nphy_txpwr_idx_5G[core] != 128) ?
				pi_nphy->nphy_txpwr_idx_5G[core] : initPwrIndex5G;
			} else {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7;
				} else {
					initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_2G;
				}

				pwrIndex = (pi_nphy->nphy_txpwr_idx_2G[core] != 128) ?
				pi_nphy->nphy_txpwr_idx_2G[core] : initPwrIndex2G;
			}
		}
	}

	return pwrIndex;
}

static void
wlc_phy_txpwr_idx_cur_set_nphy(phy_info_t *pi, uint8 idx0, uint8 idx1)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
		                     NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK,
			idx0 << ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2));
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
		                     NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK,
			idx1 << ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2));
	} else {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
		                     NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK, idx0);
		/* FIXME4324 : Asuming that pwrIndex_init doesn't need any scaling */
		if (NREV_GT(pi->pubpi.phy_rev, 1))
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
			                     NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK, idx1);
	}
}

uint16
wlc_phy_txpwr_idx_get_nphy(phy_info_t *pi)
{
	uint16 tmp;
	uint16 pwr_idx[NPHY_CORE_NUM];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 initPwrIndex5G = 0;
	uint8 initPwrIndex2G = 0;

	if (wlc_phy_txpwr_ison_nphy(pi)) {
		pwr_idx[0] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		pwr_idx[1] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		tmp = (pwr_idx[1] << 8) | pwr_idx[0];
	} else {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G;
			} else {
				initPwrIndex5G = NPHY_TxPwrCtrlCmd_pwrIndex_init_5G;
			}
			pwr_idx[0] = (pi_nphy->nphy_txpwr_idx_5G[0] != 128) ?
			  pi_nphy->nphy_txpwr_idx_5G[0] : initPwrIndex5G;

			pwr_idx[1] = (pi_nphy->nphy_txpwr_idx_5G[1] != 128) ?
			  pi_nphy->nphy_txpwr_idx_5G[1] : initPwrIndex5G;
		} else {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7;
			} else {
				initPwrIndex2G = NPHY_TxPwrCtrlCmd_pwrIndex_init_2G;
			}

			pwr_idx[0] = (pi_nphy->nphy_txpwr_idx_2G[0] != 128) ?
			  pi_nphy->nphy_txpwr_idx_2G[0] : initPwrIndex2G;

			pwr_idx[1] = (pi_nphy->nphy_txpwr_idx_2G[1] != 128) ?
			  pi_nphy->nphy_txpwr_idx_2G[1] : initPwrIndex2G;
		}

		tmp = (pwr_idx[1] << 8) | pwr_idx[0];
	}

	return tmp;
}

void
wlc_phy_papd_cal_watchdog_nphy_setup_rev19(phy_info_t *pi, uint8 core_from, uint8 core_to)
{
	bool suspend;
	bool ocl_flag;

#ifdef WLSRVSDB
	/* Invalidate saved mem bank if cal happens */
	uint8 i;
	for (i = 0; i < SR_MEMORY_BANK; i++) {
		if (CHSPEC_CHANNEL(pi->radio_chanspec) ==
			pi->srvsdb_state->sr_vsdb_channels[i]) {
			pi->srvsdb_state->swbkp_snapshot_valid[i] = 0;
		}
	}
#endif // endif
	wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 31000);
	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	/* coordinate with MAC before access PHY register */
	phy_utils_phyreg_enter(pi);

	/* disable stalls before cals */
	wlc_phy_lcnxn_disable_stalls(pi, 1);

	ocl_flag = (phy_utils_read_phyreg(pi, NPHY_OCLControl1) & 0x1);

	if (ocl_flag)
		wlc_phy_ocl_enable_disable_nphy(pi, 0);

	wlc_phy_txpwr_papd_cal_run(pi, TRUE, core_from, core_to);

	if (ocl_flag)
		wlc_phy_ocl_enable_disable_nphy(pi, 1);

	/* enable stalls after cals */
	wlc_phy_lcnxn_disable_stalls(pi, 0);

	phy_utils_phyreg_exit(pi);

	/* enable mac if suspended */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

void
wlc_phy_txpwr_papd_cal_nphy(phy_info_t *pi)
{
	uint32 delta_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint8 txpwr_idx_cur[NPHY_CORE_NUM] = { 0 };
	uint8 core;
	uint16 pwrCtrlStatus = 0;

	/* skip cal if phy is muted */
	if (PHY_MUTED(pi))
		return;

	/* Perform a PAPD cal if the Tx gain changes by 1 dB */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* base index in 4324 follows .125db step */
		delta_idx = 10;
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID)
			delta_idx = (uint32) pi->papdcal_indexdelta;
		else
			delta_idx = 2;
	} else {
		delta_idx = 4;
	}

	/* Note: each watchdog event will trigger PAPD cal on at most one core */
	if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {

		/* use PAPD CAL index */
		FOREACH_CORE(pi, core) {
			pwrCtrlStatus =
			        phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
			                     NPHY_Core0TxPwrCtrlStatus : NPHY_Core1TxPwrCtrlStatus);

			if (pwrCtrlStatus & 0x8000)
				txpwr_idx_cur[core] = wlc_phy_txpwr_idx_cur_get_nphy(pi, core);
			else
				txpwr_idx_cur[core] = pi_nphy->nphy_papd_tx_gain_at_last_cal[core];

			pi_nphy->nphy_current_tx_gain[core] = txpwr_idx_cur[core];
		}

		if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal || (wlc_phy_txpwr_ison_nphy(pi) &&
			((uint32)ABS(txpwr_idx_cur[0] -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[0]) >= delta_idx)))) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
			wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_0, PHY_CORE_0);
		} else if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal ||
			(wlc_phy_txpwr_ison_nphy(pi) &&
			((uint32)ABS(txpwr_idx_cur[1] -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[1]) >= delta_idx)))) {
			wlapi_bmac_write_shm(pi->sh->physhim, M_CTS_DURATION, 5000);
			wlc_phy_txpwr_papd_cal_run(pi, TRUE, PHY_CORE_1, PHY_CORE_1);
		}
#ifdef PHYCAL_SPLIT_4324x
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		FOREACH_CORE(pi, core) {
			txpwr_idx_cur[core] = wlc_phy_txpwr_idx_cur_get_nphy(pi, core);

			if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal ||
			        (wlc_phy_txpwr_ison_nphy(pi) &&
			        ((uint32)ABS(txpwr_idx_cur[core] -
			        pi_nphy->nphy_papd_tx_gain_at_last_cal[core]) >= delta_idx)))) {
				/* Cal on a single core. Cal on other core will be done on the next
				 * watchdog timeout, 1 second later
				 */
				wlc_phy_papd_cal_watchdog_nphy_setup_rev19(pi, core, core);
				break;
			}
		}
#endif /* PHYCAL_SPLIT_4324x */
	} else {
		FOREACH_CORE(pi, core)
			txpwr_idx_cur[core] = wlc_phy_txpwr_idx_cur_get_nphy(pi, core);

		if (PHY_IPA(pi) && (pi_nphy->nphy_force_papd_cal || (wlc_phy_txpwr_ison_nphy(pi) &&
			(((uint32)ABS(txpwr_idx_cur[0] -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[0]) >= delta_idx) ||
			((PHYCORENUM(pi->pubpi.phy_corenum) > 1) ?
			((uint32)ABS(txpwr_idx_cur[1] -
			pi_nphy->nphy_papd_tx_gain_at_last_cal[1]) >= delta_idx) : 0))))) {
#ifndef PHYCAL_SPLIT_4324x
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
				wlc_phy_papd_cal_watchdog_nphy_setup_rev19(pi,
				                 PHY_CORE_0, pi->pubpi.phy_corenum - 1);
			else
#endif /* PHYCAL_SPLIT_4324x */
				wlc_phy_txpwr_papd_cal_run(pi, TRUE,
				                 PHY_CORE_0, pi->pubpi.phy_corenum - 1);
		}
	}
}

void
wlc_phy_txpwr_papd_cal_nphy_dcs(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* for manual mode, let it run */
	if ((pi->phy_cal_mode != PHY_PERICAL_MPHASE) &&
	    (pi->phy_cal_mode != PHY_PERICAL_MANUAL))
		return;

	/* use timer to wait for clean context since this may be called in the middle of nphy_init
	 */
	wlapi_del_timer(pi->sh->physhim, pi->phycal_timer);

	pi->cal_info->cal_phase_id = MPHASE_CAL_STATE_PAPDCAL;
	pi_nphy->ntd_papdcal_dcs = TRUE;
	wlapi_add_timer(pi->sh->physhim, pi->phycal_timer, 0, 0);
}

void
wlc_phy_store_txindex_nphy(phy_info_t *pi)
{
	uint8 core;
	uint8 nphy_txpwr_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	FOREACH_CORE(pi, core) {
		nphy_txpwr_idx = (wlc_phy_txpwr_ison_nphy(pi) ?
			wlc_phy_txpwr_idx_cur_get_nphy(pi, (uint8)core) :
			pi_nphy->nphy_txpwrindex[core].index_internal);

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			pi_nphy->nphy_txpwr_idx_5G[core] =
				nphy_txpwr_idx;
		} else {
			pi_nphy->nphy_txpwr_idx_2G[core] =
				nphy_txpwr_idx;
		}
	}
}
static void
wlc_phy_load_adj_pwr_table(phy_info_t *pi,  uint8 * value)
{

	uint8 kk;

	/* Enabling new feature of 20/40 mhz offsets */
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
	       NPHY_TxPwrCtrlNewFeatureEnables_adjPwrOffsetIncrEn_MASK,
	       1 << NPHY_TxPwrCtrlNewFeatureEnables_adjPwrOffsetIncrEn_SHIFT);

	for (kk = 0; kk < 2; kk ++) {
		/* adjPwrDupMem = 0 : bank 0 -128(20 Mhz) */
		/* adjPwrDupMem = 1 : banl 128 -255(40 Mhz( */
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
			NPHY_TxPwrCtrlNewFeatureEnables_adjPwrDupMem_MASK,
			kk << NPHY_TxPwrCtrlNewFeatureEnables_adjPwrDupMem_SHIFT);
		wlc_phy_table_write_nphy(pi, 26, 64, 64, 8, (uint8 *)value);
		wlc_phy_table_write_nphy(pi, 27, 64, 64, 8, (uint8 *)value);
	}

}
#ifdef WLSRVSDB

/* Used to calculate the offset in SHM where tx power values are stored */
const wlc_rateset_t cck_ofdm_rates_phy = {
	12,
	{ /*	1b,   2b,   5.5b, 6,    9,    11b,  12,   18,   24,   36,   48,   54 Mbps */
		0x82, 0x84, 0x8b, 0x0c, 0x12, 0x96, 0x18, 0x24, 0x30, 0x48, 0x60, 0x6c
	},
	0x00,
	{ 	0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
	0x00, 0x00, 0x00, 0x00
	}
};

static uint8
wlc_vsdb_switch(phy_info_t *pi, chanspec_t chanspec)
{

	ASSERT(pi->srvsdb_state->srvsdb_active != 0);

	/* make sure chan0 bank0 and chan1 is written in bank 1 */
	switch (pi->srvsdb_state->vsdb_trig_cnt) {
		case 0 :
			/* Init time entry point for bank 0 */
			if (SRVSDB_IS_BANK0(pi, CHSPEC_CHANNEL(chanspec))) {
				printf("1: Invalid bank change at init  !!!!!!!!  "
					"Return %x \n", pi->srvsdb_state->prev_chanspec);
				ASSERT(0);
				return FALSE;
			}
			PHY_INFORM(("1ts Bank SR save %x : restore %x \n",
				pi->srvsdb_state->prev_chanspec,
				pi->srvsdb_state->prev_chanspec));
			pi->srvsdb_state->sr_vsdb_bank_valid[0] = TRUE;
			pi->srvsdb_state->vsdb_trig_cnt++;
			break;
		case 1 :
			/* Init time entry point for bank 1 */
			if (!SRVSDB_IS_BANK0(pi, CHSPEC_CHANNEL(chanspec))) {
				printf("2: Invalid bank change at init  !!!!!!!! "
					"Return %x\n", pi->srvsdb_state->prev_chanspec);
				ASSERT(0);
				return FALSE;
			}
			pi->srvsdb_state->sr_vsdb_bank_valid[1] = TRUE;
			pi->srvsdb_state->vsdb_trig_cnt++;
			PHY_INFORM(("2nd Bank SR save %x : restore %x \n",
				pi->srvsdb_state->prev_chanspec, chanspec));
			break;
		case 2:
			pi->srvsdb_state->vsdb_trig_cnt++;
			PHY_INFORM(("SR save %x : restore %x \n", pi->srvsdb_state->prev_chanspec,
				chanspec));
			break;
		default :
			{
			PHY_INFORM(("SR save %x : restore %x \n", pi->srvsdb_state->prev_chanspec,
				chanspec));
			break;
			}
	}
	/* Trigger Radio register restore from SHM by ucode */
#ifdef WLUCODE_RDO_SR
		wlapi_bmac_write_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD,
			(0x4 << offset));
#endif // endif
	/* Trigger SR VSDB */
	sr_vsdb_trigger(pi, 100);

	return TRUE;
}

/**
 * This function stores and restores the elements which is been utilized by the function
 * wlc_phy_init_nphy(). sr_vsdb->vsdb_init variable is either TRUE or FALSE, its output is based on
 * the function wlc_vsdb_switch. If it is TRUE, then store all the pi information into arry of
 * structure, or if the variable is FALSE, then restore the array information back to the pi
 * structure.
 */
static void
wlc_vsdb_sr_chanspec_set(phy_info_t *pi, uint8 save, uint8 offset)
{

	vsdb_backup_t *vsdb_bkp[2];

	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	if (save)
	{
		PHY_INFORM(("SRVSDB: SW save for chan %x \n", pi->srvsdb_state->prev_chanspec));

		bcopy(pi->u.pi_nphy, (vsdb_bkp[offset]->pi_nphy), sizeof(phy_info_nphy_t));
		bcopy(&(pi->interf), &(vsdb_bkp[offset]->interf), sizeof(interference_info_t));
		vsdb_bkp[offset]->bw                          = pi->bw;
		vsdb_bkp[offset]->phy_classifier_state        = pi->phy_classifier_state;
		vsdb_bkp[offset]->saved_tempsense             = pi->saved_tempsense;
		vsdb_bkp[offset]->saved_tempsense_valid       = pi->saved_tempsense_valid;
		vsdb_bkp[offset]->nphy_gain_boost             = pi->nphy_gain_boost;
		vsdb_bkp[offset]->radio_chanspec              = pi->srvsdb_state->prev_chanspec;
		/* tx parameters added */
		vsdb_bkp[offset]->tx_power_max[0] = pi->tx_power_max_per_core[0];
		vsdb_bkp[offset]->tx_power_max[1] = pi->tx_power_max_per_core[1];
		vsdb_bkp[offset]->tx_power_min[0] = pi->tx_power_min_per_core[0];
		vsdb_bkp[offset]->tx_power_min[1] = pi->tx_power_min_per_core[1];

		if ((vsdb_bkp[offset]->tx_power_offset != NULL) &&
			(ppr_get_ch_bw(pi->tx_power_offset) !=
			ppr_get_ch_bw(vsdb_bkp[offset]->tx_power_offset))) {
			ppr_delete(pi->sh->osh, vsdb_bkp[offset]->tx_power_offset);
			vsdb_bkp[offset]->tx_power_offset = NULL;
		}
		if (vsdb_bkp[offset]->tx_power_offset == NULL) {
			vsdb_bkp[offset]->tx_power_offset = ppr_create(pi->sh->osh,
				ppr_get_ch_bw(pi->tx_power_offset));
		}
		if (vsdb_bkp[offset]->tx_power_offset != NULL) {
			ppr_copy_struct(pi->tx_power_offset,
				vsdb_bkp[offset]->tx_power_offset);
		}

		vsdb_bkp[offset]->openlp_tx_power_min	      = pi->openlp_tx_power_min;
		vsdb_bkp[offset]->cur_interference_mode       = pi->cur_interference_mode;
		vsdb_bkp[offset]->aci_state                   = pi->aci_state;
		vsdb_bkp[offset]->aci_active_pwr_level	      = pi->aci_active_pwr_level;
		vsdb_bkp[offset]->last_aci_call		      =	pi->last_aci_call;
		vsdb_bkp[offset]->last_aci_check_time	      =	pi->last_aci_check_time;
		vsdb_bkp[offset]->radio_is_on                 = pi->radio_is_on;
		vsdb_bkp[offset]->phy_init_por                = pi->phy_init_por;
		vsdb_bkp[offset]->interference_mode           = pi->sh->interference_mode;
		vsdb_bkp[offset]->interference_mode_crs       = pi->interference_mode_crs;
		vsdb_bkp[offset]->rx_antdiv                   = pi->sh->rx_antdiv;
		vsdb_bkp[offset]->spur_mode                   = pi->phy_spuravoid_mode;
		vsdb_bkp[offset]->do_noisemode_reset          = pi->do_noisemode_reset;
		vsdb_bkp[offset]->do_acimode_reset            = pi->do_acimode_reset;
#ifdef RXDESENS_EN
		vsdb_bkp[offset]->phyrxdesens                 = pi->sromi->phyrxdesens;
		vsdb_bkp[offset]->saved_interference_mode     = pi->sromi->saved_interference_mode;
#endif // endif
	}
	else
	{
		bcopy((vsdb_bkp[offset]->pi_nphy), pi->u.pi_nphy, sizeof(phy_info_nphy_t));
		bcopy(&(vsdb_bkp[offset]->interf), &(pi->interf), sizeof(interference_info_t));
		pi->bw                          = vsdb_bkp[offset]->bw;
		pi->phy_classifier_state        = vsdb_bkp[offset]->phy_classifier_state;
		pi->saved_tempsense             = vsdb_bkp[offset]->saved_tempsense;
		pi->saved_tempsense_valid       = vsdb_bkp[offset]->saved_tempsense_valid;
		pi->nphy_gain_boost             = vsdb_bkp[offset]->nphy_gain_boost;
		pi->radio_chanspec              = vsdb_bkp[offset]->radio_chanspec;

		if (vsdb_bkp[offset]->tx_power_offset != NULL) {
			if ((pi->tx_power_offset != NULL) &&
				(ppr_get_ch_bw(pi->tx_power_offset) !=
				ppr_get_ch_bw(vsdb_bkp[offset]->tx_power_offset))) {
				ppr_delete(pi->sh->osh, pi->tx_power_offset);
				pi->tx_power_offset = NULL;
			}
			if (pi->tx_power_offset == NULL) {
				pi->tx_power_offset = ppr_create(pi->sh->osh,
					ppr_get_ch_bw(vsdb_bkp[offset]->tx_power_offset));
			}
			if (pi->tx_power_offset != NULL) {
				ppr_copy_struct(vsdb_bkp[offset]->tx_power_offset,
					pi->tx_power_offset);
			}
		}

		pi->tx_power_max_per_core[0] = vsdb_bkp[offset]->tx_power_max[0];
		pi->tx_power_max_per_core[1] = vsdb_bkp[offset]->tx_power_max[1];
		pi->tx_power_min_per_core[0] = vsdb_bkp[offset]->tx_power_min[0];
		pi->tx_power_min_per_core[1] = vsdb_bkp[offset]->tx_power_min[1];
		pi->openlp_tx_power_min		= vsdb_bkp[offset]->openlp_tx_power_min;
		pi->cur_interference_mode               = vsdb_bkp[offset]->cur_interference_mode;
		pi->nphy_gain_boost                     = vsdb_bkp[offset]->nphy_gain_boost;
		pi->aci_state                           = vsdb_bkp[offset]->aci_state;
		pi->aci_active_pwr_level		= vsdb_bkp[offset]->aci_active_pwr_level;
		pi->last_aci_check_time			= vsdb_bkp[offset]->last_aci_check_time;
		pi->last_aci_call			= vsdb_bkp[offset]->last_aci_call;
		pi->radio_is_on                         = vsdb_bkp[offset]->radio_is_on;
		pi->phy_init_por                        = vsdb_bkp[offset]->phy_init_por;
		pi->sh->interference_mode               = vsdb_bkp[offset]->interference_mode;
		pi->interference_mode_crs               = vsdb_bkp[offset]->interference_mode_crs;
		pi->sh->rx_antdiv                       = vsdb_bkp[offset]->rx_antdiv;
		pi->radio_chanspec                      = vsdb_bkp[offset]->radio_chanspec;
		pi->phy_spuravoid_mode                  = vsdb_bkp[offset]->spur_mode;
		pi->do_noisemode_reset                  = vsdb_bkp[offset]->do_noisemode_reset;
		pi->do_acimode_reset                    = vsdb_bkp[offset]->do_acimode_reset;
#ifdef RXDESENS_EN
		pi->sromi->phyrxdesens                  = vsdb_bkp[offset]->phyrxdesens;
		pi->sromi->saved_interference_mode      = vsdb_bkp[offset]->saved_interference_mode;
#endif // endif

		PHY_INFORM(("SRVSDB: SW restored for chan %x\n", pi->radio_chanspec));
	}
}

#ifndef WLUCODE_RDO_SR
/**
 * Restore all of the Radio registers which was stored during vsdb_radio_snapshot depending on the
 * channel type
 */
void
wlc_vsdb_radio_restore(phy_info_t *pi, uint8 offset)
{
	/* phy_info_t *pi = (phy_info_t *)ppi; */
	uint16 i;
	vsdb_backup_t *vsdb_bkp[2];
	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	if (pi->srvsdb_state->swbkp_snapshot_valid[offset] == 1)
	{
		PHY_INFORM(("SRVSDB: Radio restore for chan %x \n", pi->radio_chanspec));
		for (i = 0; i < MAX_RADIO_REGS; i++)
		{
			phy_utils_write_radioreg(pi, i, vsdb_bkp[offset]->radio_reg_val[i]);
		}
	}
}
#endif /* WLUCODE_RDO_SR */

/**
 * Read and store all of the Radio Register contents into array based on the channel information and
 * offset
 */
void
wlc_vsdb_radio_snapshot(phy_info_t *pi, uint8 offset)
{

#ifdef WLUCODE_RDO_SR
	/* Triggering ucode Radio register save from Driver */
	/* ucode starts save of Radio regs into shm */
	wlapi_bmac_write_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD, (0x1 << offset));
#else
	uint16 i;
	vsdb_backup_t *vsdb_bkp[2];
	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	PHY_INFORM(("SRVSDB: RADIO save for chan %x \n", pi->srvsdb_state->prev_chanspec));

	for (i = 0; i < MAX_RADIO_REGS; i++)
	{
		vsdb_bkp[offset]->radio_reg_val[i] = phy_utils_read_radioreg(pi, i);
	}
#endif /* WLUCODE_RDO_SR */

}

/**
 * Restore all the Tx power contents back to SHM which was stored during vsdb_txpower_snapshot.
 */
void
wlc_vsdb_txpower_restore(phy_info_t *pi, uint8 offset)
{
	uint16 i;
	const wlc_rateset_t *rs_dflt;
	wlc_rateset_t rs;
	uint8 rate;
	uint16 off_set;

	vsdb_backup_t *vsdb_bkp[2];
	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	rs_dflt = &cck_ofdm_rates_phy;
	bcopy(rs_dflt, &rs, sizeof(wlc_rateset_t));

	if (pi->srvsdb_state->swbkp_snapshot_valid[offset] == 1)
	{
		for (i = 0; i < rs.count; i++)
		{
			rate = rs.rates[i] & RATE_MASK_PHY;
			off_set = wlapi_bmac_rate_shm_offset(pi->sh->physhim, rate);
			wlapi_bmac_write_shm(pi->sh->physhim, off_set + M_RT_TXPWROFF_POS,
				vsdb_bkp[offset]->tx_power_shm[i]);
		}
	}
}

/**
 * Read the Tx power contents from SHM and save into array based on the channel information and
 * offset.
 */
void
wlc_vsdb_txpower_snapshot(phy_info_t *pi, uint8 offset)
{
	uint16 i;
	const wlc_rateset_t *rs_dflt;
	wlc_rateset_t rs;
	uint8 rate;
	uint16 off_set;

	vsdb_backup_t *vsdb_bkp[2];
	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	rs_dflt = &cck_ofdm_rates_phy;
	bcopy(rs_dflt, &rs, sizeof(wlc_rateset_t));

	for (i = 0; i < rs.count; i++)
	{
		rate = rs.rates[i] & RATE_MASK_PHY;
		off_set = wlapi_bmac_rate_shm_offset(pi->sh->physhim, rate);
		vsdb_bkp[offset]->tx_power_shm[i] =  wlapi_bmac_read_shm(pi->sh->physhim,
			off_set + M_RT_TXPWROFF_POS);
	}
}

/**
 * This function does the h/w vsdb channel switching and based on switching it supports PHY, Radio
 * and pi storing and restoring.
 */
static uint8
wlc_set_chanspec_vsdb_phy(phy_info_t *pi, chanspec_t chanspec)
{
	uint8 status = FALSE;
	uint32 ovr4_save, ovr5_save, ovr10_save, ovr11_save;

	if (CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) != pi->interf->curr_home_channel) {
		PHY_ERROR(("CurCh & HomeCh out of synch! : defer switch\n"));
		if (CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
			pi->srvsdb_state->sr_vsdb_channels[0]) {
			pi->srvsdb_state->acimode_noisemode_reset_done[0] = FALSE;
		} else if (CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
			pi->srvsdb_state->sr_vsdb_channels[1]) {
			pi->srvsdb_state->acimode_noisemode_reset_done[1] = FALSE;
		}
		return FALSE;
	}

	/* Initiate a SW backup of radio and other phy info strct */
	if (!wlc_phy_srvsdb_swbackup_save(pi))
		return FALSE;

	/* Save the previous values */
	ovr4_save = phy_utils_read_radioreg(pi, RADIO_20671_OVR4);
	ovr5_save = phy_utils_read_radioreg(pi, RADIO_20671_OVR5);
	ovr10_save = phy_utils_read_radioreg(pi, RADIO_20671_OVR10);
	ovr11_save = phy_utils_read_radioreg(pi, RADIO_20671_OVR11);

	/* Override the appropriate radio registers */
	phy_utils_write_radioreg(pi, RADIO_20671_OVR4, ovr4_save | 0x40);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR5, ovr5_save | 0x40);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR10, ovr10_save | 0x10);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR11, ovr11_save | 0x68);

	/* Trigger SR */
	status = wlc_vsdb_switch(pi, chanspec);

	/* Restore the saved values */
	phy_utils_write_radioreg(pi, RADIO_20671_OVR4, ovr4_save);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR5, ovr5_save);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR10, ovr10_save);
	phy_utils_write_radioreg(pi, RADIO_20671_OVR11, ovr11_save);

	/* If trigger failed, return back */
	if (status == FALSE)
		return status;

	/* restore back radio and pi structures */
	if (!wlc_phy_srvsdb_swbackup_restore(pi, chanspec))
		return FALSE;

#ifdef WLUCODE_RDO_SR
	/* Poll for Radio restore complete. ucode clears the restore bits after restore is done */

	SPINWAIT(((wlapi_bmac_read_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD) & 0xc) != 0),
		NPHY_SPINWAIT_RDO_REG_SR_CMD_POLL_TIMEOUT);

	ASSERT((wlapi_bmac_read_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD) & 0xc));

#endif // endif

#ifdef WLSRVSDB
	/* srvsdb switch status */
	if (!(pi->srvsdb_state->switch_successful) && status) {
		if (pi->srvsdb_state->vsdb_trig_cnt > 1) {
			pi->srvsdb_state->switch_successful = (bool)status;
		}
	}
#endif /* WLSRVSDB */

	return status;
}

/**
 * This function tells whether VSDB should be triggered or not based on current channel and previous
 * channel, also based on the second bank is used or not. If second bank is not used switch is not
 * allowed.
 */
uint8
sr_vsdb_switch_allowed(phy_info_t *pi, chanspec_t chanspec)
{
	uint8 allowed = FALSE;

	/* switch allowed only if current channel and last channel are vsdb channels */

	/* forcing VSDB from iovar */
	/* Dont care about the order */
	if (pi->srvsdb_state->force_vsdb)
		return TRUE;

	if ((CHSPEC_CHANNEL(chanspec) == pi->srvsdb_state->sr_vsdb_channels[0]) &&
		(CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
		pi->srvsdb_state->sr_vsdb_channels[1])) {
		allowed = TRUE;
	} else if ((CHSPEC_CHANNEL(chanspec) == pi->srvsdb_state->sr_vsdb_channels[1]) &&
		(CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
		pi->srvsdb_state->sr_vsdb_channels[0])) {
		allowed = TRUE;
	} else {
		allowed = FALSE;
		return allowed;
	}
	/* Always make sure 2g band saved in banko and 5g band in bank 1 */
	/* This will be usefull for housekeeping and cross checking at any point of time */
	if (SRVSDB_BAND_BANK_INVALID(pi, SRVSDB_IS_BANK0(pi, CHSPEC_CHANNEL(chanspec)))) {
		PHY_INFORM(("Bank -Band invalid: Defer the switch  chan %x\n", chanspec));
		allowed = FALSE;
	}

	return allowed;
}

/**
 * Function to check whether VSDB switching is needed or not, if switching is not done, then normal
 * initialization of channel is done, else switching of VSDB happens in this particular function.
 */
static uint8
wlc_phy_srvsdb_swbackup_save(phy_info_t * pi)
{
	uint8 offset = 0;

	/* Find appropriate bank to be saved */
	if (CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
		pi->srvsdb_state->sr_vsdb_channels[0]) {
		offset = 0;
	} else if (CHSPEC_CHANNEL(pi->srvsdb_state->prev_chanspec) ==
		pi->srvsdb_state->sr_vsdb_channels[1]) {
		offset = 1;
	} else {
		printf("Invalid chan combination in SW save \n");
		ASSERT(0);
		return FALSE;
	}

	if (pi->srvsdb_state->swbkp_snapshot_valid[offset] == 0)
	{
		/* Radio snapshot */
		wlc_vsdb_radio_snapshot(pi, offset);
		/* txpower related shm */
		wlc_vsdb_txpower_snapshot(pi, offset);
		/* pi structure backup */
		wlc_vsdb_sr_chanspec_set(pi, SRVSDB_SAVE, offset);

		/* ucode clears the Radio Save bit after Radio Save is done. */
		/* Poll for Radio Save to be clear */
#ifdef WLUCODE_RDO_SR
		SPINWAIT(((wlapi_bmac_read_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD)& 0x3) != 0),
			NPHY_SPINWAIT_RDO_REG_SR_CMD_POLL_TIMEOUT);

	        ASSERT((wlapi_bmac_read_shm(pi->sh->physhim, M_RDO_REG_UCODE_SR_CMD) & 0x3));
#endif // endif
		pi->srvsdb_state->swbkp_snapshot_valid[offset] = 1;
	}
	return TRUE;
}

#define VSDB_TSF_TIMER_ADJUST	390 /* Fix for 700us drift */

/**
 * Estimate cumulative delta counters for rxcrsglitch, bphy_rxcrsglitch bphy_badplcp badplcp.
 * Whenever cumulative time in one channel exceeds 1 sec, use cum delta counters as inputs to
 * moving avg window in aci_upd_ma
 */
static void
wlc_phy_vsdb_rxcntr_est(phy_info_t *pi, uint8 offset)
{
	int cur_cnt = 0;
	uint32 delta = 0;

	/* determine delta number of rxcrs glitches */
	cur_cnt = wlapi_bmac_read_shm(pi->sh->physhim, MACSTAT_ADDR(MCSTOFF_RXCRSGLITCH));
	delta = pi->srvsdb_state->prev_crsglitch_cnt[!offset] -
		pi->srvsdb_state->prev_crsglitch_cnt[offset];

	pi->srvsdb_state->sum_delta_crsglitch[offset] += delta;
	pi->srvsdb_state->prev_crsglitch_cnt[offset] = cur_cnt;

	/* determine delta number of rxcrs bphy glitches */
	cur_cnt = wlapi_bmac_read_shm(pi->sh->physhim, MACSTAT_ADDR(MCSTOFF_BPHYGLITCH));
	delta = pi->srvsdb_state->prev_bphy_rxcrsglitch_cnt[!offset] -
		pi->srvsdb_state->prev_bphy_rxcrsglitch_cnt[offset];

	pi->srvsdb_state->sum_delta_bphy_crsglitch[offset] +=  delta;
	pi->srvsdb_state->prev_bphy_rxcrsglitch_cnt[offset] = cur_cnt;

	/* determine delta number of rxbad plcp */
	cur_cnt = wlapi_bmac_read_shm(pi->sh->physhim, MACSTAT_ADDR(MCSTOFF_BPHY_BADPLCP));
	delta = pi->srvsdb_state->prev_badplcp_cnt[!offset] -
		pi->srvsdb_state->prev_badplcp_cnt[offset];
	pi->srvsdb_state->sum_delta_prev_badplcp[offset] += delta;
	pi->srvsdb_state->prev_badplcp_cnt[offset] = cur_cnt;

	/* determine delta number of bphy rxbad plcp */
	cur_cnt = wlapi_bmac_read_shm(pi->sh->physhim, MACSTAT_ADDR(MCSTOFF_BPHY_BADPLCP));
	delta = pi->srvsdb_state->prev_bphy_badplcp_cnt[!offset] -
		pi->srvsdb_state->prev_bphy_badplcp_cnt[offset];

	pi->srvsdb_state->sum_delta_prev_bphy_badplcp[offset] += delta;
	pi->srvsdb_state->prev_bphy_badplcp_cnt[offset] = cur_cnt;
}

static uint32
wlc_phy_clk_bwbits(wlc_phy_t *pih)
{
	phy_info_t *pi = (phy_info_t*)pih;

	uint32 phy_bw_clkbits = 0;

	/* select the phy speed according to selected channel b/w applies to NPHY's only */
	if (pi) {
		switch (pi->bw) {
			case WL_CHANSPEC_BW_10:
				phy_bw_clkbits = SICF_BW10;
				break;
			case WL_CHANSPEC_BW_20:
				phy_bw_clkbits = SICF_BW20;
				break;
			case WL_CHANSPEC_BW_40:
				phy_bw_clkbits = SICF_BW40;
				break;
#ifdef WL_CHANSPEC_BW_80
			case WL_CHANSPEC_BW_80:
				phy_bw_clkbits = SICF_BW80;
				break;
#endif /* WL_CHANSPEC_BW_80 */
			default:
				ASSERT(0); /* should never get here */
				break;
		}
	}

	return phy_bw_clkbits;
}

static uint8
wlc_phy_srvsdb_swbackup_restore(phy_info_t *pi, chanspec_t chanspec)
{
	uint8 offset = 0;
	uint32 phy_bw_clkbits;
	uint32 slow_clk_cnt_before, tsf_time_before, slow_clk_cnt_after,
		tsf_time_after, time_elapsed_us = 0;
	uint32 cur_timer;
#if defined(WAR_4324_PR116249)
	uint32 regval;
#endif /* WAR_4324_PR116249 */
	vsdb_backup_t *vsdb_bkp[2];
	vsdb_bkp[0] = pi->vsdb_bkp[0];
	vsdb_bkp[1] = pi->vsdb_bkp[1];

	/* find appropriate offset */
	if (CHSPEC_CHANNEL(chanspec) == pi->srvsdb_state->sr_vsdb_channels[0]) {
		offset = 0;
	} else if (CHSPEC_CHANNEL(chanspec) == pi->srvsdb_state->sr_vsdb_channels[1]) {
		offset = 1;
	} else {
		printf("Invalid chan combination  SW restore \n");
		ASSERT(0);
		return FALSE;
	}
	if (pi->srvsdb_state->swbkp_snapshot_valid[offset]) {
		/* get cumulative time for which device stays in each channel */
		cur_timer = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
		pi->srvsdb_state->sum_delta_timer[offset] += pi->srvsdb_state->prev_timer[!offset] -
			pi->srvsdb_state->prev_timer[offset];
		pi->srvsdb_state->prev_timer[offset] = cur_timer;

		/* get cumulative of delta counters during every 1 sec */
		wlc_phy_vsdb_rxcntr_est(pi, offset);

		/* Get the num of iterations, the switch ahs happened to each channel */
		pi->srvsdb_state->num_chan_switch[offset]++;

	if (vsdb_bkp[offset]->spur_mode  != pi->phy_spuravoid_mode) {
		/* Read the TSF timer */
		tsf_time_before = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
		/* Read the hnd timer */
		slow_clk_cnt_before = hnd_clk_count();
#if defined(WAR_4324_PR116249)
		/* force gated clks on */
		ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));
		wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);
		/* hold resetCCA high till the end */
		regval = phy_utils_read_phyreg(pi, NPHY_BBConfig);
		phy_utils_write_phyreg(pi, NPHY_BBConfig, regval | BBCFG_RESETCCA);
#endif /* WAR_4324_PR116249 */
		si_pmu_spuravoid(pi->sh->sih, pi->sh->osh, vsdb_bkp[offset]->spur_mode);
#if defined(WAR_4324_PR116249)
		phy_utils_write_phyreg(pi, NPHY_BBConfig, regval & (~BBCFG_RESETCCA));
		wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);
#endif /* WAR_4324_PR116249 */
		wlapi_switch_macfreq(pi->sh->physhim, vsdb_bkp[offset]->spur_mode);
		/* Read the TSF timer */
		tsf_time_after = R_REG(GENERIC_PHY_INFO(pi)->osh, &pi->regs->tsf_timerlow);
		slow_clk_cnt_after = hnd_clk_count();

		time_elapsed_us =  ((((slow_clk_cnt_after - slow_clk_cnt_before) * 305176) / 10000)
					- (tsf_time_after - tsf_time_before));

		/* time_elapsed_us = ((((slow_clk_cnt_after - slow_clk_cnt_before)/2) * 305176) /
			10000) + 100;
		 time_elapsed_us = VSDB_TSF_TIMER_ADJUST;
		*/

		wlapi_tsf_adjust(pi->sh->physhim, (uint32)time_elapsed_us);
	}

		/* BW changes */
		if (vsdb_bkp[offset]->bw != pi->bw) {
			pi->bw = CHSPEC_BW(chanspec);
			phy_bw_clkbits = wlc_phy_clk_bwbits((wlc_phy_t *)pi);
			si_core_cflags(pi->sh->sih, (SICF_BWMASK),
			        (phy_bw_clkbits));
		}

		 /* Update ucode channel value */
		wlc_phy_chanspec_shm_set(pi, chanspec);
		/* pi structire */
		wlc_vsdb_sr_chanspec_set(pi, SRVSDB_RESTORE, offset);
		/* radio regs */
#ifndef WLUCODE_RDO_SR
		wlc_vsdb_radio_restore(pi, offset);
#endif // endif
		/* txpower related shms */
		wlc_vsdb_txpower_restore(pi, offset);
	}
	return TRUE;
}

/**
 * Attempts to switch to the caller supplied chanspec using hardware assisted band switching. There
 * are conditions that determine whether such as hardware switch is possible, if it is not possible
 * (or there was an other problem preventing the channel switch) the function will return FALSE,
 * giving the caller an opportunity to invoke a subsequent non-SRVSDB assisted channel switch.
 *
 * Output argument 'last_chan_saved' is set to 'TRUE' when the context of the 'old' channel was
 * saved by hardware, and can even be set to 'TRUE' when the channel switch itself failed.
 *
 * Note: the *caller* should set *last_chan_saved to 'FALSE' before calling this function.
 */
uint8
wlc_set_chanspec_sr_vsdb_nphy(phy_info_t *pi, chanspec_t chanspec, uint8 * last_chan_saved)
{
	uint8 switch_done = FALSE;

	/* check if malloc for SW backup structures have failed */
	if (SRVSDSB_MEM_ALLOC_FAIL(pi))  {
		printf("SRVSDB : Mem alloc fail \n");
		ASSERT(0);
		goto exit;
	}

	/* While coming out of roam, its fresh start. Make status = 0 */
	if (ROAM_SRVSDB_RESET(pi)) {
		wlc_phy_reset_srvsdb_engine((wlc_phy_t*)pi);
	}

	/* reset fifo, disable stall */
	wlc_phy_srvsdb_prepare(pi, ENTER);

	/* If channel pattern matches, enter HW VSDB */
	if (sr_vsdb_switch_allowed(pi, chanspec)) {
		if (!wlc_set_chanspec_vsdb_phy(pi, chanspec)) {
			goto exit;
		}
		*last_chan_saved = TRUE;
		/*
		 * vsdb_trig_cnt tracks hardware state: the first two times the SR engine is
		 * triggered, it will save and restore (in one operation) the same context, so it
		 * will not switch context.
		 */
		if (pi->srvsdb_state->vsdb_trig_cnt > 1)
			switch_done =  TRUE;
	} else {
		switch_done = FALSE;
		goto exit;
	}

	/* to restore radio state */
	wlc_phy_resetcca_nphy(pi);
	wlc_20671_vco_cal(pi, TRUE);

exit:
	wlc_phy_srvsdb_prepare(pi, EXIT);

	/* store present chanspec */
	pi->srvsdb_state->prev_chanspec = chanspec;

	return switch_done;
}

/**
 * vsdb chiptrigger; trigger the hardware for saving, check for status bit, after saving is
 * completed, restoring will be done in the similar way. If save or restore did not happen within
 * sufficient time, then display error message
 */
/* returns a toggle value after each vsdb switch */
static uint8
wlc_phy_sr_vsdb_status(phy_info_t *pi)
{
	uint32 read_status;
	si_t *sih;
	uint origidx;
	chipcregs_t *cc;
	/*
	 * This bit toggles after every vsdb switch. It can be used to keep track of the band, as
	 * seen by sr_engine.
	 */
	uint sr_chip_status_2_bit;

	if (CHIPID_4324X_MEDIA_FAMILY(pi))
		sr_chip_status_2_bit = CST43242_SR_CHIP_STATUS_2;
	else
		sr_chip_status_2_bit = 31;

	sih = (si_t*)pi->sh->sih;

	origidx = si_coreidx(sih);
	cc = si_setcoreidx(sih, SI_CC_IDX);

	read_status = (R_REG(si_osh(sih), &cc->chipstatus) & (1 << sr_chip_status_2_bit));

	read_status = read_status  >> sr_chip_status_2_bit;

	si_setcoreidx(sih, origidx);
	return (uint8)read_status;
}

/** software triggers hardware to start a vsdb hardware context save/restore */
void sr_vsdb_trigger(phy_info_t *pi, int delay)
{
	int trigBit = 0;
	int statusBit;
	int resetTrigBit = 0;
	int read_status, waitCount;
	si_t *sih;
	uint origidx;
	chipcregs_t *cc;

	sih = (si_t*)pi->sh->sih;

	/* sr_fifo_reset(pi, sav_res); */
	trigBit =   0x00800000;

	if (CHIPID_4324X_MEDIA_FAMILY(pi))
		statusBit = CST43242_SR_HALT; /* Bit25. When set, indicates sr-engine is inactive */
	else
		statusBit = 0x20000000; /* bit29 */

	origidx = si_coreidx(sih);
	cc = si_setcoreidx(sih, SI_CC_IDX);
	ASSERT(cc != NULL);

	/* Jira-27400: A fix of Sr related changes from B0 to B1 created a problem for VSDB
		For VSDB, Bit 9 of PMU chip control 2 gates off the clock to the SR engine, in VSDB
		mode this Bit is always SET.
	    Fix: RESET the Bit Before SRVSDB, and SET it back after SRVSDB, this is done presently
	    only for 4324B4 chips
	*/
	if (CHIP_4324_B4(pi)) {
		uint32 temp, temp1;

		W_REG(si_osh(sih), &cc->chipcontrol_addr, 2);
		temp = R_REG(si_osh(sih), &cc->chipcontrol_data);
		temp1 = temp & 0xFFFFFDFF;
		W_REG(si_osh(sih), &cc->chipcontrol_data, temp1);
	}

	read_status = (R_REG(si_osh(sih), &cc->chipstatus) & statusBit);
	sr_chipcontrol(sih, trigBit, 0); /* pmu chip control 3 voor 43242 */
	sr_chipcontrol(sih, trigBit, trigBit);

	/* Work on Delay */
	waitCount = delay;
	do
	{
		read_status = (R_REG(si_osh(sih), &cc->chipstatus) & statusBit);
		OSL_DELAY(2);
		if ((delay != 0) && (waitCount == 0))
		{
			PHY_ERROR(("vsdbChipTrig: vsdb save/restore not successful\n"));
			printf("vsdbChipTrig: vsdb save/restore not successful\n");
			ASSERT(0);
			break;
		}
		waitCount -= 1;

	} while (read_status != statusBit);
	sr_chipcontrol(sih, trigBit, resetTrigBit);

	/* Jira-27400: A fix of Sr related changes from B0 to B1 created a problem for VSDB
		For VSDB, Bit 9 of PMU chip control 2 gates off the clock to the SR engine, in VSDB
		mode this Bit is always SET.
	    Fix: RESET the Bit Before SRVSDB, and SET it back after SRVSDB, this is done presently
	    only for 4324B4 chips
	*/
	if (CHIP_4324_B4(pi)) {
		uint32 temp, temp1;

		W_REG(si_osh(sih), &cc->chipcontrol_addr, 2);
		temp = R_REG(si_osh(sih), &cc->chipcontrol_data);
		temp1 = temp | 0x200;
		W_REG(si_osh(sih), &cc->chipcontrol_data, temp1);
	}

	si_setcoreidx(sih, origidx);
}

/**
 * wlc_phy_srvsdb_prepare save - avoids PHY stalling when h/w vsdb switching takes place
 * wlc_phy_srvsdb_prepare restore - brings back PHY to normal mode after switching of channel has
 * happened
 */
void wlc_phy_srvsdb_prepare(phy_info_t *pi, int sav_res)
{
	/* phy_info_t *pi = (phy_info_t*)ppi; */

	if (sav_res == ENTER)
	{
		phy_utils_mod_phyreg(pi, NPHY_forceClk,
			NPHY_forceClk_disable_stalls_MASK,
			1 << NPHY_forceClk_disable_stalls_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
			1 << NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
	}
	else if (sav_res == EXIT)
	{
		phy_utils_mod_phyreg(pi, NPHY_REV19_rxfeFifoCtrl,
			NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_MASK,
			0 << NPHY_REV19_RxfeFifoCtrl_force_rxfeFifo_Reset_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_forceClk,
			NPHY_forceClk_disable_stalls_MASK,
			0 << NPHY_forceClk_disable_stalls_SHIFT);
	}

}

#endif /* end WLSRVSDB */

void
wlc_phy_txpwrctrl_enable_nphy(phy_info_t *pi, uint8 ctrl_type)
{
	uint16 mask = 0, val = 0, ishw = 0;
	uint16 ctr;
	uint core;
	uint8 nphy_txpwr_idx;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* check for recognized commands */
	switch (ctrl_type) {
	case PHY_TPC_HW_OFF:
		pi->nphy_txpwrctrl = ctrl_type;
		break;
	case PHY_TPC_HW_ON:
		pi->nphy_txpwrctrl = ctrl_type;
		break;
	default:
		PHY_ERROR(("wl%d: %s: Unrecognized ctrl_type: %d\n",
			pi->sh->unit, __FUNCTION__, ctrl_type));
		break;
	}

	if (ctrl_type == PHY_TPC_HW_OFF) {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* save previous txpwr index if txpwrctl was enabled */
			if (wlc_phy_txpwr_ison_nphy(pi)) {
				FOREACH_CORE(pi, core) {
					nphy_txpwr_idx =
					  wlc_phy_txpwr_idx_cur_get_nphy(pi, (uint8)core);

					if (CHSPEC_IS5G(pi->radio_chanspec)) {
						pi_nphy->nphy_txpwr_idx_5G[core] =
						    nphy_txpwr_idx;
					} else {
						pi_nphy->nphy_txpwr_idx_2G[core] =
						    nphy_txpwr_idx;
					}
				}
			}

			/* force to the user-specified index here? */
		}

		/* PR 90860, PR 90797: 43236 + SROM9
		 * Power offset in SROM9 comes from TXCTRL word, not from HW Tx power control
		 * offset table
		 */
		if (!(pi->sh->sromrev >= 9)) {
			/* clear adjusted power tables so that reported power is for last frame
			 *   (no rate-based adjustment)
			 */
			uint32 tbl_offset = 64;
			uint32 tbl_len = 84;
			uint8 regval[256];
			for (ctr = 0; ctr < tbl_len; ctr++) {
				regval[ctr] = 0;
			}
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				for (ctr = 0; ctr < 256; ctr++) {
					regval[ctr] = 0;
				}
				wlc_phy_load_adj_pwr_table(pi, regval);
			} else {
				wlc_phy_table_write_nphy(pi, 26, tbl_len, tbl_offset, 8, regval);
				wlc_phy_table_write_nphy(pi, 27, tbl_len, tbl_offset, 8, regval);
			}
		}

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* in REV3, leave txPwrCtrl_en bit on means hold mode */
			if (pi_nphy->twostageLOCal == TRUE) {
				phy_utils_and_phyreg(pi, NPHY_TxPwrCtrlCmd,
					(uint16) (~(NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
					NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
					NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK |
					NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK)));
			} else {
				phy_utils_and_phyreg(pi, NPHY_TxPwrCtrlCmd,
					(uint16) (~(NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
					NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
					NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK)));
			}
		} else {
			phy_utils_and_phyreg(pi, NPHY_TxPwrCtrlCmd,
			(uint16) (~(NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK)));
		}

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				PHY_REG_LIST_START
					PHY_REG_OR_ENTRY(NPHY, AfectrlOverride1,
					           NPHY_REV3_AfectrlOverride_dac_gain_MASK)
					PHY_REG_OR_ENTRY(NPHY, AfectrlOverride2,
					           NPHY_REV3_AfectrlOverride_dac_gain_MASK)
				PHY_REG_LIST_EXECUTE(pi);
		} else {
			phy_utils_or_phyreg(pi, NPHY_AfectrlOverride,
			                    NPHY_AfectrlOverride_dac_gain_MASK);
		}

		/* PR 41590 : boost by 3dB by writing larger bphyScale reg directly
		 *            (no microcode based workaround)
		 */
		if (NREV_IS(pi->pubpi.phy_rev, 2))
			phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x53);
		else if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x5a);

		/* PR 37101 : set Host Flag to "1" to indicate need
		 *            for IQ comp WAR to write to iqloCaltbl
		 *            instead of coreXtxpwrctl table
		 */
		if (NREV_LT(pi->pubpi.phy_rev, 2) && IS40MHZ(pi))
			wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_IQSWAP_WAR, MHF1_IQSWAP_WAR,
			        WLC_BAND_ALL);

	} else {

		/* PR 90860, PR 90797: 43236 + SROM9
		 * Power offset in SROM9 comes from TXCTRL word, not from HW Tx power control
		 * offset table
		 */
		if (!(pi->sh->sromrev >= 9)) {
			/* load adjusted power tables (maps measured pwr to pwr if 1Mbps were sent)
			 *    entries in tx power table 0001xxxxx
			 *                              0010xxxxx (only 20 of these used)
			 *    currently assume that all rates sent at same (1Mbps) power level
			 */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_load_adj_pwr_table(pi, pi_nphy->adj_pwr_tbl_nphy);
			} else {
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 84, 64, 8,
				                         pi_nphy->adj_pwr_tbl_nphy);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 84, 64, 8,
				                         pi_nphy->adj_pwr_tbl_nphy);
			}
		}

		/* disable power control before setting init indices so they get picked up
		 * when power control is enabled below
		 */

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
			                     NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK, 0);
		} else {
			/* since pwr_ctrl_type != "off", set appropriate regs
			 * depending on pwr_ctrl_type
			 */
			ishw = (ctrl_type == PHY_TPC_HW_ON) ? 0x1 : 0x0;
			mask = NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
				NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK;
			val = (ishw << NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT) |
				(ishw << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT);
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				mask |= NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK;
				val |= (ishw << NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT);
			}

			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd, mask, val);
		}

		/* lower the starting txpwr index for A-Band */
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
					/* not required since band specific init already done
					 * in wlc_phy_txpwrctrl_pwr_setup_nphy
					*/
					phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK,
						pi_nphy->nphy_txpwr_baseidx[0]);
					phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK,
						pi_nphy->nphy_txpwr_baseidx[1]);
				} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_MASK,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_5G <<
						((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2));
					phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init1_MASK,
						NPHY_REV19_TxPwrCtrlCmd_pwrIndex_init_5G
						<< ((pi_nphy->nphy_txGainTable_mode == 0) ? 1 : 2));
				} else {
					PHY_REG_LIST_START
						PHY_REG_MOD_ENTRY(NPHY, TxPwrCtrlCmd, pwrIndex_init,
							NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G)
						PHY_REG_MOD_ENTRY(NPHY, TxPwrCtrlInit,
							pwrIndex_init1,
							NPHY_TxPwrCtrlCmd_pwrIndex_init_rev7_5G)
					PHY_REG_LIST_EXECUTE(pi);
				}
			} else {
				phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd,
				   NPHY_TxPwrCtrlCmd_pwrIndex_init_MASK,
				   NPHY_TxPwrCtrlCmd_pwrIndex_init_5G);
				if (NREV_GT(pi->pubpi.phy_rev, 1))
					phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlInit,
					   NPHY_TxPwrCtrlInit_pwrIndex_init1_MASK,
					   NPHY_TxPwrCtrlCmd_pwrIndex_init_5G);
			}
		}

		/* restore the old txpwr index if they are valid */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if ((pi_nphy->nphy_txpwr_idx_5G[0] != 128) &&
				    (pi_nphy->nphy_txpwr_idx_5G[1] != 128)) {
					wlc_phy_txpwr_idx_cur_set_nphy(pi,
					   pi_nphy->nphy_txpwr_idx_5G[0],
					   pi_nphy->nphy_txpwr_idx_5G[1]);
				}
			} else {
				if ((pi_nphy->nphy_txpwr_idx_2G[0] != 128) &&
				    (pi_nphy->nphy_txpwr_idx_2G[1] != 128)) {
					wlc_phy_txpwr_idx_cur_set_nphy(pi,
					   pi_nphy->nphy_txpwr_idx_2G[0],
					   pi_nphy->nphy_txpwr_idx_2G[1]);
				}
			}
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			/* since pwr_ctrl_type != "off", set appropriate regs
			 *   depending on pwr_ctrl_type
			 */
			ishw = (ctrl_type == PHY_TPC_HW_ON) ? 0x1 : 0x0;
			mask = NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_MASK |
			        NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_MASK;
			val = (ishw << NPHY_TxPwrCtrlCmd_hwtxPwrCtrl_en_SHIFT) |
			        (ishw << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefs_SHIFT);
			if (pi_nphy->twostageLOCal == TRUE) {
				/* In case of 2 stage Cal take LO from pwrctrl tbl */
				mask |= NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_MASK;
				val |= (ishw << NPHY_TxPwrCtrlCmd_use_txPwrCtrlCoefsLO_SHIFT);
			}
			mask |= NPHY_TxPwrCtrlCmd_txPwrCtrl_en_MASK;
			val |= (ishw << NPHY_TxPwrCtrlCmd_txPwrCtrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlCmd, mask, val);
		}

		/* Turn off Override of DAC Gain bit */
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			PHY_REG_LIST_START
				PHY_REG_AND_ENTRY(NPHY, AfectrlOverride1,
					~NPHY_REV3_AfectrlOverride_dac_gain_MASK)
				PHY_REG_AND_ENTRY(NPHY, AfectrlOverride2,
					~NPHY_REV3_AfectrlOverride_dac_gain_MASK)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			phy_utils_and_phyreg(pi, NPHY_AfectrlOverride,
			                     ~NPHY_AfectrlOverride_dac_gain_MASK);
		}

		/* PR 41590 : boost by 3dB by writing larger bphyScale reg directly
		 *            (no microcode based workaround)
		 */
		if (NREV_IS(pi->pubpi.phy_rev, 2))
			phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x3b);
		else if (NREV_LT(pi->pubpi.phy_rev, 2))
			phy_utils_mod_phyreg(pi, NPHY_BphyControl3, 0x00ff, 0x40);

		/* PR 41602 : clear host flag when power control is on
		 * PR 37101 : set Host Flag to "0" to indicate need
		 *            for IQ comp WAR to write to coreXtxpwrctl
		 *            instead of iqloCaltbl table
		 */
		if (NREV_LT(pi->pubpi.phy_rev, 2) && IS40MHZ(pi))
			wlapi_bmac_mhf(pi->sh->physhim, MHF1, MHF1_IQSWAP_WAR, 0x0, WLC_BAND_ALL);

		if (PHY_IPA(pi)) {
			PHY_REG_LIST_START
				PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, gainDacRfOverride, 0)
				PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, gainDacRfOverride, 0)
			PHY_REG_LIST_EXECUTE(pi);
		}
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_txpwr_index_nphy(phy_info_t *pi, uint8 core_mask, int8 txpwrindex, bool restore_cals)
{
	uint8 core, txpwrctl_tbl;
	uint16 tx_ind0, iq_ind0, lo_ind0, rf_pwr_lut_ind0;
	uint16 m1m2;
	uint32 txgain, dgain;
	uint32 rfpwr;
	uint16 gm_pga, pad_pa;
	uint16 rad_gain, dac_gain;
	uint8 bbmult;
	uint32 iqcomp;
	uint16 iqcomp_a, iqcomp_b;
	uint32 locomp;
	uint16 tmpval;
	uint8 tx_pwr_ctrl_state;
	int32 rfpwr_offset;
	uint16 regval[2];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 loft_di, loft_dq;
	uint8 loftScl;

	PHY_TRACE(("wl%d: %s, RSSI LUT done\n", pi->sh->unit, __FUNCTION__));

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	/* Set TX power, IQ comp, LO comp based on an input "index"
	 * (Emulate what HW power control would use for a given table index)
	 */

	tx_ind0 = 192;
	iq_ind0 = 320;
	lo_ind0 = 448;
	rf_pwr_lut_ind0 = 576;

	FOREACH_CORE(pi, core) {

		/* check core_mask */
		if ((core_mask & (1 << core)) == 0) {
			continue;
		}

		txpwrctl_tbl = (core == PHY_CORE_0) ? 26 : 27;

		/* are we forcing a power index [0,128], or are we restoring to "auto"? */
		if (txpwrindex < 0) {
			if (pi_nphy->nphy_txpwrindex[core].index < 0) {
				/* power is already auto for this core, nothing to do;
				 * also in case someone issues "auto" without ever
				 * overriding beforehand, this way we avoid trying to
				 * restore overridden regs to values we've never saved
				 * off.
				 */
				continue;
			}

			/* restore overridden regs to auto defaults */

			/* AfeCtrlOverride */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
				phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
			} else {
				phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride,
					NPHY_AfectrlOverride_dac_gain_MASK,
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
			}

			/* AfeCtrlDacGain */
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlDacGain1 : NPHY_AfectrlDacGain2,
			              pi_nphy->nphy_txpwrindex[core].AfeCtrlDacGain);

			/* radio gains */
			wlc_phy_table_write_nphy(pi, 7, 1, (0x110 + core), 16,
			    &pi_nphy->nphy_txpwrindex[core].rad_gain);

			/* iqLoCaltbl bbmult
			 * bbmult for OFDM and BPHY are at offsets 87 and 95, resp.
			 */
			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ?
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 8) :
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 0));
			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

			wlc_phy_table_read_nphy(pi, 15, 1, 95, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ?
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 8) :
			         (pi_nphy->nphy_txpwrindex[core].bbmult << 0));
			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m1m2);

			if (restore_cals) {
				/* iqLoCaltbl a[01]/b[01] for both OFDM & BPHY */
				wlc_phy_table_write_nphy(pi, 15, 2, (80 + 2*core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);
				wlc_phy_table_write_nphy(pi, 15, 2, (88 + 2*core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);

				/* iqLoCaltbl diq[01] for both OFDM & BPHY */
				wlc_phy_table_write_nphy(pi, 15, 1, (85 + core), 16,
				    &pi_nphy->nphy_txpwrindex[core].locomp);
				wlc_phy_table_write_nphy(pi, 15, 1, (93 + core), 16,
				    (void *)&pi_nphy->nphy_txpwrindex[core].locomp);
			}

			/* restore txpwrctrl to whatever enable state it currently
			 * has.
			 */
			wlc_phy_txpwrctrl_enable_nphy(pi, pi->nphy_txpwrctrl);

			pi_nphy->nphy_txpwrindex[core].index_internal =
				pi_nphy->nphy_txpwrindex[core].index_internal_save;
		} else {
			/* override to desired power index */

			/* were we already forcing a different index?  if not,
			 * cache reg values per core to be available when power is
			 * restored to auto.
			 */
			if (pi_nphy->nphy_txpwrindex[core].index < 0) {
				/* AfeCtrlOverride */
				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride1,
					            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					            pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
					phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride2,
					            NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					            pi_nphy->nphy_txpwrindex[core].AfectrlOverride);
				} else {
					pi_nphy->nphy_txpwrindex[core].AfectrlOverride =
						phy_utils_read_phyreg(pi, NPHY_AfectrlOverride);
				}

				/* AfeCtrlDacGain */
				pi_nphy->nphy_txpwrindex[core].AfeCtrlDacGain =
				        phy_utils_read_phyreg(pi,
					(core == PHY_CORE_0) ? NPHY_AfectrlDacGain1 :
					NPHY_AfectrlDacGain2);

				/* radio gains */
				wlc_phy_table_read_nphy(pi, 7, 1, (0x110 + core), 16,
				   &pi_nphy->nphy_txpwrindex[core].rad_gain);

				/* iqLoCaltbl bbmult (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &tmpval);
				tmpval >>= ((core == PHY_CORE_0) ? 8 : 0);
				tmpval &= 0xff;
				pi_nphy->nphy_txpwrindex[core].bbmult = (uint8)tmpval;

				/* iqLoCaltbl a[01]/b[01] (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 2, (80 + 2*core), 16,
				   (void *)&pi_nphy->nphy_txpwrindex[core].iqcomp_a);

				/* iqLoCaltbl diq[01] (OFDM only, BPHY value should be same) */
				wlc_phy_table_read_nphy(pi, 15, 1, (85 + core), 16,
				   (void *)&pi_nphy->nphy_txpwrindex[core].locomp);

				pi_nphy->nphy_txpwrindex[core].index_internal_save =
					pi_nphy->nphy_txpwrindex[core].index_internal;
			}

			/* Want to disable HW power control for two reasons:
			 *   - if we're forcing TX power, we ought to shut off the
			 *     control loop so that it won't get confused by
			 *     estPwr values that are inconsistent with its
			 *     intended TX settings.  once TX power is restored to
			 *     auto behavior, we wouldn't want the control loop to
			 *     come up in some wacky state that would delay
			 *     reconvergence.
			 *   - PR 37955: Need to disable HW power control before we
			 *     can actually read table.
			 *
			 * However would be nice to support a debug feature that
			 * allows one antenna forced to a power index, while the
			 * other runs hw power control, so will only disable
			 * control for the purpose of the table reads, then
			 * restore to whatever enable state it had upon entry
			 * here.  Unfortunately, this means that when tx power
			 * index is unforced for a given antenna, the power
			 * control will resume from a diverged state.
			 */
			tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
			wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

			/* PR 41429: workaround for PR 38207
			 *         : force gated clocks on during txpwrctl
			 *           table reads for mimophy rev 1 (4321A1).
			 */
			if (NREV_IS(pi->pubpi.phy_rev, 1))
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

			/* Extract values from core[12]txpwrctl tables (TX gains,
			 * IQ comp and LO comp are sub tables within
			 * coreXtxpwrctl) currently the length of each sub_table
			 * is 128.
			 */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* tx gain is split itno rf and dig gain */
				/* RF gain is saved from index 192. dgain from index 320 */
				/* Format : From offset 192 - 319 : bit 30:0     - rfgain:
					bit 0:7	- pa
					bit 8:15 - pad
					bit 16:23 - pga
					bit 24:30 - gm
				From offset 320 - 447
					bit 31:28        - dac ctrl
					bit 27:20        - bbmult m value
					bit 19:10        - iqcomp a value
					bit 9:0          - iqcomp b value
				*/
				/* Read RF gain */
				wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
				   (tx_ind0 + txpwrindex), 32, &txgain);
				/* Read digital gain */
				wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
				   (iq_ind0+ txpwrindex), 32, &dgain);
				/* read rf pwr lut */
				wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
				   (rf_pwr_lut_ind0), 32, &rfpwr);

				dac_gain = ((dgain & 0xf0000000) >> 28);
				bbmult = ((dgain & 0xff00000) >> 20);
			} else {
				/* read tx gain table:
				 * 28:16 - 2055 gain;  31:16 - 2056 gain
				 * 13: 8 - 4321 DAC gain
				 *  7: 0 - BB mult)
				 */
				wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
				   (tx_ind0 + txpwrindex), 32, &txgain);

				if (NREV_GE(pi->pubpi.phy_rev, 3)) {
					rad_gain = (txgain >> 16) & ((1<<(32-16+1))-1);
				} else {
					rad_gain = (txgain >> 16) & ((1<<(28-16+1))-1);
				}
				dac_gain = (txgain >>  8) & ((1<<(13- 8+1))-1);
				bbmult   = (txgain >>  0) & ((1<<(7 - 0+1))-1);
			}
			/* apply tx gain components to various locations for
			 * overriding.
			 */

			/* DAC gain */
			if (NREV_GE(pi->pubpi.phy_rev, 3)) {
				phy_utils_mod_phyreg(pi, ((core == PHY_CORE_0) ?
				                          NPHY_AfectrlOverride1 :
					NPHY_AfectrlOverride2),
					NPHY_REV3_AfectrlOverride_dac_gain_MASK,
					NPHY_REV3_AfectrlOverride_dac_gain_MASK);
			} else {
				phy_utils_mod_phyreg(pi, NPHY_AfectrlOverride,
				        NPHY_AfectrlOverride_dac_gain_MASK,
				        NPHY_AfectrlOverride_dac_gain_MASK);
			}
			phy_utils_write_phyreg(pi, (core == PHY_CORE_0) ?
			              NPHY_AfectrlDacGain1 : NPHY_AfectrlDacGain2,
			              dac_gain);

			/* radio gain */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				uint16 alpf_gain;
				wlc_phy_table_read_nphy(pi, 7, 1, (0x116 + core), 16, &alpf_gain);
				pad_pa = (txgain & 0xffff);
				gm_pga = ((txgain & 0xffff0000) >> 16);
				rfpwr = (((rfpwr & 0x400) >> 10) << 8) | alpf_gain;
				wlc_phy_table_write_nphy(pi, 7, 1, (0x110 + core), 16, &pad_pa);
				wlc_phy_table_write_nphy(pi, 7, 1, (0x112 + core), 16, &gm_pga);
				wlc_phy_table_write_nphy(pi, 7, 1, (0x116 + core), 16, &rfpwr);
			} else {
				wlc_phy_table_write_nphy(pi, 7, 1, (0x110 + core), 16, &rad_gain);
			}

			/* bbmult, core 1 and 2 vals are packed into common reg,
			 * so need to do a read-modify-write.
			 * bbmult for OFDM and BPHY are at offsets 87 and 95, resp.
			 */
			wlc_phy_table_read_nphy(pi, 15, 1, 87, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));

			wlc_phy_table_write_nphy(pi, 15, 1, 87, 16, &m1m2);

			wlc_phy_table_read_nphy(pi, 15, 1, 95, 16, &m1m2);
			m1m2 &= ((core == PHY_CORE_0) ? 0x00ff : 0xff00);
			m1m2 |= ((core == PHY_CORE_0) ? (bbmult << 8) : (bbmult << 0));

			wlc_phy_table_write_nphy(pi, 15, 1, 95, 16, &m1m2);

			/* read IQ comp table, and copy to override
			 * 19:10 -- "a" coeff
			 *  9: 0 -- "b" coeff
			 * IQ comp for OFDM and BPHY are at offsets 80 and 88, resp.
			 */
			wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
			   (iq_ind0 + txpwrindex), 32, &iqcomp);
			iqcomp_a = (iqcomp >> 10) & ((1<<(19-10+1))-1);
			iqcomp_b = (iqcomp >>  0) & ((1<<(9 - 0+1))-1);

			if (restore_cals) {
				regval[0] = (uint16)iqcomp_a;
				regval[1] = (uint16)iqcomp_b;
				wlc_phy_table_write_nphy(pi, 15, 2, (80 + 2*core), 16, regval);
				wlc_phy_table_write_nphy(pi, 15, 2, (88 + 2*core), 16, regval);
			}

			/* read LO comp table, and copy to override
			 * 15: 8 -- I offset
			 *  7: 0 -- Q offset
			 * LO comp for OFDM and BPHY are at offsets 85 and 93, resp.
			 */
			wlc_phy_table_read_nphy(pi, txpwrctl_tbl, 1,
			   (lo_ind0 + txpwrindex), 32, &locomp);
			if (restore_cals) {
				wlc_phy_table_write_nphy(pi, 15, 1, (85 + core), 16, &locomp);

				/* For 4324B1 Apply Correction to digital LOFT Coeffs
				 * JIRA 43242-62
				 */
				if (pi_nphy->nphy_cck_digloft_war_en == TRUE) {
					loft_di = (locomp & 0xFF00) >> 8;
					loft_dq = (locomp & 0x00FF);
					/* LOFT OFFSET needs to be scaled according to IIR filter
					 * gain scaling
					 */
					if (CHIPID_4324X_EPA_FAMILY(pi))
						loftScl = (pi->sromi->bphy_sm_fix_opt == 1)? 1 : 0;
					else
						loftScl = 0;

					loft_di = (loft_di - (NPHY_BPHY_LOFT_OFFSET << loftScl))
							& 0xFF;
					loft_dq = (loft_dq - (NPHY_BPHY_LOFT_OFFSET << loftScl))
							& 0xFF;
					locomp = (loft_di << 8) | loft_dq;
				}

				wlc_phy_table_write_nphy(pi, 15, 1, (93 + core), 16, &locomp);
			}

			/* PR 41429: workaround for PR 38207
			 *         : force gated clocks off after txpwrctl
			 *           table reads for mimophy rev 1 (4321A1).
			 */
			if (NREV_IS(pi->pubpi.phy_rev, 1))
				wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

			/* NPHY_IPA : force loading RFPWR OFFSET */
			if (PHY_IPA(pi)) {
				wlc_phy_table_read_nphy(pi, (core == PHY_CORE_0 ?
					NPHY_TBL_ID_CORE1TXPWRCTL :
					NPHY_TBL_ID_CORE2TXPWRCTL), 1, 576 + txpwrindex, 32,
					&rfpwr_offset);

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					rfpwr_offset = rfpwr_offset & 0x1ff;
				}
				PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfValue,
				             (int16) rfpwr_offset);
				PHY_REG_MOD_CORE(pi, NPHY, core, PapdEnable, gainDacRfOverride, 1);
				PHY_CAL(("TxPwrindex %d : bbmult 0x%04x\t\t",
				           txpwrindex, m1m2));
				PHY_CAL(("PAPD offset for core %d : 0x%04x %d\n", core,
				           (int16) rfpwr_offset, (int16) rfpwr_offset));
			}

			/* pi_nphy->nphy_txpwrindex[core].index_internal = txpwrindex; */

			wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);
		}

		/* update the per-core state of power index override */
		pi_nphy->nphy_txpwrindex[core].index = txpwrindex;
	}

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

#ifndef WLC_DISABLE_ACI
/** reset both aci and/or noise states, hardware and software */
void
wlc_phy_aci_noise_reset_nphy(phy_info_t *pi, uint channel, bool clear_aci_state,
	bool clear_noise_state, bool disassoc)
{
	bool suspend;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if ((pi->interf->curr_home_channel == (uint8) channel) &&
			(disassoc == FALSE)) {
			/* same channel, not a disassoc, do not reset */
			PHY_ACI(("Not a disassoc! and CurCh = HomeCh = %d,"
				" so do not reset aci/noise state\n",
				pi->interf->curr_home_channel));
			return;
		}

		PHY_ACI(("%s: reset aci state = %d,"
			" reset noise state = %d, disassoc = %d, sp = %d\n",
			__FUNCTION__, clear_aci_state, clear_noise_state,
			disassoc, SCAN_RM_IN_PROGRESS(pi)));

		suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);

		if (!suspend) {
			/* suspend mac */
			wlapi_suspend_mac_and_wait(pi->sh->physhim);
		}

		if (clear_aci_state) {
			wlc_phy_acimode_reset_nphy(pi);
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				pi->do_acimode_reset = TRUE;
			}
		}

		if (clear_noise_state) {
			wlc_phy_noisemode_reset_nphy(pi);

			/* flag to clear noisemode reset state is
			 * valid only when chsp is changed and no
			 * scans are in prog and home chspecs are
			 * in sync.
			 * If not handled properly it will have
			 * corrupted reset vals in lieu of init
			 * vals.
			 */
			pi->do_noisemode_reset = TRUE;
		}

		if (!SCAN_RM_IN_PROGRESS(pi))
			pi->interf->curr_home_channel = (uint8) channel;

#if defined(WLSRVSDB) && !defined(WLC_DISABLE_ACI)
		if (disassoc && pi->srvsdb_state->srvsdb_active) {
			if (pi->srvsdb_state->sr_vsdb_channels[0] ==
				pi->interf->curr_home_channel) {
				pi->srvsdb_state->acimode_noisemode_reset_done[0] = FALSE;
			} else if (pi->srvsdb_state->sr_vsdb_channels[1] ==
				pi->interf->curr_home_channel) {
				pi->srvsdb_state->acimode_noisemode_reset_done[1] = FALSE;
			}
		}
#endif // endif

		/* unsuspend mac */
		if (!suspend) {
			wlapi_enable_mac(pi->sh->physhim);
		}

	}
}

void
wlc_phy_noisemode_upd_nphy(phy_info_t *pi)
{
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (pi->interf->scanroamtimer != 0) {
		/* moving averages not updated, yet! */
		goto exit;
	}

	if (ASSOC_INPROG_PHY(pi) || PUB_NOT_ASSOC(pi)) {
		/* not associated */
		wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
			pi->interf->noise.nphy_noise_noassoc_enter_th,
			pi->interf->noise.nphy_noise_noassoc_glitch_th_up,
			pi->interf->noise.nphy_noise_noassoc_glitch_th_dn);
	} else {
		/* associated */
		if ((pi->sh->now % NPHY_NOISE_CHECK_PERIOD) == 0) {
			wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
				pi->interf->noise.nphy_noise_assoc_enter_th,
				pi->interf->noise.nphy_noise_assoc_glitch_th_up,
				pi->interf->noise.nphy_noise_assoc_glitch_th_dn);
		}

	}

	/* print glitch based noiseCal stats */
	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_ACI(("\n wlc_noise_reduction: aci ma is %d,\n"
				" ofdm_ma = %d, badplcp_ma = %d,\n"
				" crsminpwr = 0x%x, crsminpwr index = %d,\n"
				" init gain = 0x%x, channel is %d\n",
				pi->interf->aci.glitch_ma,
				pi->interf->noise.ofdm_glitch_ma,
				pi->interf->badplcp_ma, pi->interf->crsminpwru0,
				pi->interf->crsminpwr_index,
				pi->interf->init_gainb_core1, CHSPEC_CHANNEL(pi->radio_chanspec)));
		} else {
			PHY_ACI(("wlc_noise_reduction:  aci ma is %d,"
				" ofdm_ma = %d, badplcp_ma = %d,"
				" crsminpwr = 0x%x, crsminpwr index = %d,"
				" init gain = 0x%x, channel is %d\n",
				pi->interf->aci.glitch_ma,
				pi->interf->noise.ofdm_glitch_ma,
				pi->interf->badplcp_ma, pi->interf->crsminpwr0,
				pi->interf->crsminpwr_index,
				pi->interf->init_gain_core1, CHSPEC_CHANNEL(pi->radio_chanspec)));
		}
	}

exit:
	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

void
wlc_phy_aci_noise_upd_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 noise_assoc_rx_glitch_badplcp_enter_th;
	uint16 noise_noassoc_enter_th;
	uint16 noise_assoc_enter_th;
	bool suspend;

#ifdef WLSRVSDB
	uint8 aci_check_period = NPHY_ACI_CHECK_PERIOD;

	if (pi->srvsdb_state->srvsdb_active) {
		aci_check_period = 2 * NPHY_ACI_CHECK_PERIOD;
	}
#endif // endif

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		phy_utils_phyreg_enter(pi);
	}
	/* override bt priority */
	wlc_btcx_override_enable(pi);

	/* Updating home channel before going into aci scan */
	pi->interf->curr_home_channel = CHSPEC_CHANNEL(pi->radio_chanspec);

	noise_assoc_enter_th = pi->interf->noise.nphy_noise_assoc_enter_th;
	noise_noassoc_enter_th = pi->interf->noise.nphy_noise_noassoc_enter_th;
	noise_assoc_rx_glitch_badplcp_enter_th =
		pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th;

	if (pi->interf->scanroamtimer != 0) {
		goto end;
	}

#if defined(WLTEST) || defined(DBG_PHY_IOV)
	if ((ASSOC_INPROG_PHY(pi) || PUB_NOT_ASSOC(pi)) && (!pi->aci_nams))
#else
	if (ASSOC_INPROG_PHY(pi) || PUB_NOT_ASSOC(pi))
#endif // endif
	{
		/* not associated.  check for noise inband */
		wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
			noise_noassoc_enter_th,
			pi->interf->noise.nphy_noise_noassoc_glitch_th_up,
			pi->interf->noise.nphy_noise_noassoc_glitch_th_dn);
	} else {
		/* currently associated */
		if (!(pi->aci_state & ACI_ACTIVE)) {
			/* not in ACI mitigation mode */
#ifdef WLSRVSDB
			if ((pi->sh->now - pi->last_aci_call) >= aci_check_period) {
				pi->last_aci_call = pi->sh->now;
#else
			if (pi->sh->now % NPHY_ACI_CHECK_PERIOD == 0) {
#endif // endif
				PHY_ACI(("Interf Mode 4, pi->interf->aci.glitch_ma = %d,"
					" pi->interf->badplcp_ma = %d, sum = %d,"
					" crs_min_pwr = u 0x%x, l 0x%x, m 0x%x\n",
					pi->interf->aci.glitch_ma, pi->interf->badplcp_ma,
					pi->interf->aci.glitch_ma + pi->interf->badplcp_ma,
					phy_utils_read_phyreg(pi, NPHY_crsminpoweru0),
						phy_utils_read_phyreg(pi, NPHY_crsminpowerl0),
					phy_utils_read_phyreg(pi, NPHY_crsminpower0)));
				if ((pi->interf->aci.glitch_ma + pi->interf->badplcp_ma) >=
					noise_assoc_rx_glitch_badplcp_enter_th) {
					/* glitch count high, check aci */
					wlc_phy_acimode_upd_nphy(pi);
				} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					uint16 clip_stats[8];
					wlc_phy_rx_clipiq_est_nphy(pi, 32, 2, 0, clip_stats);
					if (((clip_stats[2] + clip_stats[3]) >
						(clip_stats[0] + clip_stats[1] + W3_NB_THRESH)) ||
						((clip_stats[6] + clip_stats[7]) >
						(clip_stats[4] + clip_stats[5] + W3_NB_THRESH))) {
						pi_nphy->clip_counts++;
					} else {
						pi_nphy->clip_counts = 0;
					}
					if (pi_nphy->clip_counts > W3_NB_CNT_THRESH) {
						wlc_phy_acimode_upd_nphy(pi);
						pi_nphy->clip_counts = 0;
					}
				}
			}

			if (pi->interf->aci.detect_total == 0) {
				/* aci scan didn't indicate aci present */
				/* so, check for excessive crs glitch */

				wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
					noise_assoc_enter_th,
					pi->interf->noise.nphy_noise_assoc_glitch_th_up,
					pi->interf->noise.nphy_noise_assoc_glitch_th_dn);

			} else {
				/* ACI mitigation just occurred. reset state */
				pi->interf->noise.noise_glitch_high_detect_total = 0;
				pi->interf->noise.noise_glitch_low_detect_total = 0;
			}
		} else {
			/* already active in ACI mitigation mode, check to get out */
#ifdef WLSRVSDB
			if ((pi->sh->now - pi->last_aci_check_time) >= pi->aci_exit_check_period) {
				pi->last_aci_check_time = pi->sh->now;
#else
			if (((pi->sh->now - pi->aci_start_time)
				% pi->aci_exit_check_period) == 0) {
#endif // endif
				wlc_phy_acimode_upd_nphy(pi);
			}

			if (pi->interf->aci.detect_total >= 0) {
				/* in ACI mitigation, done transitioning,
				 * check for inband noise
				 */
				wlc_phy_noisemode_glitch_chk_adj_nphy(pi,
					noise_assoc_enter_th,
					pi->interf->noise.nphy_noise_assoc_aci_glitch_th_up,
					pi->interf->noise.nphy_noise_assoc_aci_glitch_th_dn);
			}
		} /* already in mitigation mode, check to exit */
	} /* associated */
end:
	/* remove override */
	wlc_phy_btcx_override_disable(pi);
	/* unsuspend mac */
	if (!suspend) {
		phy_utils_phyreg_exit(pi);
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_noisemode_glitch_chk_adj_nphy(phy_info_t *pi, uint16 noise_enter_th,
	uint16 noise_glitch_th_up, uint16 noise_glitch_th_dn)
{
#ifdef BPHY_DESENSE
	if (((pi->interf->noise.ofdm_glitch_ma + pi->interf->noise.ofdm_badplcp_ma) >
		noise_enter_th)	||
		((pi->interf->noise.bphy_glitch_ma + pi->interf->noise.bphy_badplcp_ma) >
		BPHY_DESENSE_NOISE_ENTER_TH))
#else
	if ((pi->interf->noise.ofdm_glitch_ma + pi->interf->noise.ofdm_badplcp_ma) >
		noise_enter_th)
#endif // endif
	{
		/* glitch count is high, could be due to inband noise */
		pi->interf->noise.noise_glitch_high_detect_total++;
		pi->interf->noise.noise_glitch_low_detect_total = 0;
	} else {
		/* glitch count not high */
		pi->interf->noise.noise_glitch_high_detect_total = 0;
		pi->interf->noise.noise_glitch_low_detect_total++;
	}
	/* glitch stats */
	PHY_CAL(("ofdm %d %d | bphy %d %d\n",
		pi->interf->noise.ofdm_glitch_ma, pi->interf->noise.ofdm_badplcp_ma,
		pi->interf->noise.bphy_glitch_ma, pi->interf->noise.bphy_badplcp_ma));

	if (pi->interf->noise.noise_glitch_high_detect_total >=
		noise_glitch_th_up) {

		uint8 raise = 0;
		/* raise
		 * 1	:  apply ofdm desense and remove bphy desense
		 * 2	:  apply bphy desense and remove ofdm desense
		 * 3	:  apply both ofdm and bphy desense
		 * 0	: remove both ofdm and bphy desense
		 */

		/* we have more than noise_glitch_th_up ofdm
		 * glitches in a row. so, let's try raising the
		 * inband noise immunity
		 */

		if ((pi->interf->noise.ofdm_glitch_ma + pi->interf->noise.ofdm_badplcp_ma) >
			noise_enter_th) {
			raise |= 1;
		}
#ifdef BPHY_DESENSE
		if ((pi->interf->noise.bphy_glitch_ma + pi->interf->noise.bphy_badplcp_ma) >
			BPHY_DESENSE_NOISE_ENTER_TH) {
			raise |= 2;
		}
#endif // endif

		wlc_phy_noisemode_set_nphy(pi, raise);

		if (pi->interf->noise.noise_glitch_high_detect_total)
			pi->interf->noise.noise_glitch_high_detect_total = 0;
	} else {
		/* check to see if we can lower noise immunity */
		if (pi->interf->noise.noise_glitch_low_detect_total >=
			noise_glitch_th_dn) {

			/* we have more than noise_glitch_th_dn
			 * non detects in a row.  try lowering noise threshold
			 */
			wlc_phy_noisemode_set_nphy(pi, 0);

			if (pi->interf->noise.noise_glitch_low_detect_total)
				pi->interf->noise.noise_glitch_low_detect_total = 0;
		}
	}

}
#endif /* Compiling out ACI code for 4324 */

static void
wlc_phy_aci_noise_store_values_nphy(phy_info_t *pi)
{
	bool suspend;
#ifdef NOISE_CAL_LCNXNPHY
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);
#endif // endif
	if (pi->phy_init_por && NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
		goto force_save;

	/* return if scan is in progress */
	if (SCAN_RM_IN_PROGRESS(pi) &&
		(NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
		NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))) {
			return;
	}

force_save:

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* store off orig values for aci/noise mitigation */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->init_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
			pi->interf->init_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
			pi->interf->init_gain_codeb_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			pi->interf->init_gain_codeb_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
			pi->interf->crsminpwrthld_20L_base =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
			/* save lnaX_2g gains */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 8, 0x8, 8,
					pi->interf->lna1_2g_stored_core0);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 8, 0x10, 8,
					pi->interf->lna2_2g_stored_core0);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 8, 0x8, 8,
					pi->interf->lna1_2g_stored_core1);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 8, 0x10, 8,
					pi->interf->lna2_2g_stored_core1);
			}
#ifdef NOISE_CAL_LCNXNPHY
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
				ptrnoisecal->nphy_biq1_gain1_Base =
				        (uint16) ((phy_utils_read_phyreg(pi,
					NPHY_Core1InitGainCodeB2057)) >>
					NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
				ptrnoisecal->nphy_biq1_gain2_Base =
				        (uint16) ((phy_utils_read_phyreg(pi,
					NPHY_Core2InitGainCodeB2057)) >>
					NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
				ptrnoisecal->nphy_biq0_gain1_Base =
				        (uint16) (((phy_utils_read_phyreg(pi,
					NPHY_Core1InitGainCodeB2057)) & 0xf0) >> 4);
				ptrnoisecal->nphy_biq0_gain2_Base =
				        (uint16) (((phy_utils_read_phyreg(pi,
					NPHY_Core2InitGainCodeB2057)) & 0xf0) >> 4);
				ptrnoisecal->nphy_nvar_baseline_offset0_Base =
					(int8)(phy_utils_read_phyreg(pi,
				                                     NPHY_gainAdjNoiseVarOffset) >>
					NPHY_gainAdjNoiseVarOffset_gainAdjOffset0_SHIFT);
				ptrnoisecal->nphy_nvar_baseline_offset1_Base =
					(int8)(phy_utils_read_phyreg(pi,
				                                     NPHY_gainAdjNoiseVarOffset) >>
					NPHY_gainAdjNoiseVarOffset_gainAdjOffset1_SHIFT);

				if (CHIPID(pi->sh->chip) == BCM43242_CHIP_ID) {
					if (CHSPEC_IS20(pi->radio_chanspec)) {
						ptrnoisecal->crsminpwrthld_20L_Base[0] = 0x46;
						ptrnoisecal->crsminpwrthld_20U_Base[0] = 0x46;
						ptrnoisecal->crsminpwrthld_20L_Base[1] = 0x46;
						ptrnoisecal->crsminpwrthld_20U_Base[1] = 0x46;
					} else {
						ptrnoisecal->crsminpwrthld_20L_Base[0] = 0x40;
						ptrnoisecal->crsminpwrthld_20U_Base[0] = 0x40;
						ptrnoisecal->crsminpwrthld_20L_Base[1] = 0x40;
						ptrnoisecal->crsminpwrthld_20U_Base[1] = 0x40;
					}
				} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				/* Program baseline crsminpwr values which will be used in Noise Cal
				 * to cap / limit minpwr delta change to +/-6db ie. minpwr delta can
				 * have max variation of +/- 16 ticks from baseline programmed below
				 */
					uint8 i = 0;
					for (i = 0; i < 2; i++) {
						ptrnoisecal->crsminpwrthld_20L_Base[i] =
							(CHSPEC_IS2G(pi->radio_chanspec) ?
							CRSMINPWR_BASELINE_4324x_2G:
							CRSMINPWR_BASELINE_4324x_5G);
						ptrnoisecal->crsminpwrthld_20U_Base[i] =
							(CHSPEC_IS2G(pi->radio_chanspec) ?
							CRSMINPWR_BASELINE_4324x_2G:
							CRSMINPWR_BASELINE_4324x_5G);
					}
				} else {
					ptrnoisecal->crsminpwrthld_20L_Base[0] = (uint16)
					        (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) &
					         0xff);
					ptrnoisecal->crsminpwrthld_20U_Base[0] = (uint16)
					        (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) &
					         0xff);
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
						ptrnoisecal->crsminpwrthld_20L_Base[1] = (uint16)
						        (phy_utils_read_phyreg(pi,
						                 NPHY_crsminpowerl0_core1) & 0xff);
						ptrnoisecal->crsminpwrthld_20U_Base[1] = (uint16)
						        (phy_utils_read_phyreg(pi,
						                 NPHY_crsminpoweru0_core1) & 0xff);
					}
				}

				/* Read noise variance offset table */
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_NOISEVAR, 26,
				NPHY_RATE_BASED_NV_OFFSET_START, 32, &ptrnoisecal->nv_offset[0]);
			}
#endif /* NOISE_CAL_LCNXNPHY */
#ifndef WLC_DISABLE_ACI
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (pi->aci_state & ACI_ACTIVE) {
					pi->interf->max_hpvga_acion_2G =
					(pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

				} else {
					pi->interf->max_hpvga_acioff_2G =
					(pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				}
			} else {
				pi->interf->max_hpvga_acioff_5G =
					(pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
			}
#endif /* Compiling out ACI code for 4324 */
		} else {
			pi->interf->init_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056);
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				if (pi->aci_state & ACI_ACTIVE) {
					pi->interf->max_hpvga_acion_2G =
						pi->interf->init_gain_code_core1_stored >> 12;
				} else {
					pi->interf->max_hpvga_acioff_2G =
						pi->interf->init_gain_code_core1_stored >> 12;
				}
			} else {
				pi->interf->max_hpvga_acioff_5G =
					pi->interf->init_gain_code_core1_stored >> 12;
			}

			pi->interf->init_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056);
		}

#ifndef WLC_DISABLE_ACI
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf->crsminpwrthld_40_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpower0) & 0xff);
		}
		pi->interf->crsminpwrthld_20L_stored =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf->crsminpwrthld_20U_stored =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			pi->interf->crsminpwrthld_20L_stored_core1 =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0_core1) &
			                  0xff);
			pi->interf->crsminpwrthld_20U_stored_core1 =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1) &
			                  0xff);
		}
#ifdef BPHY_DESENSE
		pi->interf->bphy_crsminpwrthld_stored =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0) & 0xff);
#endif // endif

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106, 16,
			&(pi->interf->init_gain_table_stored[0]));

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->clip1_hi_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeA2057);
			pi->interf->clip1_hi_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeA2057);
			pi->interf->clip1_hi_gain_codeb_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeB2057);
			pi->interf->clip1_hi_gain_codeb_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeB2057);
		} else {
			pi->interf->clip1_hi_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeA2056);
			pi->interf->clip1_hi_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeA2056);
		}

		pi->interf->nb_clip_thresh_core1_stored =
			phy_utils_read_phyreg(pi, NPHY_Core1nbClipThreshold);
		pi->interf->nb_clip_thresh_core2_stored =
			phy_utils_read_phyreg(pi, NPHY_Core2nbClipThreshold);

		wlc_phy_table_read_nphy(pi, 4, 4, 0x10, 16,
			pi->interf->init_ofdmlna2gainchange_stored);
		wlc_phy_table_read_nphy(pi, 4, 4, 0x50, 16,
			pi->interf->init_ccklna2gainchange_stored);

		/* clipLO gain */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->clip1_lo_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeA2057);
			pi->interf->clip1_lo_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeA2057);
			pi->interf->clip1_lo_gain_codeb_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeB2057);
			pi->interf->clip1_lo_gain_codeb_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeB2057);
		} else {
			pi->interf->clip1_lo_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeA2056);
			pi->interf->clip1_lo_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeA2056);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->w1_clip_thresh_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1clipwbThreshold2057);
			pi->interf->w1_clip_thresh_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2clipwbThreshold2057);
		} else {
			pi->interf->w1_clip_thresh_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1clipwbThreshold);
			pi->interf->w1_clip_thresh_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2clipwbThreshold);
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* Do nothing as of now */
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->radio_2057_core1_rssi_nb_gc_stored =
				phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE0) & 0x60;
			pi->interf->radio_2057_core2_rssi_nb_gc_stored =
				phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE1) & 0x60;
			pi->interf->radio_2057_core1_rssi_wb1a_gc_stored =
				phy_utils_read_radioreg(pi,
			                 RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0xc;
			pi->interf->radio_2057_core2_rssi_wb1a_gc_stored =
				phy_utils_read_radioreg(pi,
			                 RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0xc;
			pi->interf->radio_2057_core1_rssi_wb1g_gc_stored =
				phy_utils_read_radioreg(pi,
			                 RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0x3;
			pi->interf->radio_2057_core2_rssi_wb1g_gc_stored =
				phy_utils_read_radioreg(pi,
			                 RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0x3;
			pi->interf->radio_2057_core1_rssi_wb2_gc_stored =
				phy_utils_read_radioreg(pi, RADIO_2057_W2_MASTER_CORE0) & 0xc0;
			pi->interf->radio_2057_core2_rssi_wb2_gc_stored =
				phy_utils_read_radioreg(pi, RADIO_2057_W2_MASTER_CORE1) & 0xc0;
		} else {
			pi->interf->radio_2056_core1_rssi_gain_stored =
				phy_utils_read_radioreg(pi,
			                 (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0));
			pi->interf->radio_2056_core2_rssi_gain_stored =
				phy_utils_read_radioreg(pi,
			                 (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1));
		}
		if (!(NREV_GE(pi->pubpi.phy_rev, 7) &&
			NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV))) {
			pi->interf->energy_drop_timeout_len_stored =
				phy_utils_read_phyreg(pi, NPHY_energydroptimeoutLen);
		}

		pi->interf->ed_crs40_assertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs40AssertThresh0);
		pi->interf->ed_crs40_assertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs40AssertThresh1);
		pi->interf->ed_crs40_deassertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs40DeassertThresh0);
		pi->interf->ed_crs40_deassertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs40DeassertThresh1);
		pi->interf->ed_crs20L_assertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20LAssertThresh0);
		pi->interf->ed_crs20L_assertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20LAssertThresh1);
		pi->interf->ed_crs20L_deassertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20LDeassertThresh0);
		pi->interf->ed_crs20L_deassertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20LDeassertThresh1);

		pi->interf->ed_crs20U_assertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20UAssertThresh0);
		pi->interf->ed_crs20U_assertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20UAssertThresh1);
		pi->interf->ed_crs20U_deassertthld0_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20UDeassertThresh0);
		pi->interf->ed_crs20U_deassertthld1_stored=
			phy_utils_read_phyreg(pi, NPHY_ed_crs20UDeassertThresh1);

#endif /* Compiling out ACI code for 4324 */
	} else {
		pi->interf->aci.nphy.radio_2055_core1_rxrf_spc1 =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1);
		pi->interf->aci.nphy.radio_2055_core2_rxrf_spc1 =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1);

		pi->interf->aci.nphy.gain_boost = pi->nphy_gain_boost;

		pi->interf->aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
		pi->interf->aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);

		pi->interf->aci.nphy.overrideDigiGain1 =
			phy_utils_read_phyreg(pi, NPHY_overrideDigiGain1);
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			pi->interf->aci.nphy.bphy_peak_energy_lo =
				phy_utils_read_phyreg(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO));
		}

		pi->interf->aci.nphy.init_gain_code_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1InitGainCode);
		pi->interf->aci.nphy.init_gain_code_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2InitGainCode);
		wlc_phy_table_read_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
			pi->interf->aci.nphy.init_gain_table);

		pi->interf->aci.nphy.clip1_hi_gain_code_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1Clip1HiGainCode);
		pi->interf->aci.nphy.clip1_hi_gain_code_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2Clip1HiGainCode);

		pi->interf->aci.nphy.clip1_md_gain_code_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1Clip1MdGainCode);
		pi->interf->aci.nphy.clip1_md_gain_code_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2Clip1MdGainCode);

		pi->interf->aci.nphy.clip1_lo_gain_code_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1Clip1LoGainCode);
		pi->interf->aci.nphy.clip1_lo_gain_code_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2Clip1LoGainCode);

		pi->interf->aci.nphy.nb_clip_thresh_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1nbClipThreshold);
		pi->interf->aci.nphy.nb_clip_thresh_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2nbClipThreshold);

		/* Adjust W1 Clip thresh based on gainctrl changes */
		pi->interf->aci.nphy.w1_clip_thresh_core1 =
			phy_utils_read_phyreg(pi, NPHY_Core1clipwbThreshold);
		pi->interf->aci.nphy.w1_clip_thresh_core2 =
			phy_utils_read_phyreg(pi, NPHY_Core2clipwbThreshold);

		pi->interf->aci.nphy.cck_compute_gain_info_core1 =
			phy_utils_read_phyreg(pi,  NPHY_Core1cckcomputeGainInfo);
		pi->interf->aci.nphy.cck_compute_gain_info_core2 =
			phy_utils_read_phyreg(pi,  NPHY_Core2cckcomputeGainInfo);

		pi->interf->aci.nphy.energy_drop_timeout_len =
			phy_utils_read_phyreg(pi, NPHY_energydroptimeoutLen);

		pi->interf->aci.nphy.crs_threshold2u =
			phy_utils_read_phyreg(pi, NPHY_crsThreshold2u);
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

#ifndef WLC_DISABLE_ACI
void
wlc_phy_noisemode_reset_nphy(phy_info_t *pi)
{
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (NREV_GE(pi->pubpi.phy_rev, 16) ||
	    (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5))) {

		/* software reset */
		pi->interf->noise.newgain_initgain = pi->interf->init_gain_code_core1_stored;
		pi->interf->noise.newgain_rfseq = pi->interf->init_gain_table_stored[0];
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->noise.newgainb_initgain =
				pi->interf->init_gain_codeb_core1_stored;
		}
		pi->interf->noise.changeinitgain = FALSE;

		pi->interf->noise.noise_glitch_low_detect_total = 0;
		pi->interf->noise.noise_glitch_high_detect_total = 0;

		/* set base crsminpwr table index for interference mitigation */
		pi->interf->crsminpwr_index = 0;
		pi->interf->crsminpwr_index_core1 = 0;

		pi->interf->crsminpwr_index_aci_on = 0;
		pi->interf->crsminpwr_index_aci_off = 0;

		pi->interf->noise.nphy_noise_noassoc_glitch_th_up =
			NPHY_NOISE_NOASSOC_GLITCH_TH_UP;
		pi->interf->noise.nphy_noise_noassoc_glitch_th_dn =
			NPHY_NOISE_NOASSOC_GLITCH_TH_DN;
		pi->interf->noise.nphy_noise_assoc_glitch_th_up =
			NPHY_NOISE_ASSOC_GLITCH_TH_UP;
		pi->interf->noise.nphy_noise_assoc_glitch_th_dn =
			NPHY_NOISE_ASSOC_GLITCH_TH_DN;
		pi->interf->noise.nphy_noise_assoc_aci_glitch_th_up =
			NPHY_NOISE_ASSOC_ACI_GLITCH_TH_UP;
		pi->interf->noise.nphy_noise_assoc_aci_glitch_th_dn =
			NPHY_NOISE_ASSOC_ACI_GLITCH_TH_DN;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				pi->interf->noise.nphy_noise_assoc_enter_th =
					NPHY_NOISE_ASSOC_ENTER_TH_REV19;
				pi->interf->noise.nphy_noise_noassoc_enter_th =
					NPHY_NOISE_NOASSOC_ENTER_TH_REV19;
			} else {
				pi->interf->noise.nphy_noise_assoc_enter_th =
					NPHY_NOISE_ASSOC_ENTER_TH_REV7;
				pi->interf->noise.nphy_noise_noassoc_enter_th =
					NPHY_NOISE_NOASSOC_ENTER_TH_REV7;
			}
			if ((NREV_IS(pi->pubpi.phy_rev, 16)) || (NREV_IS(pi->pubpi.phy_rev, 18))) {
				pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV16;
			} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV19;
			} else if (IS_ELNA_BRD && (CHIP_4324_B1(pi) ||
				CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
				pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_ELNA;
			} else {
				pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
					NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH_REV7;
			}
		} else {
			pi->interf->noise.nphy_noise_assoc_enter_th =
				NPHY_NOISE_ASSOC_ENTER_TH;
			pi->interf->noise.nphy_noise_noassoc_enter_th =
				NPHY_NOISE_NOASSOC_ENTER_TH;
			pi->interf->noise.nphy_noise_assoc_rx_glitch_badplcp_enter_th =
				NPHY_NOISE_ASSOC_RX_GLITCH_BADPLCP_ENTER_TH;
		}
		pi->interf->noise.nphy_noise_noassoc_crsidx_incr =
			NPHY_NOISE_NOASSOC_CRSIDX_INCR;
		pi->interf->noise.nphy_noise_assoc_crsidx_incr =
			NPHY_NOISE_ASSOC_CRSIDX_INCR;
		pi->interf->noise.nphy_noise_crsidx_decr =
			NPHY_NOISE_CRSIDX_DECR;
#ifdef BPHY_DESENSE
		pi->interf->noise.nphy_bphynoise_crsidx_incr =
			BPHY_DESENSE_NOISE_CRSIDX_INCR;
		pi->interf->noise.nphy_bphynoise_crsidx_decr =
			BPHY_DESENSE_NOISE_CRSIDX_DECR;
#endif // endif

		/* aci and noise state will be reset here */
		if (CHIPID(pi->sh->chip) != BCM43237_CHIP_ID)
			wlc_phy_aci_noise_shared_reset_nphy(pi);

	} else if ((NREV_GE(pi->pubpi.phy_rev, 6) && NREV_LE(pi->pubpi.phy_rev, 15))) {

		pi->interf->noise.bphy_thres.desense_hi_step = PHY_OFDM_BPHY_CRSIDX_INCR_HI;
		pi->interf->noise.bphy_thres.desense_lo_step = PHY_OFDM_BPHY_CRSIDX_INCR_LO;
		pi->interf->noise.bphy_thres.undesense_step = PHY_OFDM_BPHY_CRSIDX_DECR;
		pi->interf->noise.bphy_thres.undesense_wait = PHY_NOISE_ASSOC_UNDESENSE_WAIT;
		pi->interf->noise.bphy_thres.undesense_window = PHY_NOISE_ASSOC_UNDESENSE_WINDOW;
		pi->interf->noise.bphy_thres.high_detect_thresh = PHY_NOISE_HIGH_DETECT_TH;
		pi->interf->noise.bphy_thres.glitch_badplcp_high_th = PHY_BPHY_NOISE_ASSOC_HIGH_TH;
		pi->interf->noise.bphy_thres.glitch_badplcp_low_th = PHY_BPHY_NOISE_ASSOC_LOW_TH;

		pi->interf->noise.ofdm_thres.desense_hi_step = PHY_OFDM_BPHY_CRSIDX_INCR_HI;
		pi->interf->noise.ofdm_thres.desense_lo_step = PHY_OFDM_BPHY_CRSIDX_INCR_LO;
		pi->interf->noise.ofdm_thres.undesense_step = PHY_OFDM_BPHY_CRSIDX_DECR;
		pi->interf->noise.ofdm_thres.undesense_wait = PHY_NOISE_ASSOC_UNDESENSE_WAIT;
		pi->interf->noise.ofdm_thres.undesense_window = PHY_NOISE_ASSOC_UNDESENSE_WINDOW;
		pi->interf->noise.ofdm_thres.high_detect_thresh = PHY_NOISE_HIGH_DETECT_TH;
		if (PUB_NOT_ASSOC(pi)) {
			pi->interf->noise.ofdm_thres.glitch_badplcp_high_th =
				PHY_OFDM_NOISE_NOASSOC_HIGH_TH;
			pi->interf->noise.ofdm_thres.glitch_badplcp_low_th =
				PHY_OFDM_NOISE_NOASSOC_LOW_TH;
		} else {
			pi->interf->noise.ofdm_thres.glitch_badplcp_high_th =
				PHY_OFDM_NOISE_ASSOC_HIGH_TH;
			pi->interf->noise.ofdm_thres.glitch_badplcp_low_th =
				PHY_OFDM_NOISE_ASSOC_LOW_TH;
		}

		pi->interf->noise.ofdm_desense = 0;
		pi->interf->noise.bphy_desense = 0;
		wlc_phy_bphy_ofdm_noise_hw_set_nphy(pi);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, pi->pubpi.phy_corenum, 0x106, 16,
			&(pi->interf->noise.save_initgain_rfseq[0]));
	}

	if ((NREV_GE(pi->pubpi.phy_rev, 6) && NREV_LE(pi->pubpi.phy_rev, 6))) {
		pi->interf->bphy_desense_lut = NPHY_bphy_desense_lut_rev3to6;
		pi->interf->bphy_desense_lut_size = sizeof(NPHY_bphy_desense_lut_rev3to6)/
			sizeof(bphy_desense_info_t);
		pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV3TO6;

		pi->interf->ofdm_desense_lut = NPHY_ofdm_desense_lut_rev3to6;
		pi->interf->ofdm_desense_lut_size = sizeof(NPHY_ofdm_desense_lut_rev3to6)/
			sizeof(uint16);
		pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV3TO6;

	} else if ((NREV_GE(pi->pubpi.phy_rev, 7) && NREV_LE(pi->pubpi.phy_rev, 15))) {
		pi->interf->bphy_desense_lut = NPHY_bphy_desense_aci_off_lut_rev7to15;
		pi->interf->bphy_desense_lut_size =
			sizeof(NPHY_bphy_desense_aci_off_lut_rev7to15)/
			sizeof(bphy_desense_info_t);
		pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV7TO15;
		pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV7TO15;
	}

	pi->interf->store_values = FALSE;

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/** noise mitigation mode, hardware and software change */
static void
wlc_phy_noisemode_set_nphy(phy_info_t *pi, uint8 raise)
{
	/* update noise stats */
	wlc_phy_noise_adj_thresholds_nphy(pi, raise);

	/* apply noise stats */
	wlc_phy_aci_noise_shared_hw_set_nphy(pi, FALSE, FALSE);

	/* update s/w state */
	wlc_phy_noise_sw_set_nphy(pi);

	/* print noiseCal stats */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		PHY_ACI(("\n wlc_phy_noisemode_set_nphy: raise = %d\n"
			" crsminpwr[C0] = 0x%x, crsminpwr[C1] = 0x%x\n"
			" crsminpwridx[C0] = %d, crsminpwridx[C1] = %d\n"
			" init gain = 0x%x\n", raise, pi->interf->crsminpwru0,
			pi->interf->crsminpwru0_core1, pi->interf->crsminpwr_index,
			pi->interf->crsminpwr_index_core1, pi->interf->init_gainb_core1));
		} else {
		PHY_ACI(("wlc_phy_noisemode_set_nphy: raise = %d,"
			" crsminpwr = 0x%x, crsminpwr index = %d,"
			" init gain = 0x%x\n", raise, pi->interf->crsminpwru0,
			pi->interf->crsminpwr_index,
			pi->interf->init_gain_core1));
		}
	} else {
		PHY_ACI(("wlc_phy_noisemode_set_nphy: raise = %d,"
			" crsminpwr = 0x%x, crsminpwr index = %d,"
			" init gain = 0x%x\n", raise, pi->interf->crsminpwr0,
			pi->interf->crsminpwr_index,
			pi->interf->init_gain_core1));
	}
}

/** noise mitigation hardware modifications */
static void
wlc_phy_noise_adj_thresholds_nphy(phy_info_t *pi, uint8 raise)
{
	/* now, increase the crsminpwr threshold in 0.25 dBm steps
	 * formula:  round((10.^(([-91:+0.25:-80]-2+69-30)/10)*50)*(2^9/0.4)^2 /(2^4)
	 * (this obviously assumes 69 dB init gain, which may no longer be exactly true)
	 */
	uint16 crsminpwr_array[] = { 20, 22, 23, 24, 26, 27, 29, 30, 32, 34, 36, 38, 41,
		43, 46, 48, 51, 54, 57, 61, 64, 68, 72, 77, 81, 86, 91, 96, 102, 108, 115, 121,
		129, 136, 144, 153, 162, 172, 182, 192, 204, 216, 229, 242, 255};

	/* formula 2057: round(2^3*log2((10.^(([-91:0.25:-60]-3+68-30)/10)*50)*(2^9/0.4)^2)) */
	uint16 crsminpwr_array_rev_7[] = {
		61, 62, 63, 63, 64, 65, 65, 66, 67, 67, 68, 69, 69, 70, 71, 71,
		72, 73, 73, 74, 75, 75, 76, 77, 77, 78, 79, 79, 80, 81, 81, 82, 83,
		83, 84, 85, 85, 86, 87, 87, 88, 89, 89, 90, 91, 91, 92, 93, 93, 94,
		95, 95, 96, 97, 97, 98, 99, 99, 100, 101, 101, 102, 103, 103, 104, 105, 105,
		106, 107, 107, 108, 109, 109, 110, 111, 111, 112, 113, 113, 114, 115, 115, 116, 117,
		117, 118, 119, 119, 120, 121, 121, 122, 123, 123, 124, 125, 125, 126, 127, 127, 128,
		129, 129, 130, 131, 131, 132, 133, 133, 134, 135, 135, 136, 137, 137, 138, 139, 139,
		140, 141, 141, 142, 143, 143, 144};

#ifdef BPHY_DESENSE
	/* a6 = -92 dBm, b6 = -86, c6 = -82, d6 = -78, e6 = -75, f6 = -72 */
	uint16 bphy_crsminpwr_array_rev_19[] = {
		0x46, 0x56, 0x66, 0x76, 0x86, 0xa6, 0xae, 0xb6,
		0xbe, 0xc6, 0xce, 0xd6, 0xde, 0xe6, 0xee, 0xf6};

	uint16 max_bphy_crsminpwr_idx;
	uint16 bphy_min_crsminpwr_idx;
	uint16 bphy_min_crsminpwr = 0;
	uint16 *bphy_crsminpwr_array_ptr;
	uint16 bphy_crsminpwr_array_max_index;
#endif // endif
	uint16 min_crsminpwr[NPHY_CORE_NUM] = {0, 0};
	uint16 curgain, origgain;
	int16 newgain;
	uint16 *crsminpwr_array_ptr;
	uint16 crsminpwr_array_max_index;
	uint16 tempgain;
	uint16 max_crsminpwr_idx;
	uint16 min_crsminpwr_idx;
	uint8 lna1_backoff_db = 0, lna2_backoff_db = 0, curr_initgain = 69;
	int8 biq0_backoff_db = 0, biq1_backoff_db = 0, koffset = 0;
	uint16 crsmin_rssi = 0x7f;
	int16 crsmin_rssi_index = 123;
#ifdef  NOISE_CAL_LCNXNPHY
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
#endif // endif

	/* initialize minpwr arrays and max traversal indices */
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		crsminpwr_array_ptr = crsminpwr_array_rev_7;
#ifdef BPHY_DESENSE
		bphy_crsminpwr_array_ptr = bphy_crsminpwr_array_rev_19;
#endif // endif
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* max_index is 60, translating to ~-77 dBm */
			crsminpwr_array_max_index = NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_19;
		} else {
			if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1)) {
				crsminpwr_array_max_index =
				NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_17;
			} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
				/* Limiting the MAX crsmin during Noise mitigation */
				if (pi->aci_state & ACI_ACTIVE)
					crsminpwr_array_max_index
					= NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_16_ACI_ON;
				else
					crsminpwr_array_max_index
					= NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_16_ACI_OFF;
			} else {
				/* max_index is 45, translating to ~-80 dBm */
				crsminpwr_array_max_index =
				NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX_REV_7;
			}
		}
#ifdef BPHY_DESENSE
		bphy_crsminpwr_array_max_index = BPHY_DESENSE_CRSMINPWR_ARRAY_MAX_INDEX;
#endif // endif
	} else {
		crsminpwr_array_ptr = crsminpwr_array;
		crsminpwr_array_max_index = NPHY_NOISE_CRSMINPWR_ARRAY_MAX_INDEX;
	}

	if (NREV_GE(pi->pubpi.phy_rev, 3) &&
	((pi->sh->interference_mode == WLAN_AUTO_W_NOISE) ||
	(pi->sh->interference_mode == NON_WLAN))) {

		/* to reduce crs glitches, we will try to use crs min pwr */
		/* threshold for ofdm in 1 dbm steps, up to a max value (-83 dbm?) */

		/* APPLY DESENSE */
		if (raise) {

		/* ofdm desense */
		if (raise & 1) {
			/* remember default hpvga (bq1) gain (for crsmin_limit) */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					tempgain = (uint16)
					  (((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
					    >> NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT)
					   & 0xf);
				} else {
					tempgain = (uint16)
					  ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
					      >> NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				}
			} else {
				tempgain = (uint16)
					((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056))
				        >> NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
			}

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				max_crsminpwr_idx = MAX(pi->interf->crsminpwr_index,
				pi->interf->crsminpwr_index_core1);
			} else {
				max_crsminpwr_idx = pi->interf->crsminpwr_index;
			}

			/* increase the index by 1, make sure it's in bounds */
			if (max_crsminpwr_idx <	crsminpwr_array_max_index) {
				if (PUB_NOT_ASSOC(pi)) {
					/* raise by 4 dB (0.25 dB steps) */
					pi->interf->crsminpwr_index +=
					pi->interf->noise.nphy_noise_noassoc_crsidx_incr;
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
						pi->interf->crsminpwr_index_core1 +=
						pi->interf->noise.nphy_noise_noassoc_crsidx_incr;
					}
				} else {
					/* raise by 2 dB (0.25 dB steps) */
					pi->interf->crsminpwr_index +=
					pi->interf->noise.nphy_noise_assoc_crsidx_incr;
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwr_index_core1 +=
					pi->interf->noise.nphy_noise_assoc_crsidx_incr;
					}
				}
				if (pi->interf->crsminpwr_index >
				    crsminpwr_array_max_index) {
					pi->interf->crsminpwr_index =
					crsminpwr_array_max_index;
				}
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					if (pi->interf->crsminpwr_index_core1 >
					    crsminpwr_array_max_index) {
						pi->interf->crsminpwr_index_core1 =
						crsminpwr_array_max_index;
					}
				}
			} else {
				/* maxed out crsminpwr index, reduce init gain */
				/* reducing gain by 3 db with last stage elements */

				if (!NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (PUB_NOT_ASSOC(pi)) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						newgain = (uint16) (((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeB2057))
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT)
						& 0xf) - 2;
					} else {
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeB2057))
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
						- 2;
					}
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						newgain = (uint16) (((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeB2057))
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT)
						& 0xf) - 1;
					} else {
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
						- 1;
					}
				} /* IFELSE CHECK: PUB_NOT_ASSOC */
				} else {
					if (PUB_NOT_ASSOC(pi)) {
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeA2056))
				        >>
				        NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
				        - 2;
					} else
					{
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeA2056))
					    >>
					    NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
					    - 1;
					}
				} /* REV < 7 */

				/* if newgain is less than 0, can't go any lower */
				if (newgain < 0)
					newgain = 0;

				/* change hpvga gains */

				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				(pi->sh->chippkg == BCM4718_PKG_ID)) {
					newgain = (uint16) ((phy_utils_read_phyreg(pi,
					NPHY_Core1InitGainCodeA2056)) >>
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}

				/* for phyrev 3 and later, limit init gain reduction */
				/* based on rssi value */
				if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
					wlc_phy_noise_limit_rfgain_nphy(pi, &newgain);
				}

				pi->interf->noise.newgain_initgain = newgain; /* CY added this */

				/* modify tx to rx rfseq */
				wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain);

				if (PUB_NOT_ASSOC(pi)) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
					newgain = ((curgain >> 10) & 0xf) - 2;
					else
					newgain = (curgain>> 12) - 2;
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
					newgain = ((curgain >> 10) & 0xf) - 1;
					else
					newgain = (curgain>> 12) - 1;
				}
				if (newgain < 0)
					newgain = 0;

				if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
					/* can we be associated but not have an rssi value? */
					wlc_phy_noise_limit_rfgain_nphy(pi, &newgain);
				}
				if (tempgain != newgain)
					pi->interf->noise.changeinitgain = TRUE;
				else
					pi->interf->noise.changeinitgain = FALSE;

				/* update hpgva/bq1 to new gain (for crsmin_limit) */
				tempgain = newgain;

				/* map to full gain code */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
					newgain = (newgain << 10) | (curgain & 0xc3ff);
				else
					newgain = (newgain << 12) | (curgain & 0xfff);

				/* PR 78390: for these specific APs, do not
				 * change hpvga gains
				 */
				if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
				(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
				(pi->sh->chippkg == BCM4718_PKG_ID)) {
					pi->interf->noise.newgain_rfseq = curgain;
				} else {
					pi->interf->noise.newgain_rfseq = newgain;
				}
				}
			}

			/* rev 7 changes crsminpwr only, limit the change */
			/* based on rssi value */
			/* concern:  bphy doesn't get limited the same way */
			if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
				wlc_phy_noise_limit_crsmin_nphy(pi, tempgain);
			}
			/* rev 16,17 crsminpwr is limietd by RSSI */
			/* Leverage 43241 experiments, RB15125, SWWLAN-34216 */
			if ((NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
			NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1)) &&
			(pi->interf->rssi != WLC_RSSI_INVALID)) {
				if (pi->aci_state & ACI_ACTIVE) {
					lna1_backoff_db = 5;
					lna2_backoff_db = 8;
					biq0_backoff_db = 3;
					biq1_backoff_db = -9;
				}
				curr_initgain = curr_initgain - lna1_backoff_db - lna2_backoff_db
				        - biq0_backoff_db - biq1_backoff_db;
				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
				!(pi->aci_state & ACI_ACTIVE)) {
					koffset = -11;
				}
				/* crsminpwr = 8*log2(16*iqpwr_8bit) + Koffset; and
				rssi_dbm=10*log10(((16*iqpwr_8bit)^(0.5))*0.4/512)^2)/50)+
				30-initgain
				so, crsminpwr = (0.8)log10(2)* (rssi_dbm + initgain - K) where
				K = 10*log10((0.4/512)^2/50) + 30 = -49.1339. Therefore,
				crsminpwr = (0.8*log2(10)*2^10)*
				((rssi_dbm + initgain - K)*2^6) / (2^(10+6)) + Koffset
				*/
				crsmin_rssi = (uint16) (((2721*((((int32)(pi->interf->rssi +
				curr_initgain))<<6) + 3145)) >> 16) + koffset);
				crsmin_rssi_index = (int16)((crsmin_rssi - 61)/8 * 12);
				PHY_ACI(("link_rssi=%d, crsmin_rssi=%d, crsmin_rssi_index=%d\n",
				pi->interf->rssi, crsmin_rssi, crsmin_rssi_index));
				if (crsmin_rssi_index < 0)
					crsmin_rssi_index = 0;
				if (pi->interf->crsminpwr_index > crsmin_rssi_index) {
					pi->interf->crsminpwr_index = crsmin_rssi_index;
				}
			}
		}
#ifdef BPHY_DESENSE
		/* bphy desense */
		if (raise & 2) {
			/* remember default hpvga (bq1) gain (for crsmin_limit) */
			max_bphy_crsminpwr_idx = pi->interf->bphy_crsminpwr_index;
			/* increase the index by 1, make sure it's in bounds */
			if (max_bphy_crsminpwr_idx <
				bphy_crsminpwr_array_max_index) {
					/* raise by 6 dB (3 dB steps) */
				pi->interf->bphy_crsminpwr_index +=
				pi->interf->noise.nphy_bphynoise_crsidx_incr;
				if (pi->interf->bphy_crsminpwr_index >
				    bphy_crsminpwr_array_max_index) {
					pi->interf->bphy_crsminpwr_index =
					bphy_crsminpwr_array_max_index;
				}
			}
		}
#endif /* bphy_desense */
		} /* applied desense */

		/* REMOVE DESENSE */
		if (raise != 3) {

			/* ofdm recovers here */
			if (!(raise & 1)) {

			/* lower */
			if (pi->aci_state & ACI_ACTIVE) {
				origgain = pi->interf->max_hpvga_acion_2G;
			} else {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					/* earlier we used to have
					 pi_nphy->nphy_noisecalvars.nphy_biq0_gain1_afrNoiseCal2
					 which would get updated to noise mitigation vals in
					 periodic cals and would corrupt logic of coming out
					 of desens. Using standard init values for origgain.

					 Moreover it doesn't hurt as we don't have listen gain
					 change based noisecal in any of 4324x DEVs.
					 */
					origgain =
					((pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT) & 0xf);
				} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
					/* Disabling Gain change during Noise Mitigation */
					origgain =
					(pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				} else {
					origgain =
					pi_nphy->nphy_noisecalvars.nphy_biq1_gain1_afrNoiseCal2;
				}
#else
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					origgain =
					((pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT) & 0xf);
				} else {
					origgain =
					(pi->interf->init_gain_codeb_core1_stored >>
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				}
#endif /* NOISE_CAL */
				} else { /* NREV < 7 */
					origgain =
					(pi->interf->init_gain_code_core1_stored
					>>
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}
			}
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				newgain = (uint16)
				(((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
				>>
				NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT) & 0xf);
				} else {
				newgain = (uint16)
				((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
				>>
				NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
				}
			} else {
				newgain = (uint16)
				((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056))
				>>
				NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
			}
			if (newgain < origgain) {
				/* gain currently needs to be raised */
				newgain++;
			} else {
				/* init gain hasn't changed.  check crsminpwr */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					min_crsminpwr_idx =
					MIN(pi->interf->crsminpwr_index,
					pi->interf->crsminpwr_index_core1);
				} else {
					min_crsminpwr_idx = pi->interf->crsminpwr_index;
				}
				if (min_crsminpwr_idx >
				pi->interf->noise.nphy_noise_crsidx_decr) {
					pi->interf->crsminpwr_index -=
					pi->interf->noise.nphy_noise_crsidx_decr;
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwr_index_core1 -=
					pi->interf->noise.nphy_noise_crsidx_decr;
					}
				} else {
					pi->interf->crsminpwr_index = 0;
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwr_index_core1 = 0;
					}
				}
			}
			if (newgain <= origgain)
				pi->interf->noise.changeinitgain = TRUE;
			else
				pi->interf->noise.changeinitgain = FALSE;

			pi->interf->noise.newgain_initgain = newgain; /* CY added this */

			/* modify tx to rx rfseq */
			if (pi->aci_state & ACI_ACTIVE) {
				origgain = pi->interf->max_hpvga_acion_2G;
			} else {
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					origgain =
					((pi->interf->init_gain_table_stored[0] >> 10) & 0xf);
				} else {
					origgain = pi->interf->init_gain_table_stored[0] >> 12;
				}
			}

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x106, 16, &curgain);

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				newgain = ((curgain >> 10) & 0xf) + 1;
			} else {
				newgain = (curgain >> 12) + 1;
			}

			if (newgain > origgain)
				newgain = origgain;

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				newgain = (newgain << 10) | (curgain & 0xc3ff);
			} else {
				newgain = (newgain << 12) | (curgain & 0xfff);
			}
				pi->interf->noise.newgain_rfseq = newgain;
			}

#ifdef BPHY_DESENSE
			/* bphy recovers here */
			if (!(raise & 2)) {
				bphy_min_crsminpwr_idx = pi->interf->bphy_crsminpwr_index;
				if (bphy_min_crsminpwr_idx >=
				pi->interf->noise.nphy_bphynoise_crsidx_decr) {
					pi->interf->bphy_crsminpwr_index -=
					pi->interf->noise.nphy_bphynoise_crsidx_decr;
				}
			}
#endif // endif
		} /* recovered from desense */

		/* set register */
		/* check to make sure that the smallest value isn't smaller than
		 * the agreed upon value from workarounds
		 */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			if (crsminpwr_array_ptr[pi->interf->crsminpwr_index] <
				pi->interf->crsminpwrthld_40_stored) {
				min_crsminpwr[0] = pi->interf->crsminpwrthld_40_stored;
			} else {
				min_crsminpwr[0] = crsminpwr_array_ptr[pi->interf->crsminpwr_index];
			}
			pi->interf->noise.newcrsminpwr_40 = min_crsminpwr[0];
		}

		/* cap minpwrs such that they shouldn't be less than init/periodic NoiseCal value */
		if (crsminpwr_array_ptr[pi->interf->crsminpwr_index] <
		    pi->interf->crsminpwrthld_20U_stored) {
			min_crsminpwr[0] = pi->interf->crsminpwrthld_20U_stored;
		} else {
			min_crsminpwr[0] = crsminpwr_array_ptr[pi->interf->crsminpwr_index];
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			if (crsminpwr_array_ptr[pi->interf->crsminpwr_index_core1] <
			    pi->interf->crsminpwrthld_20U_stored_core1) {
				min_crsminpwr[1] = pi->interf->crsminpwrthld_20U_stored_core1;
			} else {
				min_crsminpwr[1] =
				crsminpwr_array_ptr[pi->interf->crsminpwr_index_core1];
			}
		}

		/* cap crsminpwrs based on link quality */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4))
			wlc_phy_lq_based_crsminpwr_limiting_nphy(pi, min_crsminpwr);

		pi->interf->noise.newcrsminpwr_20U = min_crsminpwr[0];
		pi->interf->noise.newcrsminpwr_20L = min_crsminpwr[0];

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			pi->interf->noise.newcrsminpwr_20U_core1 = min_crsminpwr[1];
			pi->interf->noise.newcrsminpwr_20L_core1 = min_crsminpwr[1];
		}

#ifdef BPHY_DESENSE
		/* limit bphy desense */
		if (bphy_crsminpwr_array_ptr[pi->interf->bphy_crsminpwr_index] <
			BPHY_DESENSE_CRSMINPWR_BASELINE) {
			bphy_min_crsminpwr = BPHY_DESENSE_CRSMINPWR_BASELINE;
		} else {
			bphy_min_crsminpwr =
			bphy_crsminpwr_array_ptr[pi->interf->bphy_crsminpwr_index];
		}

		/* pi->interf->bphy_crsminpwr_rssi_limit is updated in
		 * wlc_phy_lq_based_crsminpwr_limiting_nphy() when we
		 * call the same for limiting ofdm crsminpwr
		 */
		if (bphy_min_crsminpwr > pi->interf->bphy_crsminpwr_rssi_limit)
			bphy_min_crsminpwr = pi->interf->bphy_crsminpwr_rssi_limit;

		pi->interf->noise.newbphycrsminpwr = bphy_min_crsminpwr;
#endif /* defined(BPHY_DESENSE) */
	} else {
		/* currently no changes for other revs */
	}
}

/** noise mitigation hardware modifications */
static void
wlc_phy_noise_limit_crsmin_nphy(phy_info_t *pi, uint16 gain)
{
#ifdef STA
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 rssi_avg = pi_nphy->intf_rssi_avg;
	int16 *pwr_array;
	int16 max_hpvga;
	int16 base_rssi_avg;
	int16 idx;
	/* formula 2057: round(2^3*log2((10.^(([-90:0.25:-58]-3+68-30)/10)*50)*(2^9/0.4)^2)) */
	/* if this formula changes, then the constants here need to change too */
	/* for phyrev 7 or greater */

	if (!NPHY_INTF_RSSI_ENAB(pi))
		return;

	pwr_array = pi_nphy->crsmin_pwr_aci2g;

	if (!(pi->aci_state == ACI_ACTIVE)) {
		max_hpvga = pi->interf->max_hpvga_acioff_2G;
		base_rssi_avg = pi_nphy->crsmin_rssi_avg_acioff_2G;
	} else {
		max_hpvga = pi->interf->max_hpvga_acion_2G;
		base_rssi_avg = pi_nphy->crsmin_rssi_avg_acion_2G;
	}

	PHY_TRACE(("%s: rssi_avg = %d input_gain = %d max_hpvga = %d base_rssi_avg = %d \n",
		__FUNCTION__, rssi_avg, gain, max_hpvga, base_rssi_avg));

	if (gain == max_hpvga) {

		if (rssi_avg  < base_rssi_avg)
				rssi_avg = base_rssi_avg - 1;

		idx = ((rssi_avg - base_rssi_avg) + (PHY_CRSMIN_RANGE))  / PHY_CRSMIN_RANGE;

		if (idx > PHY_CRSMIN_IDX_MAX)
			return;

		PHY_TRACE(("%s: pi->interf->crsminpwr_index = %d pwr_array[%d] = %d \n",
			__FUNCTION__, pi->interf->crsminpwr_index, idx, pwr_array[idx]));

		if (pi->interf->crsminpwr_index > pwr_array[idx]) {
			pi->interf->crsminpwr_index = pwr_array[idx];
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			if (pi->interf->crsminpwr_index_core1 > pwr_array[idx]) {
				pi->interf->crsminpwr_index_core1 = pwr_array[idx];
			}
		}
	}
#endif /* STA */
}

/** noise mitigation hardware modifications */
static void
wlc_phy_noise_limit_rfgain_nphy(phy_info_t *pi, int16 *newgain)
{
#ifdef STA

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 rssi_avg = pi_nphy->intf_rssi_avg;
	int16 max_hpvga;
	int16 base_rssi;
	int16 maxrssi;
	int16 idx;

	if (!NPHY_INTF_RSSI_ENAB(pi))
		return;

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (pi->aci_state == ACI_ACTIVE) {
			/* 5G channel, currently no ACI mitigation is allowed */
			return;
		}
	}

	if (!(pi->aci_state == ACI_ACTIVE)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			max_hpvga = pi->interf->max_hpvga_acioff_2G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acioff_2G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acioff_2G_max;
		} else {
			max_hpvga = pi->interf->max_hpvga_acioff_5G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acioff_5G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acioff_5G_max;
		}
	} else {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			max_hpvga = pi->interf->max_hpvga_acion_2G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acion_2G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acion_2G_max;
		} else {
			max_hpvga = pi->interf->max_hpvga_acion_5G;
			base_rssi = pi_nphy->rfgain_rssi_avg_acion_5G;
			maxrssi = pi_nphy->rfgain_rssi_avg_acion_5G_max;
		}
	}

	PHY_TRACE(("%s:rssi_avg= %d max_hpvga= %d base_rssi= %d maxrssi= %d newgain= %d\n",
		__FUNCTION__, rssi_avg, max_hpvga, base_rssi, maxrssi, *newgain));

	if (rssi_avg > maxrssi)
		return;

	if (rssi_avg < base_rssi)
		rssi_avg = base_rssi - 1;

	idx = (rssi_avg - base_rssi + PHY_CRSMIN_RANGE) / PHY_CRSMIN_RANGE;

	max_hpvga -= idx;

	if (max_hpvga >= 0 && (*newgain < max_hpvga)) {
		*newgain = max_hpvga;

		PHY_TRACE(("%s:newgain-> idx = %d input_newgain = %d max_hpvga = %d\n",
			__FUNCTION__, idx,  *newgain, max_hpvga));
	}

#endif /* STA */
}

/** noise mitigation software modification */
static void
wlc_phy_noise_sw_set_nphy(phy_info_t *pi)
{
	int16 newgain;
	uint i;

	/* only do something for 4322 and above */
	if (NREV_GE(pi->pubpi.phy_rev, 3) &&
		((pi->sh->interference_mode == WLAN_AUTO_W_NOISE) ||
		(pi->sh->interference_mode == NON_WLAN))) {

		/* store off the values */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf->crsminpwr0 =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpower0) & 0xff);
		}
		pi->interf->crsminpwrl0 =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf->crsminpwru0 =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		pi->interf->crsminpwrl0_core1 =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0_core1) & 0xff);
		pi->interf->crsminpwru0_core1 =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1) & 0xff);
#ifdef BPHY_DESENSE
		pi->interf->bphy_crsminpwr =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0) & 0xff);
#endif // endif
		}
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->init_gain_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
			pi->interf->init_gain_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
			pi->interf->init_gainb_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			pi->interf->init_gainb_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		} else {
			pi->interf->init_gain_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056);
			pi->interf->init_gain_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056);
		}
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x106, 16, &newgain);
		for (i = 0; i < pi->pubpi.phy_corenum; i++) {
			pi->interf->init_gain_rfseq[i] = newgain;
		}

		/* pi->interf->noise.noise_glitch_high_detect_total = 0;
		pi->interf->noise.noise_glitch_low_detect_total = 0;
		*/

		pi->interf->noise_sw_set = TRUE;
	}
}

/** initialize aci parameters */
void
wlc_phy_aci_init_nphy(phy_info_t *pi)
{

	/* Can be changed via ioctl/iovar */
	pi->interf->aci.nphy.detect_repeat_ctr = 2;
	pi->interf->aci.nphy.detect_num_samples = 50;
	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		pi->interf->aci.enter_thresh = 100;
		pi->interf->aci.nphy.adcpwr_enter_thresh = 500;
		pi->interf->aci.nphy.adcpwr_exit_thresh = 500;
		pi->interf->aci.nphy.undetect_window_sz = 5;
	} else {
		pi->interf->aci.enter_thresh = 50;
		pi->interf->aci.nphy.adcpwr_enter_thresh = 500;
		pi->interf->aci.nphy.adcpwr_exit_thresh = 500;
		pi->interf->aci.nphy.undetect_window_sz = 5;
	}

	/* Phyreg 0xc33(bphy eneregy thresh values for ACI pwr levels(lo, md, hi) */
	pi->interf->aci.nphy.b_energy_lo_aci = 0x40;
	pi->interf->aci.nphy.b_energy_md_aci = 0x80;
	pi->interf->aci.nphy.b_energy_hi_aci = 0xc0;
}

/** aci mode reset hardware and software states */
void
wlc_phy_acimode_reset_nphy(phy_info_t *pi)
{
	bool suspend;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		wlc_phy_aci_init_nphy(pi);
		wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
		wlc_phy_aci_sw_reset_nphy(pi);
		wlc_phy_aci_noise_shared_reset_nphy(pi);
	}

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

/** aci software state reset */
void
wlc_phy_aci_sw_reset_nphy(phy_info_t *pi)
{
	int i;
	pi->interf->aci.detect_index = 0;
	pi->interf->aci.detect_total = 0;
	pi->interf->aci.nphy.detection_in_progress = FALSE;
	for (i = 0; i < NPHY_ACI_MAX_UNDETECT_WINDOW_SZ; i++) {
		pi->interf->aci.detect_list[i] = 0;
		pi->interf->aci.detect_acipwr_lt_list[i] = -100;
	}
	pi->interf->aci.detect_acipwr_max = PHY_ACI_PWR_NOTPRESENT;

	pi->aci_state &= ~ACI_ACTIVE;
	pi->aci_active_pwr_level = 0;
	wlapi_high_update_phy_mode(pi->sh->physhim, 0);
}

void
wlc_phy_acimode_upd_nphy(phy_info_t *pi)
{
	int aci_pwr;
	uint8 aci_detect = 0;
	uint16 hpvga_gain, orig_hpvga_gain;
	int16 delta_hpvga_gain = 0;
	int16 newgain;
	uint16 curgain, newgainarray[4];
	uint i;
	bool suspend = FALSE;

	/* !! suspend MAC first */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		phy_utils_phyreg_enter(pi);
	}
	wlc_btcx_override_enable(pi);

	aci_pwr = wlc_phy_aci_scan_nphy(pi);

	if (aci_pwr != PHY_ACI_PWR_NOTPRESENT) {
		aci_detect = 1;
	}

	/* evict old value */
	pi->interf->aci.detect_total -= pi->interf->aci.detect_list[pi->interf->aci.detect_index];

	/* admit new value */
	pi->interf->aci.detect_total += aci_detect;

	pi->interf->aci.detect_list[pi->interf->aci.detect_index] = aci_detect;
	pi->interf->aci.detect_acipwr_lt_list[pi->interf->aci.detect_index] = aci_pwr;
	pi->interf->aci.detect_index++;

	if (pi->interf->aci.detect_index >= pi->interf->aci.nphy.undetect_window_sz)
		pi->interf->aci.detect_index = 0;

	for (i = 0; i < pi->interf->aci.nphy.undetect_window_sz; i++) {
		if ((pi->interf->aci.detect_list[i] == 1) &&
		    (pi->interf->aci.detect_acipwr_lt_list[i] > aci_pwr))
			aci_pwr = pi->interf->aci.detect_acipwr_lt_list[i];
	}

	PHY_ACI(("pi->aci_active_pwr_level %d aci_pwr %d\n",
	pi->aci_active_pwr_level, aci_pwr));

	/* Changing the IFCHECK to accomodate new scheme of aci..
	 * where we check aci levels before entering here
	 */
	if ((NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
	((int)pi->aci_active_pwr_level == aci_pwr) &&
	(pi->aci_state & ACI_ACTIVE)) ||
	(NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
	(aci_pwr == 0) && (pi->aci_state & ACI_ACTIVE)) ||
	(NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) &&
	(pi->aci_state & ACI_ACTIVE))) {
		if (pi->interf->aci.detect_total == 0) {
			PHY_ACI(("exiting aci \n"));
			if (pi->sh->interference_mode == WLAN_AUTO_W_NOISE &&
			    (NREV_GE(pi->pubpi.phy_rev, 16) ||
			     (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)))) {

				/* about to exit ACI mode, save off variables */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					pi->interf->crsminpwr0_aci_on =
						pi->interf->crsminpwr0;
				}
				pi->interf->crsminpwrl0_aci_on =
					pi->interf->crsminpwrl0;
				pi->interf->crsminpwru0_aci_on =
					pi->interf->crsminpwru0;
				pi->interf->crsminpwr_index_aci_on =
					pi->interf->crsminpwr_index;
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwrl0_aci_on_core1 =
						pi->interf->crsminpwrl0_core1;
					pi->interf->crsminpwru0_aci_on_core1 =
						pi->interf->crsminpwru0_core1;
					pi->interf->crsminpwr_index_aci_on_core1 =
						pi->interf->crsminpwr_index_core1;
				}
#ifdef BPHY_DESENSE
				pi->interf->bphy_crsminpwr_aci_on =
					pi->interf->bphy_crsminpwr;
				pi->interf->bphy_crsminpwr_index_aci_on =
					pi->interf->bphy_crsminpwr_index;
#endif // endif
				pi->interf->init_gain_core1_aci_on =
					pi->interf->init_gain_core1;
				pi->interf->init_gain_core2_aci_on =
					pi->interf->init_gain_core2;
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					pi->interf->init_gainb_core1_aci_on =
						pi->interf->init_gainb_core1;
					pi->interf->init_gainb_core2_aci_on =
						pi->interf->init_gainb_core2;
				}
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106, 16,
					pi->interf->init_gain_rfseq_aci_on);

				/* disable ACI mitigation */
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);

				/* XXX PR 109268 and PR 109265 Fix for
				 * ACI phyrev 3-6 for interference mode 4
				 */

				/* now, use values of crsminpwr and init gains that were
				 * determined previously
				 */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					pi->interf->crsminpwr0 =
						pi->interf->crsminpwr0_aci_off;
					phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf->crsminpwr0);
				}
				pi->interf->crsminpwrl0 =
					pi->interf->crsminpwrl0_aci_off;
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrl0);
				pi->interf->crsminpwru0 =
					pi->interf->crsminpwru0_aci_off;
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwru0);
				pi->interf->crsminpwr_index =
					pi->interf->crsminpwr_index_aci_off;

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwrl0_core1 =
						pi->interf->crsminpwrl0_aci_off_core1;
					pi->interf->crsminpwru0_core1 =
						pi->interf->crsminpwru0_aci_off_core1;

					phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
						NPHY_crsminpowerl0_crsminpower0_MASK,
						pi->interf->crsminpwrl0_core1);
					phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
						NPHY_crsminpoweru0_crsminpower0_MASK,
						pi->interf->crsminpwru0_core1);

					pi->interf->crsminpwr_index_core1=
						pi->interf->crsminpwr_index_aci_off_core1;
				}
#ifdef BPHY_DESENSE
				pi->interf->bphy_crsminpwr =
					pi->interf->bphy_crsminpwr_aci_off;

				phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
					NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
					pi->interf->bphy_crsminpwr);

				pi->interf->bphy_crsminpwr_index =
					pi->interf->bphy_crsminpwr_index_aci_off;
#endif // endif

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					pi->interf->init_gain_core1 =
						pi->interf->init_gain_core1_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
						pi->interf->init_gain_core1);
					pi->interf->init_gain_core2 =
						pi->interf->init_gain_core2_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
						pi->interf->init_gain_core2);
					pi->interf->init_gainb_core1 =
						pi->interf->init_gainb_core1_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
						pi->interf->init_gainb_core1);
					pi->interf->init_gainb_core2 =
						pi->interf->init_gainb_core2_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
						pi->interf->init_gainb_core2);
				} else {
					pi->interf->init_gain_core1 =
						pi->interf->init_gain_core1_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
						pi->interf->init_gain_core1);
					pi->interf->init_gain_core2 =
						pi->interf->init_gain_core2_aci_off;
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
						pi->interf->init_gain_core2);
				}
				for (i = 0; i < pi->pubpi.phy_corenum; i++) {
					pi->interf->init_gain_rfseq[i] =
						pi->interf->init_gain_rfseq_aci_off[i];
				}

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106, 16,
					pi->interf->init_gain_rfseq);

			} else {
				wlc_phy_acimode_set_nphy(pi, FALSE, PHY_ACI_PWR_NOTPRESENT);
			}
		} else if (aci_pwr != pi->interf->aci.detect_acipwr_max) {
			wlc_phy_aci_pwr_upd_nphy(pi, aci_pwr);
		} else {
			/* do nothing */
		}
	} else {
		if (pi->interf->aci.detect_total >= 1) {
			PHY_ACI(("Entering aci with pwr_level %d\n",
			aci_pwr));

			if (pi->sh->interference_mode == WLAN_AUTO_W_NOISE &&
			    (NREV_GE(pi->pubpi.phy_rev, 16) ||
			     (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)))) {

				/* going into ACI mitigation mode, save off values */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					pi->interf->crsminpwr0_aci_off =
						pi->interf->crsminpwr0;
				}
				/* save only when entering from aci not present
				 * and not when aci levels change
				 */
				if (pi->aci_active_pwr_level == PHY_ACI_PWR_NOTPRESENT) {

				pi->interf->crsminpwrl0_aci_off =
					pi->interf->crsminpwrl0;
				pi->interf->crsminpwru0_aci_off =
					pi->interf->crsminpwru0;
				pi->interf->crsminpwr_index_aci_off =
					pi->interf->crsminpwr_index;

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
					pi->interf->crsminpwrl0_aci_off_core1 =
						pi->interf->crsminpwrl0_core1;
					pi->interf->crsminpwru0_aci_off_core1 =
						pi->interf->crsminpwru0_core1;
					pi->interf->crsminpwr_index_aci_off_core1 =
						pi->interf->crsminpwr_index_core1;
				}
#ifdef BPHY_DESENSE
				pi->interf->bphy_crsminpwr_aci_off =
					pi->interf->bphy_crsminpwr;
				pi->interf->bphy_crsminpwr_index_aci_off =
					pi->interf->bphy_crsminpwr_index;
#endif // endif

				pi->interf->init_gain_core1_aci_off =
					pi->interf->init_gain_core1;
				pi->interf->init_gain_core2_aci_off =
					pi->interf->init_gain_core2;
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					pi->interf->init_gainb_core1_aci_off =
						pi->interf->init_gainb_core1;
					pi->interf->init_gainb_core2_aci_off =
						pi->interf->init_gainb_core2;
				}
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106, 16,
					pi->interf->init_gain_rfseq_aci_off);

				}

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					/* check to see what the delta is for the hpvga gain */
					hpvga_gain = (uint16) ((phy_utils_read_phyreg(pi,
					NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);

					orig_hpvga_gain = (pi->interf->init_gain_code_core1_stored
						>>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
					/* minus 2 here for difference in overall init gain */
					/* for aci mitigation on vs. off */
					delta_hpvga_gain = (orig_hpvga_gain - hpvga_gain) - 2;
					if (delta_hpvga_gain < 0)
						delta_hpvga_gain = 0;
				} else {
					hpvga_gain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeA2056)) >>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);

					orig_hpvga_gain = (pi->interf->init_gain_code_core1_stored
						>>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
					/* minus 2 here for difference in overall init gain */
					/* for aci mitigation on vs. off */
					delta_hpvga_gain = (orig_hpvga_gain - hpvga_gain) - 2;
					if (delta_hpvga_gain < 0)
						delta_hpvga_gain = 0;
				}

				/* enable ACI mitigation */
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_acimode_set_nphy(pi, TRUE, aci_pwr);
				}

				if (pi->interf->aci_on_firsttime) {
					/* never triggered ACI before.  do not use set values */
					pi->interf->aci_on_firsttime = FALSE;

					if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					/* if aci mitigation off hpvga gain is different,
					 * then change aci mitigation on hpvga gain by
					 * the same amount roughly
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7) &&
						(delta_hpvga_gain > 0)) {
						/*  back off init gains by corresponding amount */
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeB2057)) >>
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT)
							- delta_hpvga_gain;

						if (newgain < 0)
							newgain = 0;

						phy_utils_mod_phyreg(pi,
						NPHY_Core1InitGainCodeB2057,
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT))
						;
						phy_utils_mod_phyreg(pi,
						NPHY_Core2InitGainCodeB2057,
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT))
						;
					} else {
						/*  back off init gains by corresponding amount */
						newgain = (uint16) ((phy_utils_read_phyreg(pi,
						NPHY_Core1InitGainCodeA2056)) >>
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT)
							- delta_hpvga_gain;

						if (newgain < 0)
							newgain = 0;

						phy_utils_mod_phyreg(pi,
						NPHY_Core1InitGainCodeA2056,
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT))
						;
						phy_utils_mod_phyreg(pi,
						NPHY_Core2InitGainCodeA2056,
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(newgain <<
						NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT))
						;
					}

					/* modify tx to rx rfseq */
					wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ, 1, 0x106, 16,
						&curgain);

					newgain = (curgain >> 12) - delta_hpvga_gain;
					if (newgain < 0)
						newgain = 0;

					newgain = (newgain << 12) | (curgain & 0xfff);
					newgainarray[0] = newgain;
					newgainarray[1] = newgain;
					newgainarray[2] = newgain;
					newgainarray[3] = newgain;
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106, 16,
						newgainarray);
					}

					/* save off values for next time */
					if (NREV_LT(pi->pubpi.phy_rev, 7)) {
						pi->interf->crsminpwr0 = (uint16)
							(phy_utils_read_phyreg(pi,
							NPHY_crsminpower0) & 0xff);
					}
					pi->interf->crsminpwrl0 = (uint16)
					        (phy_utils_read_phyreg(pi,
					                NPHY_crsminpowerl0) & 0xff);
					pi->interf->crsminpwru0 = (uint16)
					        (phy_utils_read_phyreg(pi,
					                NPHY_crsminpoweru0) & 0xff);
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
						pi->interf->crsminpwrl0_core1 = (uint16)
						        (phy_utils_read_phyreg(pi,
						               NPHY_crsminpowerl0_core1) & 0xff);
						pi->interf->crsminpwru0_core1 = (uint16)
						        (phy_utils_read_phyreg(pi,
						               NPHY_crsminpoweru0_core1) & 0xff);
					}
#ifdef BPHY_DESENSE
					pi->interf->bphy_crsminpwr = (uint16)
					        (phy_utils_read_phyreg(pi,
					                NPHY_bphycrsminpower0) & 0xff);
#endif // endif
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						pi->interf->init_gain_core1 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core1InitGainCodeA2057);
						pi->interf->init_gain_core2 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core2InitGainCodeA2057);
						pi->interf->init_gainb_core1 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core1InitGainCodeB2057);
						pi->interf->init_gainb_core2 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core2InitGainCodeB2057);
					} else {
						pi->interf->init_gain_core1 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core1InitGainCodeA2056);
						pi->interf->init_gain_core2 =
							phy_utils_read_phyreg(pi,
						               NPHY_Core2InitGainCodeA2056);
					}
					wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106,
						16, pi->interf->init_gain_rfseq);
				} else {
					/* now, use values of crsminpwr and init gains that were
					 * determined previously
					 */
					if (NREV_LT(pi->pubpi.phy_rev, 7)) {
						pi->interf->crsminpwr0 =
							pi->interf->crsminpwr0_aci_on;
						phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
							NPHY_crsminpower0_crsminpower0_MASK,
							pi->interf->crsminpwr0);
					}
					pi->interf->crsminpwrl0 =
						pi->interf->crsminpwrl0_aci_on;
					phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
						NPHY_crsminpowerl0_crsminpower0_MASK,
						pi->interf->crsminpwrl0);
					pi->interf->crsminpwru0 =
						pi->interf->crsminpwru0_aci_on;
					phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
						NPHY_crsminpoweru0_crsminpower0_MASK,
						pi->interf->crsminpwru0);
					pi->interf->crsminpwr_index =
						pi->interf->crsminpwr_index_aci_on;

					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
						pi->interf->crsminpwrl0_core1 =
							pi->interf->crsminpwrl0_aci_on_core1;
						phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
							NPHY_crsminpowerl0_crsminpower0_MASK,
							pi->interf->crsminpwrl0_core1);
						pi->interf->crsminpwru0_core1 =
							pi->interf->crsminpwru0_aci_on_core1;
						phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
							NPHY_crsminpoweru0_crsminpower0_MASK,
							pi->interf->crsminpwru0_core1);
						pi->interf->crsminpwr_index_core1 =
							pi->interf->crsminpwr_index_aci_on_core1;
					}
#ifdef BPHY_DESENSE
					pi->interf->bphy_crsminpwr =
						pi->interf->bphy_crsminpwr_aci_on;
					phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
						NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
						pi->interf->bphy_crsminpwr);
					pi->interf->bphy_crsminpwr_index =
						pi->interf->bphy_crsminpwr_index_aci_on;
#endif // endif
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						pi->interf->init_gain_core1 =
							pi->interf->init_gain_core1_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core1InitGainCodeA2057,
							pi->interf->init_gain_core1);
						pi->interf->init_gain_core2 =
							pi->interf->init_gain_core2_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core2InitGainCodeA2057,
							pi->interf->init_gain_core2);
						pi->interf->init_gainb_core1 =
							pi->interf->init_gainb_core1_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core1InitGainCodeB2057,
							pi->interf->init_gainb_core1);
						pi->interf->init_gainb_core2 =
							pi->interf->init_gainb_core2_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core2InitGainCodeB2057,
							pi->interf->init_gainb_core2);
					} else {
						pi->interf->init_gain_core1 =
							pi->interf->init_gain_core1_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core1InitGainCodeA2056,
							pi->interf->init_gain_core1);
						pi->interf->init_gain_core2 =
							pi->interf->init_gain_core2_aci_on;
						phy_utils_write_phyreg(pi,
						        NPHY_Core2InitGainCodeA2056,
							pi->interf->init_gain_core2);
					}
					for (i = 0; i < pi->pubpi.phy_corenum; i++) {
						pi->interf->init_gain_rfseq[i] =
							pi->interf->init_gain_rfseq_aci_on[i];
					}

					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106, 16,
						pi->interf->init_gain_rfseq);

				}
			} else {
				if (CHSPEC_IS2G(pi->radio_chanspec)) {
					wlc_phy_acimode_set_nphy(pi, TRUE, aci_pwr);
				}

			}
		}
	}

	/* unsuspend mac */
	wlc_phy_btcx_override_disable(pi);
	if (!suspend) {
		phy_utils_phyreg_exit(pi);
		wlapi_enable_mac(pi->sh->physhim);
	}

	pi->interf->aci.detect_acipwr_max = aci_pwr;
	PHY_ACI(("wlc_phy_acimode_upd_nphy: aci_state = %d, detect_total = %d\n",
		pi->aci_state, pi->interf->aci.detect_total));
}

int
wlc_phy_aci_scan_nphy(phy_info_t *pi)
{
	int aci_pwr;

	pi->interf->aci.nphy.detection_in_progress = TRUE;
	/* Forcing clock */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
	uint16 clkforce;
	clkforce = phy_utils_read_phyreg(pi, NPHY_forceClk);
	phy_utils_write_phyreg(pi, NPHY_forceClk, 0x1f);

	aci_pwr = wlc_phy_aci_scan_iqbased_nphy(pi);

	phy_utils_write_phyreg(pi, NPHY_forceClk, clkforce);
	} else {
	aci_pwr = wlc_phy_aci_scan_iqbased_nphy(pi);
	}
	pi->interf->aci.nphy.detection_in_progress = FALSE;

	return aci_pwr;
}

/**
 * Return whether or not ACI is present. WARNING: this fcn change/restore channel inside, tested on
 * 2G only
 */
static int
wlc_phy_aci_scan_iqbased_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 repeat_ctr = pi->interf->aci.nphy.detect_repeat_ctr;
	uint16 nsamps = pi->interf->aci.nphy.detect_num_samples;
	uint16 count_thresh = nsamps/5;
	int num_adc_ranges = 3;	/* ADC power ranges & Valid W2s in that power range */
	uint32 adc_pwrs[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 1400, 9000, 12000};
	int8 valid_w2s[] = {NPHY_RSSICAL_W2_TARGET - 2, NPHY_RSSICAL_W2_TARGET - 6,
		NPHY_RSSICAL_W2_TARGET - 15};
	uint32 adc_pwrs_rev3[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 7000, 10000, 14500};
	int8 valid_w2s_rev3[] = {15, 0, -15};
	uint32 adc_pwrs_rev7[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 7000, 10000, 14500};
	uint32 adc_pwrs_rev19[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 5000, 7500, 14500};
	uint32 adc_pwrs_rev19_1[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 5000, 7500, 10500};
	uint32 adc_pwrs_elna[] = {pi->interf->aci.nphy.adcpwr_enter_thresh, 750, 2500, 7500};
	int8 valid_w2s_rev7[] = {15, 0, -15};
	int16 adc_code;
	uint16 adc_code_thresh;
	uint32 avg_adcpwr, adcpwrL, adcpwrR;
	uint32 pwr_ch, pwr = 0;
	bool adcpwr_val;
	int8 w2 = 0;
	int avgw2, w2_ch;
	uint16 i, ctr, core, samp, count;
	int chan, start, end;
	chanspec_t orig_chanspec;
	uint8 orig_channel;
	uint16 classifier_state;	/* register to be saved/restored */
	uint16 clip_state[NPHY_CORE_NUM];
	uint16 clip_off[NPHY_CORE_NUM] = {0xffff, 0xffff};
	uint8 lna, hpf1, hpf2;
	uint16 rfctrlintc1, rfctrlintc2;
	uint16 rxrf_spc1_core1, rxrf_spc1_core2;
	uint16 rccal_val, core1_rxbb_rccal_ctrl, core2_rxbb_rccal_ctrl;
	uint16 gpiosel, gpio;
	uint16 gpioLoOutEn, gpioHiOutEn;
	int chan_delta, chan_skip;
	uint8 lna1_rev3 = 0, lna2_rev3 = 0, mix_tia_gain_rev3 = 0, lpf_biq0_rev3 = 0;
	uint8 lpf_biq1_rev3 = 0, hpvga_rev3 = 0;
	uint8 tx_pwr_ctrl_state;
	uint8 saved_pwr_idx[NPHY_CORE_NUM];
	uint16 saved_crsminpwr0 = 0, saved_crsminpwrl0, saved_crsminpwru0;
	uint16 saved_crsminpwr0_core1 = 0;
	uint16 saved_crsminpwrl0_core1 = 0;
	uint16 saved_crsminpwru0_core1 = 0;
	uint16 saved_initgaincode_core1 = 0, saved_initgaincode_core2 = 0;
	uint16 saved_initgaincodeb_core1 = 0, saved_initgaincodeb_core2 = 0;
	uint16 saved_initgaincode_rfseq[4];
#ifdef BPHY_DESENSE
	uint16 saved_crsminpwr_bphy = 0;
#endif // endif

	ASSERT(nsamps > 0);
	/* save the original chanspec */
	orig_chanspec = pi->radio_chanspec;
	orig_channel = CHSPEC_CHANNEL(orig_chanspec);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		/* 4322 */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			adc_code_thresh = (uint16) phy_utils_sqrt_int(adc_pwrs_rev7[0]/2);
		} else {
			adc_code_thresh = (uint16) phy_utils_sqrt_int(adc_pwrs_rev3[0]/2);
		}

		/* Save registers that are going to be changed (start) */
		classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		wlc_phy_clip_det_nphy(pi, 0, clip_state);

		/* this for restoring the tx pwr index when we return to orig channel */
		saved_pwr_idx[0] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_0);
		saved_pwr_idx[1] = wlc_phy_txpwr_idx_cur_get_nphy(pi, PHY_CORE_1);

		/* save crs min pwr and init gain values */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			saved_crsminpwr0 =
			        (uint16)(phy_utils_read_phyreg(pi, NPHY_crsminpower0) & 0xff);
		}
		saved_crsminpwrl0 = (uint16)(phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
		saved_crsminpwru0 = (uint16)(phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
#ifdef BPHY_DESENSE
		saved_crsminpwr_bphy =
		        (uint16)(phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0) & 0xff);
#endif // endif

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			saved_crsminpwr0_core1 =
				phy_utils_read_phyreg(pi, NPHY_crsminpower0_core1) & 0xff;
			saved_crsminpwrl0_core1 =
				phy_utils_read_phyreg(pi, NPHY_crsminpowerl0_core1) & 0xff;
			saved_crsminpwru0_core1 =
				phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1) & 0xff;
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			saved_initgaincode_core1 =
			        phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
			saved_initgaincode_core2 =
			        phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
			saved_initgaincodeb_core1 =
			        phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			saved_initgaincodeb_core2 =
			        phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		} else {
			saved_initgaincode_core1 =
			        phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056);
			saved_initgaincode_core2 =
			        phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056);
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
				4, 0x104, 16, saved_initgaincode_rfseq);
		} else {
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_RFSEQ,
				pi->pubpi.phy_corenum, 0x106, 16, saved_initgaincode_rfseq);
		}

		/*           instead of using gpioselects (speeds up cal) */
		gpiosel = phy_utils_read_phyreg(pi, NPHY_gpioSel);
		gpioLoOutEn = phy_utils_read_phyreg(pi, NPHY_gpioLoOutEn);
		gpioHiOutEn = phy_utils_read_phyreg(pi, NPHY_gpioHiOutEn);

		/* ************** (end) ************ */

		/* Based on phy bw, set the aci scan delta & skip */
		if (IS40MHZ(pi)) {
			chan_delta = NPHY_ACI_40MHZ_CHANNEL_DELTA_GE_REV3;
			chan_skip = NPHY_ACI_40MHZ_CHANNEL_SKIP_GE_REV3;
		} else {
			chan_delta = NPHY_ACI_CHANNEL_DELTA_GE_REV3;
			chan_skip = NPHY_ACI_CHANNEL_SKIP_GE_REV3;
		}

		/* Channels scan range */
		start = MAX(ACI_FIRST_CHAN, orig_channel - chan_delta);
		end = MIN(ACI_LAST_CHAN, orig_channel + chan_delta);

		/* Algorithm:
		*  1. Scan channels(for power) that are least 4 apart
		*  2. Average adc_pwr & W2 for adc_codes greater than some threshold
		*  3. High power signal can leak in 4 channel apart, so qualify that
		*     with W2. For low adc_pwr W2 will be low, if its coming from adjacent channel
		*/
		for (chan = start; chan <= end; chan++) {
		if ((chan < (orig_channel - chan_skip)) ||
			(chan > (orig_channel + chan_skip))) {

			/* because this function can potentially reinit the phy */
			/* save off the current crs min power and init gain values */
			/* and restore after this function */

			wlc_phy_chanspec_set((wlc_phy_t*)pi, CH20MHZ_CHSPEC(chan));

			/* ** Change phy registers needed for scanning (start) ** */
			/* Classifier off,clip det off, set appropriate gain */
			wlc_phy_classifier_nphy(pi,
				NPHY_ClassifierCtrl_classifierSel_MASK, 4);
			wlc_phy_clip_det_nphy(pi, 1, clip_off);

			/* use overall gain 15 db less than init gain here */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (IS_ELNA_BRD && (CHIP_4324_B1(pi) ||
					CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
					/* Use less LNA gains for chips with ELNA */
					/* elna=12, lna1=12, lna2=6,
					   mixer=12, lpf_bq0=6,lpf_bq1=0
					*/
					lna1_rev3 = 1; lna2_rev3 = 1; mix_tia_gain_rev3 = 4;
					lpf_biq0_rev3 = 2; lpf_biq1_rev3 = 0; hpvga_rev3 = 0;
				} else {
				/* 51dB gain */
				lna1_rev3 = 3; lna2_rev3 = 3;  mix_tia_gain_rev3 = 4;
				lpf_biq0_rev3 = 2; lpf_biq1_rev3 = 0; hpvga_rev3 = 0;
				/* lna1=25dB, lna2=15, mix=5, lpf_biq0=6, lpf_bq1=0
				*/
				}
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(pi,
						((hpvga_rev3 << 16) | (lpf_biq1_rev3 << 12) |
						(lpf_biq0_rev3 << 8) | (mix_tia_gain_rev3 << 4) |
						(lna2_rev3 << 2) | lna1_rev3),
						0x3, 0);
				} else {
					wlc_phy_rfctrl_override_nphy_rev7(
						pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
						(hpvga_rev3 << 8) | (mix_tia_gain_rev3 << 4) |
						 (lna2_rev3 << 2) | lna1_rev3, 0x3, 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
					wlc_phy_rfctrl_override_nphy_rev7(
						pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
						(lpf_biq1_rev3 << 4) | lpf_biq0_rev3, 0x3, 0,
						NPHY_REV7_RFCTRLOVERRIDE_ID0);
				}
			} else { /* NREV < 7 */
				/* 57dB gain */
				lna1_rev3 = 3; lna2_rev3 = 3;  mix_tia_gain_rev3 = 3;
				lpf_biq0_rev3 = 1; lpf_biq1_rev3 = 0; hpvga_rev3 = 2;
				wlc_phy_rfctrl_override_nphy(pi,
					NPHY_REV3_RfctrlOverride_rxgain_MASK,
					((hpvga_rev3 << 12) | (lpf_biq1_rev3 << 10) |
					(lpf_biq0_rev3 << 8) |
					(mix_tia_gain_rev3 << 4) | (lna2_rev3 << 2) |
					lna1_rev3), 0x3, 0);
			}

			/* Enable the gpio's */
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
				PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
			PHY_REG_LIST_EXECUTE(pi);

			/* Select W2 Rssi */
			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_rssisel_nphy(pi,
				RADIO_MIMO_CORESEL_ALLRX, NPHY_RSSI_SEL_W2);
			}

			/* ** end (changing registers) ** */

			pwr_ch = 0;
			w2_ch = 32;

			/* Do i-rail for Core1 & q-rail for Core2 to save time */
			FOREACH_CORE(pi, core) {
			/* program gpiosel */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				phy_utils_write_phyreg(pi, NPHY_gpioSel, 4);
			} else {
				phy_utils_write_phyreg(pi, NPHY_gpioSel, 6+core);
			}

			for (ctr = 0; ctr < repeat_ctr; ctr++) {
				avg_adcpwr = 0;
				avgw2 = 0;
				count = 0;
				for (samp = 0; samp < nsamps; samp++) {
					if (core == PHY_CORE_0)
					    gpio = phy_utils_read_phyreg(pi, NPHY_gpioLoOut);
					else
					    gpio = phy_utils_read_phyreg(pi, NPHY_gpioHiOut);

					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						/* XXX 4324 XXX
						 * I and Q are 8 bits signed (I+Q)/2 will
						 * give ADC code; there is no W2 for 4324
						 */
						adc_code = ((ABS((int8)((gpio & 0xff00) >> 8)) +
						ABS((int8)(gpio & 0xff))) >> 1);
					} else {
						/* MSB 8bits of ADC are enough */
						adc_code = ((int16)((gpio & 0x3ff) << 6)) >> 8;
						w2 = ((int8)(((gpio >> 10) & 0x3f) << 2)) >> 2;
					}

					if (ABS(adc_code) > adc_code_thresh) {
						count++;
						avg_adcpwr += (adc_code * adc_code);
						if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3))
							avgw2 += w2;
					}
				}
				if (count > count_thresh) {
					avg_adcpwr = avg_adcpwr / count;
				if (avg_adcpwr > pwr_ch) {
				if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					avgw2 = avgw2 / count;
				} /* Bypass for 4324x */
				adcpwr_val = TRUE;
				for (i = 0; i < num_adc_ranges; i++) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						adcpwr_val = TRUE;
						adcpwrL =
						adc_pwrs_rev19[num_adc_ranges - (i + 1)];
						adcpwrR =
						adc_pwrs_rev19[num_adc_ranges - i];
						if ((avg_adcpwr >= adcpwrL) &&
						(avg_adcpwr < adcpwrR))
							break;
						adcpwr_val = FALSE;
					} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						adcpwrL = adc_pwrs_rev7[i];
						adcpwrR = adc_pwrs_rev7[i+1];
						if ((avg_adcpwr >= adcpwrL) &&
						(avg_adcpwr < adcpwrR)) {
							if (avgw2 < valid_w2s_rev7[i]) {
								adcpwr_val = FALSE;
							}
							break;
						}
					} else {
						adcpwrL = adc_pwrs_rev3[i];
						adcpwrR = adc_pwrs_rev3[i+1];
						if ((avg_adcpwr >= adcpwrL) &&
						(avg_adcpwr < adcpwrR)) {
							if (avgw2 < valid_w2s_rev3[i]) {
								adcpwr_val = FALSE;
							}
							break;
						}
					} /* PHY REV checks */
				} /* spans over num_adc_range */
					PHY_ACI(("wlc_phy_aci_scan_iqbased_nphy:"
					" chan=%d avg_adc=%d avgw2=%d cnt=%d"
					" core=%d ctr=%d\n",
					chan, avg_adcpwr,
					avgw2, count, core, ctr));
					if (adcpwr_val) {
						pwr_ch = avg_adcpwr;
						w2_ch = avgw2;
					}
				} /* CHECKIF: avg_adcpwr > pwr_ch */
				} /* CHECKIF: count > count_thres */
				OSL_DELAY(10);

			} /* FORLOOP: repeat_cnt */
			pwr = MAX(pwr, pwr_ch);

			} /* FORLOOP: CORE */
			PHY_ACI(("%s:  pwr=%d, chan=%d, pwr_ch=%d, w2_ch=%d\n",
			__FUNCTION__, pwr, chan, pwr_ch, w2_ch));
			BCM_REFERENCE(w2_ch);
		} /* CHECKIF: curr_ch = orig_ch -(+) ch_skip */
		} /* FORLOOP: Spans over adjacent channels */

		/* ************* RESTORE REGISTERS ************* */
		phy_utils_write_phyreg(pi, NPHY_gpioSel, gpiosel);
		phy_utils_write_phyreg(pi, NPHY_gpioLoOutEn, gpioLoOutEn);
		phy_utils_write_phyreg(pi, NPHY_gpioHiOutEn, gpioHiOutEn);
		if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_lcnxn_rev3_rfctrl_override_rxgain(pi,
					0, 0x3, 1);
			} else {
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
					 0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
				wlc_phy_rfctrl_override_nphy_rev7(
					pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
					0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			}
		} else {
			wlc_phy_rfctrl_override_nphy(pi,
				NPHY_REV3_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		}
		/* revert to the original chanspec */
		wlc_phy_chanspec_set((wlc_phy_t*)pi, orig_chanspec);

		wlc_phy_clip_det_nphy(pi, 1, clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			classifier_state);

		/* restore tx pwr index to original power index */
		tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
		wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			pi_nphy->nphy_txpwr_idx_5G[0] = saved_pwr_idx[0];
			pi_nphy->nphy_txpwr_idx_5G[1] = saved_pwr_idx[1];
		} else {
			pi_nphy->nphy_txpwr_idx_2G[0] = saved_pwr_idx[0];
			pi_nphy->nphy_txpwr_idx_2G[1] = saved_pwr_idx[1];
		}
		wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

		/* restore the crsminpwr and init gains */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
			                     NPHY_crsminpower0_crsminpower0_MASK,
			                     saved_crsminpwr0);
		}
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			NPHY_crsminpowerl0_crsminpower0_MASK,
			saved_crsminpwrl0);
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			saved_crsminpwru0);
#ifdef BPHY_DESENSE
		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		                     NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		                     saved_crsminpwr_bphy);
#endif // endif

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			phy_utils_mod_phyreg(pi, NPHY_crsminpower0_core1,
				NPHY_crsminpower0_crsminpower0_MASK,
				saved_crsminpwr0_core1);
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				saved_crsminpwrl0_core1);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				saved_crsminpwru0_core1);
		}

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
				saved_initgaincode_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
				saved_initgaincode_core2);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
				saved_initgaincodeb_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
				saved_initgaincodeb_core2);
		} else {
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
				saved_initgaincode_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
				saved_initgaincode_core2);
		}

		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
				4, 0x104, 16, saved_initgaincode_rfseq);
		} else {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
				pi->pubpi.phy_corenum, 0x106, 16,
				saved_initgaincode_rfseq);
		}

		wlc_phy_noise_sw_set_nphy(pi);

		/* Based on adc power level decide what is the ACI power level */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			if (IS_ELNA_BRD && (CHIP_4324_B1(pi) ||
				CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
				if (pwr > adc_pwrs_elna[3]) {
					PHY_ACI(("pwr = %d, pwr > adc_pwrs_elna[3] = %d\n",
						pwr, (pwr > adc_pwrs_elna[3])));
					return PHY_ACI_PWR_HIGH;
				} else if (pwr > adc_pwrs_elna[2]) {
					PHY_ACI(("pwr = %d, pwr > adc_pwrs_elna[2] = %d\n",
						pwr, (pwr > adc_pwrs_elna[2])));
					return PHY_ACI_PWR_MED;
				} else if (pwr > adc_pwrs_elna[1]) {
					PHY_ACI(("pwr = %d, pwr > adc_pwrs_elna[1] = %d\n",
						pwr, (pwr > adc_pwrs_elna[1])));
					return PHY_ACI_PWR_LOW;
				} else {
					return PHY_ACI_PWR_NOTPRESENT;
				}
			} else {
			if (pwr > adc_pwrs_rev19_1[3]) {
				PHY_ACI(("pwr = %d, pwr > adc_pwrs_rev19_1[3] = %d\n",
				pwr, (pwr > adc_pwrs_rev19_1[3])));
				return PHY_ACI_PWR_HIGH;
			} else if (pwr > adc_pwrs_rev19_1[2]) {
				PHY_ACI(("pwr = %d, pwr > adc_pwrs_rev19_1[2] = %d\n",
				pwr, (pwr > adc_pwrs_rev19_1[2])));
				return PHY_ACI_PWR_MED;
			} else if (pwr > adc_pwrs_rev19_1[1]) {
				PHY_ACI(("pwr = %d, pwr > adc_pwrs_rev19_1[1] = %d\n",
				pwr, (pwr > adc_pwrs_rev19_1[1])));
				return PHY_ACI_PWR_LOW;
			} else {
				return PHY_ACI_PWR_NOTPRESENT;
			}
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			PHY_ACI(("pwr = %d, pwr > adc_pwrs_rev7[1] = %d\n",
			pwr, (pwr > adc_pwrs_rev7[1])));
			if (pwr > adc_pwrs_rev7[1])
				return PHY_ACI_PWR_HIGH;
		} else {
			if (pwr > adc_pwrs_rev3[1])
				return PHY_ACI_PWR_HIGH;
		}
		return PHY_ACI_PWR_NOTPRESENT;
	} else {
		/* 4321 */
		/* Set different threshold for undetect */
		if (pi->aci_state & ACI_ACTIVE)
			adc_pwrs_rev3[0] = pi->interf->aci.nphy.adcpwr_exit_thresh;

		adc_code_thresh = (uint16) phy_utils_sqrt_int(adc_pwrs[0]/2);

		/* **Save registers that are going to be changed (start) ** */
		/* Override Rxgain based on requested ACI power level */
		lna = 3; hpf1 = 2; hpf2 = 6;

		classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		wlc_phy_clip_det_nphy(pi, 0, clip_state);

		gpiosel = phy_utils_read_phyreg(pi, NPHY_gpioSel);
		gpioLoOutEn = phy_utils_read_phyreg(pi, NPHY_gpioLoOutEn);
		gpioHiOutEn = phy_utils_read_phyreg(pi, NPHY_gpioHiOutEn);

		rfctrlintc1 = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc1);
		rfctrlintc2 = phy_utils_read_phyreg(pi, NPHY_RfctrlIntc2);

		rxrf_spc1_core1 = phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1);
		rxrf_spc1_core2 = phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1);

		core1_rxbb_rccal_ctrl =
		        phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
		core2_rxbb_rccal_ctrl =
		        phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);
		rccal_val =
		        MIN(0x1f, 20 + phy_utils_read_radioreg(pi, RADIO_2055_CAL_RCCAL_READ_TS));
		rccal_val  = rccal_val | 0x20;
		/* ************** (end) ************ */

		/* Based on phy bw, set the aci scan delta & skip */
		if (IS40MHZ(pi)) {
			chan_delta = NPHY_ACI_40MHZ_CHANNEL_DELTA;
			chan_skip = NPHY_ACI_40MHZ_CHANNEL_SKIP;
		} else {
			chan_delta = NPHY_ACI_CHANNEL_DELTA;
			chan_skip = NPHY_ACI_CHANNEL_SKIP;
		}

		/* Channels scan range */
		start = MAX(ACI_FIRST_CHAN, orig_channel - chan_delta);
		end = MIN(ACI_LAST_CHAN, orig_channel + chan_delta);

		/* Algorithm:
		*  1. Scan channels(for power) that are least 4 apart
		*  2. Average adc_pwr & W2 for adc_codes greater than some threshold
		*  3. High power signal can leak in 4 channel apart, so qualify that
		*     with W2. For low adc_pwr W2 will be low, if its coming from adjacent channel
		*/

		for (chan = start; chan <= end; chan++) {
			if ((chan < (orig_channel - chan_skip)) ||
				(chan > (orig_channel + chan_skip))) {
				wlc_phy_chanspec_set((wlc_phy_t*)pi, CH20MHZ_CHSPEC(chan));

				/* ** Change phy registers needed for scanning (start) ** */
				/* Classifier off,clip det off, set appropriate gain */
				wlc_phy_classifier_nphy(pi,
					NPHY_ClassifierCtrl_classifierSel_MASK, 4);
				wlc_phy_clip_det_nphy(pi, 1, clip_off);
				wlc_phy_rfctrl_override_nphy(pi, NPHY_RfctrlOverride_rxgain_MASK,
					((hpf2 << 8) | (hpf1 << 4) | (lna << 2)), 0x3, 0);
				/* Force TR switch to be in R position */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc1, 0x120)
					PHY_REG_WRITE_ENTRY(NPHY, RfctrlIntc2, 0x120)
				PHY_REG_LIST_EXECUTE(pi);

				/* gainboost ON, and rccal offset = 0 */
				phy_utils_and_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1,
					~(RADIO_2055_GAINBST_DISABLE));
				phy_utils_and_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1,
					~(RADIO_2055_GAINBST_DISABLE));
				phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL,
				                         rccal_val);
				phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL,
				                         rccal_val);

				/* Select W2 Rssi */
				wlc_phy_rssisel_nphy(pi,
					RADIO_MIMO_CORESEL_ALLRX, NPHY_RSSI_SEL_W2);

				/* Enable the gpio's */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
					PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
				PHY_REG_LIST_EXECUTE(pi);

				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
				/* ** end (changing registers) ** */

				pwr_ch = 0;
				w2_ch = 32;
				/* Do i-rail for Core1 & q-rail for Core2 to save time */
				FOREACH_CORE(pi, core) {
					phy_utils_write_phyreg(pi, NPHY_gpioSel, 6+core);
					for (ctr = 0; ctr < repeat_ctr; ctr++) {
						avg_adcpwr = 0;
						avgw2 = 0;
						count = 0;
						for (samp = 0; samp < nsamps; samp++) {
							if (core == PHY_CORE_0)
								gpio = phy_utils_read_phyreg(pi,
								             NPHY_gpioLoOut);
							else
								gpio = phy_utils_read_phyreg(pi,
								             NPHY_gpioHiOut);

							/* MSB 8bits of ADC are enough */
						    adc_code = ((int16)((gpio & 0x3ff) << 6)) >> 8;
						    w2 = ((int8)(((gpio >> 10) & 0x3f) << 2)) >> 2;
							if (ABS(adc_code) > adc_code_thresh) {
								count++;
								avg_adcpwr += (adc_code * adc_code);
								avgw2 += w2;
							}
						}
						if (count > count_thresh) {
							avg_adcpwr = avg_adcpwr / count;
							if (avg_adcpwr > pwr_ch)
							{
								avgw2 = avgw2 / count;
								adcpwr_val = TRUE;
							    for (i = 0; i < num_adc_ranges; i++) {
									adcpwrL = adc_pwrs[i];
									adcpwrR = adc_pwrs[i+1];
								    if ((avg_adcpwr >= adcpwrL) &&
								        (avg_adcpwr < adcpwrR)) {
								        if (avgw2 < valid_w2s[i])
								            adcpwr_val = FALSE;
										break;
									}
								}
						        PHY_ACI(("wlc_phy_aci_scan_iqbased_nphy:"
						            "chan=%d adc=%d w2=%d cnt=%d\n",
						            chan, avg_adcpwr, avgw2, count));
								if (adcpwr_val) {
									pwr_ch = avg_adcpwr;
									w2_ch = avgw2;
								}
							}
						}
						OSL_DELAY(10);
					}
					pwr = MAX(pwr, pwr_ch);
				}
				PHY_ACI(("%s: chan=%d, adc=%d, avg_w2=%d\n", __FUNCTION__, chan,
					pwr_ch, w2_ch));
			}
		}

		/* ************* RESTORE REGISTERS ************* */
		phy_utils_write_phyreg(pi, NPHY_gpioSel, gpiosel);
		phy_utils_write_phyreg(pi, NPHY_gpioLoOutEn, gpioLoOutEn);
		phy_utils_write_phyreg(pi, NPHY_gpioHiOutEn, gpioHiOutEn);
		wlc_phy_rssisel_nphy(pi, RADIO_MIMO_CORESEL_OFF, 0);

		/* Restore Radio Regs */
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL,
		                         core1_rxbb_rccal_ctrl);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL,
		                         core2_rxbb_rccal_ctrl);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1, rxrf_spc1_core1);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1, rxrf_spc1_core2);

		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc1, rfctrlintc1);
		phy_utils_write_phyreg(pi, NPHY_RfctrlIntc2, rfctrlintc2);

		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_rxgain_MASK,
				0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
			wlc_phy_rfctrl_override_nphy_rev7(
				pi, NPHY_REV7_RfctrlOverride_lpf_gain_biq01_MASK,
				0, 0x3, 1, NPHY_REV7_RFCTRLOVERRIDE_ID0);
		} else {
			wlc_phy_rfctrl_override_nphy(pi,
				NPHY_RfctrlOverride_rxgain_MASK, 0, 0x3, 1);
		}
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

		wlc_phy_clip_det_nphy(pi, 1, clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			classifier_state);

		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

		/* revert to the original chanspec */
		wlc_phy_chanspec_set((wlc_phy_t*)pi, orig_chanspec);

		/* Based on adc power level decide what is the ACI power level */
		if (pwr > adc_pwrs[2])
			return PHY_ACI_PWR_HIGH;
		else if (pwr > adc_pwrs[1])
			return PHY_ACI_PWR_MED;
		else if (pwr > adc_pwrs[0])
			return PHY_ACI_PWR_LOW;

		return PHY_ACI_PWR_NOTPRESENT;
	}
}

/** Don't use this feature right now, until the values are correct */
static void
wlc_phy_aci_pwr_upd_nphy(phy_info_t *pi, int aci_pwr)
{
	uint16 b_energy_thresh = pi->interf->aci.nphy.b_energy_hi_aci;

	/* dummy fn; just return for 4324x */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		return;
	}

	if (aci_pwr == PHY_ACI_PWR_LOW) {
		b_energy_thresh = pi->interf->aci.nphy.b_energy_lo_aci;
	} else if (aci_pwr == PHY_ACI_PWR_MED) {
		b_energy_thresh = pi->interf->aci.nphy.b_energy_md_aci;
	} else if (aci_pwr == PHY_ACI_PWR_HIGH) {
		b_energy_thresh = pi->interf->aci.nphy.b_energy_hi_aci;
	}

	phy_utils_write_phyreg(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO), b_energy_thresh);
}

static void
wlc_phy_aci_sw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr)
{

	bool was_active;

	was_active = (pi->aci_state & ACI_ACTIVE) != 0;

	if (enable) {
		if (!CHSPEC_IS2G(pi->radio_chanspec)) {
			/* not 2 ghz, so do not do this */
			PHY_ERROR(("wlc_phy_aci_sw_set_nphy: do not enable ACI for 5GHz!\n"));
			return;
		}

		if (was_active && !(NREV_GE(pi->pubpi.phy_rev, 3)))
			return;

		pi->aci_state |= ACI_ACTIVE;
		pi->aci_active_pwr_level = aci_pwr;
		pi->aci_start_time = pi->sh->now;
		wlapi_high_update_phy_mode(pi->sh->physhim, PHY_MODE_ACI);
	} else {
		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (CHSPEC_CHANNEL(pi->radio_chanspec) == pi->interf->curr_home_channel) {
				/* on home channel, i wanted to disable ACI, so do so */
				pi->aci_state &= ~ACI_ACTIVE;
				pi->aci_active_pwr_level = aci_pwr;
				wlapi_high_update_phy_mode(pi->sh->physhim, 0);
			}
		} else {
			pi->aci_state &= ~ACI_ACTIVE;
			wlapi_high_update_phy_mode(pi->sh->physhim, 0);
		}
	}

}

static void
wlc_phy_aci_noise_shared_reset_nphy(phy_info_t *pi)
{
	uint8 core;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		/* SOFTWARE STATE RESET */
		pi->interf->init_gain_core1 =
			pi->interf->init_gain_code_core1_stored;
		pi->interf->init_gain_core2 =
			pi->interf->init_gain_code_core2_stored;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->init_gainb_core1 =
				pi->interf->init_gain_codeb_core1_stored;
			pi->interf->init_gainb_core2 =
				pi->interf->init_gain_codeb_core2_stored;
		}
		FOREACH_CORE(pi, core) {
			pi->interf->init_gain_rfseq[core] =
				pi->interf->init_gain_table_stored[core];
		}

		pi->interf->init_gain_core1_aci_off =
			pi->interf->init_gain_core1;
		pi->interf->init_gain_core2_aci_off =
			pi->interf->init_gain_core2;
		pi->interf->init_gain_core1_aci_on =
			pi->interf->init_gain_core1;
		pi->interf->init_gain_core2_aci_on =
			pi->interf->init_gain_core2;
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			pi->interf->init_gainb_core1_aci_off =
				pi->interf->init_gainb_core1;
			pi->interf->init_gainb_core2_aci_off =
				pi->interf->init_gainb_core2;
			pi->interf->init_gainb_core1_aci_on =
				pi->interf->init_gainb_core1;
			pi->interf->init_gainb_core2_aci_on =
				pi->interf->init_gainb_core2;
		}
		FOREACH_CORE(pi, core) {
			pi->interf->init_gain_rfseq_aci_on[core] =
				pi->interf->init_gain_table_stored[core];
			pi->interf->init_gain_rfseq_aci_off[core] =
				pi->interf->init_gain_table_stored[core];
		}

		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf->crsminpwr0 = pi->interf->crsminpwrthld_40_stored;
		}
		pi->interf->crsminpwrl0 = pi->interf->crsminpwrthld_20L_stored;
		pi->interf->crsminpwru0 = pi->interf->crsminpwrthld_20U_stored;
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			pi->interf->crsminpwr0_core1 = pi->interf->crsminpwrthld_40_stored;
			pi->interf->crsminpwrl0_core1 = pi->interf->crsminpwrthld_20L_stored_core1;
			pi->interf->crsminpwru0_core1 = pi->interf->crsminpwrthld_20U_stored_core1;
		}
#ifdef BPHY_DESENSE
		pi->interf->bphy_crsminpwr = BPHY_DESENSE_CRSMINPWR_BASELINE;
#endif // endif
		pi->interf->aci_on_firsttime = TRUE;

		/* UPDATE ACI_OFF MINPWRS */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf->crsminpwr0_aci_off = pi->interf->crsminpwr0;
		}
		pi->interf->crsminpwrl0_aci_off = pi->interf->crsminpwrl0;
		pi->interf->crsminpwru0_aci_off = pi->interf->crsminpwru0;
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			pi->interf->crsminpwr0_aci_off_core1 = pi->interf->crsminpwr0_core1;
			pi->interf->crsminpwrl0_aci_off_core1 = pi->interf->crsminpwrl0_core1;
			pi->interf->crsminpwru0_aci_off_core1 = pi->interf->crsminpwru0_core1;
		}
#ifdef BPHY_DESENSE
		pi->interf->bphy_crsminpwr_aci_off = BPHY_DESENSE_CRSMINPWR_BASELINE;
#endif // endif
		/* UPDATE ACI_ON MINPWRS */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			pi->interf->crsminpwr0_aci_on = pi->interf->crsminpwr0;
		}
		pi->interf->crsminpwrl0_aci_on = pi->interf->crsminpwrl0;
		pi->interf->crsminpwru0_aci_on = pi->interf->crsminpwru0;
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			pi->interf->crsminpwr0_aci_on_core1 = pi->interf->crsminpwr0_core1;
			pi->interf->crsminpwrl0_aci_on_core1 = pi->interf->crsminpwrl0_core1;
			pi->interf->crsminpwru0_aci_on_core1 = pi->interf->crsminpwru0_core1;
		}
#ifdef BPHY_DESENSE
		pi->interf->bphy_crsminpwr_aci_on = BPHY_DESENSE_CRSMINPWR_BASELINE;
#endif // endif

		/* HARDWARE STATE RESET */
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
				pi->interf->init_gain_code_core1_stored);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
				pi->interf->init_gain_code_core2_stored);
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
				pi->interf->init_gain_codeb_core1_stored);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
				pi->interf->init_gain_codeb_core2_stored);
		} else {
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
				pi->interf->init_gain_code_core1_stored);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
				pi->interf->init_gain_code_core2_stored);
		}

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
			pi->pubpi.phy_corenum, 0x106,
			16, pi->interf->init_gain_table_stored);

		/* reset crsminpwr threshold to original value */
		if (NREV_LT(pi->pubpi.phy_rev, 7)) {
			phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
			                     NPHY_crsminpower0_crsminpower0_MASK,
			                     pi->interf->crsminpwrthld_40_stored);
		}
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0, NPHY_crsminpowerl0_crsminpower0_MASK,
			pi->interf->crsminpwrthld_20L_stored);
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0, NPHY_crsminpoweru0_crsminpower0_MASK,
			pi->interf->crsminpwrthld_20U_stored);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			phy_utils_mod_phyreg(pi, NPHY_crsminpower0_core1,
				NPHY_crsminpower0_crsminpower0_MASK,
				pi->interf->crsminpwrthld_40_stored);
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
				NPHY_crsminpowerl0_crsminpower0_MASK,
				pi->interf->crsminpwrthld_20L_stored_core1);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
				NPHY_crsminpoweru0_crsminpower0_MASK,
				pi->interf->crsminpwrthld_20U_stored_core1);
		}

		if ((NREV_GE(pi->pubpi.phy_rev, 6) && NREV_LE(pi->pubpi.phy_rev, 6))) {
			pi->interf->bphy_desense_lut = NPHY_bphy_desense_lut_rev3to6;
			pi->interf->bphy_desense_lut_size = sizeof(NPHY_bphy_desense_lut_rev3to6)/
				sizeof(bphy_desense_info_t);
			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV3TO6;

			pi->interf->ofdm_desense_lut = NPHY_ofdm_desense_lut_rev3to6;
			pi->interf->ofdm_desense_lut_size = sizeof(NPHY_ofdm_desense_lut_rev3to6)/
				sizeof(uint16);
			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV3TO6;

		} else if ((NREV_GE(pi->pubpi.phy_rev, 7) && NREV_LE(pi->pubpi.phy_rev, 15))) {
			pi->interf->bphy_desense_lut = NPHY_bphy_desense_aci_off_lut_rev7to15;
			pi->interf->bphy_desense_lut_size =
				sizeof(NPHY_bphy_desense_aci_off_lut_rev7to15)/
				sizeof(bphy_desense_info_t);
			pi->interf->bphy_min_sensitivity = NPHY_BPHY_MIN_SENSITIVITY_REV7TO15;
			pi->interf->ofdm_min_sensitivity = NPHY_OFDM_MIN_SENSITIVITY_REV7TO15;
		}
	}

}

static void
wlc_phy_aci_noise_shared_hw_set_nphy(phy_info_t *pi, bool aci_miti_enable,
	bool from_aci_call)
{

	uint16 aci_present_init_gaincode = 0;
	uint16 aci_present_init_gaincodeb = 0;
	uint16 aci_present_rfseq_init_gain_4322[] = {0x8136, 0x8136, 0x8136, 0x8136};
	uint16 aci_present_rfseq_init_gain_4322_elna[] = {0x4136, 0x4136, 0x4136, 0x4136};
	uint16 aci_present_rfseq_init_gain_5357[] = {0x9136, 0x9136, 0x9136, 0x9136};
	uint16 aci_present_rfseq_init_gain_43239_ocl[] = {0x9136, 0x9136};
	uint16 aci_present_rfseq_init_gain_5357_elna[] = {0x5136, 0x5136, 0x5136, 0x5136};
	uint16 newgainarray[4];
	bool band_switch = FALSE;
	bool bw_switch = FALSE;

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		if (from_aci_call) {
			if (aci_miti_enable) {
				/* reset crsminpwr threshold to original (baseline OR init)
				 * values
				 */
				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf->crsminpwrthld_40_stored);
				}
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20L_stored);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20U_stored);
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20L_stored_core1);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20U_stored_core1);
				}
#ifdef BPHY_DESENSE
			phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
				NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
				pi->interf->bphy_crsminpwrthld_stored);
#endif // endif

				if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* reduce init gain and also redistribute gains
				 * with less lna gain
				 */

				/* use these values: */
				/* lna1 = 0x2, lna2 = 0x1, hpvga = 8  */
				/* (these settings provide an  */
				/* overall init gain that is 6 db lower */
				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
					(CHSPEC_IS2G(pi->radio_chanspec))) {
					/* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
					 * to improve false detection
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						/* Core1InitGainCodeA2057 =
						 * 0000 0000 1000 1100 = 0x8c
						 * Core1InitGainCodeB2057 =
						 * 0000 1001 0000 0000 = 0x900
						 * lna1=0x2, lna2=1, mixer=0x4,
						 * lpf-b0=0x0, lpf-b1=0x9(-4)
						 * lna1=20, lna2=7, mixer=5,
						 * lpf-b0=0, lpf-b1=27(-12) dB
						 */
						aci_present_init_gaincode = 0x6c;
						aci_present_init_gaincodeb = 0x510 |
							(phy_utils_read_phyreg(pi,
							NPHY_Core1InitGainCodeB2057) & 0xf);

					} else {
						/* Core1InitGainCode2056 = 0100 0010 0110 1100
						 * lna1=0x2, lna2=1, mixer=0x3, lpf=0x1, vga=0x4
						 * lna1=20, lna2=6, mixer=8, lpf=6, vga=12 dB
						 */
						aci_present_init_gaincode = 0x426c;
					}
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						aci_present_init_gaincode = 0x6c;
						aci_present_init_gaincodeb = 0x910 |
							(phy_utils_read_phyreg(pi,
							NPHY_Core1InitGainCodeB2057) & 0xf);
						pi->interf->max_hpvga_acion_2G = 9;
					} else {
						aci_present_init_gaincode = 0x826c;
						pi->interf->max_hpvga_acion_2G = 8;
					}
				}

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
						aci_present_init_gaincode);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
						aci_present_init_gaincode);
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
						aci_present_init_gaincodeb);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
						aci_present_init_gaincodeb);

					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106,
						16, aci_present_rfseq_init_gain_5357);
					if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x198,
							16, aci_present_rfseq_init_gain_43239_ocl);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x1a8,
							16, aci_present_rfseq_init_gain_43239_ocl);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x1b8,
							16, aci_present_rfseq_init_gain_43239_ocl);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x1c8,
							16, aci_present_rfseq_init_gain_43239_ocl);
					}
				} else {
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
						aci_present_init_gaincode);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
						aci_present_init_gaincode);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x106,
						16, aci_present_rfseq_init_gain_4322);
				}

				if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) &&
					(CHSPEC_IS2G(pi->radio_chanspec))) {
					/* Drop INIT_GAIN in HPVGA gain by 12 dB for ext-LNA
					 * to improve false detection
					 */
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106, 16,
						   aci_present_rfseq_init_gain_5357_elna);
					} else {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106,
							16, aci_present_rfseq_init_gain_4322_elna);
					}
				} else {
					if (NREV_GE(pi->pubpi.phy_rev, 7)) {
						wlc_phy_table_write_nphy(pi,
							NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106, 16,
						   aci_present_rfseq_init_gain_5357);
					} else {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
							pi->pubpi.phy_corenum, 0x106,
							16, aci_present_rfseq_init_gain_4322);
					}
				}
				}
				#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
				#endif /* NOISE_CAL_LCNXNPHY */
			} else {
				/* not in home channel and/or not wl interference 4,
				 * so use latest bandinit values
				 */
				if (NREV_GE(pi->pubpi.phy_rev, 7) &&
					NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
					band_switch =
						(CHSPEC_CHANNEL(pi->interf->radio_chanspec_stored)
						> 14 && CHSPEC_CHANNEL(pi->radio_chanspec) <= 14) ||
						((CHSPEC_CHANNEL(pi->interf->radio_chanspec_stored)
						<= 14) && (CHSPEC_CHANNEL(pi->radio_chanspec)
						> 14));
					bw_switch =
						((CHSPEC_IS20(pi->interf->radio_chanspec_stored)
						== 1) &&
						(CHSPEC_IS20(pi->radio_chanspec) == 0)) ||
						((CHSPEC_IS20(pi->interf->radio_chanspec_stored)
						== 0) &&
						(CHSPEC_IS20(pi->radio_chanspec) == 1));
				}

				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV) &&
						((band_switch || bw_switch) ||
						(pi->interf->init_gain_code_core1_stored == 0) ||
						(pi->interf->init_gain_code_core2_stored == 0) ||
						(pi->interf->init_gain_codeb_core1_stored == 0) ||
						(pi->interf->init_gain_codeb_core2_stored == 0))) {
						return;
					}

					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
						pi->interf->init_gain_code_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
						pi->interf->init_gain_code_core2_stored);
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
						pi->interf->init_gain_codeb_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
						pi->interf->init_gain_codeb_core2_stored);
				} else {
					phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2056,
						pi->interf->init_gain_code_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2056,
						pi->interf->init_gain_code_core2_stored);
				}

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106,
					16, pi->interf->init_gain_table_stored);
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x198,
						16, pi->interf->init_gain_table_stored);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x1a8,
						16, pi->interf->init_gain_table_stored);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x1b8,
						16, pi->interf->init_gain_table_stored);
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
						pi->pubpi.phy_corenum, 0x1c8,
						16, pi->interf->init_gain_table_stored);
				}

				if (NREV_LT(pi->pubpi.phy_rev, 7)) {
					phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
						NPHY_crsminpower0_crsminpower0_MASK,
						pi->interf->crsminpwrthld_40_stored);
				}
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20L_stored);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20U_stored);

				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20L_stored_core1);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->crsminpwrthld_20U_stored_core1);
				}
#ifdef BPHY_DESENSE
				phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
					NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
					pi->interf->bphy_crsminpwrthld_stored);
#endif // endif

#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
#endif /* NOISE_CAL_LCNXNPHY */

			}
			if ((pi->sh->interference_mode == WLAN_AUTO_W_NOISE ||
				pi->sh->interference_mode == NON_WLAN)) {
				if ((NREV_GE(pi->pubpi.phy_rev, 6) &&
					NREV_LE(pi->pubpi.phy_rev, 15))) {
					wlc_phy_bphy_ofdm_noise_update_LUT(pi, aci_miti_enable);
				}
			}
		} else {
			/* called from noise mitigation */
			if (pi->interf->noise.changeinitgain) {
				/* change init gain and rfseq init gain */

				/* modify only these bits */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
					phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));
					phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));
				} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT));
					phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCodeB2057,
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT));
				} else {
					phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCodeA2056,
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT));
					phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCodeA2056,
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_MASK,
						(pi->interf->noise.newgain_initgain <<
					NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT));
				}
				newgainarray[0] = pi->interf->noise.newgain_rfseq;
				newgainarray[1] = pi->interf->noise.newgain_rfseq;
				newgainarray[2] = pi->interf->noise.newgain_rfseq;
				newgainarray[3] = pi->interf->noise.newgain_rfseq;

				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x106, 16, newgainarray);

				/* 4324x family also needs this... */
				if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x198, 16, newgainarray);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1a8, 16, newgainarray);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1b8, 16, newgainarray);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
					pi->pubpi.phy_corenum, 0x1c8, 16, newgainarray);
				}

				pi->interf->noise.changeinitgain = FALSE;
#ifdef NOISE_CAL_LCNXNPHY
				if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV) ||
				NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
				/* init fifo used for noise cal */
					wlc_phy_noise_fifo_init_nphy(pi);
#endif /* NOISE_CAL_LCNXNPHY */
			}

			if (NREV_LT(pi->pubpi.phy_rev, 7)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpower0,
					NPHY_crsminpower0_crsminpower0_MASK,
					pi->interf->noise.newcrsminpwr_40);
			}
			phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
			                     NPHY_crsminpowerl0_crsminpower0_MASK,
				pi->interf->noise.newcrsminpwr_20L);
			phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
			                     NPHY_crsminpoweru0_crsminpower0_MASK,
				pi->interf->noise.newcrsminpwr_20U);
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
					NPHY_crsminpowerl0_crsminpower0_MASK,
					pi->interf->noise.newcrsminpwr_20L_core1);
				phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
					NPHY_crsminpoweru0_crsminpower0_MASK,
					pi->interf->noise.newcrsminpwr_20U_core1);
			}
#ifdef BPHY_DESENSE
			phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
				NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
				pi->interf->noise.newbphycrsminpwr);
#endif // endif
		}
	}
}

void
wlc_phy_acimode_set_nphy(phy_info_t *pi, bool aci_miti_enable, int aci_pwr)
{
	uint16 tempgain;
	bool suspend;
	bool phyrev7to15 = FALSE;

	/* suspend mac if haven't done so */
	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	phyrev7to15 = NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV);
	if ((!phyrev7to15 && CHSPEC_IS2G(pi->radio_chanspec)) ||
		(phyrev7to15 && ((CHSPEC_IS2G(pi->radio_chanspec) && aci_miti_enable &&
		!pi->interf->hw_aci_mitig_on) ||
		(!aci_miti_enable && pi->interf->hw_aci_mitig_on)))) {
		wlc_phy_aci_hw_set_nphy(pi, aci_miti_enable, aci_pwr);
		wlc_phy_aci_noise_shared_hw_set_nphy(pi, aci_miti_enable, TRUE);
		wlc_phy_aci_sw_set_nphy(pi, aci_miti_enable, aci_pwr);
		/* rev 7 changes crsminpwr only, limit the change */
		/* based on rssi value */
		/* concern:  bphy doesn't get limited the same way */

		if (NREV_GE(pi->pubpi.phy_rev, 3) && !(PUB_NOT_ASSOC(pi))) {
			if (aci_miti_enable) {
				if (NREV_GE(pi->pubpi.phy_rev, 7)) {
					if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
						tempgain = (uint16)
						        (((phy_utils_read_phyreg(pi,
						             NPHY_Core1InitGainCodeB2057)) >>
						  NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT)
						& 0xf);
					} else {
						tempgain = (uint16)
						        ((phy_utils_read_phyreg(pi,
						             NPHY_Core1InitGainCodeB2057)) >>
					          NPHY_Core1InitGainCodeB2057_InitBiQ1Index_SHIFT);
					}
				} else {
					tempgain = (uint16)
					   ((phy_utils_read_phyreg(pi,
					      NPHY_Core1InitGainCodeA2056)) >>
					       NPHY_Core1InitGainCodeA2056_initvgagainIndex_SHIFT);
				}
				wlc_phy_noise_limit_crsmin_nphy(pi, tempgain);
				wlc_phy_aci_noise_shared_hw_set_nphy
					(pi, aci_miti_enable, TRUE);
				wlc_phy_noise_sw_set_nphy(pi);
			}
		}
		if (phyrev7to15) {
			if (aci_miti_enable) {
				pi->interf->hw_aci_mitig_on = TRUE;
			} else {
				pi->interf->hw_aci_mitig_on = FALSE;
			}
		}
	}
	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}
}

static void
wlc_phy_aci_hw_set_nphy(phy_info_t *pi, bool enable, int aci_pwr)
{
	uint i;
	uint core;
	int8 temp_gain;
	uint16 aci_prsnt_clip1hi_gaincode;
	uint16 aci_prsnt_clip1hi_gaincodeb;
	uint16 aci_prsnt_nbclip_threshold;

	uint16 rccal_val,  rccal_offset = 0xc;
	bool was_active, ed_lock;
	uint16 regval[NPHY_CORE_NUM];
	bool band_switch = FALSE;
	bool bw_switch = FALSE;
	bool phyrev7to15 = FALSE;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	was_active = (pi->aci_state & ACI_ACTIVE) != 0;

	phyrev7to15 = NREV_GE(pi->pubpi.phy_rev, 7) &&
		NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV);

	if (enable) {
		if (!CHSPEC_IS2G(pi->radio_chanspec)) {
			/* not 2 ghz, so do not do this */
			PHY_ERROR(("wlc_phy_aci_hw_set_nphy: do not enable ACI for 5GHz!\n"));
			return;
		}

		PHY_ACI(("wlc_phy_aci_hw_set_nphy: Enable ACI mitigation level %d, channel is %d\n",
			aci_pwr, CHSPEC_CHANNEL(pi->radio_chanspec)));
		if (was_active && !(NREV_GE(pi->pubpi.phy_rev, 3)))
			return;

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* set energy drop timeout len to small value, return to
			 * search asap after previous detection fails
			 */
		if (!phyrev7to15) {
			pi->interf->energy_drop_timeout_len_stored =
				phy_utils_read_phyreg(pi, NPHY_energydroptimeoutLen);
#ifdef NPHYREV7_HTPHY_DFS_WAR
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
			} else {
				phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x9c40);
			}
#else
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
#endif // endif
		}

			/* clip hi gain: since overall init gain reduced, */
			/* need to reduce clip hi gain and */
			/* since lna gains reduced, we need to also reduce */
			/* nbclip thresholds */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* We change lna1_rout : This changes all gains together  */
				if (IS_ELNA_BRD && (CHIP_4324_B1(pi) ||
					CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
				/* With ELNA, we need different settings than ones without it */
				if (aci_pwr == PHY_ACI_PWR_HIGH) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0xb << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0xb << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x1 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x1 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0x8 << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0x8 << 4);

					/* offset gains by appropriate backoff value */
					for (i = 0; i < 8; i++) {
						temp_gain =
							pi->interf->lna1_2g_stored_core0[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna1_2g_stored_core1[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core0[i] - 5;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core1[i] - 5;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
					} else if (aci_pwr == PHY_ACI_PWR_MED) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0x9 << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0x9 << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0x0 << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0x0 << 4);

					/* offset gains by 12 db */
					for (i = 0; i < 8; i++)	{
						temp_gain =
							pi->interf->lna1_2g_stored_core0[i] - 12;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna1_2g_stored_core1[i] - 12;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core0[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core1[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
					} else if (aci_pwr == PHY_ACI_PWR_LOW) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0x3 << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0x3 << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0x0 << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0x0 << 4);

					/* offset gains by 2 db */
					for (i = 0; i < 8; i++) {
						temp_gain = pi->interf->lna1_2g_stored_core0[i] - 2;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna1_2g_stored_core1[i] - 2;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core0[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core1[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
				}
				} else {
				if (aci_pwr == PHY_ACI_PWR_HIGH) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0xb << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0xb << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x1 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x1 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0xb << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0xb << 4);

					/* offset gains by 26 db */
					for (i = 0; i < 8; i++) {
						temp_gain =
							pi->interf->lna1_2g_stored_core0[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna1_2g_stored_core1[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna2_2g_stored_core0[i] - 10;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna2_2g_stored_core1[i] - 10;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
				} else if (aci_pwr == PHY_ACI_PWR_MED) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0xb << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0xb << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0x0 << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0x0 << 4);

					/* offset gains by 16 db */
					for (i = 0; i < 8; i++)	{
						temp_gain =
							pi->interf->lna1_2g_stored_core0[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain =
							pi->interf->lna1_2g_stored_core1[i] - 16;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core0[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core1[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
				} else if (aci_pwr == PHY_ACI_PWR_LOW) {
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 6, 0x1 << 6);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
						0xf << 8, 0x4 << 8);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
						0xf << 8, 0x4 << 8);

					phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
						0x1 << 2, 0x0 << 2);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
						0xf << 4, 0x0 << 4);
					phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
						0xf << 4, 0x0 << 4);

					/* offset gains by 3 db */
					for (i = 0; i < 8; i++) {
						temp_gain = pi->interf->lna1_2g_stored_core0[i] - 3;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna1_2g_stored_core1[i] - 3;
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x8 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core0[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1,
							1, (0x10 + i), 8, &temp_gain);
						temp_gain = pi->interf->lna2_2g_stored_core1[i];
						wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2,
							1, (0x10 + i), 8, &temp_gain);
					}
				}
				}
			} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (!phyrev7to15) {
					pi->interf->clip1_hi_gain_code_core1_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core1clipHiGainCodeA2057);
					pi->interf->clip1_hi_gain_code_core2_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core2clipHiGainCodeA2057);
					pi->interf->clip1_hi_gain_codeb_core1_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core1clipHiGainCodeB2057);
					pi->interf->clip1_hi_gain_codeb_core2_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core2clipHiGainCodeB2057);
				}

				/* use lna1 = 0x2, lna2 = 0x1, mixer = 2, */
				/* lpf-b0 = 2, lpf-b1=2, dvga = 0 */
				aci_prsnt_clip1hi_gaincode = 0x2c;
				phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057,
					aci_prsnt_clip1hi_gaincode);
				phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057,
					aci_prsnt_clip1hi_gaincode);
				aci_prsnt_clip1hi_gaincodeb = 0x220 |
					(phy_utils_read_phyreg(pi,
					NPHY_Core1clipHiGainCodeB2057) & 0xf);
				phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057,
					aci_prsnt_clip1hi_gaincodeb);
				aci_prsnt_clip1hi_gaincodeb = 0x220 |
					(phy_utils_read_phyreg(pi,
					NPHY_Core2clipHiGainCodeB2057) & 0xf);
				phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057,
					aci_prsnt_clip1hi_gaincodeb);
			} else {
				pi->interf->clip1_hi_gain_code_core1_stored =
					phy_utils_read_phyreg(pi, NPHY_Core1clipHiGainCodeA2056);
				pi->interf->clip1_hi_gain_code_core2_stored =
					phy_utils_read_phyreg(pi, NPHY_Core2clipHiGainCodeA2056);

				/* use lna1 = 0x2, lna2 = 0x1, mixer = 3, lpf = 1, hpvga = 1 */
				aci_prsnt_clip1hi_gaincode = 0x126c;
				phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2056,
					aci_prsnt_clip1hi_gaincode);
				phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2056,
					aci_prsnt_clip1hi_gaincode);
			}

			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* nb threshold changes */
			if (!phyrev7to15) {
				pi->interf->nb_clip_thresh_core1_stored =
					phy_utils_read_phyreg(pi, NPHY_Core1nbClipThreshold);
				pi->interf->nb_clip_thresh_core2_stored =
					phy_utils_read_phyreg(pi, NPHY_Core2nbClipThreshold);
			}

			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				aci_prsnt_nbclip_threshold = 0x12;
			} else {
				aci_prsnt_nbclip_threshold = 0x69;
			}
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold,
				aci_prsnt_nbclip_threshold);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold,
				aci_prsnt_nbclip_threshold);

			/* gain limit */
			/* change lna2gainchange value for ofdm and cck */
			if (!phyrev7to15) {
				wlc_phy_table_read_nphy(pi, 4, 4, 0x10, 16,
					pi->interf->init_ofdmlna2gainchange_stored);
				wlc_phy_table_read_nphy(pi, 4, 4, 0x50, 16,
				   pi->interf->init_ccklna2gainchange_stored);
			}

			/* change only the 19th and 83rd values */
			regval[0] = 0x7f;
			wlc_phy_table_write_nphy(pi, 4, 1, 0x13, 16, &regval[0]);
			wlc_phy_table_write_nphy(pi, 4, 1, 0x53, 16, &regval[0]);

			/* clipLO gain */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (!phyrev7to15) {
					pi->interf->clip1_lo_gain_code_core1_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core1cliploGainCodeA2057);
					pi->interf->clip1_lo_gain_code_core2_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core2cliploGainCodeA2057);
				}

				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x24)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x24)
				PHY_REG_LIST_EXECUTE(pi);

				if (!phyrev7to15) {
					pi->interf->clip1_lo_gain_codeb_core1_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core1cliploGainCodeB2057);
					pi->interf->clip1_lo_gain_codeb_core2_stored =
						phy_utils_read_phyreg(pi,
					               NPHY_Core2cliploGainCodeB2057);
				}
				phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, 0x310 |
					(phy_utils_read_phyreg(pi,
					NPHY_Core1cliploGainCodeB2057) & 0xf));
				phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, 0x310 |
					(phy_utils_read_phyreg(pi,
					NPHY_Core2cliploGainCodeB2057) & 0xf));
			} else {
				pi->interf->clip1_lo_gain_code_core1_stored =
					phy_utils_read_phyreg(pi, NPHY_Core1cliploGainCodeA2056);
				pi->interf->clip1_lo_gain_code_core2_stored =
					phy_utils_read_phyreg(pi, NPHY_Core2cliploGainCodeA2056);

				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2056, 0x26c)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2056, 0x26c)
				PHY_REG_LIST_EXECUTE(pi);
			}

			/* RF rssi gain */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (!phyrev7to15) {
					pi->interf->radio_2057_core1_rssi_nb_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_NB_MASTER_CORE0) & 0x60;
					pi->interf->radio_2057_core2_rssi_nb_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_NB_MASTER_CORE1) & 0x60;
					pi->interf->radio_2057_core1_rssi_wb1a_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0xc;
					pi->interf->radio_2057_core2_rssi_wb1a_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0xc;
					pi->interf->radio_2057_core1_rssi_wb1g_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0) & 0x3;
					pi->interf->radio_2057_core2_rssi_wb1g_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1) & 0x3;
					pi->interf->radio_2057_core1_rssi_wb2_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_W2_MASTER_CORE0) & 0xc0;
					pi->interf->radio_2057_core2_rssi_wb2_gc_stored =
						phy_utils_read_radioreg(pi,
						RADIO_2057_W2_MASTER_CORE1) & 0xc0;
				}

				phy_utils_write_radioreg(pi, RADIO_2057_NB_MASTER_CORE0, 0x40 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_NB_MASTER_CORE0) & 0x1f));
				phy_utils_write_radioreg(pi, RADIO_2057_NB_MASTER_CORE1, 0x40 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_NB_MASTER_CORE1) & 0x1f));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0, 0x0 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x33));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1, 0x0 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x33));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0, 0x0 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x3c));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1, 0x0 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x3c));
				phy_utils_write_radioreg(pi, RADIO_2057_W2_MASTER_CORE0, 0x40 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_W2_MASTER_CORE0) & 0x3f));
				phy_utils_write_radioreg(pi, RADIO_2057_W2_MASTER_CORE1, 0x40 |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_W2_MASTER_CORE1) & 0x3f));
			} else {
				pi->interf->radio_2056_core1_rssi_gain_stored =
					phy_utils_read_radioreg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0));
				pi->interf->radio_2056_core2_rssi_gain_stored =
					phy_utils_read_radioreg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1));

				phy_utils_write_radioreg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0), 0x90);
				phy_utils_write_radioreg(pi,
					(RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1), 0x90);
			}

			/* w1 threshold */
			/* Adjust W1 Clip thresh based on gainctrl changes */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (!phyrev7to15) {
					pi->interf->w1_clip_thresh_core1_stored =
					        phy_utils_read_phyreg(pi,
					                NPHY_Core1clipwbThreshold2057);
					pi->interf->w1_clip_thresh_core2_stored =
						phy_utils_read_phyreg(pi,
					                NPHY_Core2clipwbThreshold2057);
				}
					PHY_REG_LIST_START
						PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057,
							clip1wbThreshold,
							NPHY_RSSICAL_W1_TARGET - 4)
						PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057,
							clip1wbThreshold,
							NPHY_RSSICAL_W1_TARGET - 4)
					PHY_REG_LIST_EXECUTE(pi);
			} else {
				pi->interf->w1_clip_thresh_core1_stored =
					phy_utils_read_phyreg(pi, NPHY_Core1clipwbThreshold);
				pi->interf->w1_clip_thresh_core2_stored =
					phy_utils_read_phyreg(pi, NPHY_Core2clipwbThreshold);

				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
						NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
						(NPHY_RSSICAL_W1_TARGET - 4) <<
						NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
						NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
						(NPHY_RSSICAL_W1_TARGET - 4) <<
						NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
				PHY_REG_LIST_EXECUTE(pi);
			}
			}

			ed_lock = pi->edcrs_threshold_lock ||
			        NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 1); /* 43217 */

			/* ED CRS changes */
			if (!ed_lock) {
				PHY_REG_LIST_START
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh0, 0x3eb)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs40AssertThresh1, 0x3eb)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh0, 0x341)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs40DeassertThresh1, 0x341)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x42b)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x42b)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x381)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x381)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x42b)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x42b)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x381)
				        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x381)
				PHY_REG_LIST_EXECUTE(pi);
			}
		} else {

			/* GainBoost Off */
			pi->interf->aci.nphy.radio_2055_core1_rxrf_spc1 =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1);
			pi->interf->aci.nphy.radio_2055_core2_rxrf_spc1 =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1);

			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1,
				pi->interf->aci.nphy.radio_2055_core1_rxrf_spc1 | 0x2);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1,
				pi->interf->aci.nphy.radio_2055_core2_rxrf_spc1 | 0x2);

			pi->interf->aci.nphy.gain_boost = pi->nphy_gain_boost;
			pi->nphy_gain_boost = FALSE;
			wlc_phy_adjust_lnagaintbl_nphy(pi);

			/* Decrease LPF BW to suppress ACI */
			pi->interf->aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL);
			pi->interf->aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl =
				phy_utils_read_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL);
			rccal_val = phy_utils_read_radioreg(pi, RADIO_2055_CAL_RCCAL_READ_TS);
			rccal_val  = MIN(0x1f, rccal_offset + rccal_val) | 0x20;
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL, rccal_val);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL, rccal_val);

			/* Force digigain to use only top6 ADC bits, and
			 * increase 11b energy thresh to
			 * supress ACI, otherwise we end up detecting ACI
			 */
			pi->interf->aci.nphy.overrideDigiGain1 =
				phy_utils_read_phyreg(pi, NPHY_overrideDigiGain1);
			pi->interf->aci.nphy.bphy_peak_energy_lo =
				phy_utils_read_phyreg(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO));

			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, overrideDigiGain1, forcedigigainEnable, 1)
				PHY_REG_MOD_ENTRY(NPHY, overrideDigiGain1, forcedigiGainValue, 4)
				PHY_REG_WRITE_RAW_ENTRY(NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO, 0xc0)
			PHY_REG_LIST_EXECUTE(pi);

			/* Reduce INIT Gain to 0x57c (default is 0x77c without gainBoost) */
			pi->interf->aci.nphy.init_gain_code_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCode);
			pi->interf->aci.nphy.init_gain_code_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCode);
			wlc_phy_table_read_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
				pi->interf->aci.nphy.init_gain_table);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1InitGainCode,
					NPHY_CoreInitGainCode_initHpvga2Index_MASK,
					5 << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2InitGainCode,
					NPHY_CoreInitGainCode_initHpvga2Index_MASK,
					5 << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			FOREACH_CORE(pi, core) {
				regval[core] = (5 << 8) | 0x7c;
			}
			wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16, regval);

			/* As we are increasing phreg 0xc33, we need the
			 * following gainctrl changes to make gainctrl robust
			 */
			pi->interf->aci.nphy.clip1_hi_gain_code_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1Clip1HiGainCode);
			pi->interf->aci.nphy.clip1_hi_gain_code_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2Clip1HiGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1HiGainCode, 0x10be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1HiGainCode, 0x10be)
			PHY_REG_LIST_EXECUTE(pi);

			pi->interf->aci.nphy.clip1_md_gain_code_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1Clip1MdGainCode);
			pi->interf->aci.nphy.clip1_md_gain_code_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2Clip1MdGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1MdGainCode, 0x101e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1MdGainCode, 0x101e)
			PHY_REG_LIST_EXECUTE(pi);

			pi->interf->aci.nphy.clip1_lo_gain_code_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1Clip1LoGainCode);
			pi->interf->aci.nphy.clip1_lo_gain_code_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2Clip1LoGainCode);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1LoGainCode, 0x203e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1LoGainCode, 0x203e)
			PHY_REG_LIST_EXECUTE(pi);

			/* Adjust NB Clip thresh based on gainctrl changes */
			pi->interf->aci.nphy.nb_clip_thresh_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1nbClipThreshold);
			pi->interf->aci.nphy.nb_clip_thresh_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2nbClipThreshold);

			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x53)
				PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x53)
			PHY_REG_LIST_EXECUTE(pi);

			/* Adjust W1 Clip thresh based on gainctrl changes */
			pi->interf->aci.nphy.w1_clip_thresh_core1 =
				phy_utils_read_phyreg(pi, NPHY_Core1clipwbThreshold);
			pi->interf->aci.nphy.w1_clip_thresh_core2 =
				phy_utils_read_phyreg(pi, NPHY_Core2clipwbThreshold);

			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipwbThreshold,
					NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
					(NPHY_RSSICAL_W1_TARGET - 5) <<
					NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_Core2clipwbThreshold,
					NPHY_CoreclipwbThreshold_clip1wbThreshold_MASK,
					(NPHY_RSSICAL_W1_TARGET - 5) <<
					NPHY_CoreclipwbThreshold_clip1wbThreshold_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			/* Increasing Lo gain affects coorect computation of pkt gain,
			 * increase backoff for cck (for ofdm it does not make any difference
			 */
			pi->interf->aci.nphy.cck_compute_gain_info_core1 =
				phy_utils_read_phyreg(pi,  NPHY_Core1cckcomputeGainInfo);
			pi->interf->aci.nphy.cck_compute_gain_info_core2 =
				phy_utils_read_phyreg(pi,  NPHY_Core2cckcomputeGainInfo);

			PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1cckcomputeGainInfo,
				NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK,
				4<<NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2cckcomputeGainInfo,
				NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_MASK,
				4<<NPHY_CorecckcomputeGainInfo_cckbarelyClipGainBackoffValue_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			/* get back to detection, as soon as a previous detection fails */
			pi->interf->aci.nphy.energy_drop_timeout_len =
				phy_utils_read_phyreg(pi, NPHY_energydroptimeoutLen);
#ifdef NPHYREV7_HTPHY_DFS_WAR
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
			} else {
				phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x9c40);
			}
#else
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen, 0x2);
#endif // endif

			/* increase mf_thresh, as 11b ACI is triggering mf detector */
			pi->interf->aci.nphy.crs_threshold2u =
				phy_utils_read_phyreg(pi, NPHY_crsThreshold2u);
			phy_utils_write_phyreg(pi, NPHY_crsThreshold2u, 0x2078);
		}

		wlc_phy_aci_pwr_upd_nphy(pi, aci_pwr);

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	} else {
		/* Disable ACI mitigation */
		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

		PHY_ACI(("Disable ACI mitigation, on channel %d\n",
			CHSPEC_CHANNEL(pi->radio_chanspec)));

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* get back to detection, as soon as a previous detection fails */

			if (!phyrev7to15) {
				phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen,
					pi->interf->energy_drop_timeout_len_stored);
			}
			if (phyrev7to15) {
				band_switch =
					(CHSPEC_CHANNEL(pi->interf->radio_chanspec_stored) > 14 &&
					CHSPEC_CHANNEL(pi->radio_chanspec) <= 14) ||
					(CHSPEC_CHANNEL(pi->interf->radio_chanspec_stored) <= 14 &&
					(CHSPEC_CHANNEL(pi->radio_chanspec) > 14));
				bw_switch = (CHSPEC_IS20(pi->interf->radio_chanspec_stored) == 1 &&
					(CHSPEC_IS20(pi->radio_chanspec) == 0)) ||
					((CHSPEC_IS20(pi->interf->radio_chanspec_stored) == 0) &&
					(CHSPEC_IS20(pi->radio_chanspec) == 1));
			}

			/* replace stored gains when exiting aci */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				for (i = 0; i < 8; i++) {
					temp_gain = pi->interf->lna1_2g_stored_core0[i];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 1,
						(0x8 + i), 8, &temp_gain);
					temp_gain = pi->interf->lna1_2g_stored_core1[i];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 1,
						(0x8 + i), 8, &temp_gain);
					temp_gain = pi->interf->lna2_2g_stored_core0[i];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 1,
						(0x10 + i), 8, &temp_gain);
					temp_gain = pi->interf->lna2_2g_stored_core1[i];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 1,
						(0x10 + i), 8, &temp_gain);
				}

				/* We change lna1_rout : This changes all gains together  */
				phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
					0x1 << 6, 0x0 << 6);
				phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
					0x1 << 6, 0x0 << 6);
				phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE0,
					0xf << 8, 0x0 << 8);
				phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG1_CORE1,
					0xf << 8, 0x0 << 8);

				phy_utils_mod_radioreg(pi, RADIO_20671_OVR3,
					0x1 << 2, 0x0 << 2);
				phy_utils_mod_radioreg(pi, RADIO_20671_OVR19,
					0x1 << 2, 0x0 << 2);
				phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE0,
					0xf << 4, 0x0 << 4);
				phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_CFG2_CORE1,
					0xf << 4, 0x0 << 4);
			}

			if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* restore clip hi gains */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if ((pi->interf->init_gain_code_core1_stored == 0) ||
					(pi->interf->init_gain_code_core2_stored == 0) ||
					(pi->interf->init_gain_codeb_core1_stored == 0) ||
					(pi->interf->init_gain_codeb_core2_stored == 0)) {
					return;
				}
				if (!phyrev7to15 ||
					(phyrev7to15 && !(band_switch || bw_switch))) {
					phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057,
						pi->interf->clip1_hi_gain_code_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057,
						pi->interf->clip1_hi_gain_code_core2_stored);
					phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057,
						pi->interf->clip1_hi_gain_codeb_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057,
						pi->interf->clip1_hi_gain_codeb_core2_stored);
				} else {
				}
			} else {
				phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2056,
					pi->interf->clip1_hi_gain_code_core1_stored);
				phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2056,
					pi->interf->clip1_hi_gain_code_core2_stored);
			}

			/* restore nb clip thresholds */
			if (!phyrev7to15 ||
				(phyrev7to15 && !(band_switch || bw_switch))) {
				phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold,
					pi->interf->nb_clip_thresh_core1_stored);
				phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold,
					pi->interf->nb_clip_thresh_core2_stored);

				/* restore gainlimits */
				wlc_phy_table_write_nphy(pi, 4, 4, 0x10, 16,
				   pi->interf->init_ofdmlna2gainchange_stored);
				wlc_phy_table_write_nphy(pi, 4, 4, 0x50, 16,
				   pi->interf->init_ccklna2gainchange_stored);
			}

			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				/* restore clip lo gain */
				if (!phyrev7to15 ||
					(phyrev7to15 && !(band_switch || bw_switch))) {
					phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057,
						pi->interf->clip1_lo_gain_code_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057,
						pi->interf->clip1_lo_gain_code_core2_stored);
					phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057,
						pi->interf->clip1_lo_gain_codeb_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057,
						pi->interf->clip1_lo_gain_codeb_core2_stored);
				}

				if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* restore rssi gain */
				phy_utils_write_radioreg(pi, RADIO_2057_NB_MASTER_CORE0,
					pi->interf->radio_2057_core1_rssi_nb_gc_stored |
					(phy_utils_read_radioreg(pi,
				               RADIO_2057_NB_MASTER_CORE0) & 0x1f));
				phy_utils_write_radioreg(pi, RADIO_2057_NB_MASTER_CORE1,
					pi->interf->radio_2057_core2_rssi_nb_gc_stored |
					(phy_utils_read_radioreg(pi,
				               RADIO_2057_NB_MASTER_CORE1) & 0x1f));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0,
					pi->interf->radio_2057_core1_rssi_wb1a_gc_stored |
					(phy_utils_read_radioreg(pi,
				               RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x33));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1,
					pi->interf->radio_2057_core2_rssi_wb1a_gc_stored |
					(phy_utils_read_radioreg(pi,
				               RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x33));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0,
					pi->interf->radio_2057_core1_rssi_wb1g_gc_stored |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE0)
					& 0x3c));
				phy_utils_write_radioreg(pi,
				        RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1,
					pi->interf->radio_2057_core2_rssi_wb1g_gc_stored |
					(phy_utils_read_radioreg(pi,
				                RADIO_2057_RSSI_GPAIOSEL_W1_IDACS_CORE1)
					& 0x3c));
				phy_utils_write_radioreg(pi, RADIO_2057_W2_MASTER_CORE0,
					pi->interf->radio_2057_core1_rssi_wb2_gc_stored |
					(phy_utils_read_radioreg(pi, RADIO_2057_W2_MASTER_CORE0) &
				         0x3f));
				phy_utils_write_radioreg(pi, RADIO_2057_W2_MASTER_CORE1,
					pi->interf->radio_2057_core2_rssi_wb2_gc_stored |
					(phy_utils_read_radioreg(pi, RADIO_2057_W2_MASTER_CORE1) &
				         0x3f));
				}
			} else {
				/* restore clip lo gain */
				phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2056,
					pi->interf->clip1_lo_gain_code_core1_stored);
				phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2056,
					pi->interf->clip1_lo_gain_code_core2_stored);

				/* restore rssi gain */
				phy_utils_write_radioreg(pi,
				        (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX0),
					pi->interf->radio_2056_core1_rssi_gain_stored);
				phy_utils_write_radioreg(pi,
				        (RADIO_2056_RX_RSSI_GAIN | RADIO_2056_RX1),
					pi->interf->radio_2056_core2_rssi_gain_stored);
			}

			/* Adjust W1 Clip thresh based on gainctrl changes */
			if (NREV_GE(pi->pubpi.phy_rev, 7)) {
				if (!phyrev7to15 ||
					(phyrev7to15 && !(band_switch || bw_switch))) {
					phy_utils_write_phyreg(pi, NPHY_Core1clipwbThreshold2057,
						pi->interf->w1_clip_thresh_core1_stored);
					phy_utils_write_phyreg(pi, NPHY_Core2clipwbThreshold2057,
						pi->interf->w1_clip_thresh_core2_stored);
				}
			} else {
				phy_utils_write_phyreg(pi, NPHY_Core1clipwbThreshold,
					pi->interf->w1_clip_thresh_core1_stored);
				phy_utils_write_phyreg(pi, NPHY_Core2clipwbThreshold,
					pi->interf->w1_clip_thresh_core2_stored);
			}
			}

			/* restore ed values */
			if ((!pi->edcrs_threshold_lock) &&
				(!phyrev7to15 ||
				(phyrev7to15 && !(band_switch || bw_switch)))) {
			phy_utils_write_phyreg(pi, NPHY_ed_crs40AssertThresh0,
				pi->interf->ed_crs40_assertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs40AssertThresh1,
				pi->interf->ed_crs40_assertthld1_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs40DeassertThresh0,
				pi->interf->ed_crs40_deassertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs40DeassertThresh1,
				pi->interf->ed_crs40_deassertthld1_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20LAssertThresh0,
				pi->interf->ed_crs20L_assertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20LAssertThresh1,
				pi->interf->ed_crs20L_assertthld1_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20LDeassertThresh0,
				pi->interf->ed_crs20L_deassertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20LDeassertThresh1,
				pi->interf->ed_crs20L_deassertthld1_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20UAssertThresh0,
				pi->interf->ed_crs20U_assertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20UAssertThresh1,
				pi->interf->ed_crs20U_assertthld1_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20UDeassertThresh0,
				pi->interf->ed_crs20U_deassertthld0_stored);
			phy_utils_write_phyreg(pi, NPHY_ed_crs20UDeassertThresh1,
				pi->interf->ed_crs20U_deassertthld1_stored);

			}

		} else {

			/* GainBoost */
			pi->nphy_gain_boost = pi->interf->aci.nphy.gain_boost;
			wlc_phy_adjust_lnagaintbl_nphy(pi);

			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXRF_SPC1,
				pi->interf->aci.nphy.radio_2055_core1_rxrf_spc1);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXRF_SPC1,
				pi->interf->aci.nphy.radio_2055_core2_rxrf_spc1);
			/* Analog LPF BW */
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_RXBB_RCCAL_CTRL,
				pi->interf->aci.nphy.radio_2055_core1_rxbb_rxcal_ctrl);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_RXBB_RCCAL_CTRL,
				pi->interf->aci.nphy.radio_2055_core2_rxbb_rxcal_ctrl);

			/* Force digigain to use only top6 ADC bits,
			 * and increase 11b energy thresh to supress ACI
			 * otherwise we end up detecting ACI
			 */
			phy_utils_write_phyreg(pi, NPHY_overrideDigiGain1,
				pi->interf->aci.nphy.overrideDigiGain1);
			phy_utils_write_phyreg(pi, (NPHY_TO_BPHY_OFF+BPHY_PEAK_ENERGY_LO),
				pi->interf->aci.nphy.bphy_peak_energy_lo);

			/* Reduce INIT Gain to 0x57c (default is 0x77c without gainBoost) */
			phy_utils_write_phyreg(pi, NPHY_Core1InitGainCode,
				pi->interf->aci.nphy.init_gain_code_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2InitGainCode,
				pi->interf->aci.nphy.init_gain_code_core2);
			wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16,
			   pi->interf->aci.nphy.init_gain_table);

			/* As we are increasing phreg 0xc33, we need the following */
			/*  gainctrl changes to make gainctrl robust */
			phy_utils_write_phyreg(pi, NPHY_Core1Clip1HiGainCode,
				pi->interf->aci.nphy.clip1_hi_gain_code_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2Clip1HiGainCode,
				pi->interf->aci.nphy.clip1_hi_gain_code_core2);
			phy_utils_write_phyreg(pi, NPHY_Core1Clip1MdGainCode,
				pi->interf->aci.nphy.clip1_md_gain_code_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2Clip1MdGainCode,
				pi->interf->aci.nphy.clip1_md_gain_code_core2);
			phy_utils_write_phyreg(pi, NPHY_Core1Clip1LoGainCode,
				pi->interf->aci.nphy.clip1_lo_gain_code_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2Clip1LoGainCode,
				pi->interf->aci.nphy.clip1_lo_gain_code_core2);

			/* Adjust NB Clip thresh based on gainctrl changes */
			phy_utils_write_phyreg(pi, NPHY_Core1nbClipThreshold,
				pi->interf->aci.nphy.nb_clip_thresh_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2nbClipThreshold,
				pi->interf->aci.nphy.nb_clip_thresh_core2);

			/* Adjust W1 Clip thresh based on gainctrl changes */
			phy_utils_write_phyreg(pi, NPHY_Core1clipwbThreshold,
				pi->interf->aci.nphy.w1_clip_thresh_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2clipwbThreshold,
				pi->interf->aci.nphy.w1_clip_thresh_core2);

			phy_utils_write_phyreg(pi, NPHY_Core1cckcomputeGainInfo,
				pi->interf->aci.nphy.cck_compute_gain_info_core1);
			phy_utils_write_phyreg(pi, NPHY_Core2cckcomputeGainInfo,
				pi->interf->aci.nphy.cck_compute_gain_info_core2);

			/* get back to detection, as soon as a previous detection fails */
			phy_utils_write_phyreg(pi, NPHY_energydroptimeoutLen,
				pi->interf->aci.nphy.energy_drop_timeout_len);

			/* increase mf_thresh, as 11b ACI is triggering mf detector */
			phy_utils_write_phyreg(pi, NPHY_crsThreshold2u,
				pi->interf->aci.nphy.crs_threshold2u);
		}

		if (pi_nphy->phyhang_avoid)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
	}
}
#endif /* Compiling out ACI code for 4324 */

void
wlc_phy_txpower_sromlimit_get_nphy(phy_info_t *pi, uint chan, ppr_t *max_pwr, uint8 core)
{
	srom_pwrdet_t	*pwrdet  = pi->pwrdet;
	uint8 band;
	uint8 tmp_max_pwr = 0;
	int8 deltaPwr;

	/* to figure out which subband is in 5G */
	/* in the range of 0, 1, 2, 3, 4 */
	band = wlc_phy_get_chan_freq_range_nphy(pi, chan);

	tmp_max_pwr = pwrdet->max_pwr[0][band];
	if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
		tmp_max_pwr = MIN(tmp_max_pwr, pwrdet->max_pwr[1][band]);

	if (pi->sh->sromrev >= 9) {
		wlc_phy_txpwr_apply_srom9(pi, band, pi->radio_chanspec, tmp_max_pwr, max_pwr);
	} else {
#ifndef WLC_DISABLE_SROM8
		wlc_phy_txpwr_apply_srom8(pi, band, tmp_max_pwr, max_pwr);
#endif /* Compiling out sromrev 8 code for 4324 */
	}

	deltaPwr = pwrdet->max_pwr[core][band] > tmp_max_pwr;
	if (deltaPwr > 0)
		ppr_plus_cmn_val(max_pwr, deltaPwr);

	switch (band) {
	case WL_CHAN_FREQ_RANGE_2G:
	case WL_CHAN_FREQ_RANGE_5G_BAND0:
	case WL_CHAN_FREQ_RANGE_5G_BAND1:
	case WL_CHAN_FREQ_RANGE_5G_BAND2:
		ppr_apply_max(max_pwr, pwrdet->max_pwr[core][band]);
		break;
	default:
		break;
	}

}

void
wlc_phy_stay_in_carriersearch_nphy(phy_info_t *pi, bool enable)
{
	uint16 clip_off[] = {0xffff, 0xffff};
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* MAC should be suspended before calling this function */
	ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

	if (enable) {
		if (pi_nphy->nphy_deaf_count == 0) {
			pi->phy_classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
			wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
			wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
			wlc_phy_clip_det_nphy(pi, 1, clip_off);
		}

		pi_nphy->nphy_deaf_count++;

		wlc_phy_resetcca_nphy(pi);

	} else {
		ASSERT(pi_nphy->nphy_deaf_count > 0);

		pi_nphy->nphy_deaf_count--;

		if (pi_nphy->nphy_deaf_count == 0) {
			wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
			pi->phy_classifier_state);
			wlc_phy_clip_det_nphy(pi, 1, pi->phy_clip_state);
		}
	}
}

void
wlc_nphy_deaf_mode(phy_info_t *pi, bool mode)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	wlapi_suspend_mac_and_wait(pi->sh->physhim);

	if (mode) {
		if (pi_nphy->nphy_deaf_count == 0)
			wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);
		else
			PHY_ERROR(("%s: Deafness already set\n", __FUNCTION__));
	}
	else {
		if (pi_nphy->nphy_deaf_count > 0)
			wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
		else
			PHY_ERROR(("%s: Deafness already cleared\n", __FUNCTION__));
	}
	wlapi_enable_mac(pi->sh->physhim);
}

bool
wlc_phy_get_deaf_nphy(phy_info_t *pi)
{
	uint16 curr_classifctl;
	uint16 curr_clipdet[NPHY_CORE_NUM];
	int core;
	bool isDeaf = TRUE;

	/* Get current classifier and clip_detect settings */
	wlapi_suspend_mac_and_wait(pi->sh->physhim);
	curr_classifctl = phy_utils_read_phyreg(pi, NPHY_ClassifierCtrl) &
		NPHY_ClassifierCtrl_classifierSel_MASK;
	wlc_phy_clip_det_nphy(pi, 0, curr_clipdet);
	wlapi_enable_mac(pi->sh->physhim);

	/* XXX
	 * For deafness to be set, ofdm and cck classifiers must be disabled,
	 * AND adc_clip thresholds must be set to max (0xffff)
	 */
	if (curr_classifctl != 4) {
		isDeaf = FALSE;
	} else {
		FOREACH_CORE(pi, core) {
			if (curr_clipdet[core] != 0xffff) {
				isDeaf = FALSE;
				break;
			}
		}
	}
	return isDeaf;
}

#if defined(PHYCAL_CACHING)
void
wlc_phy_cal_cache_nphy(wlc_phy_t *pih)
{
	void *tbl_ptr;
	phy_info_t *pi = (phy_info_t *) pih;
	ch_calcache_t *ctx;
	nphy_calcache_t *cache;
	int coreNum;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);

	/* A context must have been created before reaching here */
	ASSERT(ctx != NULL);
	if (ctx == NULL)
		return;

	ctx->valid = TRUE;

	cache = &ctx->u.nphy_cache;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			cache->rssical_radio_regs[0] =
				phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE0);
			cache->rssical_radio_regs[1] =
				phy_utils_read_radioreg(pi, RADIO_2057_NB_MASTER_CORE1);
		} else {
			cache->rssical_radio_regs[0] =
				phy_utils_read_radioreg(pi,
			               RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX0);
			cache->rssical_radio_regs[1] =
			        phy_utils_read_radioreg(pi,
			               RADIO_2056_RX_RSSI_MISC | RADIO_2056_RX1);
		}
	}

	/* RSSI cal cache values, pulled from wlc_phy_rssi_cal_nphy_rev3() */
	if (NREV_LT(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		cache->rssical_phyregs[0] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ);
		cache->rssical_phyregs[1] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ);
		cache->rssical_phyregs[2] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ);
		cache->rssical_phyregs[3] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ);
		cache->rssical_phyregs[4] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX);
		cache->rssical_phyregs[5] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX);
		cache->rssical_phyregs[6] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX);
		cache->rssical_phyregs[7] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX);
		cache->rssical_phyregs[8] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY);
		cache->rssical_phyregs[9] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY);
		cache->rssical_phyregs[10] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY);
		cache->rssical_phyregs[11] =
		        phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY);
	}

	/* TX/RX IQ cache values */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &cache->rxcal_coeffs);

	/* Fine LOFT compensation */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			cache->txcal_radio_regs[2*coreNum] =
			        phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1));
			cache->txcal_radio_regs[2*coreNum+1] =
			        phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1));

			/* Coarse LOFT compensation */
			cache->txcal_radio_regs[2*coreNum+4] =
			        phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1));
			cache->txcal_radio_regs[2*coreNum+5] =
			        phy_utils_read_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1));
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			cache->txcal_radio_regs[2*coreNum] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I);
			cache->txcal_radio_regs[2*coreNum+1] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q);

			/* Coarse LOFT compensation */
			cache->txcal_radio_regs[2*coreNum+4] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I);
			cache->txcal_radio_regs[2*coreNum+5] =
				READ_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		cache->txcal_radio_regs[0] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
		cache->txcal_radio_regs[1] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
		cache->txcal_radio_regs[2] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
		cache->txcal_radio_regs[3] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);

		/* Coarse LOFT compensation */
		cache->txcal_radio_regs[4] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
		cache->txcal_radio_regs[5] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
		cache->txcal_radio_regs[6] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
		cache->txcal_radio_regs[7] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
	} else {
		cache->txcal_radio_regs[0] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
		cache->txcal_radio_regs[1] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
		cache->txcal_radio_regs[2] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM);
		cache->txcal_radio_regs[3] =
			phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM);
	}

	tbl_ptr = cache->txcal_coeffs;
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, tbl_ptr);

	/* Waiting for feedback on whether we can enable papd save/restore for older phys */
	/* enable only for 4324 + now */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* papd tbl save */
		if (CHIPID_4324X_IPA_FAMILY(pi)) {
			tbl_ptr = cache->papd_core0_coeffs;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL0, 64, 0, 32, tbl_ptr);
			tbl_ptr = cache->papd_core1_coeffs;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL1, 64, 0, 32, tbl_ptr);
		}

		/* Disable noise cal save/restore for now */
		/* Noise cal is having issues without SR also now */
		cache->noisecal_regs[0] = phy_utils_read_phyreg(pi, NPHY_crsminpower0);
		cache->noisecal_regs[1] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
		cache->noisecal_regs[2] = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			cache->noisecal_regs[3] =
			        phy_utils_read_phyreg(pi, NPHY_crsminpower0_core1);
			cache->noisecal_regs[4] =
			        phy_utils_read_phyreg(pi, NPHY_crsminpowerl0_core1);
			cache->noisecal_regs[5] =
			        phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1);
		}

#ifdef PHYCAL_CACHING_4324x
		/* take a snapshot of init noise cal vals... */
		cache->noisecal_init[0] = pi->interf->crsminpwrthld_20U_init_cal;
		cache->noisecal_init[1] = pi->interf->crsminpwrthld_20U_init_cal_core1;
#endif // endif

#ifdef BPHY_DESENSE
		cache->noisecal_regs[6] = phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0);
#ifdef PHYCAL_CACHING_4324x
		cache->noisecal_init[2] = pi->interf->bphycrsminpwrthld_init_cal;
#endif // endif
#endif /* bphy desens */

#if !defined(WLC_DISABLE_ACI) && defined(PHYCAL_CACHING_4324x)
		/* caching crsminpwrthld stored. This is the only variable in interf structure
		 * being changed outside of ACI scheme (Noisecal updates this variable at init
		 * join, and periodic cal). If not saved, leads to corruption in multi channel
		 * cases as it latches to last done noisecal vals which is incorrect.
		 */
		cache->noisecal_stored[0] = pi->interf->crsminpwrthld_20L_stored;
		cache->noisecal_stored[1] = pi->interf->crsminpwrthld_20U_stored;
		cache->noisecal_stored[2] = pi->interf->crsminpwrthld_20L_stored_core1;
		cache->noisecal_stored[3] = pi->interf->crsminpwrthld_20U_stored_core1;
#endif // endif
	}
	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	PHY_INFORM(("wl%d: %s: Cached cal values for chanspec 0x%x are:\n",
	           pi->sh->unit, __FUNCTION__,  ctx->chanspec));
	wlc_phy_cal_cache_dbg_nphy(pih, ctx);
}

static void
wlc_phy_cal_cache_dbg_nphy(wlc_phy_t *pih, ch_calcache_t *ctx)
{
	uint i;
	nphy_calcache_t *cache = NULL;
	phy_info_t *pi = (phy_info_t *) pih;

	BCM_REFERENCE(cache);
	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		cache = &ctx->u.nphy_cache;
	} else
		return;

	for (i = 0; i < 8; i++) {
		PHY_INFORM(("txcal_coeffs[%u]:0x%x  ", i, cache->txcal_coeffs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 8; i++) {
		PHY_INFORM(("txcal_radio_regs[%u]:0x%x  ", i,
		           cache->txcal_radio_regs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 2; i++) {
		PHY_INFORM(("rssical_radio_regs[%u]:0x%x  ", i,
		          cache->rssical_radio_regs[i]));
	}
	PHY_INFORM(("\n"));
	for (i = 0; i < 12; i++) {
		PHY_INFORM(("rssical_phyregs[%u]:0x%x  ", i, cache->rssical_phyregs[i]));
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	PHY_INFORM(("\n IQ comp values-> a0:%d b0:%d a1:%d b1:%d\n\n",
	            cache->rxcal_coeffs.a0,
	            cache->rxcal_coeffs.b0, cache->rxcal_coeffs.a1,
	            cache->rxcal_coeffs.b1));
}

#ifdef BCMDBG
void
wlc_phydump_cal_cache_nphy(phy_info_t *pi, ch_calcache_t *ctx, struct bcmstrbuf *b)
{
	uint i;
	nphy_calcache_t *cache = NULL;

	if (ISNPHY(pi) && NREV_GE(pi->pubpi.phy_rev, 3)) {
		cache = &ctx->u.nphy_cache;
	} else
		return;

	for (i = 0; i < 8; i++) {
		bcm_bprintf(b, "txcal_coeffs[%u]:0x%x  ", i, cache->txcal_coeffs[i]);
		if (i % 3 == 0)
			bcm_bprintf(b, "\n");
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 8; i++) {
		bcm_bprintf(b, "txcal_radio_regs[%u]:0x%x  ", i,
		           cache->txcal_radio_regs[i]);
		if (i % 3 == 0)
			bcm_bprintf(b, "\n");
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 2; i++) {
		bcm_bprintf(b, "rssical_radio_regs[%u]:0x%x  ", i,
		            cache->rssical_radio_regs[i]);
	}
	bcm_bprintf(b, "\n");
	for (i = 0; i < 12; i++) {
		bcm_bprintf(b, "rssical_phyregs[%u]:0x%x  ", i, cache->rssical_phyregs[i]);
		if (i % 3 == 0)
			PHY_INFORM(("\n"));
	}
	bcm_bprintf(b, "\n IQ comp values-> a0:%d b0:%d a1:%d b1:%d\n\n",
	            cache->rxcal_coeffs.a0,
	            cache->rxcal_coeffs.b0, cache->rxcal_coeffs.a1,
	            cache->rxcal_coeffs.b1);
}
#endif /* BCMDBG */

int
wlc_phy_cal_cache_restore_nphy(phy_info_t *pi)
{
	uint16 *loft_comp, txcal_coeffs_bphy[4], *tbl_ptr;
	uint8 tx_pwr_ctrl_state;
	ch_calcache_t *ctx;
	nphy_calcache_t *cache = NULL;
	bool suspend;
	int coreNum;
	uint32 * papdtbl;

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	ctx = wlc_phy_get_chanctx(pi, pi->radio_chanspec);

	if (!ctx) {
		PHY_ERROR(("wl%d: %s: Chanspec 0x%x not found in calibration cache\n",
		           pi->sh->unit, __FUNCTION__, pi->radio_chanspec));
		return BCME_ERROR;
	}

	if (!ctx->valid) {
		PHY_ERROR(("wl%d: %s: Chanspec 0x%x found, but not valid in phycal cache\n",
		           pi->sh->unit, __FUNCTION__, ctx->chanspec));
		return BCME_ERROR;
	}

	PHY_INFORM(("wl%d: %s: Restoring all cal coeffs from calibration cache for chanspec 0x%x\n",
	           pi->sh->unit, __FUNCTION__, pi->radio_chanspec));

	cache = &ctx->u.nphy_cache;

	loft_comp = &cache->txcal_coeffs[5];

	tbl_ptr = cache->txcal_coeffs;

	suspend = !(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC);
	if (!suspend) {
			/* suspend mac */
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
	}

	phy_utils_phyreg_enter(pi);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	tx_pwr_ctrl_state = pi->nphy_txpwrctrl;
	wlc_phy_txpwrctrl_enable_nphy(pi, PHY_TPC_HW_OFF);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 80, 16,
	                     (void *)cache->txcal_coeffs);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		txcal_coeffs_bphy[0] = tbl_ptr[0];
		txcal_coeffs_bphy[1] = tbl_ptr[1];
		txcal_coeffs_bphy[2] = tbl_ptr[2];
		txcal_coeffs_bphy[3] = tbl_ptr[3];
	} else {
		txcal_coeffs_bphy[0] = 0;
		txcal_coeffs_bphy[1] = 0;
		txcal_coeffs_bphy[2] = 0;
		txcal_coeffs_bphy[3] = 0;
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 4, 88, 16, txcal_coeffs_bphy);

	/* Write LO compensation values for OFDM PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 85, 16, loft_comp);
	/* Write LO compensation values for B-PHY */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16, loft_comp);

	/* HW43242-61/62: Restore correct bphy LO comp if BPHY digi loft WAR is enabled */
	if (pi_nphy->nphy_cck_digloft_war_en == TRUE) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 93, 16,
			pi_nphy->bphy_loft_correction);
	}

	/* Fine LOFT compensation */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
				cache->txcal_radio_regs[2*coreNum]);
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
				cache->txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
				cache->txcal_radio_regs[2*coreNum+4]);
			phy_utils_write_radioreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
				cache->txcal_radio_regs[2*coreNum+5]);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		FOREACH_CORE(pi, coreNum) {
			/* Fine LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I,
				cache->txcal_radio_regs[2*coreNum]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q,
				cache->txcal_radio_regs[2*coreNum+1]);

			/* Coarse LOFT compensation */
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I,
				cache->txcal_radio_regs[2*coreNum+4]);
			WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q,
				cache->txcal_radio_regs[2*coreNum+5]);
		}
	} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {

		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
		                cache->txcal_radio_regs[0]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
		                cache->txcal_radio_regs[1]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
		                cache->txcal_radio_regs[2]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
		                cache->txcal_radio_regs[3]);

		/* Coarse LOFT compensation */
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
		                cache->txcal_radio_regs[4]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
		                cache->txcal_radio_regs[5]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
		                cache->txcal_radio_regs[6]);
		phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
		                cache->txcal_radio_regs[7]);
	} else {

		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL,
			cache->txcal_radio_regs[0]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL,
			cache->txcal_radio_regs[1]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM,
			cache->txcal_radio_regs[2]);
		phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM,
			cache->txcal_radio_regs[3]);
	}

	/* Restore Rx calibration values */
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &cache->rxcal_coeffs);

	/* Waiting for feedback on whether we can enable papd save/restore for older phys */
	/* enable only for 4324 + now */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		/* papd tbl restore */
		if (CHIPID_4324X_IPA_FAMILY(pi)) {
			papdtbl = cache->papd_core0_coeffs;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_EPSILONTBL0, 64, 0, 32, papdtbl);
			papdtbl = cache->papd_core1_coeffs;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_EPSILONTBL1, 64, 0, 32, papdtbl);
		}

		/* Disable noise cal save/restore for now */
		/* Noise cal is having issues without SR also now */
		/* restore Noise cal */
		phy_utils_write_phyreg(pi, NPHY_crsminpower0, cache->noisecal_regs[0]);
		phy_utils_write_phyreg(pi, NPHY_crsminpoweru0, cache->noisecal_regs[1]);
		phy_utils_write_phyreg(pi, NPHY_crsminpowerl0, cache->noisecal_regs[2]);
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
			phy_utils_write_phyreg(pi, NPHY_crsminpower0_core1,
			                       cache->noisecal_regs[3]);
			phy_utils_write_phyreg(pi, NPHY_crsminpowerl0_core1,
			                       cache->noisecal_regs[4]);
			phy_utils_write_phyreg(pi, NPHY_crsminpoweru0_core1,
			                       cache->noisecal_regs[5]);
		}

#ifdef PHYCAL_CACHING_4324x
		/* restore init noisecal values */
		pi->interf->crsminpwrthld_20L_init_cal = cache->noisecal_init[0];
		pi->interf->crsminpwrthld_20U_init_cal = cache->noisecal_init[0];
		pi->interf->crsminpwrthld_20L_init_cal_core1 = cache->noisecal_init[1];
		pi->interf->crsminpwrthld_20U_init_cal_core1 = cache->noisecal_init[1];
#endif // endif
#ifdef BPHY_DESENSE
		phy_utils_write_phyreg(pi, NPHY_bphycrsminpower0, cache->noisecal_regs[6]);
#ifdef PHYCAL_CACHING_4324x
		pi->interf->bphycrsminpwrthld_init_cal = cache->noisecal_init[2];
#endif // endif
#endif /* bphy desens */
#if !defined(WLC_DISABLE_ACI) && defined(PHYCAL_CACHING_4324x)
		pi->interf->crsminpwrthld_20L_stored = cache->noisecal_stored[0];
		pi->interf->crsminpwrthld_20U_stored = cache->noisecal_stored[1];
		pi->interf->crsminpwrthld_20L_stored_core1 = cache->noisecal_stored[2];
		pi->interf->crsminpwrthld_20U_stored_core1 = cache->noisecal_stored[3];
#endif // endif
	}
	wlc_phy_txpwrctrl_coeff_setup_nphy(pi);
	wlc_phy_txpwrctrl_enable_nphy(pi, tx_pwr_ctrl_state);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	phy_utils_phyreg_exit(pi);

	/* unsuspend mac */
	if (!suspend) {
		wlapi_enable_mac(pi->sh->physhim);
	}

	PHY_INFORM(("wl%d: %s: Restored values for chanspec 0x%x are:\n", pi->sh->unit,
	           __FUNCTION__, ctx->chanspec));
	wlc_phy_cal_cache_dbg_nphy((wlc_phy_t *)pi, ctx);
	return BCME_OK;
}
#endif /* PHYCAL_CACHING */

#if defined(BCMDBG)
void
wlc_phy_setinitgain_nphy(phy_info_t *pi, uint16 init_gain)
{
	uint8 core;
	uint8 lna_gain, hpvga1_gain, hpvga2_gain;
	uint16 regval[NPHY_CORE_NUM];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	lna_gain = (init_gain & 0x03);
	hpvga1_gain = (init_gain >> 4) & 0x0f;
	hpvga2_gain = (init_gain >> 8) & 0x1f;

	phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initLnaIndex_MASK,
		(lna_gain << NPHY_CoreInitGainCode_initLnaIndex_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initHpvga1Index_MASK,
		(hpvga1_gain << NPHY_CoreInitGainCode_initHpvga1Index_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCode,
		NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		(hpvga2_gain << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

	phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initLnaIndex_MASK,
		(lna_gain << NPHY_CoreInitGainCode_initLnaIndex_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initHpvga1Index_MASK,
		(hpvga1_gain << NPHY_CoreInitGainCode_initHpvga1Index_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCode,
		NPHY_CoreInitGainCode_initHpvga2Index_MASK,
		(hpvga2_gain << NPHY_CoreInitGainCode_initHpvga2Index_SHIFT));

	FOREACH_CORE(pi, core) {
		regval[core] = ((hpvga2_gain << 8) | (hpvga1_gain << 4) | (lna_gain << 2));
	}
	wlc_phy_table_write_nphy(pi, 7, pi->pubpi.phy_corenum, 0x106, 16, regval);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

void
wlc_phy_sethpf1gaintbl_nphy(phy_info_t *pi, int8 maxindex)
{
	uint8 ctr;
	uint16 regval[NPHY_MAX_HPVGA1_INDEX+1];
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	if (maxindex == -1) {
		maxindex = NPHY_DEF_HPVGA1_INDEXLIMIT;
	} else if (maxindex > NPHY_MAX_HPVGA1_INDEX) {
		maxindex = NPHY_MAX_HPVGA1_INDEX;
	}

	/* Write to the HPVGA1 gaintable */
	for (ctr = 0; ctr <= maxindex; ctr++) {
	    regval[ctr] = ctr * 3;
	}

	/* Fill out the unwritten entries with the max gains */
	for (; ctr <= NPHY_MAX_HPVGA1_INDEX; ctr++)  {
	    regval[ctr] = maxindex * 3;
	}

	wlc_phy_table_write_nphy(pi, 0, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);
	wlc_phy_table_write_nphy(pi, 1, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);

	/* Write to the HPVGA1 gainbits table */
	for (ctr = 0; ctr <= maxindex; ctr++) {
	    regval[ctr] = ctr;
	}
	/* Fill out the unwritten entries with the max gainbits */
	for (; ctr <= NPHY_MAX_HPVGA1_INDEX; ctr++)  {
	    regval[ctr] = maxindex;
	}
	wlc_phy_table_write_nphy(pi, 2, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);
	wlc_phy_table_write_nphy(pi, 3, NPHY_MAX_HPVGA1_INDEX+1, 16, 16, regval);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

#define NPHY_CAL_RESET_ALL	0x0
#define NPHY_CAL_RESET_TXIQ	0x1
#define NPHY_CAL_RESET_TXLO	0x2
#define NPHY_CAL_RESET_RXIQ	0x4

void
wlc_phy_cal_reset_nphy(phy_info_t *pi, uint32 reset_type)
{
	uint32 tbl_len;
	int coreNum;

	nphy_iq_comp_t rxcal_coeffs;

	uint16 tbl_tx_iqlo_cal_coeffs[] = {
		0x0000, 0x0000, 0x0000, 0x0000,
		0x0000, 0x0000, 0x0000
	};

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_TXIQ)) {
		tbl_len = ARRAYSIZE(tbl_tx_iqlo_cal_coeffs);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 80,
			16, tbl_tx_iqlo_cal_coeffs);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, tbl_len, 88,
			16, tbl_tx_iqlo_cal_coeffs);
	}

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_TXLO)) {
		if (NREV_GE(pi->pubpi.phy_rev, 7)) {
			FOREACH_CORE(pi, coreNum) {
				/* Fine LOFT compensation */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_I, 0x77);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_FINE_Q, 0x77);

				/* Coarse LOFT compensation */
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_I, 0x77);
				WRITE_RADIO_REG3(pi, RADIO_2057, TX, coreNum, LOFT_COARSE_Q, 0x77);
			}
		} else if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Fine LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1,
			                         0x88);

			/* Coarse LOFT compensation */
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1,
			                         0x88);
			phy_utils_write_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1,
			                         0x88);
		} else {
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL, 0);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL, 0);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE1_TX_BB_MXGM, 0);
			phy_utils_write_radioreg(pi, RADIO_2055_CORE2_TX_BB_MXGM, 0);
		}
	}

	if ((reset_type == NPHY_CAL_RESET_ALL) || (reset_type & NPHY_CAL_RESET_RXIQ)) {
		rxcal_coeffs.a0 = rxcal_coeffs.b0 = rxcal_coeffs.a1 = rxcal_coeffs.b1 = 0x0;
		wlc_phy_rx_iq_coeffs_nphy(pi, 1, &rxcal_coeffs);
	}
}
#endif /* defined(BCMDBG) */
#ifdef SAMPLE_COLLECT
#if defined(GAIN_ADJUST_4324B1)
void wlc_phy_gain_adjust_nphy(phy_info_t *pi, int8 override_flag)
{
	phy_info_nphy_t *pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	int16 gainadj = pi_nphy->sample_collect_gainadj;
	int16 oldgainB = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
	int16 oldgainA = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
	int16 biq1, biq2, lna2, lna1;
	int16 lna2max;

	uint8  core_num;
	uint16 rxgain_addr;
	uint16 lpfgain_addr;
	uint16 override_reg;
	uint16 rfmxgain, lpfgain;

	biq1 = (oldgainB & 0xF0) >> 4;
	biq2 = (oldgainB & 0xF00) >> 8;
	oldgainB &= 0xF00F;

	lna2 = (oldgainA & 0x70) >> 4;
	oldgainA &= 0xFF8F;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		lna2max = 6;
		lna1 = 5;
	} else {
		lna2max = 3;
		lna1 = 3;
	}

	if (gainadj > 0) {
		while (gainadj && ((biq2 < 5)||(biq1 < 5) || (lna2 < lna2max))) {
			if (biq2 < 5) {
				biq2++;
				gainadj--;
			} else if (biq1 < 5) {
				biq1++;
				gainadj--;
			} else if (lna2 < lna2max) {
				lna2++;
				gainadj--;
			}
		}
	} else {
		while (gainadj && ((biq2 > 0)||(biq1 > 0))) {
			if (biq2 > 0) {
				biq2--;
				gainadj++;
			} else if (biq1 > 0) {
				biq1--;
				gainadj++;
			}
		}
	}
	if (gainadj != 0)
	{
		return;
	}
	lpfgain = ((biq2 & 0xF) << 4 | (biq1 & 0xF));
	rfmxgain = ((lna2 & 0x7) << 3) | (lna1 & 0x7);
	rfmxgain |= 0x100;
	FOREACH_CORE(pi, core_num) {
		rxgain_addr = (core_num == 0) ? NPHY_RfctrlRXGAIN1 :
			NPHY_RfctrlRXGAIN2;
		lpfgain_addr = (core_num == 0) ? NPHY_Rfctrl_lpf_gain0 :
			NPHY_Rfctrl_lpf_gain1;
		override_reg = (core_num == 0)?  NPHY_RfctrlOverride0: NPHY_RfctrlOverride1;
		if (override_flag) {
			phy_utils_write_phyreg(pi, rxgain_addr, rfmxgain);
			phy_utils_write_phyreg(pi, lpfgain_addr, lpfgain);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_rxgain_MASK,
				1 << NPHY_REV7_RfctrlOverride_rxgain_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq1_MASK,
				1 << NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_rxgain_MASK,
				0 << NPHY_REV7_RfctrlOverride_rxgain_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq0_MASK,
				0 << NPHY_REV7_RfctrlOverride_lpf_gain_biq0_SHIFT);
			phy_utils_mod_phyreg(pi, override_reg,
				NPHY_REV7_RfctrlOverride_lpf_gain_biq1_MASK,
				0 << NPHY_REV7_RfctrlOverride_lpf_gain_biq1_SHIFT);
		}
	}
	return;
}
#endif /* GAIN_ADJUST_4324B1 */
int
phy_n_mac_triggered_sample_collect(phy_info_t *pi,
	wl_samplecollect_args_t *collect, uint32 *buf)
{
	phy_info_nphy_t *pi_nphy;
	uint32 phyctrl_val, timer_ctrl, phy_tmp, dur_1_8_us;
	int pstart1;

	ASSERT(pi);
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (!pi_nphy)
		return BCME_ERROR;

	if (collect->trigger == TRIGGER_NOW)
		wlc_phy_set_deaf((wlc_phy_t *) pi, TRUE);

#if defined(GAIN_ADJUST_4324B1)
	pi->phywatchdog_override = 0;  /* Disable phy_watchdog before overriding the gains */
	wlc_phy_gain_adjust_nphy(pi, 1);
#endif	/* GAIN_ADJUST_4324B1 */
	phy_utils_write_phyreg(pi, NPHY_forceClk, 0x1F);

	/* initial return info pointers */
	wlapi_bmac_write_shm(pi->sh->physhim, M_SMPL_COL_BMP, (int8)collect->trigger);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		/* For lcnxnphy mac trigger's needs this bit set */
		PHY_REG_MOD(pi, NPHY, AdcDataCollect, disable_data_coll_ctrl, 1);
	}
	dur_1_8_us = (collect->pre_dur << 3) + 240;
	/* WAR: 240usec additional delay */

	W_REG(pi->sh->osh, &pi->regs->PHYREF_TSF_GPT2_CTR_L, dur_1_8_us & 0xFFFF);
	W_REG(pi->sh->osh, &pi->regs->PHYREF_TSF_GPT2_CTR_H, dur_1_8_us >> 16);

	/* Mac triggers for lcnxnphy need this bit set for mac triggers */
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		collect->mode |= (1 << 14);
	}
	wlapi_bmac_write_shm(pi->sh->physhim, M_SMPL_COL_CTL, collect->mode);

	phy_tmp = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
	W_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param, phy_tmp | (1 << 4));

	phyctrl_val = 1;
	timer_ctrl = 0;

	while (phyctrl_val)
	{
		phy_tmp = R_REG(pi->sh->osh, &pi->regs->psm_phy_hdr_param);
		phyctrl_val = phy_tmp & 0x30;
		timer_ctrl++;
		if (timer_ctrl < 10000)
		{
			OSL_DELAY(100);
		}
		else
		{
			printf("sample_collect: Function terminated after 1s timeout %d",
			timer_ctrl);
			return BCME_ERROR;
		}
	   }
	  pi_nphy->plast = R_REG(pi->sh->osh, &pi->regs->PHYREF_SMPL_CLCT_CURPTR);

	  pi_nphy->pstop = R_REG(pi->sh->osh, &pi->regs->PHYREF_SMPL_CLCT_STPPTR);
	  pstart1 = pi_nphy->plast - (collect->pre_dur * 80);
	  if (pstart1 <  0)
	  {
		pstart1 = pi_nphy->pstop + pstart1;
	  }
	pi_nphy->pstart = (uint32)pstart1;
	return BCME_OK;
}
int
phy_n_mac_triggered_sample_data(phy_info_t *pi, wl_sampledata_t *sample_data, void *b)
{
	uint32 data;
	uint16 cnt, bufsize;
	phy_info_nphy_t *pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	uint8* head = (uint8 *)b;
	uint32* buf = (uint32 *)(head + sizeof(wl_sampledata_t));

	sample_data->version = htol16(WL_SAMPLEDATA_T_VERSION);
	/* avoid buffer overrun */
	ASSERT(ltoh16(sample_data->length) >= sizeof(wl_sampledata_t));
	bufsize = ltoh16(sample_data->length) - sizeof(wl_sampledata_t);
	bufsize = bufsize >> 3;
	cnt = 0;
	wlapi_bmac_templateptr_wreg(pi->sh->physhim, pi_nphy->pstart << 2);
	while ((cnt < bufsize) && (pi_nphy->pstart != pi_nphy->plast))
	{
		data = wlapi_bmac_templatedata_rreg(pi->sh->physhim);
		buf[cnt++] = htol32(data);
		if (pi_nphy->pstart == pi_nphy->pstop)
		{
			pi_nphy->pstart = 0;
		}
		else
		{
			pi_nphy->pstart++;
		}
	}
	if (pi_nphy->pstart != pi_nphy->plast)
	{
		sample_data->flag |= htol32(WL_SAMPLEDATA_MORE_DATA);
	}
	else
	{
		sample_data->flag &= 0xFF;
		wlc_phy_clear_deaf((wlc_phy_t *) pi, TRUE);
		pi->phywatchdog_override = TRUE;
#if defined(GAIN_ADJUST_4324B1)
			wlc_phy_gain_adjust_nphy(pi, 0);
#endif /* GAIN_ADJUST_4324B1 */
	}
	sample_data->length = htol16(cnt);
	bcopy((uint8 *)sample_data, head, sizeof(wl_sampledata_t));
	return BCME_OK;
}
#endif /* SAMPLE COLLECT */

#if defined(WLTEST)

/**
 * calibration sanity check, support RSSI only for now. Issues a warning in case the compensation
 * values are too large to reflect a non-broken chip/board.
 */
uint32
wlc_phy_cal_sanity_nphy(phy_info_t *pi)
{
	int8   offs_nb_0i, offs_nb_0q, offs_nb_1i, offs_nb_1q;
	int8   offs_w1_0i, offs_w1_0q, offs_w1_1i, offs_w1_1q;
	int8   offs_w2_0i, offs_w2_0q, offs_w2_1i, offs_w2_1q;
	uint8  flag_nb_0i = 0, flag_nb_0q = 0, flag_nb_1i = 0, flag_nb_1q = 0;
	uint8  flag_w1_0i = 0, flag_w1_0q = 0, flag_w1_1i = 0, flag_w1_1q = 0;
	uint8  flag_w2_0i = 0, flag_w2_0q = 0, flag_w2_1i = 0, flag_w2_1q = 0;
	uint16 bitmask_core0, bitmask_core1;

	PHY_CAL(("wl%d: %s: sanity check of radio cal results (RSSI only for now) ..\n",
	   pi->sh->unit, __FUNCTION__));

	/* read currently chosen offsets from PHY */
	/* NB RSSI */
	offs_nb_0i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIZ));
	offs_nb_0q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIZ));
	offs_nb_1i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIZ));
	offs_nb_1q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIZ));
	/* W1 RSSI */
	offs_w1_0i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIX));
	offs_w1_0q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIX));
	offs_w1_1i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIX));
	offs_w1_1q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIX));
	/* W2 RSSI */
	offs_w2_0i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0IRSSIY));
	offs_w2_0q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef0QRSSIY));
	offs_w2_1i = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1IRSSIY));
	offs_w2_1q = NPHY_RSSI_SXT(phy_utils_read_phyreg(pi, NPHY_RSSIMultCoef1QRSSIY));

	/* display current compensation values */
	PHY_CAL(("offs_nb_0i =%4d, offs_nb_0q =%4d, offs_nb_1i =%4d, offs_nb_1q =%4d\n",
		offs_nb_0i, offs_nb_0q, offs_nb_1i, offs_nb_1q));
	PHY_CAL(("offs_w1_0i =%4d, offs_w1_0q =%4d, offs_w1_1i =%4d, offs_w1_1q =%4d\n",
		offs_w1_0i, offs_w1_0q, offs_w1_1i, offs_w1_1q));
	PHY_CAL(("offs_w2_0i =%4d, offs_w2_0q =%4d, offs_w2_1i =%4d, offs_w2_1q =%4d\n",
		offs_w2_0i, offs_w2_0q, offs_w2_1i, offs_w2_1q));

	/* sanity check NB-RSSI */
	if (NPHY_RSSI_NB_VIOL(offs_nb_0i)) {
		PHY_INFORM(("NB-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_nb_0i = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_0q)) {
		PHY_INFORM(("NB-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_nb_0q = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_1i)) {
		PHY_INFORM(("NB-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_nb_1i = 1;
	}
	if (NPHY_RSSI_NB_VIOL(offs_nb_1q)) {
		PHY_INFORM(("NB-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_nb_1q = 1;
	}

	/* sanity check W1-RSSI */
	if (NPHY_RSSI_W1_VIOL(offs_w1_0i)) {
		PHY_INFORM(("W1-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_w1_0i = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_0q)) {
		PHY_INFORM(("W1-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_w1_0q = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_1i)) {
		PHY_INFORM(("W1-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_w1_1i = 1;
	}
	if (NPHY_RSSI_W1_VIOL(offs_w1_1q)) {
		PHY_INFORM(("W1-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_w1_1q = 1;
	}

	/* sanity check W2-RSSI */
	if (NPHY_RSSI_W2_VIOL(offs_w2_0i)) {
		PHY_INFORM(("W2-RSSI, Core-0, I-Rail: Offset too large!\n"));
		flag_w2_0i = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_0q)) {
		PHY_INFORM(("W2-RSSI, Core-0, Q-Rail: Offset too large!\n"));
		flag_w2_0q = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_1i)) {
		PHY_INFORM(("W2-RSSI, Core-1, I-Rail: Offset too large!\n"));
		flag_w2_1i = 1;
	}
	if (NPHY_RSSI_W2_VIOL(offs_w2_1q)) {
		PHY_INFORM(("W2-RSSI, Core-1, Q-Rail: Offset too large!\n"));
		flag_w2_1q = 1;
	}

	/* generate bitmasks
	 *   note for future enhancements: bit 2^31 has to be zero due
	 *   to later cast to int32 (otherwise need to fix at higher level);
	 *   could arrange bits in a different order (eg: 1 nibble = 4 cores
	 *   for given quantity)
	 */
	bitmask_core0 = (flag_w2_0q << 5) | (flag_w2_0i << 4) | (flag_w1_0q << 3) |
		(flag_w1_0i << 2) | (flag_nb_0q << 1) | (flag_nb_0i << 0);
	bitmask_core1 = (flag_w2_1q << 5) | (flag_w2_1i << 4) | (flag_w1_1q << 3) |
		(flag_w1_1i << 2) | (flag_nb_1q << 1) | (flag_nb_1i << 0);

	/* final diagnosis */
	PHY_CAL(("%s\n", ((bitmask_core0 != 0) || (bitmask_core1 != 0)) ?
		"*** bad cal, Your chip/board may be broken! ***" : "cal results seem o.k"));

	/* return bitmasks */
	return ((uint32) ((bitmask_core1 << 16) | (bitmask_core0 << 0)));

}

void
wlc_phy_bphy_testpattern_nphy(phy_info_t *pi, uint8 testpattern, bool enable, bool existing_enable)
{
	uint16 clip_off[] = {0xffff, 0xffff};
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	/* Turn ON BPHY testpattern */
	if ((enable == TRUE) && (existing_enable == FALSE)) {
		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)) {
			/* Save the current value of NPHY_fineclockgatecontrol */
			pi_nphy->nphy_fineclockgatecontrol =
				phy_utils_read_phyreg(pi, NPHY_fineclockgatecontrol);

			/* PR 52339: For nphy_rev >2 and <6, force forcetxgatedClksOn to 0x1, which
			 * is bit 0 of phyreg NPHY_fineclockgatecontrol to turn on the resampler
			 * when spur avoidance is on and the sample play buffer is used.
			 */
			if (pi->u.pi_nphy->phy_isspuravoid)
				phy_utils_mod_phyreg(pi, NPHY_fineclockgatecontrol, 0x1, 0x1);
		}

		/* Save existing clip_detect state */
		wlc_phy_clip_det_nphy(pi, 0, pi->phy_clip_state);
		/* Turn OFF all clip detections */
		wlc_phy_clip_det_nphy(pi, 1, clip_off);
		/* Save existing classifier state */
		pi->phy_classifier_state = wlc_phy_classifier_nphy(pi, 0, 0);
		/* Turn OFF all classifcation */
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK, 4);
		/* Trigger SamplePlay Start */
		phy_utils_write_phyreg(pi,  NPHY_sampleCmd, 0x1);
		/* Save BPHY test and testcontrol registers */
		pi->old_bphy_test = phy_utils_read_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST));
		pi->old_bphy_testcontrol = phy_utils_read_phyreg(pi, NPHY_bphytestcontrol);
		if (testpattern == 0) {
			phy_utils_write_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), 0x0038);
		} else {
			phy_utils_write_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), 0x0228);
		}
		/* Configure mimophy's bphy testcontrol */
		phy_utils_write_phyreg(pi, NPHY_bphytestcontrol, 0x7);
		/* Force Rx2Tx */
		 wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RX2TX);
		/* Force AFE into DAC mode */
		 if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
			/* mimophy_afectrl_override dac_pd 1 {1 2} */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);
				/* Enable the override */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK, 0);
			} else {
				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_dac_pd_MASK,
						1 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_dac_pd_MASK,
						1 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_dac_pd_MASK,
						0 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_dac_pd_MASK,
						0 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
				PHY_REG_LIST_EXECUTE(pi);
			}
		 } else {
			PHY_REG_LIST_START
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					1 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					1 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_ENTRY(NPHY, AfectrlOverride, slowpwup_dac, 1)
			PHY_REG_LIST_EXECUTE(pi);
		 }

		PHY_CAL(("wl%d: %s: Turning  ON: TestPattern = %3d  "
		         "en = %3d  existing_en = %3d\n",
		         pi->sh->unit, __FUNCTION__, testpattern, enable, existing_enable));
	} else if ((enable == FALSE) && existing_enable) {
		/* Turn OFF BPHY testpattern */

		/* Turn off AFE Override */
		 if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				/* mimophy_afectrl_override dac_pd 1 {1 2} */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlMiscReg12,
					NPHY_REV19_RfctrlMiscReg_dac_pu_MASK,
					1 << NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT);
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride8,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK,
					1 << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
				/* Write the value */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlMiscReg14,
					NPHY_REV19_RfctrlMiscReg_dac_pu_MASK,
					1 << NPHY_REV19_RfctrlMiscReg_dac_pu_SHIFT);
				/* Enable the override */
				phy_utils_mod_phyreg(pi, NPHY_REV19_RfctrlOverride10,
					NPHY_REV19_RfctrlOverride_dac_pu_MASK,
					1 << NPHY_REV19_RfctrlOverride_dac_pu_SHIFT);
			} else {
				PHY_REG_LIST_START
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride1,
						NPHY_REV3_AfectrlOverride_dac_pd_MASK,
						0 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlOverride2,
						NPHY_REV3_AfectrlOverride_dac_pd_MASK,
						0 << NPHY_REV3_AfectrlOverride_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
						NPHY_REV3_AfectrlCore_dac_pd_MASK,
						1 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
					PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
						NPHY_REV3_AfectrlCore_dac_pd_MASK,
						1 << NPHY_REV3_AfectrlCore_dac_pd_SHIFT)
				PHY_REG_LIST_EXECUTE(pi);
			}
		 } else {
			PHY_REG_LIST_START
				PHY_REG_WRITE_ENTRY(NPHY, AfectrlOverride, 0x4000)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore1,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					0 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
				PHY_REG_MOD_RAW_ENTRY(NPHY_AfectrlCore2,
					NPHY_AfectrlCore_slowpwup_dac_MASK,
					0 << NPHY_AfectrlCore_slowpwup_dac_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);
		 }

		/* Force Tx2Rx */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_TX2RX);
		/* Restore BPHY test and testcontrol registers */
		phy_utils_write_phyreg(pi, NPHY_bphytestcontrol, pi->old_bphy_testcontrol);
		phy_utils_write_phyreg(pi, (NPHY_TO_BPHY_OFF + BPHY_TEST), pi->old_bphy_test);
		/* Turn ON receive packet activity */
		wlc_phy_clip_det_nphy(pi, 1, pi->phy_clip_state);
		wlc_phy_classifier_nphy(pi, NPHY_ClassifierCtrl_classifierSel_MASK,
		                        pi->phy_classifier_state);

		/* Trigger samplePlay Stop */
		phy_utils_write_phyreg(pi,  NPHY_sampleCmd, NPHY_sampleCmd_STOP);

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 5)) {
			/* Restore the value of NPHY_fineclockgatecontrol */
			phy_utils_write_phyreg(pi, NPHY_fineclockgatecontrol,
				pi_nphy->nphy_fineclockgatecontrol);
		}

		PHY_CAL(("wl%d: %s: Turning OFF: TestPattern = %3d  "
		         "en = %3d  existing_en = %3d\n",
		         pi->sh->unit, __FUNCTION__, testpattern, enable, existing_enable));
	}
}

void
wlc_phy_test_scraminit_nphy(phy_info_t *pi, int8 init)
{
	uint16 mask, value;

	/* PR 38226: routine to allow special testmodes where the scrambler is
	 * forced to a fixed init value, hence, the same bit sequence into
	 * the MAC produces the same constellation point sequence every
	 * time
	 */

	if (init < 0) {
		/* auto: clear Mode bit so that scrambler LFSR will be free
		 * running.  ok to leave scramindexctlEn and initState in
		 * whatever current condition, since their contents are unused
		 * when free running, but for ease of reg diffs, just write
		 * 0x7f to them for repeatability.
		 */
		mask = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		        NPHY_ScramSigCtrl_scramindexctlEn_MASK |
		        NPHY_ScramSigCtrl_initStateValue_MASK);
		value = ((0 << NPHY_ScramSigCtrl_scramCtrlMode_SHIFT) |
		         NPHY_ScramSigCtrl_initStateValue_MASK);
		phy_utils_mod_phyreg(pi, NPHY_ScramSigCtrl, mask, value);
	} else {
		/* fixed init: set Mode bit, clear scramindexctlEn, and write
		 * init to initState, so that scrambler LFSR will be
		 * initialized with specified value for each transmission.
		 */
		mask = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		        NPHY_ScramSigCtrl_scramindexctlEn_MASK |
		        NPHY_ScramSigCtrl_initStateValue_MASK);
		value = (NPHY_ScramSigCtrl_scramCtrlMode_MASK |
		         (NPHY_ScramSigCtrl_initStateValue_MASK &
		          (init << NPHY_ScramSigCtrl_initStateValue_SHIFT)));
		phy_utils_mod_phyreg(pi, NPHY_ScramSigCtrl, mask, value);
	}
}

int8
wlc_phy_test_tssi_nphy(phy_info_t *pi, int8 ctrl_type, int8 pwr_offs)
{
	int8 tssi = -127;

	if (ctrl_type >= 0) {
		if ((ctrl_type & 0x1) == 0)
		{
			tssi = phy_utils_read_phyreg(pi, NPHY_TSSIBiasVal1) & 0xff;
		} else {
			tssi = phy_utils_read_phyreg(pi, NPHY_TSSIBiasVal2) & 0xff;
		}
	}
	return (tssi);
}

void
wlc_phy_gpiosel_nphy(phy_info_t *pi, uint16 sel)
{
	uint32 mc;

	/*
	 * see http://hwnbu-twiki.broadcom.com/bin/view/Mwgroup/MimophyGPIOUsage
	 * following mimophy gpiosel modes provided:
	 *	 0 : state machine trace
	 *	 1 : crs tx/rx ctrl signal
	 *	 2 : antenna IQ samples
	 *	 3 : antenna IQ samples when pkt_proc state == SAMPLE
	 *	 4 : ADC IQ sample (9:2)
	 *	 5 : RSSI IQ sample
	 *	 ... etc
	 */

	/* for MIMOPHY, must kill the mimophy_oe */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0x0)
		PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0x0)
	PHY_REG_LIST_EXECUTE(pi);

	/* take over gpio control from cc */
	si_gpiocontrol(pi->sh->sih, 0xffff, 0xffff, GPIO_DRV_PRIORITY);

	/* clear the mac selects, disable mac oe */
	mc = R_REG(pi->sh->osh, &pi->regs->maccontrol);
	mc &= ~MCTL_GPOUT_SEL_MASK;
	W_REG(pi->sh->osh, &pi->regs->maccontrol, mc);
	W_REG(pi->sh->osh, &pi->regs->psm_gpio_oe, 0x0);

	/* set up mimophy GPIO sel */
	phy_utils_write_phyreg(pi, NPHY_gpioSel, sel);

	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, gpioLoOutEn, 0xffff)
		PHY_REG_WRITE_ENTRY(NPHY, gpioHiOutEn, 0xffff)
	PHY_REG_LIST_EXECUTE(pi);
}

#endif // endif

#if defined(BCMDBG) || defined(WLTEST)
int
wlc_phy_freq_accuracy_nphy(phy_info_t *pi, int channel)
{
	int bcmerror = BCME_OK;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (channel == 0) {
		wlc_phy_stopplayback_nphy(pi);

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* restore the old BBconfig, to restore resampler setting */
			phy_utils_write_phyreg(pi, NPHY_BBConfig, pi_nphy->nphy_saved_bbconf);
			wlc_phy_resetcca_nphy(pi);
		}
	} else {

		if (NREV_GE(pi->pubpi.phy_rev, 3)) {
			/* Disable the re-sampler (in case we are in spur avoidance mode) */
			pi_nphy->nphy_saved_bbconf = phy_utils_read_phyreg(pi, NPHY_BBConfig);
			phy_utils_mod_phyreg(pi, NPHY_BBConfig,
			                     NPHY_BBConfig_resample_clk160_MASK, 0);
		}

		/* use 151 since that should correspond to nominal tx output power */
		bcmerror = wlc_phy_tx_tone_nphy(pi, 0, 151, 0, 0, TRUE);
	}
	return bcmerror;
}
#endif // endif

#ifdef PHYMON
int
wlc_phycal_state_nphy(phy_info_t *pi, void* buff, int len)
{
	wl_phycal_state_t phycal_state;
	wl_phycal_core_state_t *phycal_core_state;
	int i;
	uchar *buf = (uchar *) buff;
	int used_len = 0;
	nphy_iq_comp_t rxcal_coeffs;
	int16 txcal_ofdm_coeffs[8];
	int16 txcal_bphy_coeffs[8];
	uint16 radio_regs[8] = { 0 };
	uint16 idle_tssi, pwrctrl_status;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int ret = BCME_OK;

	phycal_core_state = (wl_phycal_core_state_t *)MALLOC(pi->sh->osh,
		sizeof(wl_phycal_core_state_t) * 2);

	if (!pi->sh->up) {
		ret = BCME_ERROR;
		goto error;
	}

	if (CHIPID(pi->sh->chip) == BCM4321_CHIP_ID) {
		ret = BCME_UNSUPPORTED;
		goto error;
	}

	wlapi_suspend_mac_and_wait(pi->sh->physhim);
	phy_utils_phyreg_enter(pi);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	phycal_state.version = PHYMON_VERSION;
	phycal_state.num_phy_cores = 2;
	phycal_state.curr_temperature = (int8)wlc_phy_tempsense_nphy(pi);
	phycal_state.aci_state = (pi->aci_state == ACI_ACTIVE)? TRUE : FALSE;
	phycal_state.crsminpower = phy_utils_read_phyreg(pi, NPHY_crsminpower0) & 0xff;
	phycal_state.crsminpowerl = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff;
	phycal_state.crsminpoweru = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff;
	phycal_state.chspec = pi->radio_chanspec;

	/* Per-core states */
	phycal_core_state[0].tx_iqlocal_pwridx  = pi_nphy->nphy_txcal_pwr_idx[0];
	phycal_core_state[1].tx_iqlocal_pwridx  = pi_nphy->nphy_txcal_pwr_idx[1];

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL0,
	    NPHY_PAPD_EPS_TBL_SIZE,
	    0, 32, phycal_core_state[0].papd_epsilon_table);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_EPSILONTBL1,
	    NPHY_PAPD_EPS_TBL_SIZE,
	    0, 32, phycal_core_state[1].papd_epsilon_table);
	phycal_core_state[0].papd_epsilon_offset =
		phy_utils_read_phyreg(pi, NPHY_EpsilonTableAdjust0);
	phycal_core_state[1].papd_epsilon_offset =
		phy_utils_read_phyreg(pi, NPHY_EpsilonTableAdjust1);

	idle_tssi = phy_utils_read_phyreg(pi, NPHY_TxPwrCtrlIdleTssi);
	phycal_core_state[0].idle_tssi =
		(idle_tssi >> NPHY_TxPwrCtrlIdleTssi_idleTssi0_SHIFT) & 0x3f;
	phycal_core_state[1].idle_tssi =
		(idle_tssi >> NPHY_TxPwrCtrlIdleTssi_idleTssi1_SHIFT) & 0x3f;

	pwrctrl_status = phy_utils_read_phyreg(pi, NPHY_Core0TxPwrCtrlStatus);
	phycal_core_state[0].est_tx_pwr = (uint8) (pwrctrl_status & 0xff);
	phycal_core_state[0].curr_tx_pwrindex = (uint8) ((pwrctrl_status >> 8) & 0x7f);
	pwrctrl_status = phy_utils_read_phyreg(pi, NPHY_Core1TxPwrCtrlStatus);
	phycal_core_state[1].est_tx_pwr = (uint8) (pwrctrl_status & 0xff);
	phycal_core_state[1].curr_tx_pwrindex = (uint8) ((pwrctrl_status >> 8) & 0x7f);

	phycal_core_state[0].rx_gaininfo = phy_utils_read_phyreg(pi, NPHY_PhyStatsGainInfo0);
	phycal_core_state[1].rx_gaininfo = phy_utils_read_phyreg(pi, NPHY_PhyStatsGainInfo1);

	phycal_core_state[0].init_gaincode = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2056);
	phycal_core_state[1].init_gaincode = phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2056);

	/* See wlc_dump_rssi() in wlc.c to extract this information */
	phycal_core_state[0].est_rx_pwr = 0;
	phycal_core_state[1].est_rx_pwr = 0;

	/* Read Rx calibration co-efficients */
	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &rxcal_coeffs);

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		radio_regs[0] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX0);
		radio_regs[1] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX0);
		radio_regs[2] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_I | RADIO_2056_TX1);
		radio_regs[3] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_FINE_Q | RADIO_2056_TX1);
		radio_regs[4] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX0);
		radio_regs[5] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX0);
		radio_regs[6] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_I | RADIO_2056_TX1);
		radio_regs[7] =
		        phy_utils_read_radioreg(pi, RADIO_2056_TX_LOFT_COARSE_Q | RADIO_2056_TX1);
	} else {
		/* Read the LOFT compensation (Ci/Cq) values */
		radio_regs[0] = phy_utils_read_radioreg(pi, RADIO_2055_CORE1_TX_VOS_CNCL);
		radio_regs[1] = phy_utils_read_radioreg(pi, RADIO_2055_CORE2_TX_VOS_CNCL);
	}

	/* Read OFDM Tx calibration co-efficients */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 80, 16, txcal_ofdm_coeffs);

	/* Read BPHY Tx calibration co-efficients */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 8, 88, 16, txcal_bphy_coeffs);

	if (pi_nphy->phyhang_avoid)
		wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);

	/* reg access is done, enable the mac */
	phy_utils_phyreg_exit(pi);
	wlapi_enable_mac(pi->sh->physhim);

	txcal_ofdm_coeffs[0] &= 0x3ff;
	txcal_ofdm_coeffs[1] &= 0x3ff;
	txcal_ofdm_coeffs[2] &= 0x3ff;
	txcal_ofdm_coeffs[3] &= 0x3ff;

	if (txcal_ofdm_coeffs[0] > 511)
		txcal_ofdm_coeffs[0] -= 1024;

	if (txcal_ofdm_coeffs[1] > 511)
		txcal_ofdm_coeffs[1] -= 1024;

	if (txcal_ofdm_coeffs[2] > 511)
		txcal_ofdm_coeffs[2] -= 1024;

	if (txcal_ofdm_coeffs[3] > 511)
		txcal_ofdm_coeffs[3] -= 1024;

	phycal_core_state[0].tx_iqlocal_a = txcal_ofdm_coeffs[0];
	phycal_core_state[0].tx_iqlocal_b = txcal_ofdm_coeffs[1];
	phycal_core_state[1].tx_iqlocal_a = txcal_ofdm_coeffs[2];
	phycal_core_state[1].tx_iqlocal_b = txcal_ofdm_coeffs[3];

	if (NREV_GE(pi->pubpi.phy_rev, 3)) {
		phycal_core_state[0].tx_iqlocal_ei =
			(int)(radio_regs[0] & 0xf) - (int)((radio_regs[0] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_eq =
			(int)(radio_regs[1] & 0xf) - (int)((radio_regs[1] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_fi =
			(int)(radio_regs[4] & 0xf) - (int)((radio_regs[4] & 0xf0) >> 4);
		phycal_core_state[0].tx_iqlocal_fq =
			(int)(radio_regs[5] & 0xf) - (int)((radio_regs[5] & 0xf0) >> 4);

		phycal_core_state[1].tx_iqlocal_ei =
			(int)(radio_regs[2] & 0xf) - (int)((radio_regs[2] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_eq =
			(int)(radio_regs[3] & 0xf) - (int)((radio_regs[3] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_fi =
			(int)(radio_regs[6] & 0xf) - (int)((radio_regs[6] & 0xf0) >> 4);
		phycal_core_state[1].tx_iqlocal_fq =
			(int)(radio_regs[7] & 0xf) - (int)((radio_regs[7] & 0xf0) >> 4);

		/* These don't exist for NREV >= 3 */
		phycal_core_state[0].tx_iqlocal_ci = 0;
		phycal_core_state[0].tx_iqlocal_cq = 0;
		phycal_core_state[1].tx_iqlocal_ci = 0;
		phycal_core_state[1].tx_iqlocal_cq = 0;
	} else {
		if (radio_regs[0] & 0xC0) {
			phycal_core_state[0].tx_iqlocal_ci =
				(radio_regs[0] & 0xC0) >> 6;
		} else {
			phycal_core_state[0].tx_iqlocal_ci =
				((radio_regs[0] & 0x30) >> 4) * -1;
		}

		if (radio_regs[0] & 0x0C) {
			phycal_core_state[0].tx_iqlocal_cq =
				(radio_regs[0] & 0x0C) >> 3;
		} else {
			phycal_core_state[0].tx_iqlocal_cq =
				(radio_regs[0] & 0x03) * -1;
		}

		if (radio_regs[1] & 0xC0) {
			phycal_core_state[1].tx_iqlocal_ci =
				(radio_regs[1] & 0xC0) >> 6;
		} else {
			phycal_core_state[1].tx_iqlocal_ci =
				((radio_regs[1] & 0x30) >> 4) * -1;
		}

		if (radio_regs[1] & 0x0C) {
			phycal_core_state[1].tx_iqlocal_cq =
				(radio_regs[1] & 0x0C) >> 3;
		} else {
			phycal_core_state[1].tx_iqlocal_cq =
				(radio_regs[1] & 0x03) * -1;
		}

		/* These are not used for NREV < 3 */
		phycal_core_state[0].tx_iqlocal_ei = 0;
		phycal_core_state[0].tx_iqlocal_eq = 0;
		phycal_core_state[1].tx_iqlocal_ei = 0;
		phycal_core_state[1].tx_iqlocal_eq = 0;

		phycal_core_state[0].tx_iqlocal_fi = 0;
		phycal_core_state[0].tx_iqlocal_fq = 0;
		phycal_core_state[1].tx_iqlocal_fi = 0;
		phycal_core_state[1].tx_iqlocal_fq = 0;
	}

	phycal_core_state[0].tx_iqlocal_di =
		(int8) ((txcal_ofdm_coeffs[5] & 0xFF00) >> 8);
	phycal_core_state[0].tx_iqlocal_dq =
		(int8) (txcal_ofdm_coeffs[5] & 0x00FF);
	phycal_core_state[1].tx_iqlocal_di =
		(int8) ((txcal_ofdm_coeffs[6] & 0xFF00) >> 8);
	phycal_core_state[1].tx_iqlocal_dq =
		(int8) (txcal_ofdm_coeffs[6] & 0x00FF);

	/* Rx calibration coefficients are 10-bit signed integers */
	if (rxcal_coeffs.a0 > 511)
		rxcal_coeffs.a0 -= 1024;

	if (rxcal_coeffs.b0 > 511)
		rxcal_coeffs.b0 -= 1024;

	if (rxcal_coeffs.a1 > 511)
		rxcal_coeffs.a1 -= 1024;

	if (rxcal_coeffs.b1 > 511)
		rxcal_coeffs.b1 -= 1024;

	phycal_core_state[0].rx_iqcal_a = rxcal_coeffs.a0;
	phycal_core_state[0].rx_iqcal_b = rxcal_coeffs.b0;
	phycal_core_state[1].rx_iqcal_a = rxcal_coeffs.a1;
	phycal_core_state[1].rx_iqcal_b = rxcal_coeffs.b1;

	phycal_core_state[0].estirr_tx = 0;
	phycal_core_state[0].estirr_rx = 0;
	phycal_core_state[1].estirr_tx = 0;
	phycal_core_state[1].estirr_rx = 0;

	bcopy(&phycal_state, buf, sizeof(wl_phycal_state_t));

	buf += WL_PHYCAL_STAT_FIXED_LEN;
	used_len += WL_PHYCAL_STAT_FIXED_LEN;

	for (i = 0; i < 2; i++) {
		used_len += sizeof(wl_phycal_core_state_t);
		if (used_len > len) {
			ret = BCME_BUFTOOSHORT;
			goto error;
		}

		bcopy(&phycal_core_state[i], buf, sizeof(wl_phycal_core_state_t));
		buf += sizeof(wl_phycal_core_state_t);
	}

error:
	MFREE(pi->sh->osh, phycal_core_state, sizeof(wl_phycal_core_state_t) * 2);
	return ret;
}
#endif /* PHYMON */

void
wlc_phy_papd_enable_nphy(phy_info_t *pi, bool papd_state)
{
phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	if (papd_state) {
		phy_utils_write_phyreg(pi, NPHY_PapdEnable0, pi_nphy->tx_rx_cal_phy_saveregs[9]);
		phy_utils_write_phyreg(pi, NPHY_PapdEnable1, pi_nphy->tx_rx_cal_phy_saveregs[10]);
	} else {
		pi_nphy->tx_rx_cal_phy_saveregs[9] = phy_utils_read_phyreg(pi, NPHY_PapdEnable0);
		pi_nphy->tx_rx_cal_phy_saveregs[10] = phy_utils_read_phyreg(pi, NPHY_PapdEnable1);

		PHY_REG_LIST_START
			PHY_REG_MOD_CORE_ENTRY(NPHY, 0, PapdEnable, compEnable, 0)
			PHY_REG_MOD_CORE_ENTRY(NPHY, 1, PapdEnable, compEnable, 0)
		PHY_REG_LIST_EXECUTE(pi);
	}
}

void
wlc_phy_workarounds_nphy_rev16(phy_info_t *pi)
{
	uint8 is_phybw40;
	/* uint16 nv_offset_tbd[16] = {24, 24, 20, 20, 9, 9, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1}; */
	uint32 nv_offset_2g_20M[] = {20, 20, 20, 20, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 5};
	uint32 nv_offset_2g_40M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 nv_offset_5g[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 sw1_5g_new[] = {0x0000, 0x0010, 0x0000, 0x0000};
	uint32 *nv_offset;
	int i;

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	phy_utils_write_phyreg(pi, NPHY_EngCtrl, 0x1);

	if (!is_phybw40) {
		PHY_REG_LIST_START
			/* making pktprocselFreset timeout 25us */
			PHY_REG_WRITE_ENTRY(NPHY, nonpaydecodetimeoutlen, 1)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, finetimingtimeoutLen, 0x41a)
			/* enabling self-reset counter logic */
			PHY_REG_WRITE_ENTRY(NPHY, timeoutEn, 0x4)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			/* making pktprocselFreset timeout 25us */
			PHY_REG_WRITE_ENTRY(NPHY, nonpaydecodetimeoutlen, 2)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, timingsearchtimeoutLen, 0x41a)
			/* enabling self-reset counter logic */
			PHY_REG_WRITE_ENTRY(NPHY, timeoutEn, 0x4)
			/* making finest timeout timeout > 25us */
			PHY_REG_WRITE_ENTRY(NPHY, finetimingtimeoutLen, 0x41a)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Radio tunings for spur avoid modes */
	phy_utils_write_radioreg(pi, RADIO_2057_XTAL_ICORE_SIZE, 0x23);
	phy_utils_write_radioreg(pi, RADIO_2057_XTAL_BUF_SIZE, 0x23);
	phy_utils_write_radioreg(pi, RADIO_2057_VCO_ALCREF_BBPLLXTAL_SIZE, 0x23);
	phy_utils_write_radioreg(pi, RADIO_2057_XTAL_CONFIG2, 0x3E);

	/* set Fine Timing Thresholds */
	phy_utils_mod_phyreg(pi, NPHY_FSTRHiPwrTh,
		NPHY_FSTRHiPwrTh_finestr_hiPwr_th_MASK,
		(0x40 << NPHY_FSTRHiPwrTh_finestr_hiPwr_th_SHIFT));
	if (CHSPEC_IS2G(pi->radio_chanspec) && is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x39)
			PHY_REG_MOD_ENTRY(NPHY, FSTRMetricTh, hiPwr_min_metric_th, 0x05)
		PHY_REG_LIST_EXECUTE(pi);
	}
	/* clubbing all the below mentioned PR fixes and linearizing the */
	/* noise-variance-offset table */
	/* Now 40M, m7 is given a lower noise-variance-offset to counter the humpiness */

	if (CHSPEC_IS5G(pi->radio_chanspec))
		nv_offset = nv_offset_5g;
	else if (is_phybw40)
		nv_offset = nv_offset_2g_40M;
	else
		nv_offset = nv_offset_2g_20M;

	for (i = NPHY_RATE_BASED_NV_OFFSET_START; i <= NPHY_RATE_BASED_NV_OFFSET_END; i++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			i, 32, &nv_offset[i-NPHY_RATE_BASED_NV_OFFSET_START]);
	}

	phy_utils_mod_phyreg(pi, NPHY_BphyControl1,
		NPHY_BphyControl1_bphytxerrorEn_MASK,
		(0 << NPHY_BphyControl1_bphytxerrorEn_SHIFT));

	/* PR: bphy misclassification due to MF detect: make this condition stricter */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1u, 0xcf80)
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1l, 0xcf80)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1u, 0xa580)
			PHY_REG_WRITE_ENTRY(NPHY, crshighpowThreshold1l, 0xa580)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_FEM_BT)
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
			48, 32, sw1_5g_new);

}

static void
wlc_phy_oclinit_nphy_rev18(phy_info_t *pi, uint8 ocl_en, uint8 scd_en)
{
	uint8 coremask;
	uint8 is_phybw40, is_phybw20;
	uint16 rfseq[9] = { 0x77, 0x11, 0x11, 0x11, 0x11, 0x77, 0x77, 0x11, 0x11};
	uint16 value[6] = { 0x12, 0x15, 0x16, 0x18, 0x19, 0x1f};
	uint16 delay_vals[6] = { 0x4, 0x6, 0x24, 0x8, 0x1, 0x1};
	uint16 stagscd[8] = {0x001a, 0x001b, 0x001c, 0x001d, 0x001e, 0x0020, 0x0021, 0x001f};
	uint16 stagscddly[8] = {0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x00a0, 0x0001};
	uint16 c0[7] = {0xfcb2, 0xfcb2, 0xfcb2, 0x0cb2, 0x0092, 0x0082, 0x0080};
	uint16 c1[7] = {0x000f, 0x0007, 0x0000, 0x0000, 0x0000, 0x0000, 0x0000};
	uint16 offset = 0;
	uint16 i = 0;
	uint16 freq;
	/* uint32 data_weights[2] = {0x0, 0x0}; */
	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);
	is_phybw20 = CHSPEC_IS20(pi->radio_chanspec);
	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	coremask = (phy_utils_read_phyreg(pi, NPHY_CoreConfig) & NPHY_CoreConfig_CoreMask_MASK)
		>> NPHY_CoreConfig_CoreMask_SHIFT;
	if (coremask == 3) {
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh20_core0,
				NPHY_OclEnergyMinTh20_core0_energydetect_MASK,
				(416 << NPHY_OclEnergyMinTh20_core0_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh20_core1,
				NPHY_OclEnergyMinTh20_core1_energydetect_MASK,
				(416 << NPHY_OclEnergyMinTh20_core1_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh40_core0,
				NPHY_OclEnergyMinTh40_core0_energydetect_MASK,
				(448 << NPHY_OclEnergyMinTh40_core0_energydetect_SHIFT))
			PHY_REG_MOD_RAW_ENTRY(NPHY_OCL_EnergyMinTh40_core1,
				NPHY_OclEnergyMinTh40_core1_energydetect_MASK,
				(448 << NPHY_OclEnergyMinTh40_core1_energydetect_SHIFT))
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, wakeonenergy_en, 0)
		PHY_REG_LIST_EXECUTE(pi);

		phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_initRssiSelect_MASK,
			(ocl_en << NPHY_RxControl_initRssiSelect_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_OCLControl1, NPHY_OCLControl1_NewRssiScheme_MASK,
			(ocl_en << NPHY_OCLControl1_NewRssiScheme_SHIFT));
		if (is_phybw40) {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2l, OCL_peakThresh, 74)
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2u, OCL_peakThresh, 74)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2l, OCL_peakThresh, 53)
				PHY_REG_MOD_ENTRY(NPHY, OCL_crsThreshold2u, OCL_peakThresh, 53)
			PHY_REG_LIST_EXECUTE(pi);
		}
		phy_utils_mod_phyreg(pi, NPHY_OCLControl1,
		                     NPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK,
		                     (scd_en << NPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT));

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, scd_shut_off_trig_cnt, 0x1008)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl4, ocl_wed_clip_gain_mode, 1)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, wakeonenergy_en, 1)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl1, InactiveCore_auxAdc_turnOff, 0)
		PHY_REG_LIST_EXECUTE(pi);

		phy_utils_mod_phyreg(pi, NPHY_OCLControl1,
			NPHY_OCLControl1_mode_enable_MASK,
			(ocl_en << NPHY_OCLControl1_mode_enable_SHIFT));

		phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG7, 0x1);
		phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG18, 0x20);
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);

		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, CrsGainInCtrl, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, OCLControl3, 0x0)
		PHY_REG_LIST_EXECUTE(pi);

		/* Correcting the default values of hpc settings in various trigger modes of OCL */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 9, 0x1d0, 16, &rfseq[0]);
		for (i = 0, offset = 0; i < 4; i++, offset += 0x10)
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 3,
			0x19c + offset, 16, &rfseq[0]);

		PHY_REG_LIST_START
			/* Dynamic OCL Tunings */
			PHY_REG_MOD_ENTRY(NPHY, NormVarHystTh, ofdm_norm_var_hyst_th, 12)
			PHY_REG_MOD_ENTRY(NPHY, OCLControl4, oclshutoff_small_sig, 0)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 6, 0x240, 16, &value[0]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 6, 0x2d0, 16, &delay_vals[0]);

		/* adc_clip-Th tuning */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x50f4)
			PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x50f4)
			PHY_REG_WRITE_ENTRY(NPHY, clip_gain_replicate_dis_ctr, 0x50)
		PHY_REG_LIST_EXECUTE(pi);
		/* not honour clips  after wake */
		phy_utils_mod_phyreg(pi, NPHY_OCLControl4,
		NPHY_OCLControl4_honour_clips_till_ant_holdoff_MASK,
			(0 << NPHY_OCLControl4_honour_clips_till_ant_holdoff_SHIFT));

		phy_utils_mod_phyreg(pi, NPHY_OCLControl1,
		NPHY_OCLControl1_dis_ocl_ed_if_clip_MASK,
			(1 << NPHY_OCLControl1_dis_ocl_ed_if_clip_SHIFT));

		if (is_phybw40) {
			phy_utils_mod_phyreg(pi, NPHY_pktgainSettleLen,
			        NPHY_pktgainSettleLen_pktgainsettleLen_MASK,
			           (70 << NPHY_pktgainSettleLen_pktgainsettleLen_SHIFT));
		} else if (is_phybw20) {
			phy_utils_mod_phyreg(pi, NPHY_pktgainSettleLen,
			        NPHY_pktgainSettleLen_pktgainsettleLen_MASK,
			           (80 << NPHY_pktgainSettleLen_pktgainsettleLen_SHIFT));
		}

		if (scd_en) {
		/* Staggered SCD Shut Off */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 8, 0x270, 16, stagscd);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 8, 0x300, 16, stagscddly);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1e0, 16, c0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1e7, 16, c0);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1f0, 16, c1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 7, 0x1f7, 16, c1);

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table0_1, 0xbaba)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table2_3, 0xb5b5)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_shutOff_PwrDiff_Th, 0xc)
		PHY_REG_LIST_EXECUTE(pi);
		} else {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table0_1, 0xb0b0)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_shutOff_PwrDiff_Th, 0xa)
		PHY_REG_LIST_EXECUTE(pi);
		}

		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, scd_shut_off_trig_cnt, 0x1008)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table4_5, 0x05bd)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table6_7, 0x0505)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table8_9, 0xb0b0)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table12_13, 0x05b9)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table14_15, 0x0505)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_dBm_Table16_17, 0xb0b0)
			PHY_REG_WRITE_ENTRY(NPHY, SCD_shutOffMinSym, 0x10)
		PHY_REG_LIST_EXECUTE(pi);

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* Logen & cmos Buffers on */
		phy_utils_write_radioreg(pi, RADIO_2057_LOGEN_PUS, 0xc);
		phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG7, 0x81);
		phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG6, 0x1);
		}
		}
	  if (CHSPEC_IS2G(pi->radio_chanspec)) {
	     PHY_REG_LIST_START
	     PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x49)
	     PHY_REG_LIST_EXECUTE(pi);
	  }
	}
	if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
	  if (freq >= 5240) {
	     PHY_REG_LIST_START
	     PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x49)
	     PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x49)
	     PHY_REG_LIST_EXECUTE(pi);
	  }
	}
	wlc_phy_resetcca_nphy(pi);
	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
}

void
wlc_phy_workarounds_nphy_rev18(phy_info_t *pi)
{
	uint8 ocl_en = 0;
	uint8 scd_en = 0;
	uint8 swctrllut1[16] = {0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20,
		0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20};
	uint8 swctrllut2[16] = {0x20, 0x24, 0x28, 0x20, 0x20, 0x20, 0x20, 0x20,
		0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20, 0x20};
	uint8 swctrllut3[16] = {0x2, 0x1, 0x2, 0x3, 0x2, 0x5, 0xa, 0x1,
		0x2, 0x11, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1};
	uint8 is_phybw40;
	uint32 nv_offset_2g_20M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 5};
	uint32 nv_offset_2g_40M[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 nv_offset_5g[] = {20, 32, 29, 25, 21, 13, 5, 5, 20, 20, 16, 16, 5, 5, 5, 1};
	uint32 *nv_offset;
	uint32 orig_data_weights[5] = {0x444444, 0x44444444, 0x44444444, 0x44444444, 0x404};
	int i;
	int32 radio_temp = 0;
	uint16 freq;

	freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	if (CHSPEC_IS5G(pi->radio_chanspec))
		nv_offset = nv_offset_5g;
	else if (is_phybw40)
		nv_offset = nv_offset_2g_40M;
	else
		nv_offset = nv_offset_2g_20M;

	for (i = NPHY_RATE_BASED_NV_OFFSET_START; i <= NPHY_RATE_BASED_NV_OFFSET_END; i++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
			i, 32, &nv_offset[i-NPHY_RATE_BASED_NV_OFFSET_START]);
	}

	/* Enable combined BtCoex swctrl LUT lookup */
	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, swCtrlLUTConfig, combinedBtCxLutEnC0, 0x1)
		PHY_REG_MOD_ENTRY(NPHY, swCtrlLUTConfig, combinedBtCxLutOutEnC0, 0x1)
	PHY_REG_LIST_EXECUTE(pi);

	/* swctrl table changes for 43239 ref board */
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* core 0 */
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x0, 8, &swctrllut1);
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x10, 8, &swctrllut2);

			/* core 1 */
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x20, 8, &swctrllut1);
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x30, 8, &swctrllut3);
	} else {
			/* core 0 */
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x0, 8, &swctrllut1);
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x10, 8, &swctrllut3);
			/* core 1 */
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x20, 8, &swctrllut3);
		wlc_phy_table_write_nphy(
			pi, NPHY_TBL_ID_ANTSWCTRLLUT, 16, 0x30, 8, &swctrllut1);
	}

	/* Enable clock gating  by default */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, forceClk, 0x2)
		PHY_REG_WRITE_ENTRY(NPHY, Cck_gain_pt8us_enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, CckDigigain_dis_dur_listen, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, CrsGainInCtrl, 0x0)
		PHY_REG_WRITE_ENTRY(NPHY, dupscale, 0x0)
		PHY_REG_MOD_RAW_ENTRY(NPHY_PhaseTrackOffset, NPHY_txpncorrelated_MASK,
			(0x1 << NPHY_txpncorrelated_SHIFT))
		PHY_REG_MOD_ENTRY(NPHY, RxControl, initRssiSelect, 0x0)
	PHY_REG_LIST_EXECUTE(pi);

	/* Remove perpacket reset scheme for now. */
	/* seeing tx tput hits after this change */

	PHY_REG_LIST_START
		/* verify this */
		PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x238)
		PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x238)
		PHY_REG_WRITE_ENTRY(NPHY, forcerxfe0, 0x301)
		PHY_REG_WRITE_ENTRY(NPHY, forcerxfe1, 0x301)
		PHY_REG_WRITE_ENTRY(NPHY, fineclockgatecontrol, 0x800)
	PHY_REG_LIST_EXECUTE(pi);

	phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG7, 0x0);
	phy_utils_write_radioreg(pi, RADIO_2057v7_OVR_REG18, 0x0);

	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, OCLControl1, ofdm_scd_shutOff_enable, 0)
		PHY_REG_MOD_ENTRY(NPHY, OCLControl1, mode_enable, 0)
		PHY_REG_MOD_ENTRY(NPHY, NormVarHystTh, ofdm_norm_var_hyst_th, 0)
		/* Rssi Based Adaptive ML Feature , Enable This Bit to enable this feature */
		PHY_REG_WRITE_ENTRY(NPHY, mlmlminrssictrl, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x404e)
		PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x404e)

		/* verify this */
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT))
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			(0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT))
	PHY_REG_LIST_EXECUTE(pi);

	/* increasing min power for ofdm packets floor(caused by false detects) improvement */
	/* Backoff crsminpower, since init gain is dropped */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x48)
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x48)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x48)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x50)
			PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x50)
			PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x50)
		PHY_REG_LIST_EXECUTE(pi);
	}

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
		5, 0x0, 32, orig_data_weights);

	/* adjust TR switch isolation */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		phy_utils_write_radioreg(pi, RADIO_2057_RXRFBIAS_IBOOST_PU_CORE1, 0xff);
		phy_utils_write_radioreg(pi, RADIO_2057_LNA2_IAUX_PTAT_CORE1, 0x78);
	}

	switch (pi->nphy_oclscd)
	{
		case 0:
			ocl_en = 0;
			scd_en = 0;
			break;
		case 1:
			ocl_en = 1;
			scd_en = 0;
			break;
		case 3:
			ocl_en = 1;
			scd_en = 1;
			break;
		default:
			ocl_en = 1;
			scd_en = 1;
			pi->nphy_oclscd = 3;
			break;

	}
	if (!((ocl_en == 0) && (scd_en == 0)))
		wlc_phy_oclinit_nphy_rev18(pi, ocl_en, scd_en);

	/* Initial FSTR characterisation */
	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x40)
		PHY_REG_MOD_ENTRY(NPHY, FSTRMetricTh, hiPwr_min_metric_th, 0x06)
	PHY_REG_LIST_EXECUTE(pi);

if (0)
{
	radio_temp = wlc_phy_tempsense_nphy(pi);
	if (radio_temp <= 5) {

		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4e)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4e)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x56be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x56be)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4f)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4f)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4f)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x50f4)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x50f4)
				PHY_REG_WRITE_ENTRY(NPHY, Core0_CCKgain_pt8us, 0x230)
				PHY_REG_WRITE_ENTRY(NPHY, Core1_CCKgain_pt8us, 0x230)
				PHY_REG_LIST_EXECUTE(pi);
			}
		}

		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			if (CHSPEC_IS40(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x53)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x53)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x53)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x5cf3)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x5cf3)
				PHY_REG_LIST_EXECUTE(pi);
			} else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x52)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x52)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x52)
				PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x56be)
				PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x56be)
				PHY_REG_LIST_EXECUTE(pi);
			}

	if (!((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
	uint16 curinit_gain1, curinit_gain2;
	uint16 biq0_idx_core1, biq0_idx_core2;
	int16 new_biq0_idx_core1, new_biq0_idx_core2;
	uint16 cur_rfseq1, cur_rfseq2, cur_rfseq1_ocl1, cur_rfseq2_ocl1;
	uint16 cur_rfseq1_ocl2, cur_rfseq2_ocl2;
	uint16 cur_rfseq1_ocl3, cur_rfseq2_ocl3;
	uint16 cur_rfseq1_ocl4, cur_rfseq2_ocl4;
	uint16 newgainarray[NPHY_CORE_NUM];
	uint16 newgainarray_ocl1[NPHY_CORE_NUM], newgainarray_ocl2[NPHY_CORE_NUM];
	uint16 newgainarray_ocl3[NPHY_CORE_NUM], newgainarray_ocl4[NPHY_CORE_NUM];

	curinit_gain1 = (uint16) phy_utils_read_phyreg(pi,
	NPHY_Core1InitGainCodeB2057);
	curinit_gain2 = (uint16) phy_utils_read_phyreg(pi,
	NPHY_Core2InitGainCodeB2057);

	biq0_idx_core1 = (uint16) ((curinit_gain1 & NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK)
	>>	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);

	biq0_idx_core2 = (uint16) ((curinit_gain2 & NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK)
	>>	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT);

	new_biq0_idx_core1 = (int16) biq0_idx_core1 - 1;
	new_biq0_idx_core2 = (int16) biq0_idx_core2 - 1;

	if (new_biq0_idx_core1 < 0)
		new_biq0_idx_core1 = 0;
	if (new_biq0_idx_core2 < 0)
		new_biq0_idx_core2 = 0;

	phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCodeB2057,
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
	(new_biq0_idx_core1 << NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCodeB2057,
	NPHY_Core1InitGainCodeB2057_InitBiQ0Index_MASK,
	(new_biq0_idx_core2 << NPHY_Core1InitGainCodeB2057_InitBiQ0Index_SHIFT));

	wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &cur_rfseq1);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &cur_rfseq2);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x198, 16, &cur_rfseq1_ocl1);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x199, 16, &cur_rfseq2_ocl1);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1a8, 16, &cur_rfseq1_ocl2);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1a9, 16, &cur_rfseq2_ocl2);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1b8, 16, &cur_rfseq1_ocl3);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1b9, 16, &cur_rfseq2_ocl3);

	wlc_phy_table_read_nphy(pi, 7, 1, 0x1c8, 16, &cur_rfseq1_ocl4);
	wlc_phy_table_read_nphy(pi, 7, 1, 0x1c9, 16, &cur_rfseq2_ocl4);

	newgainarray[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1 & 0xf0ff);
	newgainarray[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2 & 0xf0ff);
	newgainarray_ocl1[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl1 & 0xf0ff);
	newgainarray_ocl1[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl1 & 0xf0ff);
	newgainarray_ocl2[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl2 & 0xf0ff);
	newgainarray_ocl2[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl2 & 0xf0ff);
	newgainarray_ocl3[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl3 & 0xf0ff);
	newgainarray_ocl3[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl3 & 0xf0ff);
	newgainarray_ocl4[0] = (((uint16) new_biq0_idx_core1)<<8)
						| (cur_rfseq1_ocl4 & 0xf0ff);
	newgainarray_ocl4[1] = (((uint16) new_biq0_idx_core2)<<8)
						| (cur_rfseq2_ocl4 & 0xf0ff);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198, 16, newgainarray_ocl1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8, 16, newgainarray_ocl2);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8, 16, newgainarray_ocl3);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8, 16, newgainarray_ocl4);

	wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_OCLRESET2RX);
				}
			}
	}

	if (radio_temp >= 45) {
		if ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_ELNA_GAINDEF) &&
		((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) ||
		(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA_5GHz))) {
			if (CHSPEC_IS2G(pi->radio_chanspec)) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x45)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x45)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x45)
				PHY_REG_LIST_EXECUTE(pi);
				} else {
				if (freq <= 5320) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x4b)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x4b)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x4b)
				PHY_REG_LIST_EXECUTE(pi);
				   } else if (freq > 5320 && freq <= 5700) {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x46)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x46)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x46)
				PHY_REG_LIST_EXECUTE(pi);
				   } else {
				PHY_REG_LIST_START
				PHY_REG_MOD_ENTRY(NPHY, crsminpower0, crsminpower0, 0x43)
				PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x43)
				PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x43)
				PHY_REG_LIST_EXECUTE(pi);
					}
				}
		}
	}
}
}

void
wlc_phy_workarounds_nphy_rev17(phy_info_t *pi)
{
	int32 tbl_buf = 0x14;
	int32 tbl_buf1 = 0x10;

	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, EngCtrl, 0x1)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x40)
	PHY_REG_LIST_EXECUTE(pi);

	/* lower quams */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 264, 32, &tbl_buf);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 265, 32, &tbl_buf);

	/* Higher quams */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 266, 32, &tbl_buf1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1, 267, 32, &tbl_buf1);
}

static void
wlc_phy_chanspec_war_nphy_rev19(phy_info_t *pi)
{
	/* 47186nrh has 43236 with eLNA */
	bool elna_board = ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_ELNA_GAINDEF) && ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_EXTLNA) || (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_EXTLNA_5GHz)));
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* Do oclinit irrespective of the nphy_oclscd ovr OR
	 * coremask 3. Handle these expections in the subseq-
	 * -uent function
	 */
#ifndef WLPHY_OCLSCD_DISABLE
	wlc_phy_oclinit_nphy_rev19(pi, 1, 1);
#endif /* Compiling out OCLSCD 4324b1/b3 - use 'oclscd' target to compile in */

	/* Should you keep the feature enabled going forward?
	 * CHECK HERE for possible exceptions!!
	 */
	wlc_phy_oclscd_feature_ctrl_nphy(pi);

	/* 5G dynamic rf lo ucode war (dc_settings) */
	if ((CHIP_4324_B0(pi) || CHIP_4324_B4(pi) ||
		CHIPID_4324X_MEDIA_FAMILY(pi)) &&
		(pi_nphy->dynamic_rflo_war_en)) {
		uint16 curr_chan = CHSPEC_CHANNEL(pi->radio_chanspec);

		/* TAP POINT 2 : Tx friendly settings (channel dependent) */
		wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 2);

		if (curr_chan <= 48) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x2 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xf << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 68) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x2 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xf << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 102) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xf << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 112) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x1 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xf << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 128) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x1 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xe << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 136) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x2 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xe << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		}  else if (curr_chan <= 144) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x2 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xd << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 153) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x2 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xc << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else if (curr_chan <= 159) {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x3 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xc << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		} else {
			/* idac_mixb */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 8, 0x0 << 8);
			/* idac_mix */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 8, 0x1 << 8);
			/* idac_bufb_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
				0x7 << 12, 0x3 << 12);
			/* idac_buf_core0 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
				0x7 << 12, 0x0 << 12);
			/* idac_buf_core1 */
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
				0x7 << 12, 0x1 << 12);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE0,
				0xf << 8, 0xb << 8);
			phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_TUNE_CORE1,
				0xf << 8, 0x0 << 8);
		}

		/* TAP POINT 3 : Rx friendly settings (channel dependent) */
		wlc_phy_dynamic_rflo_ucode_war_nphy(pi, 3);
	} else {
		/* default settings */
		/* idac_buf_core0 */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
			0x7 << 12, 0x3 << 12);
		/* idac_buf_core1 */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE1,
			0x7 << 12, 0x3 << 12);
		/* idac_bufb_core0 */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
			0x7 << 12, 0x3 << 12);
		/* idac_bufb_core1 */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE1,
			0x7 << 12, 0x0 << 12);
		/* idac_mix */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC1_CORE0,
			0x7 << 8, 0x3 << 8);
		/* idac_mixb */
		phy_utils_mod_radioreg(pi, RADIO_20671_LOGEN5G_IDAC2_CORE0,
			0x7 << 8, 0x3 << 8);
	}

	/* Improve rx sensitivity by desensitizing subcarriers on which spurs occur. */
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		wlc_phy_20671_noise_var_shaping_media(pi);
	} else if (CHIPID_4324X_IPA_FAMILY(pi)) {
		wlc_phy_20671_noise_var_shaping_nphy(pi);
	}

	/* Adjust TR switch isolation per band/board
	 * Now  to include subband customization of diff triso per core in A band
	 * XXX NOTE XXX Don't set/tune Clip Lo Gain Indx outside of adjust_ClipLO
	 */
	if (!((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) && elna_board)) {
		wlc_phy_adjust_ClipLO_for_triso_20671_rev0(pi);
	}

	if ((CHIP_4324_B4(pi)) && (CHSPEC_IS2G(pi->radio_chanspec)))
		wlc_phy_cck_acpr_war_nphy(pi);

	/* noise cal based triso compensation flag */
	if (!SCAN_RM_IN_PROGRESS(pi))
		pi_nphy->ncb_triso_comp_done = FALSE;
}

static void
wlc_phy_oclscd_feature_ctrl_nphy(phy_info_t *pi)
{
	/* Read the current coremask */
	uint8 coremask =
	        (phy_utils_read_phyreg(pi, NPHY_CoreConfig) & NPHY_CoreConfig_CoreMask_MASK) >>
	        NPHY_CoreConfig_CoreMask_SHIFT;

	/* Enable/ Disable the feature if USER has set the override */
	wlc_phy_set_oclscd_nphy(pi);

	/* If OCL is enabled, Check for coremask settings.
	 * Disable OCL if Rx is configured to operate ONLY
	 * in SISO mode
	 */
	if (pi->nphy_oclscd) {
		if (coremask < 3)
			wlc_phy_ocl_enable_disable_nphy(pi, 0);
		else
			wlc_phy_ocl_enable_disable_nphy(pi, 1);
	}
}

static void
wlc_phy_chanspec_war_nphy_rev18(phy_info_t *pi)
{
	uint16 freq;
	uint8 ocl_en = 0;
	uint8 scd_en = 0;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		freq = CHAN2G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	} else {
		freq = CHAN5G_FREQ(CHSPEC_CHANNEL(pi->radio_chanspec));
	}

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		if (freq <= 5060) {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x9e)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x9e)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x12)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (freq <= 5320) {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x92)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x92)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x12)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x12)
			PHY_REG_LIST_EXECUTE(pi);
		} else {
			PHY_REG_LIST_START
				/* clip lo Gain tweaks */
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x8a)
				PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
				PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
				/* W1 clip thresholds */
				PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold,
					0x19)
				PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold,
					0x19)
			PHY_REG_LIST_EXECUTE(pi);
		}
		/* NF improvment from gurbhej */
		if (freq == 5180) {
			phy_utils_write_radioreg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0xfd);
		} else if (freq == 5500) {
			phy_utils_write_radioreg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0x64);
			phy_utils_write_radioreg(pi, RADIO_2057_LNA5G_TUNE_CORE1, 0x64);
		} else if (freq == 5805) {
			phy_utils_write_radioreg(pi, RADIO_2057_LNA5G_TUNE_CORE0, 0x00);
		}

	}
		switch (pi->nphy_oclscd)
	{
		case 0:
			ocl_en = 0;
			scd_en = 0;
			break;
		case 1:
			ocl_en = 1;
			scd_en = 0;
			break;
		case 3:
			ocl_en = 1;
			scd_en = 1;
			break;
		default:
			ocl_en = 1;
			scd_en = 1;
			pi->nphy_oclscd = 3;
			break;

	}
	if (!((ocl_en == 0) && (scd_en == 0)))
		wlc_phy_oclinit_nphy_rev18(pi, ocl_en, scd_en);

	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
		wlc_phy_aci_noise_store_values_rev18(pi);

}

static void
wlc_phy_chanspec_war_nphy_rev16(phy_info_t *pi)
{
	uint32 min_noise_vars = 0x18d;
	uint32 min_noise_vars_default = 0x14d;
	uint8 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	uint16 rfseq[2];
#ifdef BAND5G
	uint32 leg_data_weights = {0};
#endif /* BAND5G */
	uint8 is_phybw40;

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (curr_channel == 13) {
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				51, 32, &min_noise_vars);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				53, 32, &min_noise_vars);

			if (!is_phybw40) {
				/* in non cyclic mode */
				/* as it causes Fstr timeout in FF parts- use default values */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 85)
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 85)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 229)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 104)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 229)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 115)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 178)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 115)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)-322)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 414)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)-514)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 204)
				PHY_REG_LIST_EXECUTE(pi);
			}
		        /* Below is deprecated for now */
			/* FFF part badness in -60 to -70 dBm region across temperatures */
			if (0) {  /* revert back for now . causing problems at 0 deg */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, clip1gainSettleLen, 0x30)
					PHY_REG_WRITE_ENTRY(NPHY, CoarseLength0, 0x3030)
					PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0xd000)
					PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0xd000)
					/* lowering lna1 gain in channel 13 as creates issue  */
					/* with SISO Tx -70 dBm, SISO tx, channel 13 hump */
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007c)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0734)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007c)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0734)
				PHY_REG_LIST_EXECUTE(pi);

				rfseq[0] = 0x733e;
				rfseq[1] = 0x733e;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16,
					rfseq);

				/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			}
		} else {
			/* The save restore mechanism to be cleaned up soon */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				51, 32, &min_noise_vars_default);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_NOISEVAR, 1,
				53, 32, &min_noise_vars_default);
			if (!is_phybw40) {
				/* For ACI mitigation (narrow the STRN rx digital filter bws) */
				/* based on: */
				/* hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/ */
				/* Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */
				/* Use narrow rx filter in non cyclic mode except for channel 13 */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 60)
					PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 60)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 204)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, 41)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 204)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 102)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 147)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 102)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)-424)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 418)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)-570)
					PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 225)
				PHY_REG_LIST_EXECUTE(pi);
			}
			/* Below is deprecated for now */
			if (0) {    /* revert back for now . causing problems at 0 deg */
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, clip1gainSettleLen, 0x44)
					PHY_REG_WRITE_ENTRY(NPHY, CoarseLength0, 0x1830)
					PHY_REG_WRITE_ENTRY(NPHY, Core1Clip1Threshold, 0x404e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2Clip1Threshold, 0x404e)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007e)
					PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0624)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007e)
					PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0624)
				PHY_REG_LIST_EXECUTE(pi);

				rfseq[0] = 0x623f;
				rfseq[1] = 0x623f;
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16,
					rfseq);

				/* reset2rx/tx2rx is needed to apply the change in RFSeq table */

				wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
			}
		}
	}

#ifdef BAND5G
	else {
		/* Tx Tunings */
		if (curr_channel >= 100) {
			if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_FEM_BT) {
				phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x14);
				phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x14);
			} else {
				phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x12);
				phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x12);
			}
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x12);
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x12);
		} else {
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_IMAIN_CORE0, 0x14);
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_IMAIN_CORE1, 0x14);
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_CASCONV_CORE0, 0x14);
			phy_utils_write_radioreg(pi, RADIO_2057_IPA5G_CASCONV_CORE1, 0x14);
		}

		/* rx floor Fixes */
		if ((curr_channel == 151) && is_phybw40) {
			leg_data_weights = 0x00444444;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
				1, 2, 32, &leg_data_weights);
		} else {
			leg_data_weights = 0x44444444;
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
				1, 2, 32, &leg_data_weights);
		}
	}
#endif /* BAND5G */

#ifndef NOISE_CAL_LCNXNPHY
	/* Calling this function is essential as we do channel 13 minpwr change */
	wlc_phy_tempsense_based_minpwr_change(pi, FALSE);
#endif // endif

	if (NREV_GE(pi->pubpi.phy_rev, 7) && !NREV_IS(pi->pubpi.phy_rev, 16)) {
		/* Not calling for 228 as it is currupting
		 * stored init gains values and so unable to restore
		 * init gain while exiting ACI mitigation
		 */
		wlc_phy_aci_noise_store_values_rev16(pi);
	}
}

static void
wlc_phy_aci_noise_store_values_rev16(phy_info_t *pi)
{
	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		pi->interf->init_gain_code_core1_stored =
			phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
		pi->interf->init_gain_code_core2_stored =
			phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
		pi->interf->init_gain_codeb_core1_stored =
			phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		pi->interf->init_gain_codeb_core2_stored =
			phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		pi->interf->crsminpwrthld_20L_stored =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
		pi->interf->crsminpwrthld_20U_stored =
			(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
	}

}

static void
wlc_phy_aci_noise_store_values_rev18(phy_info_t *pi)
{
	if (NREV_LE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2))
		return;

	if (NREV_GE(pi->pubpi.phy_rev, 7)) {
		if (pi->capture_periodic_noisestats) {
			/* PR110454 : Don't update anything here!
			 * Let the main noisecal routine itself update the reference
			 * values if we're doing a periodic capture of noisestats
			 * (XXX NOTE : only crsminpwr changes for 4324x; Listen gain
			 * remains unaffected)
			 */
		} else {
			/* store init gain codes */
			pi->interf->init_gain_code_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
			pi->interf->init_gain_code_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
			pi->interf->init_gain_codeb_core1_stored =
				phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			pi->interf->init_gain_codeb_core2_stored =
				phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);

			/* save lnaX_2g gains */
			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 8, 0x8, 8,
					pi->interf->lna1_2g_stored_core0);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 8, 0x10, 8,
					pi->interf->lna2_2g_stored_core0);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 8, 0x8, 8,
					pi->interf->lna1_2g_stored_core1);
				wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN2, 8, 0x10, 8,
					pi->interf->lna2_2g_stored_core1);
			}

			/* update reference crsminpwr thresholds : C0 */
			pi->interf->crsminpwrthld_20L_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpowerl0) & 0xff);
			pi->interf->crsminpwrthld_20U_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_crsminpoweru0) & 0xff);
			/* store init noise cal values : C0 */
			pi->interf->crsminpwrthld_20L_init_cal =
				pi->interf->crsminpwrthld_20L_stored;
			pi->interf->crsminpwrthld_20U_init_cal =
				pi->interf->crsminpwrthld_20U_stored;

			if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
				/* update reference crsminpwr thresholds : C1 */
				pi->interf->crsminpwrthld_20L_stored_core1 =
				        (uint16)(phy_utils_read_phyreg(pi,
				                        NPHY_crsminpowerl0_core1) & 0xff);
				pi->interf->crsminpwrthld_20U_stored_core1 =
				        (uint16)(phy_utils_read_phyreg(pi,
				                        NPHY_crsminpoweru0_core1) & 0xff);

				/* store init noise cal values : C1 */
				pi->interf->crsminpwrthld_20L_init_cal_core1 =
					pi->interf->crsminpwrthld_20L_stored_core1;
				pi->interf->crsminpwrthld_20U_init_cal_core1 =
					pi->interf->crsminpwrthld_20U_stored_core1;
			}
#ifdef BPHY_DESENSE
			/* update reference bphycrsminpwr value */
			pi->interf->bphy_crsminpwrthld_stored =
				(uint16) (phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0) & 0xff);
			pi->interf->bphycrsminpwrthld_init_cal =
				pi->interf->bphy_crsminpwrthld_stored;
#endif // endif
		}
	}
}

static void
wlc_phy_noisecal_based_rssi_offset_nphy(phy_info_t *pi)
{
	uint8 core;
	int16 diff_core0, diff_core1, net_diff_core0, net_diff_core1;
	int16 net_diff_db_abs_core0, net_diff_db_abs_core1;
	int16 ref_val = (CHSPEC_IS5G(pi->radio_chanspec) ? 0x3d : 0x46);

	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi))
		ref_val = (CHSPEC_IS5G(pi->radio_chanspec) ? 0x36 : 0x44);

	diff_core0 = ref_val - (pi->interf->crsminpwrthld_20U_init_cal & 0xff);
	diff_core1 = ref_val - (pi->interf->crsminpwrthld_20U_init_cal_core1 & 0xff);

	net_diff_core0 =  (diff_core0 * 376);
	net_diff_db_abs_core0 = ABS(net_diff_core0);
	net_diff_core1 =  (diff_core1 * 376);
	net_diff_db_abs_core1 = ABS(net_diff_core1);

	if ((net_diff_db_abs_core0 % 1000) >= 500)
		net_diff_db_abs_core0 += (1000 - (net_diff_db_abs_core0 % 1000));

	net_diff_db_abs_core0 /= 1000;

	if ((net_diff_db_abs_core1 % 1000) >= 500)
		net_diff_db_abs_core1 += (1000 - (net_diff_db_abs_core1 % 1000));

	net_diff_db_abs_core1 /= 1000;

	if (net_diff_core0 >= 0) {
		pi_nphy->noisecal_rssi_offset[0] = net_diff_db_abs_core0;
	} else {
		pi_nphy->noisecal_rssi_offset[0] = (int16)((-1) * net_diff_db_abs_core0);
	}
	if (net_diff_core1 >= 0) {
		pi_nphy->noisecal_rssi_offset[1] = net_diff_db_abs_core1;
	} else {
		pi_nphy->noisecal_rssi_offset[1] = (int16)((-1) * net_diff_db_abs_core1);
	}

	/* capping rssi offsets outside the range {-3,3} */
	FOREACH_CORE(pi, core) {
		if (pi_nphy->noisecal_rssi_offset[core] >= 3)
			pi_nphy->noisecal_rssi_offset[core] = 3;
		else if (pi_nphy->noisecal_rssi_offset[core] <= -3)
			pi_nphy->noisecal_rssi_offset[core] = -3;
	}
}

static void
wlc_phy_noise_cal_upd_nphy(phy_info_t *pi)
{
	/* update init noise cal values */
	phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0,
		NPHY_crsminpowerl0_crsminpower0_MASK,
		pi->interf->crsminpwrthld_20L_init_cal);
	phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0,
		NPHY_crsminpoweru0_crsminpower0_MASK,
		pi->interf->crsminpwrthld_20U_init_cal);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)) {
		phy_utils_mod_phyreg(pi, NPHY_crsminpowerl0_core1,
			NPHY_crsminpowerl0_crsminpower0_MASK,
			pi->interf->crsminpwrthld_20L_init_cal_core1);
		phy_utils_mod_phyreg(pi, NPHY_crsminpoweru0_core1,
			NPHY_crsminpoweru0_crsminpower0_MASK,
			pi->interf->crsminpwrthld_20U_init_cal_core1);
	}
#ifdef BPHY_DESENSE
	phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		pi->interf->bphycrsminpwrthld_init_cal);
#endif // endif
}

/** 4324SPFN. tcl fn : mimophy_gainctrl_workaround_20671_rev0 */
static void
wlc_phy_workarounds_nphy_gainctrl_20671(phy_info_t *pi)
{
	uint origidx, intr_val;
	uint16 init_rxgain[] = {0x1135, 0x1135}; /* G band */
	const uint8 tia_gain_db[8] = {0xc, 0xc, 0xc, 0xc, 0xc, 0xc, 0xc, 0xc};
	const uint8 gain1_entries[] = {12, 12, 12, 12, 12, 12, 12, 12, 12, 12};
	const uint8 gain2_entries[] = {12, 12, 12, 12, 12, 12, 12, 12, 12, 12};
	const uint8 gainbits_1[] = {4, 4, 4, 4, 4, 4, 4, 4, 4, 4};
	const uint8 gainbits_2[] = {4, 4, 4, 4, 4, 4, 4, 4, 4, 4};
	bool elna_board = FALSE;

	d11regs_t *regs;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	regs = (d11regs_t *)si_switch_core(pi->sh->sih, D11_CORE_ID, &origidx,
	                                   &intr_val);

	elna_board = ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_ELNA_GAINDEF) && ((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_EXTLNA) || (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) &
		BFL_EXTLNA_5GHz))) ? 1 : 0;

	ASSERT(regs != NULL);

	W_REG(pi->sh->osh, &regs->PHYREF_BTCX_CTRL, 0x8000);

	/* Return to original core */
	si_restore_core(pi->sh->sih, origidx, intr_val);

	phy_utils_mod_phyreg(pi, NPHY_REV19_lna1_bias_ctrl,
		NPHY_REV19_lna1_bias_ctrl_lna1_bias0_MASK,
		0x42 << NPHY_REV19_lna1_bias_ctrl_lna1_bias0_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_lna1_bias_ctrl,
		NPHY_REV19_lna1_bias_ctrl_lna1_bias1_MASK,
		0x42 << NPHY_REV19_lna1_bias_ctrl_lna1_bias1_SHIFT);

	/* setting c model settings */
	if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV + 3) ||
	    ((!CHIPID_4324X_MEDIA_FAMILY(pi)) && CHSPEC_IS5G(pi->radio_chanspec))) {
		/* ALERT!! bug in 4324A0 code, pkt proc doesnt move if preclip disabled
		 * This bug is fixed post 4324A0, so disable preclip, at least for 4324X_media
		 */
		phy_utils_mod_phyreg(pi, NPHY_REV19_ADC_PreClip_Enable,
			NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_MASK,
			1 << NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_ADC_PreClip_Enable,
			NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_MASK,
			1 << NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT);
	} else {
		phy_utils_mod_phyreg(pi, NPHY_REV19_ADC_PreClip_Enable,
			NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_MASK,
			0 << NPHY_REV19_ADC_PreClip_Enable_adc_preclip1_enable_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_ADC_PreClip_Enable,
			NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_MASK,
			0 << NPHY_REV19_ADC_PreClip_Enable_adc_preclip2_enable_SHIFT);
	}

	/* ADC clip2 th */
	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip2Threshold,
				NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_MASK,
				32000 << NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip2Threshold,
				NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_MASK,
				32000 << NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip2Threshold,
				NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_MASK,
				30000 << NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip2Threshold,
				NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_MASK,
				30000 << NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_SHIFT);
		}
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
				NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
				14000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
				NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
				14000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
				NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
				15000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
				NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
				15000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		}
	} else {
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
				NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
				14000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
				NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
				14000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
				NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
				22000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
				NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
				22000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		}
	}

	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		/* PreClip1Threshold */
		phy_utils_write_phyreg(pi, NPHY_Core1PreClip1Threshold, 13000);
		/* PreClip2Threshold */
		phy_utils_write_phyreg(pi, NPHY_Core2PreClip1Threshold, 13000);
	} else {
		/* PreClip1Threshold */
		phy_utils_write_phyreg(pi, NPHY_Core1PreClip1Threshold, 16500);
		/* PreClip2Threshold */
		phy_utils_write_phyreg(pi, NPHY_Core2PreClip1Threshold, 16500);
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		/* defer_setclipgain1_ctr */
		phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip1_cnt, 30);
		/* defer_setclipgain2_ctr */
		phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip2_cnt, 30);
	} else {
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi) || CHIPID_4324X_MEDIA_A1(pi)) {
			/* defer_setclipgain1_ctr */
			phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip1_cnt, 38);
			/* defer_setclipgain2_ctr */
			phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip2_cnt, 35);
		} else {
			/* defer_setclipgain1_ctr */
			phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip1_cnt, 35);
			/* defer_setclipgain2_ctr */
			phy_utils_write_phyreg(pi, NPHY_REV19_defer_clip2_cnt, 35);
		}
	}

	/* Init Gain */
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 5) <<
		NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 6) <<
		NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 5) <<
		NPHY_REV19_CoreInitGainCodeA2057_initLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 6) <<
		NPHY_REV19_CoreInitGainCodeA2057_initlna2Index_SHIFT);

	/* hi gain */
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 5) <<
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 6) <<
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 5) <<
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hiLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 3: 6) <<
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1hilna2Index_SHIFT);

	/* med_gain */
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 3) <<
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 2) <<
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 3) <<
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 2) <<
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);

	/* lo gain */
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 2: 4) <<
		NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 2: 3) <<
		NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 2: 4) <<
		NPHY_REV19_CorecliploGainCodeA2057_clip1loLnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 2: 3) <<
		NPHY_REV19_CorecliploGainCodeA2057_clip1lolna2Index_SHIFT);

	/* clip2_gain */
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 3) <<
		NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_MASK,
		1 << NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_MASK,
		(CHSPEC_IS5G(pi->radio_chanspec) ? 1: 3) <<
		NPHY_REV19_Coreclip2GainCodeA2057_clip2LnaIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_MASK,
		1 << NPHY_REV19_Coreclip2GainCodeA2057_clip2lna2Index_SHIFT);

	if (CHIPID_4324X_MEDIA_A1(pi)) {
		PHY_REG_LIST_START
			PHY_REG_MOD2_ENTRY(NPHY_REV19, Core0_NB_W1_clipcntTh40nm,
				w1_clip1_cnt_th, nb_clip_cnt_th, 10, 27)
			PHY_REG_MOD2_ENTRY(NPHY_REV19, Core1_NB_W1_clipcntTh40nm,
				w1_clip1_cnt_th, nb_clip_cnt_th, 10, 31)
		PHY_REG_LIST_EXECUTE(pi);
	} else if (!elna_board) {
		if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				10 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				8 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
		}
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			20 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
			10 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			20 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);

	} else {
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		/* reduce w1 threshold for ipa as the init gain is lower */
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				8 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				8 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				16 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				20 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
		}
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			23 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			23 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
	}
	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG4_CORE0, 0x200,
		0 << 10);
	phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG4_CORE1, 0x200,
		0 << 10);
	phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_RSSI_CORE0, 0xf0,
		6 << 4);
	phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_RSSI_CORE1, 0xf0,
		6 << 4);
	phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_RSSI_CORE0, 0xf0,
		15 << 4);
	phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_RSSI_CORE1, 0xf0,
		15 << 4);

	phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_CCKgain_pt8us,
		NPHY_REV19_CCKgain_pt8us_bphy_targetVar_log2_pt8us_MASK,
		500);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_CCKgain_pt8us,
		NPHY_REV19_CCKgain_pt8us_bphy_targetVar_log2_pt8us_MASK,
		500);
	phy_utils_mod_phyreg(pi, NPHY_DigiGainLimit0, 0x7 << 12, 0x3 << 12);

	if (CHIP_4324_B4(pi) || CHIPID_4324X_MEDIA_A1(pi)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_TargetVar_log2,
			NPHY_REV19_TargetVar_log2_targetVar_log2_MASK,
			470);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_TargetVar_log2,
			NPHY_REV19_TargetVar_log2_targetVar_log2_MASK,
			470);
	} else {
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_TargetVar_log2,
			NPHY_REV19_TargetVar_log2_targetVar_log2_MASK,
			480);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_TargetVar_log2,
			NPHY_REV19_TargetVar_log2_targetVar_log2_MASK,
			480);
	}

	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
		phy_utils_write_phyreg(pi, NPHY_pktgainSettleLen, 0x50);

		/* Changing DSSS LMSstep for improved PER performance */
		if (CHSPEC_IS2G(pi->radio_chanspec))
			phy_utils_write_phyreg(pi, NPHY_DsssStep, 0x669);
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		phy_utils_write_phyreg(pi, NPHY_crsControll, 0x1c);
		phy_utils_write_phyreg(pi, NPHY_crsControlu, 0x1c);
	} else {
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1u, 0xb9ed);
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1l, 0xb9ed);
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1, 0xb9ed);
	}

	if (CHSPEC_IS40(pi->radio_chanspec)) {
		if (CHIPID_4324X_MEDIA_A1(pi)) {
			PHY_REG_LIST_START
				PHY_REG_MOD2_ENTRY(NPHY_REV19, Core0_NB_W1_clipcntTh40nm,
					w1_clip1_cnt_th, nb_clip_cnt_th, 22, 44)
				PHY_REG_MOD2_ENTRY(NPHY_REV19, Core1_NB_W1_clipcntTh40nm,
					w1_clip1_cnt_th, nb_clip_cnt_th, 22, 50)
			PHY_REG_LIST_EXECUTE(pi);
		} else if (!elna_board) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				22 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				22 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
				34 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
				34 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				24 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_MASK,
				24 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_w1_clip1_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
				34 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
				NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
				34 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		}
		phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG4_CORE0, 0x200,
			1 << 10);
		phy_utils_mod_radioreg(pi, RADIO_20671_ADC_CFG4_CORE1, 0x200,
			1 << 10);
	}

	/* core 1 rx gains */
	phy_utils_mod_phyreg(pi, NPHY_Core1InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_MASK,
		4 << NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_Core1clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_MASK,
		4 << NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_Core1clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_MASK,
		4 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_SHIFT);

	if (!CHSPEC_IS5G(pi->radio_chanspec)) {
		if (CHIPID(pi->sh->chip) == BCM43242_CHIP_ID) {
			/* 43242: fix LNA1 gain in 2.4 GHz */
			int8 lna1_gain[] = {25, 25, 25, 25, 25, 25};
			int8 lna1_gainbits[] = {5, 5, 5, 5, 5, 5};

			/* force packet gain to always use 25 dB LNA1 gain */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 6, 8, 8, lna1_gain);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 6, 8, 8, lna1_gainbits);

			/* update MD gain to also use 25 dB for LNA1 gain */
			PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK,
				5 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				1 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_REV19_Core1clipmdGainCodeB2057,
				NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_MASK,
				1 << NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_SHIFT)
			PHY_REG_LIST_EXECUTE(pi);

			/* adjust w1 clip detector analog threshold accordingly */
			phy_utils_mod_radioreg(pi, RADIO_20671_LNA2G_RSSI_CORE0, 0xf0, 4 << 4);
		} else if (CHIPID(pi->sh->chip) == BCM43243_CHIP_ID) {
			/* 43243 specific tunings */
			phy_utils_mod_phyreg(pi, NPHY_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				4 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		} else if ((elna_board) && (CHIP_4324_B0(pi) || CHIP_4324_B4(pi))) {
			/* Manta Specific tunings */
			phy_utils_mod_phyreg(pi, NPHY_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				2 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				3 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		}
	}

	phy_utils_mod_phyreg(pi, NPHY_Core1cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_MASK,
		4 << NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_MASK,
		4 << NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_SHIFT);

	/* core 2 rx gains */
	phy_utils_mod_phyreg(pi, NPHY_Core2InitGainCodeA2057,
		NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_MASK,
		4 << NPHY_REV19_CoreInitGainCodeA2057_initmixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_Core2clipHiGainCodeA2057,
		NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_MASK,
		4 << NPHY_REV19_CoreclipHiGainCodeA2057_clip1himixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_Core2clipmdGainCodeA2057,
		NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_MASK,
		4 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdmixergainIndex_SHIFT);

	if (!CHSPEC_IS5G(pi->radio_chanspec)) {
		if (CHIPID_4324X_MEDIA_A1(pi)) {
			/* 43242/43243 specific tunings */
			phy_utils_mod_phyreg(pi, NPHY_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				4 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		} else if ((elna_board) && (CHIP_4324_B0(pi) || CHIP_4324_B4(pi))) {
			/* Manta Specific tunings */
			phy_utils_mod_phyreg(pi, NPHY_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				2 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		} else {
			phy_utils_mod_phyreg(pi, NPHY_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				3 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		}
	}

	phy_utils_mod_phyreg(pi, NPHY_Core2cliploGainCodeA2057,
		NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_MASK,
		4 << NPHY_REV19_CorecliploGainCodeA2057_clip1lomixergainIndex_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clip2GainCodeA2057,
		NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_MASK,
		4 << NPHY_REV19_Coreclip2GainCodeA2057_clip2mixergainIndex_SHIFT);

	phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, 0x444);
	phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, 0x444);

	/* WAR for HW bug (Core0 match filter does not fire with rxtx turn around enabled)
		PR-114390
	*/
	phy_utils_mod_phyreg(pi,  NPHY_engClk_and_Reset_Ctrl,
		NPHY_engClk_and_Reset_Ctrl_engResetCntVal_MASK,
		0xf << NPHY_engClk_and_Reset_Ctrl_engResetCntVal_SHIFT);

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, 0x24);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, 0x24);
	} else {
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, 0x14);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, 0x14);
	}

	if (CHSPEC_IS5G(pi->radio_chanspec))
		init_rxgain[0] = init_rxgain[1] = 0x111b; /* A band */

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106,
		16, init_rxgain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x198,
		16, init_rxgain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1a8,
		16, init_rxgain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1b8,
		16, init_rxgain);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x1c8,
		16, init_rxgain);

	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32,
		8, gain1_entries);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32,
		8, gain2_entries);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10,
		32, 8, gainbits_1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10,
		32, 8, gainbits_2);

	/* increasing min power for ofdm packets floor(caused by false detects) improvement
	 * PR 94535
	 * Bring down ofdmcrsminpower, since we are dropping init gain
	 */

	/* set baseline crsminpwr thresholds - these will be
	 * used by noisecal as reference for bounds checking
	 * to keep delta change in crsminpwr within +-16 ticks
	 */

	/* clip2 based AGC is enabled, may need characterization */
	if ((elna_board) && (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
		/* 4324B1&B3 ELNA related gain settings are also programmed here */
		/* Take care to change the settings here */

		/* Clip thresholds */
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
			NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
			10000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
			NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
			10000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		if (CHSPEC_IS20(pi->radio_chanspec)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			18 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			18 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		}
		/* Clip gains (Init gain will be reprogrammed in elna backoff function) */
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, 0x258);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, 0x258);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, 0x104);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, 0x104);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, 0x226);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, 0x226);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, 0x04);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, 0x04);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip2Threshold,
			NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_MASK,
			26000 << NPHY_REV19_Core1Clip2Threshold_Clip2Threshold_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip2Threshold,
			NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_MASK,
			26000 << NPHY_REV19_Core2Clip2Threshold_Clip2Threshold_SHIFT);

		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x238)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x238)
			PHY_REG_WRITE_ENTRY(NPHY, forcerxfe0, 0x301)
			PHY_REG_WRITE_ENTRY(NPHY, forcerxfe1, 0x301)
			PHY_REG_WRITE_ENTRY(NPHY, fineclockgatecontrol, 0x800)
			PHY_REG_WRITE_ENTRY(NPHY, forceClk, 0x2)
			PHY_REG_WRITE_ENTRY(NPHY, Cck_gain_pt8us_enable, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, CckDigigain_dis_dur_listen, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackOffset, 0x8009)
			PHY_REG_WRITE_ENTRY(NPHY, dupscale, 0x0)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
				NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
				0 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront0, 0x238)
			PHY_REG_WRITE_ENTRY(NPHY, forceFront1, 0x238)
			PHY_REG_WRITE_ENTRY(NPHY, forcerxfe0, 0x301)
			PHY_REG_WRITE_ENTRY(NPHY, forcerxfe1, 0x301)
			PHY_REG_WRITE_ENTRY(NPHY, fineclockgatecontrol, 0x800)
			PHY_REG_WRITE_ENTRY(NPHY, forceClk, 0x2)
			PHY_REG_WRITE_ENTRY(NPHY, Cck_gain_pt8us_enable, 0x1)
			PHY_REG_WRITE_ENTRY(NPHY, CckDigigain_dis_dur_listen, 0x0)
			PHY_REG_WRITE_ENTRY(NPHY, PhaseTrackOffset, 0x8009)
			PHY_REG_WRITE_ENTRY(NPHY, dupscale, 0x0)
		PHY_REG_LIST_EXECUTE(pi);
	}
	/* forceengClk */
	phy_utils_mod_phyreg(pi, NPHY_dupscale, 0x1 << 13, 1 << 13);

	/* Disabling RSSI&SpatialSQ based Adaptive ML Feature */
	phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
		NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
		1 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
		NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
		1 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);
	/* computespatialSQ */
	phy_utils_mod_phyreg(pi, NPHY_Sqparams, 0x1 << 10, 1 << 10);
	/* wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CMPMETRICDATAWEIGHTTBL,
	 *	5, 0x0, 32, orig_data_weights);
	 */

	if ((RADIOREV(pi->pubpi.radiorev) == 0) && (RADIOVER(pi->pubpi.radiover) != 1))  {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 8, 0x0,
			8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 8, 0x0,
			8, tia_gain_db);
	}

	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl0, NPHY_REV19_SQbasedMLmcs8_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs8_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl0, NPHY_REV19_SQbasedMLmcs9_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs9_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl1, NPHY_REV19_SQbasedMLmcs10_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs10_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl1, NPHY_REV19_SQbasedMLmcs11_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs11_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl2, NPHY_REV19_SQbasedMLmcs12_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs12_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl2, NPHY_REV19_SQbasedMLmcs13_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs13_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl3, NPHY_REV19_SQbasedMLmcs14_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs14_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl3, NPHY_REV19_SQbasedMLmcs15_20_MASK,
		30 << NPHY_REV19_SQbasedMLmcs15_20_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl8, NPHY_REV19_SQbasedMLmcs8_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs8_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl8, NPHY_REV19_SQbasedMLmcs9_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs9_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl9, NPHY_REV19_SQbasedMLmcs10_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs10_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl9, NPHY_REV19_SQbasedMLmcs11_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs11_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl10, NPHY_REV19_SQbasedMLmcs12_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs12_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl10, NPHY_REV19_SQbasedMLmcs13_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs13_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl11, NPHY_REV19_SQbasedMLmcs14_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs14_40_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_SQbasedMLmcstbl11, NPHY_REV19_SQbasedMLmcs15_40_MASK,
		60 << NPHY_REV19_SQbasedMLmcs15_40_SHIFT);

	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		int8 lna_gains_ofdm_1[] = {100, 100};
		int8 lna_gains_ofdm_2[] = {100, 100, 100};
		int8 lna_gains_cck_1[] = {100, 100};
		int8 lna_gains_cck_2[] = {100, 100, 100};
		int8 lna1_5g[] = {7, 15, 19, 23, 0, 0};
		int8 lna2_5g[] = {-5, 3, 7, 11, 0, 0, 0};

		if  (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
			/* observed humps between -38 to -45 dbm region for 5G */
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK,
				3 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				0 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_MASK,
				3 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdLnaIndex_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipmdGainCodeA2057,
				NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_MASK,
				0 << NPHY_REV19_CoreclipmdGainCodeA2057_clip1mdlna2Index_SHIFT);
		}

		/* Adjusting mid gain */
		if (CHIPID_4324X_MEDIA_A1(pi) ||
		    ((elna_board) && (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4)))) {
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core1clipmdGainCodeB2057,
				NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_MASK,
				1 << NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_Core2clipmdGainCodeB2057,
				NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_MASK,
				1 << NPHY_REV19_CoreclipmdGainCodeB2057_clip1mdBiQ0Index_SHIFT);
		}

		if ((elna_board) && (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi))) {
		/* 4324B1&B3 ELNA related gain settings are also programmed here */
		/* Take care to change the settings here */

		/* Clip thresholds */
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1Clip1Threshold,
			NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_MASK,
			16000 << NPHY_REV19_Core1Clip1Threshold_Clip1Threshold_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core2Clip1Threshold,
			NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_MASK,
			16000 << NPHY_REV19_Core2Clip1Threshold_Clip1Threshold_SHIFT);
		if (CHSPEC_IS20(pi->radio_chanspec)) {
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core0_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			23 << NPHY_REV19_Core0_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_REV19_Core1_NB_W1_clipcntTh40nm,
			NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_MASK,
			23 << NPHY_REV19_Core1_NB_W1_clipcntTh40nm_nb_clip_cnt_th_SHIFT);
		}
		/* Clip gains (Init gain will be reprogrammed in elna backoff function) */
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, 0x237);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, 0x237);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057, 0x04);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057, 0x04);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, 0x213);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, 0x213);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, 0x104);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, 0x104);

		}
		/* limit ofdm and cck packet gain indices for LNA1 and LNA2 to 3 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 2, 12,
			8, lna_gains_ofdm_1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 3, 20,
			8, lna_gains_ofdm_2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 2, 76,
			8, lna_gains_cck_1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINLIMIT, 3, 84,
			8, lna_gains_cck_2);

		/* Update Gain db table for 5g */
		/* LNA1 and LNA2 */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 6, 8, 8,
			lna1_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 7, 16, 8,
			lna2_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 6, 8, 8,
			lna1_5g);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 7, 16, 8,
			lna2_5g);

		/* Rout has reverse polarity for 5g */
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR4, 1 << 13,
			1 << 13);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE0, 0x7 << 8,
			0x4 << 8);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR20, 1 << 13,
			1 << 13);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE1, 0x7 << 8,
			0x4 << 8);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR4, 1 << 10,
			1 << 10);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE0, 0x1 << 1,
			0x0 << 1);
		phy_utils_mod_radioreg(pi, RADIO_20671_OVR20, 1 << 10,
			1 << 10);
		phy_utils_mod_radioreg(pi, RADIO_20671_LNA5G_CFG1_CORE1, 0x1 << 1,
			0x0 << 1);
	} /* A band */

	/* enabling TIA loop for both 2g and 5g
	 * NOTE: raw_codes in tcl = cap_val in drv
	 */
	if (!NORADIO_ENAB(pi->pubpi)) {
		phy_utils_mod_radioreg(pi, RADIO_20671_TIA_CFG3_CORE0, 0x1f,
			((pi_nphy->rccal_capval[0] >= 4) ?
			(pi_nphy->rccal_capval[0] - 4): 0));
		phy_utils_mod_radioreg(pi, RADIO_20671_TIA_CFG3_CORE1, 0x1f,
			((pi_nphy->rccal_capval[3] >= 4) ?
			(pi_nphy->rccal_capval[3] - 4): 0));
	}

	/*
	 * A low pass filter (LPF) is an (analogue) RC filter, thus its cut-off frequency is
	 * suspect to process variance. To compensate for this, additional caps can be switched in
	 * parallel to the 'main' capacitor of the filter. Which 'side capacitors' are switched on
	 * is determined by a 'rccal code'. Both the I and Q rx channel have a LPF.
	 */
	if (CHIPID_4324X_IPA_FAMILY(pi)) {
		uint8 k, j;
		FOREACH_CORE(pi, k) {
			for (j = 1; j <= 2; j++) {
			/* rccal code for integrator[1,2]_I when bw=9MHz */
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_9_core0:
				RADIO_20671_LPF_BQ2_INT2_9_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_9_core1:
				RADIO_20671_LPF_BQ2_INT2_9_core1)),
				0x1f << 8, pi_nphy->rccal_capval[k * 3] << 8);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_12_core0:
				RADIO_20671_LPF_BQ2_INT2_12_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_12_core1:
				RADIO_20671_LPF_BQ2_INT2_12_core1)),
				0x1f << 8, pi_nphy->rccal_capval[k * 3] << 8);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_18_core0:
				RADIO_20671_LPF_BQ2_INT2_18_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_18_core1:
				RADIO_20671_LPF_BQ2_INT2_18_core1)),
				0x1f << 8, pi_nphy->rccal_capval[k * 3] << 8);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_25_core0:
				RADIO_20671_LPF_BQ2_INT2_25_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_25_core1:
				RADIO_20671_LPF_BQ2_INT2_25_core1)),
				0x1f << 8, pi_nphy->rccal_capval[k * 3] << 8);

			/* rccal code for integrator[1,2]_Q when bw=9MHz */
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_9_core0:
				RADIO_20671_LPF_BQ2_INT2_9_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_9_core1:
				RADIO_20671_LPF_BQ2_INT2_9_core1)),
				0x1f, pi_nphy->rccal_capval[k * 3]);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_12_core0:
				RADIO_20671_LPF_BQ2_INT2_12_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_12_core1:
				RADIO_20671_LPF_BQ2_INT2_12_core1)),
				0x1f, pi_nphy->rccal_capval[k * 3]);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_18_core0:
				RADIO_20671_LPF_BQ2_INT2_18_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_18_core1:
				RADIO_20671_LPF_BQ2_INT2_18_core1)),
				0x1f, pi_nphy->rccal_capval[k * 3]);
			phy_utils_mod_radioreg(pi, (k == 0 ?
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_25_core0:
				RADIO_20671_LPF_BQ2_INT2_25_core0):
				(j == 1 ? RADIO_20671_LPF_BQ2_INT1_25_core1:
				RADIO_20671_LPF_BQ2_INT2_25_core1)),
				0x1f, pi_nphy->rccal_capval[k * 3]);
			} /* for INT[j] */
		} /* for core[k] */
	} /* 43241b0 */

	/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
	phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		0x46 << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT);

	/* program edassert thresholds for 4324x family */
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		/* SWWLAN-38443: 43242 is failing the ETSI EN300-328 v1.8.1 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0,   876) /* -71 dBm */
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1,   876)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0,   876)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1,   876)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 789) /* -75 dBm */
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 789)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 789)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 789)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x454) /* -91 dBm */
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x454)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x454)
			PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x454)
		PHY_REG_LIST_EXECUTE(pi);
	}

	/* Adjust TR switch isolation per band/board
	 * Now  to include subband customization of diff triso per core in A band
	 * XXX NOTE XXX Don't set/tune Clip Lo Gain Indx outside of adjust_ClipLO
	 */
	if (!((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) && elna_board)) {
		wlc_phy_adjust_ClipLO_for_triso_20671_rev0(pi);
	}

	/* noise cal based triso compensation flag */
	if (!SCAN_RM_IN_PROGRESS(pi))
		pi_nphy->ncb_triso_comp_done = FALSE;
}

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev9(phy_info_t *pi)
{
	uint8 is_phybw40;
	const int8 tia_gain_db[] = {-9, -6, -3, 0, 3, 3, 3, 3, 3, 3};
	const int8 tia_gainbits[] = {0, 1, 2, 3, 4, 4, 4, 4, 4, 4};
	const uint16 rfseq[2] = {0x643f, 0x643f};
	const int8  lna1_gain_db[] = {9, 0xe, 0x12, 0x18};
	const int8  lna2_gain_db[] = {0xfe, 0x7, 0xb, 0x10};

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	/* disable clip2 detect until clip2 is characterized properly */
	PHY_REG_LIST_START
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
	PHY_REG_LIST_EXECUTE(pi);
#ifdef NOISE_CAL_LCNXNPHY
	/* remove the call from here and make it part of calibration */
	/* Increasing min power for ofdm packets floor(caused by false detects) improvement */
	wlc_phy_tempsense_based_minpwr_change(pi, FALSE);
#endif // endif
	if (CHSPEC_IS5G(pi->radio_chanspec)) {
		/* Limit Mixer */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20,
		                     8, tia_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20,
		                     8, tia_gain_db);
		/* TIA Gainbits */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20,
		                     8, tia_gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20,
		                     8, tia_gainbits);

		/* increase init gain so as to reach -89 dBm 5G sensitivity for 6,m0,m8 */
		/* Equivalent tcl code */
		/* set_gain_to_code 0 3 3 3 0 4 6 0 1 init 1 */
		/* set_gain_to_code 0 3 3 3 0 4 6 0 1 init 2 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeA2057, 0x007e)
			PHY_REG_WRITE_ENTRY(NPHY, Core1InitGainCodeB2057, 0x0644)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeA2057, 0x007e)
			PHY_REG_WRITE_ENTRY(NPHY, Core2InitGainCodeB2057, 0x0644)
		PHY_REG_LIST_EXECUTE(pi);

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, rfseq);

		/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

	}

	/* adjust TR switch isolation */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	/* make the lna2 jump from index 3 to 1 from the high-mid gain jump */
	/* as its effect is seen in 54M,40MHz hump else restore to default */
	/* equivalent tcl setting : */
	/* set_gain_to_code 0 1 1 3 0 0 0 0 1 md 1 */
	/* set_gain_to_code 0 1 1 3 0 0 0 0 1 md 2 */
	if (is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x006a)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x006a)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x0004)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x0004)
		PHY_REG_LIST_EXECUTE(pi);
	} else {
		/* PR 86917, 54Mbps, 20MHz, 0 degree, external power supply at 3V,
		 * hump at -24 dBm
		 */
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeA2057, 0x0062)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeA2057, 0x0062)
			PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x0034)
			PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x0034)
		PHY_REG_LIST_EXECUTE(pi);
	}

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 8,
		                     8, lna1_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 8,
		                     8, lna1_gain_db);

		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10,
		                     8, lna2_gain_db);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10,
		                     8, lna2_gain_db);
	}

	if (!pi->u.pi_nphy->phy_isspuravoid) {
		phy_utils_mod_phyreg(pi, NPHY_RxControl,
			NPHY_RxControl_bphyacidetEn_MASK,
			(1 << NPHY_RxControl_bphyacidetEn_SHIFT));
	} else {
		/* Enable it with appropriate thresholds */
		PHY_ERROR(("bphy_aci_absent disabled for spur_avoidance mode \n"));
	}
	/* Disable bphy aci absent by default as it is seen to make the phy go to DSSS_CCK_PHY */
	phy_utils_mod_phyreg(pi, NPHY_RxControl,
		NPHY_RxControl_bphyacidetEn_MASK,
		(0 << NPHY_RxControl_bphyacidetEn_SHIFT));

	/* For ACI mitigation (narrow the STRN rx digital filter bws) */
	/* based on: */
	/* //hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */

	/* Based on: hwnbu-twiki.sj.broadcom.com/twiki/pub/Mwgroup/  */
	/* Dot11nphyAlgorithms/ofdmACI_dcrs.ppt */
	/* 20M is handled seprately in -wlc_phy_chanspec_war_nphy */
	/* as there are channel specific settings */
/*
	if (is_phybw40) {
		PHY_REG_LIST_START
			PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshl, 60)
			PHY_REG_WRITE_ENTRY(NPHY, crsacidetectThreshu, 60)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num00, 332)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num01, (uint16)(-5))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num02, 332)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num10, 166)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num11, 202)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Num12, 166)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den00, (uint16)(-255))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den01, 436)
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den10, (uint16)(-421))
			PHY_REG_WRITE_ENTRY(NPHY, RxStrnFilt40Den11, 188)
		PHY_REG_LIST_EXECUTE(pi);
	}
*/
}

void
wlc_phy_workarounds_nphy_gainctrl_2057_rev11(phy_info_t *pi)
{
	/* verify this */
	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		/* 2G-band */

		const int8 lna1gain[] = {8, 13, 18, 25};
		/* LNA2 Gains [dB] */
		const int8 lna2gain[] = {-4, 6, 10, 15};
		/* CRS MinPwr */
		const uint16 bcrsmin  = 0x46;

		/* Limit mixer gain to 3dB instead of 6dB */
		/* Mixer changing from 6 to 0dB is causing transient issues at high SNR region */

		/* MixTIA Gains */
		const int8   mixtia[] = {-1, 0, 3, 3, 3, 3, 3, 3, 3, 3};
		/* GainBits */
		const int8   gainbits[] = {0x0, 0x1, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2};

		/* LO Gain  */
		const uint16 cliploA1 = 0x74;
		const uint16 cliploA2 = 0x74;
		const uint16 cliploB1 = 0x18;
		const uint16 cliploB2 = 0x18;
		/* clip WB Thresh */
		const uint16 clip1wb1 = 0x18;
		const uint16 clip1wb2 = 0x18;

		/* adjust W1Clip Threshold */
		phy_utils_mod_phyreg(pi, NPHY_Core1clipwbThreshold2057,
		            NPHY_Core1clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb1 << NPHY_Core1clipwbThreshold2057_clip1wbThreshold_SHIFT));
		phy_utils_mod_phyreg(pi, NPHY_Core2clipwbThreshold2057,
		            NPHY_Core2clipwbThreshold2057_clip1wbThreshold_MASK,
		            (clip1wb2 << NPHY_Core2clipwbThreshold2057_clip1wbThreshold_SHIFT));

		/* adjust crsminpower */
		phy_utils_mod_phyreg(pi, NPHY_bphycrsminpower0,
		            NPHY_bphycrsminpower0_bphycrsminpower0_MASK,
		            (bcrsmin << NPHY_bphycrsminpower0_bphycrsminpower0_SHIFT));

		/* Update gain tables with measured radio-gains */
		/* LNA1 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain);
		/* LNA2 Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		/* Mix-TIA Gain */
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);
		/* clipLO gain */
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeA2057, cliploA1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeA2057, cliploA2);
		phy_utils_write_phyreg(pi, NPHY_Core1cliploGainCodeB2057, cliploB1);
		phy_utils_write_phyreg(pi, NPHY_Core2cliploGainCodeB2057, cliploB2);

	} else {
		/* 5G-band */
		/* LNA1 gain */
		const int8 lna1gain1[] = {10, 17, 21, 25};
		const int8 lna1gain2[] = {10, 17, 21, 25};
		/* LNA2 Gains [dB] */
		const int8   lna2gain[] = {1, 7, 11, 16};
		/* MixTIA Gains */
		const int8   mixtia[] = {-7, -4, -1, 2, 5, 5, 5, 5, 5, 5};
		/* GainBits */
		const int8   gainbits[] = {0x0, 0x1, 0x2, 0x3, 0x4, 0x4, 0x4, 0x4, 0x4, 0x4};
		/* InitGCode */
		const uint16 initGCA1 = 0x9e;
		const uint16 initGCA2 = 0x9e;
		const uint16 initGCB1 = 0x634;
		const uint16 initGCB2 = 0x634;
		/* InitGain */
		const uint16 initgain[] = {0x634f, 0x634f, 0x634f, 0x634f};
		/* Hi Gain  */
		const uint16 cliphi1  = 0x9e;
		const uint16 cliphi2  = 0x9e;
		/* MD Gain  */
		const uint16 clipmdA1 = 0x82;
		const uint16 clipmdA2 = 0x82;
		const uint16 clipmdB1 = 0x24;
		const uint16 clipmdB2 = 0x24;
		/* Radio REGs */
		const uint8  radioreg_0x86 = 0xc0;
		const uint8  radioreg_0x10B = 0xc0;
		const uint16 rfseq[2] = { 0x634f, 0x634f };
		uint16 offset = 0;
		uint16 i = 0;

		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1gain1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1gain2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2gain);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 32, 8, mixtia);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8, gainbits);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8, gainbits);

		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE0,
		                         radioreg_0x86);
		phy_utils_write_radioreg(pi, RADIO_2057_RXRF_IABAND_RXGM_IMAIN_PTAT_CORE1,
		                         radioreg_0x10B);

		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057, initGCA1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057, initGCA2);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, initGCB1);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, initGCB2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 4, 0x106, 16, initgain);
			/* 5G OCL Tunings Keeping here for now,
		if nonocl is tuned ocl also needed to be tunned immediately
			*/
		for (i = 0, offset = 0; i < 4; i++, offset += 0x10)
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ,
			2, 0x198 + offset, 16, &rfseq[0]);

		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057, cliphi1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057, cliphi2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeA2057, clipmdA1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeA2057, clipmdA2);
		phy_utils_write_phyreg(pi, NPHY_Core1clipmdGainCodeB2057, clipmdB1);
		phy_utils_write_phyreg(pi, NPHY_Core2clipmdGainCodeB2057, clipmdB2);

		/* clip lo changes are per channel */
		/* Are updated in chans spec war rev18  wlc_phy_chanspec_war_nphy_rev18 */

		/* reset2rx/tx2rx is needed to apply the change in RFSeq table */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);
	}
}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev13(phy_info_t *pi)
{
	const int8  lna1_gain_db[] = {10, 15, 19, 25};
	const int8  lna2_gain_db[] = {-1, 8, 12, 16};
	const int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	const int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	uint8 rfseq_updategainu_events[] = {
		NPHY_REV3_RFSEQ_CMD_RX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC
	};
	uint8 rfseq_updategainu_dlys[] = {6, 15, 1};

	PHY_REG_LIST_START
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x48)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x48)
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower1, 0x48)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower1, 0x48)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	PHY_REG_LIST_START
		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0xe8)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0xe8)
		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)
	PHY_REG_LIST_EXECUTE(pi);

	/* decrease pkt gain timing */
	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
	                       rfseq_updategainu_events,
	                       rfseq_updategainu_dlys,
	                       sizeof(rfseq_updategainu_events) /
	                       sizeof(rfseq_updategainu_events[0]));

	/* enable ADC preclip and increase the counter */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip_Enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip1_CtrLen, 0x20)
	PHY_REG_LIST_EXECUTE(pi);
}

static void
wlc_phy_workarounds_nphy_gainctrl_2057_rev14(phy_info_t *pi)
{
	int8  lna1_gain_db[] = {8, 15, 20, 25};
	int8  lna2_gain_db[] = {-2, 8, 12, 16};
	int8  tia_gain_db[]  = {-4, -1, 2, 5, 5, 5, 5, 5, 5, 5};
	int8  tia_gainbits[] = {0x0, 0x01, 0x02, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03, 0x03};
	int16 temp;
	uint8 rfseq_updategainu_events[] = {
		NPHY_REV3_RFSEQ_CMD_RX_GAIN,
		NPHY_REV3_RFSEQ_CMD_CLR_HIQ_DIS,
		NPHY_REV3_RFSEQ_CMD_SET_LPF_L_HPC
	};
	uint8 rfseq_updategainu_dlys[] = {6, 15, 1};
	int16 new_lna1_gain1, new_lna1_gain2;
	uint16 lna1_gain1, lna1_gain2;
	int16 new_biq1_gain1, new_biq1_gain2;
	uint16 biq1_gain1, biq1_gain2;
	uint16 currgain_init1, currgain_init2;
	uint16 curgain_rfseq1, curgain_rfseq2, newgainarray[2];
	uint16 aci_prsnt_clip1hi_gaincode;
	uint16 aci_prsnt_clip1hi_gaincodeb;

	PHY_REG_LIST_START
		/* disable clip2 detect until clip2 is characterized properly */
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core1computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		PHY_REG_MOD_RAW_ENTRY(NPHY_Core2computeGainInfo,
			NPHY_CorecomputeGainInfo_disableClip2detect_MASK,
			1 << NPHY_CorecomputeGainInfo_disableClip2detect_SHIFT)
		/* set Fine Timing Thresholds */
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 65)
		/* set bphy crsminpower to 70(dec) for 20Mhz and 40Mhz */
		PHY_REG_MOD_ENTRY(NPHY, bphycrsminpower0, bphycrsminpower0, 0x46)
		/* set crsminpwr */
		PHY_REG_MOD_ENTRY(NPHY, crsminpoweru0, crsminpower0, 0x45)
		PHY_REG_MOD_ENTRY(NPHY, crsminpowerl0, crsminpower0, 0x45)
	PHY_REG_LIST_EXECUTE(pi);

	/* LNA1 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x8, 8, lna1_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x8, 8, lna1_gain_db);

	/* LNA2 Gainstep */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 4, 0x10, 8, lna2_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 4, 0x10, 8, lna2_gain_db);

	/* TIA Gain */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN1, 10, 0x20, 8, tia_gain_db);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAIN2, 10, 0x20, 8, tia_gain_db);

	/* TIA Gainbits */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS1, 10, 0x20, 8,
	                         tia_gainbits);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_GAINBITS2, 10, 0x20, 8,
	                         tia_gainbits);

	/* Moved trisolation setting into a function */
	/* Need to be reused for LCNXNPHY */
	wlc_phy_adjust_ClipLO_for_triso_2057_rev5_rev9(pi);

	if (pi->pubpi.radiover == 0) {
		phy_utils_or_phyreg(pi, NPHY_Core1cliploGainCodeA2057, 0x6);
		phy_utils_or_phyreg(pi, NPHY_Core2cliploGainCodeA2057, 0x6);

		temp = phy_utils_read_phyreg(pi, NPHY_crsThreshold1u);
		temp = (temp & 0xff00) | 0x00de;
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1u, temp);

		temp = phy_utils_read_phyreg(pi, NPHY_crsThreshold1l);
		temp = (temp & 0xff00) | 0x00de;
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1l, temp);
	} else if (BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags) & BFL_EXTLNA) {
		temp = phy_utils_read_phyreg(pi, NPHY_crsThreshold1u);
		temp = (temp & 0xff00) | 0x00e0;
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1u, temp);
		temp = phy_utils_read_phyreg(pi, NPHY_crsThreshold1l);
		temp = (temp & 0xff00) | 0x00e0;
		phy_utils_write_phyreg(pi, NPHY_crsThreshold1l, temp);

		/* Step2 lower LNA1 code by 1 and higher BIQ1 by 2 for initiGain */
		lna1_gain1 =
			(uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057)) & 0x6);
		lna1_gain2 =
			(uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057)) & 0x6);
		lna1_gain1 = ((uint16) lna1_gain1 >>1);
		lna1_gain2 = ((uint16) lna1_gain2 >>1);
		new_lna1_gain1 = (int16) lna1_gain1 - 1;
		new_lna1_gain2 = (int16) lna1_gain2 - 1;
		if (new_lna1_gain1 < 0)
			new_lna1_gain1 = 0;
		if (new_lna1_gain2 < 0)
			new_lna1_gain2 = 0;
		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeA2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeA2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeA2057,
			(((uint16) new_lna1_gain1) <<1) | (currgain_init1 & 0xfff9));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeA2057,
			(((uint16) new_lna1_gain2) <<1) | (currgain_init2 & 0xfff9));

		biq1_gain1 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		biq1_gain2 = (uint16) ((phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057))
			>>NPHY_Core1InitGainCodeB2057_initbiq1gainIndex_SHIFT);
		new_biq1_gain1 = (int16) biq1_gain1 + 2;
		new_biq1_gain2 = (int16) biq1_gain2 + 2;
		if (new_biq1_gain1 > 15)
			new_biq1_gain1 = 15;
		if (new_biq1_gain2 > 15)
			new_biq1_gain2 = 15;
		currgain_init1 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		currgain_init2 = (uint16) phy_utils_read_phyreg(pi, NPHY_Core2InitGainCodeB2057);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057,
			(((uint16) new_biq1_gain1) <<8) | (currgain_init1 & 0xff));
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057,
			(((uint16) new_biq1_gain2) <<8) | (currgain_init2 & 0xff));

		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &curgain_rfseq1);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x107, 16, &curgain_rfseq2);
		newgainarray[0] = (((uint16) new_biq1_gain1)<<12) | ((uint16) new_lna1_gain1) |
			(curgain_rfseq1 & 0xffc);
		newgainarray[1] = (((uint16) new_biq1_gain2)<<12) | ((uint16) new_lna1_gain2) |
			(curgain_rfseq2 & 0xffc);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_RFSEQ, 2, 0x106, 16, newgainarray);

		/* Step3 Reuse cliphiGain in ACI mode */
		/* use lna1 = 0x2, lna2 = 0x1, mixer = 1, */
		/* lpf-b0 = 2, lpf-b1=2, dvga = 0 */
		aci_prsnt_clip1hi_gaincode = 0x2c;
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeA2057,
			aci_prsnt_clip1hi_gaincode);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeA2057,
			aci_prsnt_clip1hi_gaincode);
		aci_prsnt_clip1hi_gaincodeb = 0x220 |
			(phy_utils_read_phyreg(pi,
			NPHY_Core1clipHiGainCodeB2057) & 0xf);
		phy_utils_write_phyreg(pi, NPHY_Core1clipHiGainCodeB2057,
			aci_prsnt_clip1hi_gaincodeb);
		aci_prsnt_clip1hi_gaincodeb = 0x220 |
			(phy_utils_read_phyreg(pi,
			NPHY_Core2clipHiGainCodeB2057) & 0xf);
		phy_utils_write_phyreg(pi, NPHY_Core2clipHiGainCodeB2057,
			aci_prsnt_clip1hi_gaincodeb);
	}

	PHY_REG_LIST_START
	        /* Here is for CE Adaptivity test v1.8.1 (interference+blocker) */
	        /* Step1 ed_crs threshold =-65/-71 */
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh0, 0x3eb)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LAssertThresh1, 0x3eb)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh0, 0x36c)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20LDeassertThresh1, 0x36c)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh0, 0x3eb)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UAssertThresh1, 0x3eb)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh0, 0x36c)
	        PHY_REG_WRITE_ENTRY(NPHY, ed_crs20UDeassertThresh1, 0x36c)

		/* NB Clip = 0xe8 */
		PHY_REG_WRITE_ENTRY(NPHY, Core1nbClipThreshold, 0x98)
		PHY_REG_WRITE_ENTRY(NPHY, Core2nbClipThreshold, 0x98)
		/* w1 clip */
		PHY_REG_MOD_ENTRY(NPHY, Core1clipwbThreshold2057, clip1wbThreshold, 0x16)
		PHY_REG_MOD_ENTRY(NPHY, Core2clipwbThreshold2057, clip1wbThreshold, 0x16)

		PHY_REG_WRITE_ENTRY(NPHY, Core1clipmdGainCodeB2057, 0x44)
		PHY_REG_WRITE_ENTRY(NPHY, Core2clipmdGainCodeB2057, 0x44)

	PHY_REG_LIST_EXECUTE(pi);

	/* decrease pkt gain timing */
	wlc_phy_set_rfseq_nphy(pi, NPHY_RFSEQ_UPDATEGAINU,
	                       rfseq_updategainu_events,
	                       rfseq_updategainu_dlys,
	                       sizeof(rfseq_updategainu_events) /
	                       sizeof(rfseq_updategainu_events[0]));

	/* enable ADC preclip and increase the counter */
	PHY_REG_LIST_START
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip_Enable, 0x1)
		PHY_REG_WRITE_ENTRY(NPHY, ADC_PreClip1_CtrLen, 0x34)
	PHY_REG_LIST_EXECUTE(pi);
}

#define TEMP_THRESH_FOR_CRSMINPWRCHANGE 20

void
wlc_phy_tempsense_based_minpwr_change(phy_info_t *pi, bool meas_temp)
{
	uint8 crsminpwr_dflt_20M = 0x50;
	uint8 crsminpwr_dflt_40M = 0x53;
	uint8 crsminpwr, crsminpwr_15degree_40M = 0x60;
	uint8 crsminpwr_15degree_20M = 0x53;
	uint8 is_phybw40;
	uint16 curr_channel = CHSPEC_CHANNEL(pi->radio_chanspec);
	int16 curtemp = TEMP_THRESH_FOR_CRSMINPWRCHANGE + 1;

	if (meas_temp == TRUE) {
		/* current temp */
		curtemp = wlc_phy_tempsense_nphy(pi);
		pi->saved_tempsense = curtemp;
		pi->saved_tempsense_valid = TRUE;
	} else if (pi->saved_tempsense_valid) {
		curtemp = pi->saved_tempsense;
	} else {
		PHY_INFORM(("wl%d: %s: Theres no valid tempsense saved. return for now \n",
		            pi->sh->unit, __FUNCTION__));
	}

	/* check phybw */
	is_phybw40 = CHSPEC_IS40(pi->radio_chanspec);

	crsminpwr = crsminpwr_dflt_20M;

	if (is_phybw40) {
		crsminpwr = crsminpwr_dflt_40M;
	        if (curtemp <= TEMP_THRESH_FOR_CRSMINPWRCHANGE) {
	                crsminpwr = crsminpwr_15degree_40M;
		}
	} else {
		crsminpwr = crsminpwr_dflt_20M;
		/* For 20M, split lot parts, we need to boost up the minpwr at 0 degrees */
		if (curtemp <= TEMP_THRESH_FOR_CRSMINPWRCHANGE) {
		        crsminpwr = crsminpwr_15degree_20M;
		}
	}

	if (curr_channel == 13)
		crsminpwr = 0x58;

	PHY_REG_MOD(pi, NPHY, crsminpower0, crsminpower0, crsminpwr);
	PHY_REG_MOD(pi, NPHY, crsminpoweru0, crsminpower0, crsminpwr);
	PHY_REG_MOD(pi, NPHY, crsminpowerl0, crsminpower0, crsminpwr);
}

static
int16 wlc_phy_get_tssi_pwr_limit_nphy(int16 a1, int16 b0, int16 b1, uint8 maxlimit, uint8 offset)
{
	int16 tssi, pwr, prev_pwr;
	int16 tssi_pwr_limit_nphy;
	uint8 tssi_ladder_cnt = 0;

	if (maxlimit) {
		tssi_pwr_limit_nphy = prev_pwr = (1<<14) - 1;
		for (tssi = 0; tssi < 63; tssi++) {
			pwr = wlc_phy_tssi2qtrdbm_nphy(tssi, a1, b0, b1, 4);
			if (pwr < prev_pwr) {
				prev_pwr = pwr;
				if (++tssi_ladder_cnt == offset) {
					tssi_pwr_limit_nphy = pwr;
					break;
				}
			}
		}
	} else {
		tssi_pwr_limit_nphy = prev_pwr = (1<<15);
		for (tssi = 63; tssi >= 0; tssi--) {
			pwr = wlc_phy_tssi2qtrdbm_nphy(tssi, a1, b0, b1, 4);
			if (pwr > prev_pwr) {
				prev_pwr = pwr;
				if (++tssi_ladder_cnt == offset) {
					tssi_pwr_limit_nphy = pwr;
					break;
				}
			}
		}
	}
	return tssi_pwr_limit_nphy;
}

#define MAX_EST_PWR_VAL 255
static int16 wlc_phy_tssi2qtrdbm_nphy(int16 tssi, int16 a1, int16 b0, int16 b1, uint8 mult)
{
	int32 num, den;
	int16 est_pwr;
	num = 8 * (16 * b0 + b1 * tssi);
	den = 32768 + a1 * tssi;
	est_pwr = MAX(((mult * num + den/2)/den), -(2 * mult)); /* not same as tcl */
	/* Ensure that est_pwr does not exceed 255 and wrap around */
	est_pwr = MIN(est_pwr, MAX_EST_PWR_VAL);
	return est_pwr;
}

static int16 wlc_phy_tssi2qtrdbm_neg_nphy(int16 tssi, int16 a1, int16 b0, int16 b1, uint8 mult)
{
	int32 num, den;
	int16 est_pwr;
	num = 8 * (16 * b0 + b1 * tssi);
	den = 32768 + a1 * tssi;
	est_pwr = ((mult * num + den/2)/den);
	/* Ensure that est_pwr does not exceed 255 and wrap around */
	est_pwr = MIN(est_pwr, MAX_EST_PWR_VAL);
	return est_pwr;
}

static void
wlc_phy_set_tssi_pwr_limit_nphy(phy_info_t *pi, int16 *a1, int16 *b0, int16 *b1, uint8 mode)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	int16 maxpwr_limit[NPHY_CORE_NUM];
	int16 minpwr_limit[NPHY_CORE_NUM];
	int core;

	FOREACH_CORE(pi, core) {
		maxpwr_limit[core] =
			wlc_phy_get_tssi_pwr_limit_nphy(
				*a1, *b0, *b1, 1, pi_nphy->tssi_ladder_offset_maxpwr);
		minpwr_limit[core] =
			wlc_phy_get_tssi_pwr_limit_nphy(
				*a1++, *b0++, *b1++, 0, pi_nphy->tssi_ladder_offset_minpwr);
	}
	if ((mode == NPHY_TSSI_SET_MAX_LIMIT) || (mode == NPHY_TSSI_SET_MIN_MAX_LIMIT)) {
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			pi_nphy->tssi_maxpwr_limit = MIN(maxpwr_limit[0], maxpwr_limit[1]);
		else
			pi_nphy->tssi_maxpwr_limit = maxpwr_limit[0];
	}

	if ((mode == NPHY_TSSI_SET_MIN_LIMIT) || (mode == NPHY_TSSI_SET_MIN_MAX_LIMIT)) {
		if (PHYCORENUM(pi->pubpi.phy_corenum) > 1)
			pi_nphy->tssi_minpwr_limit = MAX(minpwr_limit[0], minpwr_limit[1]);
		else
			pi_nphy->tssi_minpwr_limit = minpwr_limit[0];
	}
}

#if defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG) || defined(RXDESENS_EN)
int
wlc_nphy_get_rxdesens(wlc_phy_t *ppi, int32 *ret_int_ptr)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	uint16 regval, x1, x2, y;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (pi_nphy->ntd_crs_adjusted == FALSE)
		*ret_int_ptr = 0;
	else {
		regval =  phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		x1 = (((pi_nphy->ntd_initgain>>8) & 0xf) - ((regval>>8) & 0xf)) * 3;
		x2 = (((pi_nphy->ntd_initgain>>4) & 0xf) - ((regval>>4) & 0xf)) * 3;

		regval =  phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
		y = ((regval & 0xff) - pi_nphy->ntd_crsminpwr[0]) * 3;
		y = (y >> 3) + ((y & 0x4) >> 2);
		*ret_int_ptr = x1 + x2 + y;
	}

	return BCME_OK;
}

#define USE_BOTH_BIQS 0 /* 1: use both biq's | 0: use biq1 alone */
int
wlc_nphy_set_rxdesens(wlc_phy_t *ppi, int32 int_val)
{
	uint16 regval[3];
	uint16 x1, x2, x3, y1, y2, y3, tot_biq;

	uint16 bphy_crsminpwr_lut[] = {0x46, 0x7b, 0x8b,
		0x9b, 0xab, 0xbb, 0xcb, 0xdb, 0xeb, 0xfb};

	uint32 init_gain = 0x0;
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {

		if ((int_val < 0) || (int_val > 40)) {
			return BCME_RANGE;
		}

		if (pi_nphy->ntd_crs_adjusted == FALSE) {
			pi_nphy->ntd_initgain =
			        phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
			regval[1] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1);
			regval[2] = phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0);
			pi_nphy->ntd_crsminpwr[0] = regval[0] & 0xff;
			pi_nphy->ntd_crsminpwr[1] = regval[1] & 0xff;
			pi_nphy->ntd_crsminpwr[2] = regval[2] & 0xff;
			pi_nphy->ntd_crs_adjusted = TRUE;
		}

		if (((pi_nphy->ntd_initgain >> 4) & 0xf) != 4)
		{
			pi_nphy->ntd_crs_adjusted = FALSE;
			PHY_INFORM(("%s: Illegal BiQuad value!\n",
				__FUNCTION__));
			return BCME_ERROR;
		}

		pi_nphy->ntd_current_rxdesens = int_val;

		if (int_val == 0) {
			pi_nphy->ntd_crs_adjusted = FALSE;
		}
#if USE_BOTH_BIQS
		tot_biq = (((pi_nphy->ntd_initgain >> 8) & 0xf) +
			((pi_nphy->ntd_initgain >> 4) & 0xf)) * 3; /* max of 24 */
#else
		tot_biq = ((pi_nphy->ntd_initgain >> 8) & 0xf) * 3; /* max of 12 */
#endif // endif

		/* Initial gain is reduced up to 24db. The remaining part goes to crsminpower */
		x1 = (int_val > tot_biq) ? tot_biq : int_val;
		y1 = (int_val > tot_biq) ? (int_val-tot_biq) : 0;

		/* update initial gain */
		x1 = x1/3 + ((x1%3)>>1);
		x2 = (x1 > ((pi_nphy->ntd_initgain>>8) & 0xf)) ? 0 :
			(((pi_nphy->ntd_initgain>>8) & 0xf) - x1); /* Bq1 densensed idx */
		x3 = x1 - ((pi_nphy->ntd_initgain>>8) & 0xf) + x2;
		x3 = ((pi_nphy->ntd_initgain>>4) & 0xf) - x3; /* Bq0 densensed idx */

		regval[0] = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		regval[0] = (regval[0] & ~(0xf<<8)) | (x2<<8);
		regval[0] = (regval[0] & ~(0xf<<4)) | (x3<<4);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, regval[0]);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, regval[0]);

		wlapi_suspend_mac_and_wait(pi->sh->physhim);

		/* rx initgain rfseq (LS16b) */
		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &regval[0]);
		regval[0] = (regval[0] & ~(0xf<<10)) | ((x3 & 0xf)<<10);
		regval[0] = (regval[0] & ~(0x3<<14)) | ((x2 & 0x3)<<14);

		/* rx initgain rfseq (MS16b) */
		wlc_phy_table_read_nphy(pi, 7, 1, 0x104, 16, &regval[1]);
		regval[1] = (regval[1] & ~(0x3<<0)) | ((x2 >> 2) & 0x3);

		init_gain |= (uint32)(((uint32)(regval[1] << 16)) | regval[0]);

		wlc_phy_program_rx_initgain_rfseq_nphy(pi, init_gain);

		/* force rfseq : call resetcca */
		wlc_phy_resetcca_nphy(pi);

		wlapi_enable_mac(pi->sh->physhim);

		/* update crsmin power */
		y3 = y1 / 3; /* bphy lut idx */
		y1 = (y1 << 3) / 3;
		y2 = (pi_nphy->ntd_crsminpwr[0] + y1);

		if (y2 > 127)
			y2 = 127;

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpowerl0, regval[0]);

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpoweru0, regval[0]);

		y2 = (pi_nphy->ntd_crsminpwr[1] + y1);

		if (y2 > 127)
			y2 = 127;

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0_core1);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpowerl0_core1, regval[0]);

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0_core1);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpoweru0_core1, regval[0]);

		y2 = (pi_nphy->ntd_crsminpwr[2] + y1);

		regval[0] = phy_utils_read_phyreg(pi, NPHY_bphycrsminpower0);

		if (y3 >= ARRAYSIZE(bphy_crsminpwr_lut))
			y3 = ARRAYSIZE(bphy_crsminpwr_lut) - 1;

		regval[0] = (regval[0] & 0xff00) | bphy_crsminpwr_lut[y3];
		phy_utils_write_phyreg(pi, NPHY_bphycrsminpower0, regval[0]);

	} else {
		if ((int_val < 0) || (int_val > 40))
			return BCME_RANGE;

		if (pi_nphy->ntd_crs_adjusted == FALSE) {
			pi_nphy->ntd_initgain =
			        phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
			regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
			pi_nphy->ntd_crsminpwr[0] = regval[0] & 0xff;
			pi_nphy->ntd_crs_adjusted = TRUE;
		}

		if (((pi_nphy->ntd_initgain>>8) & 0xf) != 6) {
			pi_nphy->ntd_crs_adjusted = FALSE;
			return BCME_ERROR;
		}

		/* Initial gain is reduced up to 18dB. The remaining part goes to crsminpower */
		x1 = (int_val > 18) ? 18 : int_val;
		y1 = (int_val > 18) ? (int_val-18) : 0;

		/* update initial gain */
		x1 = x1/3 + ((x1%3)>>1);
		x2 = ((pi_nphy->ntd_initgain>>8) & 0xf)- x1;

		regval[0] = phy_utils_read_phyreg(pi, NPHY_Core1InitGainCodeB2057);
		regval[0] = (regval[0] & ~(0xf<<8)) | (x2<<8);
		phy_utils_write_phyreg(pi, NPHY_Core1InitGainCodeB2057, regval[0]);
		phy_utils_write_phyreg(pi, NPHY_Core2InitGainCodeB2057, regval[0]);

		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		wlc_phy_table_read_nphy(pi, 7, 1, 0x106, 16, &regval[0]);
		regval[0] = (regval[0] & ~(0xf<<12)) | (x2<<12);
		wlc_phy_table_write_nphy(pi, 7, 1, 0x106, 16, &regval[0]);
		wlc_phy_table_write_nphy(pi, 7, 1, 0x107, 16, &regval[0]);
		wlapi_enable_mac(pi->sh->physhim);

		/* force rfseq */
		wlc_phy_force_rfseq_nphy(pi, NPHY_RFSEQ_RESET2RX);

		/* update crsmin power */
		y1 = (y1<< 3) / 3;
		y2 = (pi_nphy->ntd_crsminpwr[0] + y1);

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpowerl0);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpowerl0, regval[0]);

		regval[0] = phy_utils_read_phyreg(pi, NPHY_crsminpoweru0);
		regval[0] = (regval[0] & 0xff00) | y2;
		phy_utils_write_phyreg(pi, NPHY_crsminpoweru0, regval[0]);
	}
	return BCME_OK;
}
#endif /* defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG) || defined(RXDESENS_EN) */

#if defined(WLMEDIA_N2DEV) || defined(WLMEDIA_N2DBG)
int
wlc_nphy_get_lowtxpwr(wlc_phy_t *ppi, int32 *ret_int_ptr)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (pi_nphy->ntd_lowtxpwr == FALSE)
		*ret_int_ptr = 0;
	else
		*ret_int_ptr = 1;
	return BCME_OK;
}

int
wlc_nphy_set_lowtxpwr(wlc_phy_t *ppi, int32 int_val)
{
	phy_info_t *pi = (phy_info_t*)ppi;
	int8 core;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;

	if (!pi->sh->up)
		return BCME_NOTUP;

	if (int_val == 0) {
		pi_nphy->ntd_lowtxpwr = FALSE;
		pi->nphy_txpwrctrl = 1;
		pi->txpwrctrl = 1;
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		phy_utils_phyreg_enter(pi);
		wlc_phy_txpwrctrl_enable_nphy(pi, 1);
		phy_utils_phyreg_exit(pi);
		wlapi_enable_mac(pi->sh->physhim);
		return BCME_OK;
	} else if (int_val == 1) {
		pi_nphy->ntd_lowtxpwr = TRUE;
		pi->nphy_txpwrctrl = 0;
		pi->txpwrctrl = 0;
		wlapi_suspend_mac_and_wait(pi->sh->physhim);
		phy_utils_phyreg_enter(pi);
		wlc_phy_txpwrctrl_enable_nphy(pi, 0);
		FOREACH_CORE(pi, core) {
			pi_nphy->nphy_txpwrindex[core].index_internal = 48;
			wlc_phy_store_txindex_nphy(pi);
			wlc_phy_txpwr_index_nphy(pi, (1 << core), 48, TRUE);
		}
		phy_utils_phyreg_exit(pi);
		wlapi_enable_mac(pi->sh->physhim);
		return BCME_OK;
	}
	else
		return BCME_RANGE;
}
#endif  /* WLMEDIA_N2DEV */

/**
 * Setup/Cleanup routine for high-pass corner (HPC) of LPF:
 * 1) Setup: Save LPF config and set HPC to lowest value (0x1)
 * 2) Cleanup: Restore HPC config
 */
void
wlc_phy_lpf_hpc_override_nphy(phy_info_t *pi, bool setup_not_cleanup)
{
	uint8 core;
	uint16 rxlpf_rccal_hpc_ovr_val = 159; /* 0x9f, bit 7 is override */
	uint16 radio_addr_offset_rx;
	uint16 lpf_hpc = 1, hpvga_hpc = 1;
	phy_info_nphy_t *pi_nphy;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;
	if (pi_nphy == NULL)
		return;
	if (setup_not_cleanup) {
		 /* Phy "Setup" */

		ASSERT(!pi_nphy->is_orig);
		pi_nphy->is_orig = TRUE;

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
			pi_nphy->orig_rfctrloverride[0] =
				phy_utils_read_phyreg(pi, NPHY_RfctrlOverride0);
			pi_nphy->orig_rfctrloverride[1] =
				phy_utils_read_phyreg(pi, NPHY_RfctrlOverride1);
			pi_nphy->orig_rfctrlauxreg[0]   =
				phy_utils_read_phyreg(pi, NPHY_RfctrlAuxReg1);
			pi_nphy->orig_rfctrlauxreg[1]   =
				phy_utils_read_phyreg(pi, NPHY_RfctrlAuxReg2);

			FOREACH_CORE(pi, core) {
				if (core == 0) {
					radio_addr_offset_rx = RADIO_2056_RX0;
				} else {
					radio_addr_offset_rx = RADIO_2056_RX1;
				}

				pi_nphy->orig_rxlpf_rccal_hpc_ovr_val =
					phy_utils_read_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC
						| radio_addr_offset_rx));

				/* Set the RX LPF High Pass Corner to be the minimal value */
				phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
					radio_addr_offset_rx),
					rxlpf_rccal_hpc_ovr_val);

				/* Override the hpvga_hpc & lpf_hpc */
				phy_utils_or_phyreg(pi, (core == 0)?
					NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
					NPHY_REV3_RfctrlOverride_hpf_hpc_MASK);
				phy_utils_or_phyreg(pi, (core == 0)?
					NPHY_RfctrlOverride0:NPHY_RfctrlOverride1,
					NPHY_REV3_RfctrlOverride_lpf_hpc_MASK);

				phy_utils_mod_phyreg(pi, (core == 0)?
					NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
					NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_MASK,
					(hpvga_hpc << NPHY_RfctrlAuxReg_Rfctrl_hpvga_hpc_SHIFT));
				phy_utils_mod_phyreg(pi, (core == 0)?
					NPHY_RfctrlAuxReg1:NPHY_RfctrlAuxReg2,
					NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_MASK,
					(lpf_hpc << NPHY_RfctrlAuxReg_Rfctrl_lpf_hpc_SHIFT));
			}
		}
	} else {
		/* XXX
		 *-------------
		 * Phy "Cleanup"
		 *-------------
		 */

		ASSERT(pi_nphy->is_orig);
		pi_nphy->is_orig = FALSE;

		if (NREV_GE(pi->pubpi.phy_rev, 3) && NREV_LE(pi->pubpi.phy_rev, 6)) {
			FOREACH_CORE(pi, core) {
				if (core == 0) {
					radio_addr_offset_rx = RADIO_2056_RX0;
				} else {
					radio_addr_offset_rx = RADIO_2056_RX1;
				}

				phy_utils_write_radioreg(pi, (RADIO_2056_RX_RXLPF_RCCAL_HPC |
					radio_addr_offset_rx),
					pi_nphy->orig_rxlpf_rccal_hpc_ovr_val);
			}

			phy_utils_write_phyreg(pi, NPHY_RfctrlOverride0,
				pi_nphy->orig_rfctrloverride[0]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlOverride1,
				pi_nphy->orig_rfctrloverride[1]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg1,
				pi_nphy->orig_rfctrlauxreg[0]);
			phy_utils_write_phyreg(pi, NPHY_RfctrlAuxReg2,
				pi_nphy->orig_rfctrlauxreg[1]);
		}
	}
}

int16
wlc_phy_rxgaincode_to_dB_nphy(phy_info_t *pi, uint16 gain_code)
{
	int8 lna1_code, lna2_code, mixtia_code, biq0_code, biq1_code;
	int8 lna1_gain, lna2_gain, mixtia_gain, biq0_gain, biq1_gain;
	int8 hpvga_code, hpvga_gain;
	uint16 TR_loss;
	int16 total_gain;

	/* Extract gain codes for each gain element from overall gain code: */
	lna1_code = gain_code & 0x3;
	lna2_code = (gain_code >> 2) & 0x3;
	mixtia_code = (gain_code >> 4) & 0xf;
	biq0_code = (gain_code >> 8) & 0x3;
	biq1_code = (gain_code >> 10) & 0x3;
	hpvga_code = (gain_code >> 12) & 0xf;

	/* XXX
	* FIXME:
	* Need to deduce true offset indices into gain table
	* from the matching entry in gainbits table
	*/

	/* Look up gains for lna1, lna2 and mixtia from indices: */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x8 + lna1_code), 8, &lna1_gain);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x10 + lna2_code), 8, &lna2_gain);
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_GAIN1, 1, (0x20 + mixtia_code), 8, &mixtia_gain);

	/* Biquad gains: */
	biq0_gain = 6 * biq0_code;
	biq1_gain = 6 * biq1_code;
	hpvga_gain = 3 * hpvga_code;

	/* Need to subtract out TR_loss in Rx mode: */
	TR_loss = (phy_utils_read_phyreg(pi, NPHY_TRLossValue)) & 0x7f;

	/* Total gain: */
	total_gain = lna1_gain + lna2_gain + mixtia_gain + biq0_gain +
		biq1_gain + hpvga_gain - TR_loss;

	return total_gain;
}

/**
 * XXX PR98377: Current HW design for PAPD cal (in fact all cals) doesn't take antenna diveristy
 * into account. In other words, when PAPD happens if chip is using shared antenna, PAPD cal will
 * force the chip go back to main antenna for the cal. In this case, even overriding
 * AntSelConfig205x's overriding bit doesn't work. So we need following two functions to override
 * the AntSwCtrlLUT entries before doing PAPD cal and restore the original value at the end of CAL.
 */
static void wlc_phy_ant_force_nphy(phy_info_t *pi, uint8 *entries)
{
	uint16 AntIdx;
	uint16 offset_band;
	uint16 offset_core[] = {0, 32};
	uint8 tmp[8];
	int num_core;
	int idx;

	offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;
	AntIdx = (uint16)READ_PHYREG3(pi, NPHY, RfctrlAntSwLUTIdx, AntConfig);
	AntIdx = AntIdx << 2;
	num_core = sizeof(offset_core)/sizeof(offset_core[0]);
	for (idx = 0; idx < num_core; idx++) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                        offset_band + offset_core[idx], 8, &entries[4 * idx]);
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                        offset_band + offset_core[idx] + AntIdx, 8,
		                        &tmp[4 * idx]);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                         offset_band + offset_core[idx], 8, &tmp[4 * idx]);
	}
}

static void wlc_phy_ant_release_nphy(phy_info_t *pi, uint8* entries)
{
	uint16 offset_band;
	uint16 offset_core[] = {0, 32};
	int num_core;
	int idx;
	offset_band = CHSPEC_IS2G(pi->radio_chanspec) ? 0 : 16;
	num_core = sizeof(offset_core)/sizeof(offset_core[0]);
	for (idx = 0; idx < num_core; idx++) {
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_ANTSWCTRLLUT, 4,
		                         offset_band + offset_core[idx], 8, &entries[4 * idx]);
	}
}

uint32
wlc_phy_txpower_est_power_lcnxn_rev3(phy_info_t *pi)
{
	int16 tx0_status, tx1_status;
	uint16 estPower1, estPower2;
	uint8 pwr0, pwr1, adj_pwr0, adj_pwr1;
	uint32 est_pwr;
	uint8 val_shift;
	uint16 reg_val;

	phy_info_nphy_t *pi_nphy;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;

	if (pi_nphy == NULL)
		return 1;

	/* Irrespective of what  pi_nphy->nphy_txGainTable_mode is (which is 0 / 1)
	 * val_shift has to be 1 to display  adj estpwrs in S6.2 format
	 */
	val_shift = 1;

	/* Read the Actual Estimated Powers without adjustment */
	/* This is in S6.3 format (9:0 - 10bits) */
	estPower1 = phy_utils_read_phyreg(pi, NPHY_EstPower1);
	estPower2 = phy_utils_read_phyreg(pi, NPHY_EstPower2);

	if (estPower1 & NPHY_REV19_EstPower1_estPowerValid_MASK) {
		if (pi->sromi->offset_targetpwr) {
			reg_val = (estPower1 & NPHY_REV19_EstPower1_estPower_MASK);
			if ((reg_val & 0x200) != 0) {
				reg_val = (0x3FF - reg_val + 1)
					>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift);
				pwr0 = (uint8) ((pi->sromi->offset_targetpwr << 2) - reg_val);
			} else {
				reg_val = reg_val
					>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift);
				pwr0 = (uint8) ((pi->sromi->offset_targetpwr << 2) + reg_val);
		    }
		} else {
			/* left shifting by 6 for sign extention */
			pwr0 = (uint8)
			(((int16)(estPower1 & NPHY_REV19_EstPower1_estPower_MASK) << 6)
			>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift + 6));
		}
	} else {
		pwr0 = 0x80;
	}

	if (estPower2 & NPHY_REV19_EstPower2_estPowerValid_MASK) {
		if (pi->sromi->offset_targetpwr) {
			reg_val = (estPower2 & NPHY_REV19_EstPower2_estPower_MASK);
			if ((reg_val & 0x200) != 0)
			{
				reg_val = (0x3FF - reg_val + 1)
					>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift);
				pwr1 = (uint8) ((pi->sromi->offset_targetpwr << 2) - reg_val);
			} else {
				reg_val = reg_val
					>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift);
				pwr1 = (uint8) ((pi->sromi->offset_targetpwr << 2) + reg_val);
			}
		} else {
			/* left shifting by 6 for sign extention */
			pwr1 = (uint8)
			(((int16)(estPower2 & NPHY_REV19_EstPower2_estPower_MASK) << 6)
			>> (NPHY_REV19_EstPower1_estPower_SHIFT + val_shift + 6));
		}
	} else {
		pwr1 = 0x80;
	}

	/* Read the Adjusted Estimated Powers */
	/* This is in S6.3 format (8:0 - 9bits) */
	tx0_status = phy_utils_read_phyreg(pi, NPHY_REV19_Core0TxPwrCtrlStatus1);
	tx1_status = phy_utils_read_phyreg(pi, NPHY_REV19_Core1TxPwrCtrlStatus1);

	if (tx0_status & NPHY_REV19_Core1TxPwrCtrlStatus1_estPwrAdjValid_MASK) {
		if (pi->sromi->offset_targetpwr) {
			reg_val =
				(tx0_status & NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_MASK);
			if (reg_val & 0x100) {
				reg_val = (0x1FF - reg_val + 1)
					>> (NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_SHIFT
					+ val_shift);
				adj_pwr0 = (uint8) ((pi->sromi->offset_targetpwr << 2) - reg_val);
			} else {
				reg_val >>=
					(NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_SHIFT
					+ val_shift);
				adj_pwr0 = (uint8) ((pi->sromi->offset_targetpwr << 2) + reg_val);
			}
		} else {
			/* left shifting by 7 for sign extention */
			adj_pwr0 = (uint8)
			(((int16)(tx0_status & NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_MASK)
			<< 7)
			>> (NPHY_REV19_Core1TxPwrCtrlStatus1_estPwr_adj_SHIFT + val_shift + 7));
		}
	} else {
		adj_pwr0 = 0x80;
	}
	if (tx1_status & NPHY_REV19_Core2TxPwrCtrlStatus1_estPwrAdjValid_MASK) {
		if (pi->sromi->offset_targetpwr) {
			reg_val =
				(tx1_status & NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_MASK);
			if (reg_val & 0x100) {
				reg_val = (0x1FF - reg_val + 1)
					>> (NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_SHIFT
					+ val_shift);
				adj_pwr1 = (uint8) ((pi->sromi->offset_targetpwr << 2) - reg_val);
			} else {
				reg_val >>=
					(NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_SHIFT
					+ val_shift);
				adj_pwr1 = (uint8) ((pi->sromi->offset_targetpwr << 2) + reg_val);
			}
		} else {
			/* left shifting by 7 for sign extention */
			adj_pwr1 = (uint8)
			(((int16)(tx1_status & NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_MASK)
			<< 7)
			>> (NPHY_REV19_Core2TxPwrCtrlStatus1_estPwr_adj_SHIFT + val_shift + 7));
		}
	} else {
		adj_pwr1 = 0x80;
	}

	est_pwr = (uint32) ((pwr0 << 24) | (pwr1 << 16) | (adj_pwr0 << 8) | adj_pwr1);
	return (est_pwr);
}

/**
 *  reports estimated power and adjusted estimated power in quarter dBms.
 *    32-bit output consists of estimated power of cores 0 and 1 in MSbyte and in the 2nd MSbyte,
 *    respectively, and the estimated power cores 0 and 1, adjusted using the power offsets in the
 *    adjPwrLut, are in the 3rd MSbyte and the LSbyte, respectively. When estimated power or
 *    adjusted estimated power is not valid, 0x80 is returned for that core
 */
uint32
wlc_phy_txpower_est_power_nphy(phy_info_t *pi)
{
	int16 tx0_status, tx1_status;
	uint16 estPower1, estPower2;
	uint8 pwr0, pwr1, adj_pwr0, adj_pwr1;
	uint32 est_pwr;

	/* Read the Actual Estimated Powers without adjustment */
	estPower1 = phy_utils_read_phyreg(pi, NPHY_EstPower1);
	estPower2 = phy_utils_read_phyreg(pi, NPHY_EstPower2);

	if ((estPower1 & NPHY_EstPower1_estPowerValid_MASK)
	       == NPHY_EstPower1_estPowerValid_MASK) {
		pwr0 = (uint8) (estPower1 & NPHY_EstPower1_estPower_MASK)
		                      >> NPHY_EstPower1_estPower_SHIFT;
	} else {
		pwr0 = 0x80;
	}

	if ((estPower2 & NPHY_EstPower2_estPowerValid_MASK)
	       == NPHY_EstPower2_estPowerValid_MASK) {
		pwr1 = (uint8) (estPower2 & NPHY_EstPower2_estPower_MASK)
		                      >> NPHY_EstPower2_estPower_SHIFT;
	} else {
		pwr1 = 0x80;
	}

	/* Read the Adjusted Estimated Powers */
	tx0_status = phy_utils_read_phyreg(pi, NPHY_Core0TxPwrCtrlStatus);
	tx1_status = phy_utils_read_phyreg(pi, NPHY_Core1TxPwrCtrlStatus);

	if ((tx0_status & NPHY_Core1TxPwrCtrlStatus_estPwrValid_MASK)
	       == NPHY_Core1TxPwrCtrlStatus_estPwrValid_MASK) {
		adj_pwr0 = (uint8) (tx0_status & NPHY_Core1TxPwrCtrlStatus_estPwr_MASK)
		                      >> NPHY_Core1TxPwrCtrlStatus_estPwr_SHIFT;
	} else {
		adj_pwr0 = 0x80;
	}
	if ((tx1_status & NPHY_Core2TxPwrCtrlStatus_estPwrValid_MASK)
	       == NPHY_Core2TxPwrCtrlStatus_estPwrValid_MASK) {
		adj_pwr1 = (uint8) (tx1_status & NPHY_Core2TxPwrCtrlStatus_estPwr_MASK)
		                      >> NPHY_Core2TxPwrCtrlStatus_estPwr_SHIFT;
	} else {
		adj_pwr1 = 0x80;
	}

	est_pwr = (uint32) ((pwr0 << 24) | (pwr1 << 16) | (adj_pwr0 << 8) | adj_pwr1);
	return (est_pwr);
}

/** 4324SPFN_START (4324 Specific Functions) */
void
wlc_phy_workarounds_nphy_rev19(phy_info_t *pi)
{

	PHY_TRACE(("wl%d: %s\n", pi->sh->unit, __FUNCTION__));

	/* Do oclinit irrespective of the nphy_oclscd ovr OR
	 * coremask 3. Handle these expections in the subseq-
	 * -uent function
	 */
#ifndef WLPHY_OCLSCD_DISABLE
	wlc_phy_oclinit_nphy_rev19(pi, 1, 1);
#endif /* Compiling out OCLSCD 4324b1/b3 - use 'oclscd' target to compile in */
	/* Should you keep the feature enabled going forward?
	 * CHECK HERE for possible exceptions!!
	 */
	wlc_phy_oclscd_feature_ctrl_nphy(pi);

	/* Initial FSTR characterisation */
	PHY_REG_LIST_START
		PHY_REG_MOD_ENTRY(NPHY, FSTRHiPwrTh, finestr_hiPwr_th, 0x40)
		PHY_REG_MOD_ENTRY(NPHY, FSTRMetricTh, hiPwr_min_metric_th, 0x06)
	PHY_REG_LIST_EXECUTE(pi);
	/* TIA DC Loop Settling Fix */
	phy_utils_mod_radioreg(pi, RADIO_20671_TIA_CFG2_CORE1, 0x3 << 12, 0x2 << 12);
	/* Rx FDIQMM Fix */
	phy_utils_mod_radioreg(pi, RADIO_20671_LPF_MISC_CORE1, 0x3 << 10, 0x3 << 10);

	/* RCCAL code tweak for rx LPF on radio core 1 */
	if (CHIPID_4324X_IPA_FAMILY(pi)) {
		phy_utils_write_radioreg(pi, RADIO_20671_LPF_BQ2_INT1_9_core1,
		(uint16) phy_utils_read_radioreg(pi, RADIO_20671_LPF_BQ2_INT1_9_core1) - 0x100);
		phy_utils_write_radioreg(pi, RADIO_20671_LPF_BQ2_INT2_9_core1,
		(uint16) phy_utils_read_radioreg(pi, RADIO_20671_LPF_BQ2_INT2_9_core1) - 0x100);

		phy_utils_write_radioreg(pi, RADIO_20671_LPF_BQ2_INT1_18_core1,
		(uint16) phy_utils_read_radioreg(pi, RADIO_20671_LPF_BQ2_INT1_18_core1) - 0x100);
		phy_utils_write_radioreg(pi, RADIO_20671_LPF_BQ2_INT2_18_core1,
		(uint16) phy_utils_read_radioreg(pi, RADIO_20671_LPF_BQ2_INT2_18_core1) - 0x100);
	}

}

#ifdef CODE_OPT_4324
void
wlc_phy_get_dgaintbl_nphy_opt(phy_info_t *pi)
{
	uint8 i = 0;
	uint8 cnt = 0;
	uint32 temp_1 = 0x0;
	uint32 temp_2 = 0x0;

	for (i = 0; i < 128; i++) {
		if (PHY_IPA(pi)) {
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if ((RADIOVER(pi->pubpi.radiover) == 1) ||
				    ((RADIOVER(pi->pubpi.radiover) == 2) &&
				     (RADIOREV(pi->pubpi.radiorev) == 2))) {
					/* ver = 2 / rev = 2 is 43242A1 */
					if (i == phy_dgaintbl_opt_5G_rev1_ver1[cnt].idx) {
						temp_1 = phy_dgaintbl_opt_5G_rev1_ver1[cnt].val;
						cnt++;
					} else {
						if (i > 23)
							temp_1 = DEFAULT_DGAIN_5G_43241b0_2;
						else
							temp_1 = DEFAULT_DGAIN_5G_43241b0_1;
					}
				} else {
					if (i == phy_dgaintbl_opt_5G_rev1[cnt].idx) {
						temp_1 = phy_dgaintbl_opt_5G_rev1[cnt].val;
						cnt++;
					} else {
						temp_1 = DEFAULT_DGAIN_5G;
					}
				}
			} else {
				if ((RADIOVER(pi->pubpi.radiover) == 1) ||
				    ((RADIOVER(pi->pubpi.radiover) == 2) &&
				     (RADIOREV(pi->pubpi.radiorev) == 2))) {
					/* ver/rev = 2/2 --> 43242A1 */

					/* currently going ahead with A0 dgains */
					if (i == phy_dgaintbl_opt_2G_rev1[cnt].idx) {
						temp_1 = phy_dgaintbl_opt_2G_rev1[cnt].val;
						cnt++;
					} else {
						temp_1 = DEFAULT_DGAIN_2G;
					}
				} else {
					if (i == phy_dgaintbl_opt_2G_rev1[cnt].idx) {
						temp_1 = phy_dgaintbl_opt_2G_rev1[cnt].val;
						cnt++;
					} else {
						temp_1 = DEFAULT_DGAIN_2G;
					}
				}
			}
		} else {
			/* ePA */
			if (CHSPEC_IS5G(pi->radio_chanspec)) {
				if (i == phy_dgaintbl_opt_5G_rev0[cnt].idx) {
					temp_1 = phy_dgaintbl_opt_5G_rev0[cnt].val;
					cnt++;
				} else {
					temp_1 = DEFAULT_DGAIN_5G;
				}
			} else {
				if (((i >= phy_dgaintbl_opt_2G_rev0[0].idx) && (i <= 33)) ||
					(i == 55) || ((i >= 58) && (i <= 69)) ||
					((i >= 81) && (i <= 85))) {
					temp_1 = phy_dgaintbl_opt_2G_rev0[0].val; /* 0x03E00000 */
				} else if ((i >= 34) && (i <= 53)) {
					temp_1 = 0x04000000;
				} else if ((i == 54) || (i == 56) || (i == 57) ||
					((i >= 70) && (i <= 80))) {
					temp_1 = 0x03F00000;
				} else {
					temp_1 = 0x03D00000;
				}
			}
		} /* !PHY_IPA */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
			(320 + i), 32, &temp_2);
		/* getting iqcomp-coef */
		temp_2 = temp_2 & 0x000fffff;
		/* packing bbmult and dac gain into iqcoefLut
		 * FIELDS: 31:28 DAC 27:20 BBMULT 19:10 iqcomp_a 9:0 iqcomp_b
		 * respectively.
		 */
		temp_2 = ((temp_1 & 0xfff00000) | temp_2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
			(320 + i), 32, &temp_2);
		/* for core 2 */
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
			(320 + i), 32, &temp_2);
		/* getting iqcomp-coef */
		temp_2 = temp_2 & 0x000fffff;
		/* packing bbmult and dac gain into iqcoefLut
		 * FIELDS: 31:28 DAC 27:20 BBMULT 19:10 iqcomp_a 9:0 iqcomp_b
		 * respectively.
		 */
		temp_2 = ((temp_1 & 0xfff00000) | temp_2);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
			(320 + i), 32, &temp_2);
	} /* for ends here */
}
#else /* CODE_OPT_4324 */
uint32*
wlc_phy_get_dgaintbl_nphy(phy_info_t *pi)
{
	uint32 *tx_dgain_tbl = NULL;

	if (PHY_IPA(pi)) {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* 4324 dgain tables : bbmult and DAC gain */
			if ((RADIOVER(pi->pubpi.radiover) == 1) ||
			    ((RADIOVER(pi->pubpi.radiover) == 2) &&
			     (RADIOREV(pi->pubpi.radiorev) == 2))) {
				/* ver = 2 / rev = 2 is 43242A1 */
				tx_dgain_tbl = nphy_tpc_5GHz_dgain_ipa_20671_rev1_ver1;
			} else {
				tx_dgain_tbl = nphy_tpc_5GHz_dgain_ipa_20671rev1;
			}
		} else {
			if ((RADIOVER(pi->pubpi.radiover) == 1) ||
			    ((RADIOVER(pi->pubpi.radiover) == 2) &&
			     (RADIOREV(pi->pubpi.radiorev) == 2))) {
				/* ver = 2 / rev = 2 is 43242A1 */
				tx_dgain_tbl = nphy_tpc_2GHz_dgain_ipa_20671rev1;
			} else {
				tx_dgain_tbl = nphy_tpc_2GHz_dgain_ipa_20671rev1;
			}
		}
	} else {
		if (CHSPEC_IS5G(pi->radio_chanspec)) {
			/* 4324 dgain tables : bbmult and DAC gain */
			if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
				tx_dgain_tbl = nphy_tpc_5GHz_dgain_epa_20671_4324b1;
			} else {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					tx_dgain_tbl = nphy_tpc_5GHz_dgain_epa_20671rev0;
				} else if (RADIOVER(pi->pubpi.radiover) == 1) {
					tx_dgain_tbl = nphy_tpc_5GHz_dgain_epa_20671rev0_ver1;
				}
			}
		} else {
			if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
				tx_dgain_tbl = nphy_tpc_2GHz_dgain_epa_20671_4324b1;
			} else {
				if (RADIOVER(pi->pubpi.radiover) == 0) {
					tx_dgain_tbl = nphy_tpc_2GHz_dgain_epa_20671rev0;
				} else if (RADIOVER(pi->pubpi.radiover) == 1) {
					tx_dgain_tbl = nphy_tpc_2GHz_dgain_epa_20671rev0_ver1;
				}
			}
		}
	}
	/* XXX After assign table, see if there is any NULL table.
	 * Assign a default table then ASSERT since the external build just skip ASSERT.
	 */
	return tx_dgain_tbl;
}
#endif /* code optimized for 4324 */

/** mimophy_tx_pwr_ctrl_4324 */
void
wlc_phy_txpwrctrl_pwr_setup_rev19_nphy(phy_info_t *pi, uint8 avg_en, uint8 analog_lpf_bw,
int16 a1[], int16 b0[], int16 b1[])
{

	uint8 enable = avg_en;
	uint16 est_pwr_tbl_len = 64;
	uint16 est_pwr_tbl_start_ind = 0;
	uint16 ctr;
	int16 idx2tbl, tssi, pwr_est;
	uint16 kk;
	int16 cckOffset, bw40Offset;

#ifdef TWO_PWR_RANGE
	int16 a1lo[NPHY_CORE_NUM] = {0, 0};
	int16 b0lo[NPHY_CORE_NUM] = {0, 0};
	int16 b1lo[NPHY_CORE_NUM] = {0, 0};

	wlc_phy_get_paparams_lo_nphy(pi, a1lo, b0lo, b1lo);
#endif // endif

	wlc_phy_rev3_setup_rfiqcal_mux(pi, 1, 0, 0);
	/* 4324 TBD : What is the LPF BW setting?
	 */
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlAvgrNnum,
		NPHY_REV19_TxPwrCtrlAvgrNnum_tssiavgrEn_MASK,
		enable << NPHY_REV19_TxPwrCtrlAvgrNnum_tssiavgrEn_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlAvgrNnum,
		NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_intg_log2_MASK,
		0x6 << NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_intg_log2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlAvgrNnum,
		NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_avgr_delay_MASK,
		0xa0 << NPHY_REV19_TxPwrCtrlAvgrNnum_Ntssi_avgr_delay_SHIFT);

	/* Optimize tx pwr control for 4324 /4324X chips by Temp/Vbat sense sampling during Tx */
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNum_Vbat,
		NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_MASK,
		6 << NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_intg_log2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNum_Vbat,
		NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_delay_MASK,
		10 << NPHY_REV19_TxPwrCtrlNum_Vbat_Nvbat_delay_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNum_temp,
		NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_intg_log2_MASK,
		6 << NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_intg_log2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNum_temp,
		NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_delay_MASK,
		10 << NPHY_REV19_TxPwrCtrlNum_temp_Ntemp_delay_SHIFT);

	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
		NPHY_TxPwrCtrlNewFeatureEnables_bbShftEn_MASK,
		1 << NPHY_TxPwrCtrlNewFeatureEnables_bbShftEn_SHIFT);

	phy_utils_mod_phyreg(pi, NPHY_REV19_bbShiftCtrl,
		NPHY_REV19_bbShiftCtrl_bbshift_mode_core0_MASK,
		1 << NPHY_REV19_bbShiftCtrl_bbshift_mode_core0_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_REV19_bbShiftCtrl,
		NPHY_REV19_bbShiftCtrl_bbshift_mode_core1_MASK,
		1 << NPHY_REV19_bbShiftCtrl_bbshift_mode_core1_SHIFT);

	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlDamping,
		NPHY_TxPwrCtrlDamping_DeltaPwrDamp_MASK,
		16 << NPHY_TxPwrCtrlDamping_DeltaPwrDamp_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlDamping,
		NPHY_TxPwrCtrlDamping_DeltaPwrLimit_MASK,
		8 << NPHY_TxPwrCtrlDamping_DeltaPwrLimit_SHIFT);
	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* SWWLAN-27483 */
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNnum,
			NPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK,
			2 << NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT);
	} else {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNnum,
			NPHY_TxPwrCtrlNnum_Npt_intg_log2_MASK,
			3 << NPHY_TxPwrCtrlNnum_Npt_intg_log2_SHIFT);
	}
	/*
	 * The TSSI detector is calibrated on OFDM waveforms. When measuring CCK, a constant
	 * measurement error is made that needs to be compensated with a predefined offset.
	 */
	if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			/* CCK power offset 0.625 dB for 2G CCK */
			/* For 2GHz OFDM 40 offset 0.5dB */
			PHY_REG_MOD3(pi, NPHY, TxPwrCtrlcckPwrOffset,
				cckPwrOffsetEn, cckPwrOffset, bw40PwrOffsetEn, 0x1, 0x5, 0x1);
			PHY_REG_MOD(pi, NPHY, TxPwrCtrlNewFeatureEnables, bw40PwrOffset, 0x4);
		} else {
			/* 40MHz offset 0.5dB */
			PHY_REG_MOD(pi, NPHY, TxPwrCtrlNewFeatureEnables, bw40PwrOffset, 0x4);
			PHY_REG_MOD2(pi, NPHY, TxPwrCtrlcckPwrOffset,
				bw40PwrOffsetEn, cckPwrOffsetEn, 0x1, 0x0);
		}
	} else if (CHIPID_4324X_IPA_FAMILY(pi)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			/* CCK power offset 0.625 dB for 2G CCK */
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
			NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_MASK,
			0x1 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
			NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_MASK,
			0x5 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_SHIFT);  /* 0.625dB */
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
			NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_MASK,
			0x0 << NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT);
		} else {
			/* 40MHz offset 0.5dB */
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
			NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_MASK,
			4 << NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
			NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_MASK,
			0x1 << NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
			NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_MASK,
			0x0 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT);
		}
	} else if (CHIPID_4324X_EPA_FAMILY(pi)) {
		/* 4324b1, 4324b3 , 4324b5 */
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
				NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_MASK,
				0x1 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT);
			/* If cck offset power mentioned in NVRAM take it from NVRAM */
			if (pi->sromi->bphy_sm_fix_opt == 1) {
				cckOffset = (pi->sromi->cck_pwr_offset -
					(pi->sromi->cckPwrIdxCorr << 2));
			} else {
				cckOffset = pi->sromi->cck_pwr_offset;
			}
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
				NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_MASK,
				cckOffset << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffset_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
				NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_MASK,
				0x0 << NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT);
		} else {
			/* 5G */
			/* If 40 MHz offset power mentioned in NVRAM take it from NVRAM */
			bw40Offset = (pi->sromi->bw40_5g_pwr_offset);
			/* 40MHz offset */
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
				NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_MASK,
				bw40Offset << NPHY_TxPwrCtrlNewFeatureEnables_bw40PwrOffset_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
				NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_MASK,
				0x1 << NPHY_TxPwrCtrlcckPwrOffset_bw40PwrOffsetEn_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlcckPwrOffset,
				NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_MASK,
				0x0 << NPHY_TxPwrCtrlcckPwrOffset_cckPwrOffsetEn_SHIFT);
		}
	}

	/* Now loading only for 1 power range only
	 * 4324 TBD other power range
	 */
	for (kk = 0; kk < 4; kk++) {
		phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
		NPHY_TxPwrCtrlNewFeatureEnables_estPwrDupMem_MASK,
		kk << NPHY_TxPwrCtrlNewFeatureEnables_estPwrDupMem_SHIFT);

		for (ctr = (kk << 6); ctr < ((kk << 6) + est_pwr_tbl_len); ctr++) {

			idx2tbl = ctr % 64;
			tssi = 2 * (ctr - 128);

			if (pi->sromi->offset_targetpwr) {
				/* core 0 */
				pwr_est = wlc_phy_tssi2qtrdbm_neg_nphy(
					tssi, a1[0], b0[0], b1[0], 8);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);
				/* core 1 */
				pwr_est = wlc_phy_tssi2qtrdbm_neg_nphy(
					tssi, a1[1], b0[1], b1[1], 8);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);

			} else {
				/* core 0 */
				/* S6.3 format output */
				pwr_est = wlc_phy_tssi2qtrdbm_nphy(
					tssi, a1[0], b0[0], b1[0], 8);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
					(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);
				/* core 1 */
				/* S6.3 format output */
				pwr_est = wlc_phy_tssi2qtrdbm_nphy(
					tssi, a1[1], b0[1], b1[1], 8);
				wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
					(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);
			}

#ifdef TWO_PWR_RANGE
			/* NEW 2nd estpwr Tbl */
			/* core 0 */
			pwr_est = wlc_phy_tssi2qtrdbm_nphy(
				tssi, a1lo[0], b0lo[0], b1lo[0], 8);
			phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
				NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_MASK,
				1 << NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_SHIFT);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE1TXPWRCTL, 1,
				(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);
			phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
				NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_MASK,
				0 << NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_SHIFT);
			/* core 1 */
			pwr_est = wlc_phy_tssi2qtrdbm_nphy(
				tssi, a1lo[1], b0lo[1], b1lo[1], 8);
			phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
				NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_MASK,
				1 << NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_SHIFT);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_CORE2TXPWRCTL, 1,
				(idx2tbl + est_pwr_tbl_start_ind), 16, &pwr_est);
			phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
				NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_MASK,
				0 << NPHY_REV19_TxPwrCtrlNew1FeatureEnables_estPwrSwitchLut_SHIFT);
#endif // endif
		}
	}

#ifndef TWO_PWR_RANGE
	phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlIdleTssi_stg1_0,
		(uint16)(phy_utils_read_phyreg(pi, NPHY_TxPwrCtrlIdleTssi0)));
	phy_utils_write_phyreg(pi, NPHY_TxPwrCtrlIdleTssi_stg1_1,
		(uint16)(phy_utils_read_phyreg(pi, NPHY_TxPwrCtrlIdleTssi1)));
#endif // endif
}

/**
 * Tx Power Control FSM Setup the table values 4324. FIXME4324 : To set up gain table mode 1 or 0?
 * default args to pass : tx_pwr_ctrl_scheme = 0; gn_tbl_mode = 1; vbat_fsm_dis = 1
 */
static void
wlc_phy_lcnxn_rev3_setup_pwr_ctrl_mux_tables_nphy(phy_info_t *pi, uint8 tx_pwr_ctrl_scheme,
	uint8 gn_tbl_mode, uint8 vbat_fsm_dis)
{
	/* ----------------------------------------------
	 * if max_target_pwr among all rates is M	*
	 * minpwr = (2M - pwr_range_upper_limit) << 2	*
	 * maxpwr = (2M - pwr_range_lower_limit) << 2	*
	 * ----------------------------------------------
	 */

	uint16 minpwr = 92;  /* (2*16.5 - 10) * 4 */
	uint16 maxpwr = 120; /* (2*16.5 - 03) * 4 */
	uint8 auxpga_gain = 0;
	uint16 auxpga_vmid = 0;

	/* gn_tbl_mode = 0 for 0.25 dB steps; 1 for 0.5 dB steps */
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlNewFeatureEnables,
		NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_MASK,
		gn_tbl_mode << NPHY_TxPwrCtrlNewFeatureEnables_txGainTable_mode_SHIFT);

	/*  Set 2 for 2 power range */
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
		NPHY_REV19_TxPwrCtrlNew1FeatureEnables_txPwrCtrlScheme_MASK,
		tx_pwr_ctrl_scheme <<
		NPHY_REV19_TxPwrCtrlNew1FeatureEnables_txPwrCtrlScheme_SHIFT);
	/* Disable the V-BAT tempsense FSM */
	phy_utils_mod_phyreg(pi, NPHY_REV19_TxPwrCtrlNew1FeatureEnables,
		NPHY_REV19_TxPwrCtrlNew1FeatureEnables_vbat_tempsense_disable_MASK,
		vbat_fsm_dis <<
		NPHY_REV19_TxPwrCtrlNew1FeatureEnables_vbat_tempsense_disable_SHIFT);
	if (PHY_IPA(pi)) {
		/* PAD output or something else (PA). Need to make sure this is the MUX */
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK,
			0x0);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK,
			0x0);
		/* PA output attenuated or not -> Value is useless if tssiSelVal is 1 */
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK,
			0x1);
#ifdef TWO_PWR_RANGE
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK,
			0x0);
#else
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK,
			0x1);
#endif // endif
	} else {
		/* PAD output or something else (PA). Need to make sure this is the MUX */
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK,
			0x1);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK,
			0x1);
		/* PA output attenuated or not -> Value is useless if tssiSelVal is 1 */
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK,
			0x1);
		/* In case of iBoard 4324-B1/B3 do not use attenuator  in path */
		if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
			(pi->sh->boardtype == 0x0670)) {
			wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
				NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK,
				0x0);
		}
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK,
			0x1);
	}
	/* amuxSelPort */
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK,
		0x2);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK,
		0x3);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK,
		0x1);
	/* pa_ctrl_tssi : To be tuned */
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK,
		0x1);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK,
		0x1);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK,
		0x1);
	/* Tempsense Tempcomp: Not used curently */
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK,
		0x0);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK,
		0x1);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK,
		0x0);
	wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3,
		NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK,
		0x1);
	/* Aux PGA settings for Vmid and Gain: To be tuned */
	if (PHY_IPA(pi)) {
		if (CHSPEC_IS2G(pi->radio_chanspec)) {
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val0,
			0xad);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val1,
			0xad);
#ifdef TWO_PWR_RANGE
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val2,
			0x7e);
#else
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val2,
			0xad);
#endif // endif
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val3,
			0xad);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val4,
			0x9d);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val0,
			0x0);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val1,
			0x0);
#ifdef TWO_PWR_RANGE
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val2,
			0x3);
#else
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val2,
			0x0);
#endif // endif
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val3,
			0x0);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val4,
			0x3);
		} else {
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val0,
			0x7b);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val1,
			0x7b);
#ifdef TWO_PWR_RANGE
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val2,
			0x8f);
#else
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val2,
			0x7b);
#endif // endif
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val3,
			0x7b);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val4,
			0x9d);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val0,
			0x2);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val1,
			0x2);
#ifdef TWO_PWR_RANGE
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val2,
			0x2);
#else
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val2,
			0x2);
#endif // endif
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val3,
			0x2);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val4,
			0x3);
		}
	} else {
		auxpga_gain = (CHSPEC_IS2G(pi->radio_chanspec))? (uint8)(pi->sromi->TssiAuxgain2g)
				: (uint8)(pi->sromi->TssiAuxgain5g);
		auxpga_vmid = (CHSPEC_IS2G(pi->radio_chanspec))? (uint16)(pi->sromi->TssiVmid2g)
				: (uint16)(pi->sromi->TssiVmid5g);
		auxpga_vmid = (auxpga_vmid & 0x3FF);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val0,
			auxpga_vmid);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val1,
			0x9c);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val2,
			0x9c);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val3,
			0x95);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_vmid_val4,
			0x9d);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val0,
			auxpga_gain);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val1,
			0x0);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val2,
			0x0);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val3,
			0x2);
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, 3, NPHY_field_afe_aux_pga_gain_val4,
			0x3);
	}

	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlPwrRange2_core0,
		NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK,
		(minpwr) << NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlPwrRange2_core0,
		NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK,
		(maxpwr) << NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlPwrRange2_core1,
		NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_MASK,
		(minpwr) << NPHY_TxPwrCtrlPwrRange2_pwrMin_range2_SHIFT);
	phy_utils_mod_phyreg(pi, NPHY_TxPwrCtrlPwrRange2_core1,
		NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_MASK,
		(maxpwr) << NPHY_TxPwrCtrlPwrRange2_pwrMax_range2_SHIFT);
}

/** defaults args to pass : cores = 0 */
static void
wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(phy_info_t *pi, uint8 cores, uint16 field, uint16 value)
{
	uint8 core = cores;

	uint16 en_addr_0 = 0xffff;
	uint16 en_addr_1 = 0xffff;
	uint16 en_addr_2 = 0xffff;
	uint16 en_addr_3 = 0xffff;
	uint16 en_addr_4 = 0xffff;
	uint16 en_addr_5 = 0xffff;
	uint16 en_addr_6 = 0xffff;

	if (core == 3) {
		core = 1;
		wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy(pi, core, field, value);
		core = 0;
	}

	en_addr_0 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl0_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl0_core1;
	en_addr_1 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl1_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl1_core1;
	en_addr_2 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl2_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl2_core1;
	en_addr_3 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl3_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl3_core1;
	en_addr_4 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl4_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl4_core1;
	en_addr_5 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl5_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl5_core1;
	en_addr_6 = (core == 0) ? NPHY_REV19_TxPwrCtrlRfCtrl6_core0 :
		NPHY_REV19_TxPwrCtrlRfCtrl6_core1;

	switch (field) {
		case NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_tssiRangeVal1_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_tssiSelVal1_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal1_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK:
			phy_utils_mod_phyreg(pi, en_addr_0,
			NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl0_amuxSelPortVal2_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal1_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_paCtrlTssiVal2_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_tempsenseSwapVal1_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal0_SHIFT);
		break;
		case NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK:
			phy_utils_mod_phyreg(pi, en_addr_1,
			NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl1_tempCompSwapVal1_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_vmid_val0:
			phy_utils_mod_phyreg(pi, en_addr_2,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_vmid_val1:
			phy_utils_mod_phyreg(pi, en_addr_3,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_vmid_val2:
			phy_utils_mod_phyreg(pi, en_addr_4,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_vmid_val3:
			phy_utils_mod_phyreg(pi, en_addr_5,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_vmid_val4:
			phy_utils_mod_phyreg(pi, en_addr_6,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelVmidVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_gain_val0:
			phy_utils_mod_phyreg(pi, en_addr_2,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_gain_val1:
			phy_utils_mod_phyreg(pi, en_addr_3,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_gain_val2:
			phy_utils_mod_phyreg(pi, en_addr_4,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_gain_val3:
			phy_utils_mod_phyreg(pi, en_addr_5,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT);
		break;
		case NPHY_field_afe_aux_pga_gain_val4:
			phy_utils_mod_phyreg(pi, en_addr_6,
			NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_MASK,
			value << NPHY_REV19_TxPwrCtrlRfCtrl_afeAuxpgaSelGainVal_SHIFT);
		break;
		default:
			PHY_ERROR(("In fn wlc_phy_lcnxn_rev3_pwrctrl_rfctrl_reg_nphy\n"));
			PHY_ERROR(("No such field\n"));
		break;
	} /* End of switch 1 */
}

/** TR switch isolation settings for 4324 */
static void
wlc_phy_adjust_ClipLO_for_triso_20671_rev0(phy_info_t *pi)
{
	int8 triso;
	/* LO Gain (Rfseq Format) */
	triso = (CHSPEC_IS5G(pi->radio_chanspec)) ? pi->fem5g->triso : pi->fem2g->triso;

	if (CHSPEC_IS2G(pi->radio_chanspec)) {
		switch (triso) {
			case 0:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x226)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1202)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 1:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x21a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x21a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1502)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 2:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x08)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x08)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 3:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x18)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1c02)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 4:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x28)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x28)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1f02)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 5:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x128)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x128)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2202)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 6:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x228)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x228)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2502)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			case 7:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x328)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x328)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x2802)
				PHY_REG_LIST_EXECUTE(pi);
				break;
			default:
				PHY_REG_LIST_START
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeA2057, 0x22a)
					PHY_REG_WRITE_ENTRY(NPHY, Core1cliploGainCodeB2057, 0x8)
					PHY_REG_WRITE_ENTRY(NPHY, Core2cliploGainCodeB2057, 0x8)
					PHY_REG_WRITE_ENTRY(NPHY, TRLossValue, 0x1902)
				PHY_REG_LIST_EXECUTE(pi);
				OSL_DELAY(10000);
				break;
		} /* end of switch case */

		/* SW RSSI : Programming average of C0 and C1 offset to TRLossValue which will
		 * ensure the raw rssi values read from mac status bytes show an unbiased error
		 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
			(!CHIPID_4324X_MEDIA_FAMILY(pi))) {
			int16 R_loss_ave, T_loss_ave;
			int16 C0_offset, C1_offset;
			uint16 TRLossValue;

			/* get params from nvram */
			C0_offset = pi->sromi->rssicorrnorm_core0;
			C1_offset = pi->sromi->rssicorrnorm_core1;

			R_loss_ave = (((C0_offset & 0xff) + (C1_offset & 0xff)) >> 1);
			T_loss_ave = (((C0_offset >> 8) + (C1_offset >> 8)) >> 1);

			TRLossValue = (uint16)((T_loss_ave << 8) | R_loss_ave);
			phy_utils_write_phyreg(pi, NPHY_TRLossValue, TRLossValue);
		}
	} else {
		uint8 core;
		uint16 curr_chan = CHSPEC_CHANNEL(pi->radio_chanspec);
		FOREACH_CORE(pi, core) {

			if (!((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
				(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags)
				& BFL_ELNA_GAINDEF) &&
				((BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags)
				& BFL_EXTLNA) ||
				(BOARDFLAGS(GENERIC_PHY_INFO(pi)->boardflags)
				& BFL_EXTLNA_5GHz)))) {
					if (curr_chan <= 64) {
						triso = (core == 0) ?
						pi->sromi->triso5g_l_c0 : pi->sromi->triso5g_l_c1;
					} else if (curr_chan <= 112) {
						triso = (core == 0) ?
						pi->sromi->triso5g_m_c0 : pi->sromi->triso5g_m_c1;
					} else {
						triso = (core == 0) ?
						pi->sromi->triso5g_h_c0 : pi->sromi->triso5g_h_c1;
					}
			}

			switch (triso) {
				case 0:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x204);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1202);
					break;
				case 1:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x214);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1502);
					break;
				case 2:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x206);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1902);
					break;
				case 3:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x216);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1c02);
					break;
				case 4:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x226);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1f02);
					break;
				case 5:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x226);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x18);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2202);
					break;
				case 6:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x226);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x28);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2502);
					break;
				case 7:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x226);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x38);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x2802);
					break;
				default:
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeA2057:
					NPHY_Core2cliploGainCodeA2057, 0x206);
					phy_utils_write_phyreg(pi,
					(core == 0) ? NPHY_Core1cliploGainCodeB2057:
					NPHY_Core2cliploGainCodeB2057, 0x08);
					phy_utils_write_phyreg(pi, NPHY_TRLossValue, 0x1902);
					OSL_DELAY(10000);
					break;
			}
		}

		/* SW RSSI : Programming average of C0 and C1 offset to TRLossValue which will
		 * ensure the raw rssi values read from mac status bytes show an unbiased error
		 */
		if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 4) &&
			(!CHIPID_4324X_MEDIA_FAMILY(pi))) {
			int16 R_loss_ave, T_loss_ave;
			int16 C0_offset, C1_offset;
			uint16 TRLossValue;

			/* get params from nvram */
			if (curr_chan <= 64) {
				C0_offset = pi->sromi->rssicorrnorm_core0_5g1;
				C1_offset = pi->sromi->rssicorrnorm_core1_5g1;
			} else if (curr_chan <= 112) {
				C0_offset = pi->sromi->rssicorrnorm_core0_5g2;
				C1_offset = pi->sromi->rssicorrnorm_core1_5g2;
			} else {
				C0_offset = pi->sromi->rssicorrnorm_core0_5g3;
				C1_offset = pi->sromi->rssicorrnorm_core1_5g3;
			}

			R_loss_ave = (((C0_offset & 0xff) + (C1_offset & 0xff)) >> 1);
			T_loss_ave = (((C0_offset >> 8) + (C1_offset >> 8)) >> 1);

			TRLossValue = (uint16)((T_loss_ave << 8) | R_loss_ave);
			phy_utils_write_phyreg(pi, NPHY_TRLossValue, TRLossValue);
		}
	} /* Band Specific TR isolation SwCtrl */
}

static void
wlc_phy_lcnxn_rev3_adc_init_nphy(phy_info_t *pi, uint8 mode, uint8 cal, uint8 core)
{
	/* Having issues with adc cal. disable it for now */
	if (core == 3) {
		core = 0;
		wlc_phy_lcnxn_rev3_adc_init_nphy(pi, mode, cal, core);
		core = 1;
	}

	phy_utils_mod_radioreg(pi,
	        (core == 0 ? RADIO_20671_ADC_CFG3_CORE0: RADIO_20671_ADC_CFG3_CORE1),
	        0x1 << 13, 0x1 <<13);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		(core == 0 ? NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK:
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK),
		0x1f, (0x1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID7);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_afe_iqadc_reset_MASK,
		1, (0x1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK,
		1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	OSL_DELAY(100);

	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_afe_iqadc_reset_MASK,
		1, (1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK,
		1, (1 << core), 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	if (mode == NPHY_REV19_ADC_MODE_20M) {
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 10, 0x0 << 10);
		phy_utils_write_radioreg(pi, (core == 0 ? RADIO_20671_ADC_BIAS_CORE0:
			RADIO_20671_ADC_BIAS_CORE1), 0x2);
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			(core == 0 ? NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK:
			NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK),
			0, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID7);
	} else if (mode == NPHY_REV19_ADC_MODE_40M) {
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 10, 0x1 << 10);
		phy_utils_write_radioreg(pi, (core == 0 ? RADIO_20671_ADC_BIAS_CORE0:
			RADIO_20671_ADC_BIAS_CORE1), 0x0);
		wlc_phy_rfctrl_override_nphy_rev19(pi,
			(core == 0 ? NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg0_MASK:
			NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_low_pwr_cfg1_MASK),
			0, (1 << core), 0, NPHY_REV19_RFCTRLOVERRIDE_ID7);
	} else {
		PHY_ERROR(("Unknown ADC mode!\n"));
		ASSERT(0);
	}

	if (cal == 1) {

		/* Turn on pll clock */
		phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG1, 0x1 << 14,
			0x1 << 14);

		/* Calibrate ADC */
		/* flash_calrstb_core */
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG3_CORE0:
			RADIO_20671_ADC_CFG3_CORE1), 0x1 << 12, 0x1 << 12);

		/* Ich_calmode */
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 3, 0x1 << 3);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_OVR2: RADIO_20671_OVR18),
			0x1 << 13, 0x1 << 13);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x3 << 6, 0x3 << 6);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 1, 0x1 << 1);

		/* Qch_calmode */
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 2, 0x1 << 2);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_OVR2: RADIO_20671_OVR18),
			0x1 << 10, 0x1 << 10);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x3 << 4, 0x3 << 4);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1, 0x1);

		OSL_DELAY(300);

		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x3 << 6, 0x0 << 6);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 1, 0x0 << 1);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x3 << 4, 0x0 << 4);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1, 0x0);

		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_OVR2: RADIO_20671_OVR18),
			0x1 << 13, 0x0 << 13);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_OVR2: RADIO_20671_OVR18),
			0x1 << 10, 0x0 << 10);

		/* Turn off pll clock */
		phy_utils_mod_radioreg(pi, RADIO_20671_XTAL_CFG1, 0x1 << 14,
			0x0 << 14);
		/* turn off Ich_calmode */
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 3, 0x0 << 3);
		/* turn off Qch_calmode */
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 2, 0x0 << 2);

		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK,
			1, (1 << core), 0, NPHY_REV7_RFCTRLOVERRIDE_ID1);

		OSL_DELAY(100);

		wlc_phy_rfctrl_override_nphy_rev19(pi,
			NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK,
			1, (1 << core), 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);

	} else {
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG3_CORE0:
			RADIO_20671_ADC_CFG3_CORE1), 0x1 << 12, 0x0 << 12);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 3, 0x0 << 3);
		phy_utils_mod_radioreg(pi, (core == 0 ? RADIO_20671_ADC_CFG4_CORE0:
			RADIO_20671_ADC_CFG4_CORE1), 0x1 << 2, 0x0 << 2);
	}

	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_afe_iqadc_reset_MASK,
		1, (1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID3);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		NPHY_REV19_RfctrlOverride_sdadc_reset_ovr_MASK,
		1, (1 << core), 1, NPHY_REV7_RFCTRLOVERRIDE_ID1);
	wlc_phy_rfctrl_override_nphy_rev19(pi,
		(core == 0 ? NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode0_MASK:
		NPHY_REV19_Rfctrl_lpCfg_OvrCtrl_sd_adc_pwr_up_mode1_MASK),
		0x1f, (1 << core), 1, NPHY_REV19_RFCTRLOVERRIDE_ID7);
}

/**
 * Improve rx sensitivity by desensitizing subcarriers on which spurs occur. Desentizing is achieved
 * by LLR deweighting.
 */
void
wlc_phy_20671_noise_var_shaping_nphy(phy_info_t *pi)
{
	uint8 ch_nval;
	int tone_id[3];
	uint32 total_noise_var[3] = {0, 0, 0};
	ch_nval = CHSPEC_CHANNEL(pi->radio_chanspec);

	if (CHSPEC_IS20(pi->radio_chanspec)) {
	switch (ch_nval) {
	case 48: {
		tone_id[0] = -12;
		tone_id[1] = -13;
		total_noise_var[0] = 0x021c020c;
		total_noise_var[1] = 0x026c020c;
		wlc_phy_adjust_base_noisevar_nphy(pi, 2, tone_id, total_noise_var);
		break;
		}
	case 161: {
		tone_id[0] = -25;
		tone_id[1] = -26;
		total_noise_var[0] = 0x024c020c;
		total_noise_var[1] = 0x026c020c;
		wlc_phy_adjust_base_noisevar_nphy(pi, 2, tone_id, total_noise_var);
		break;
		}
	default:
		break;
	}
	} else { /* 40Mhz */
	switch (ch_nval) {
	case 151: {
		tone_id[0] = 14;
		tone_id[1] = 15;
		total_noise_var[0] = 0x024c020c;
		total_noise_var[1] = 0x026c020c;
		wlc_phy_adjust_base_noisevar_nphy(pi, 2, tone_id, total_noise_var);
		break;
		}
	case 110: {
		tone_id[0] = -47;
		tone_id[1] = -48;
		total_noise_var[0] = 0x024c020c;
		total_noise_var[1] = 0x024c020c;
		wlc_phy_adjust_base_noisevar_nphy(pi, 2, tone_id, total_noise_var);
		break;
		}
	default:
		break;
	}
	}
}

/* 43242A1 variant of wlc_phy_20671_noise_var_shaping_nphy above
 * TCL: mimophy_20671_lcnxn_media_4324xA1_noise_var_shaping
 */
void
wlc_phy_20671_noise_var_shaping_media(phy_info_t *pi)
{
	int tone_id[3];
	uint32 total_noise_var[3] = {0, 0, 0};
	uint8 n_tones = 0;		/* default for non-spur channels */
	uint8 ch_nval = CHSPEC_CHANNEL(pi->radio_chanspec);

	switch (ch_nval) {
		case 4: {
			n_tones = 2;
			tone_id[0] = 12;
			tone_id[1] = 13;
			total_noise_var[0] = 0x021c021c;
			total_noise_var[1] = 0x026c026c;
			break;
		}
		case 6: {
			n_tones = 2;
			tone_id[0] = -19;
			tone_id[1] = -20;
			total_noise_var[0] = 0x026c026c;
			total_noise_var[1] = 0x021c021c;
			break;
		}
		case 10: {
			n_tones = 2;
			tone_id[0] = 36;
			tone_id[1] = 37;
			total_noise_var[0] = 0x02600260;
			total_noise_var[1] = 0x02600260;
			break;
		}
		case 11: {
			n_tones = 2;
			tone_id[0] = 20;
			tone_id[1] = 21;
			total_noise_var[0] = 0x02600260;
			total_noise_var[1] = 0x02600260;
			break;
		}
		case 12: {
			n_tones = 2;
			tone_id[0] = 4;
			tone_id[1] = 5;
			total_noise_var[0] = 0x02600260;
			total_noise_var[1] = 0x02600260;
			break;
		}
		case 13: {
			n_tones = 2;
			tone_id[0] = -11;
			tone_id[1] = -12;
			total_noise_var[0] = 0x02600260;
			total_noise_var[1] = 0x02600260;
			break;
		}
		case 40: {
			n_tones = 2;
			tone_id[0] = -4;
			tone_id[1] = -5;
			total_noise_var[0] = 0x026c020c;
			total_noise_var[1] = 0x026c020c;
			break;
		}
		case 48: {
			n_tones = 2;
			tone_id[0] = -12;
			tone_id[1] = -13;
			total_noise_var[0] = 0x021c020c;
			total_noise_var[1] = 0x026c020c;
			break;
		}
		case 108: {
			n_tones = 2;
			tone_id[0] = -15;
			tone_id[1] = -16;
			total_noise_var[0] = 0x26c020c;
			total_noise_var[1] = 0x22c020c;
			break;
		}
		case 128: {
			n_tones = 2;
			tone_id[0] = 23;
			tone_id[1] = 24;
			total_noise_var[0] = 0x022c020c;
			total_noise_var[1] = 0x0260020c;
			break;
		}
		case 153: {
			n_tones = 3;
			tone_id[0] = -16;
			tone_id[1] = -17;
			tone_id[2] = -18;
			total_noise_var[0] = 0x026c020c;
			total_noise_var[1] = 0x026c020c;
			total_noise_var[2] = 0x026c020c;
			break;
		}
		case 102: {
			n_tones = 1;
			tone_id[0] = -39;
			total_noise_var[0] = 0x260020c;
			break;
		}
		case 151: {
			n_tones = 3;
			tone_id[0] = 14;
			tone_id[1] = 15;
			tone_id[2] = 16;
			total_noise_var[0] = 0x250020c;
			total_noise_var[1] = 0x250020c;
			total_noise_var[2] = 0x250020c;
			break;
		}
	}
	wlc_phy_adjust_base_noisevar_nphy(pi, n_tones, tone_id, total_noise_var);
}

static void
wlc_phy_lcnxn_rev3_iqloCal_GainCtrl_war_nphy(phy_info_t *pi, uint16 cal_cmd, uint16 nnum,
	uint16 gctl, uint16 gainThresh)
{
	uint8 core_id = (cal_cmd & 0x3000) >> 12;
	uint8 cal_type = (cal_cmd & 0x0f00) >> 8;

	bool done = 0;
	bool first_run = 0;
	bool cross_flag = 0;
	bool prev_cross_flag = 0;

	uint16 tbl_offset, m0m1;
	uint16 envDetGain[NPHY_CORE_NUM];	/* genv0 genv1 */
	uint16 bbmultVal[NPHY_CORE_NUM];	/* m0 m1 */
	uint16 ladder_len, threshold;
	uint16 entry, envDetGain_core, bbmult_core;
	uint16 cal_DFTcmd;
	uint16 dinmax;

	int16 nsteps = 0;
	int16 start_index = 0;
	int16 curr_index = 0;

	/* bbmultVal */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
	bbmultVal[0] = (m0m1 & 0xff00) >> 8;
	bbmultVal[1] = m0m1 & 0x00ff;
	/* envDetGain */
	envDetGain[0] = phy_utils_read_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE0);
	envDetGain[1] = phy_utils_read_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE1);

	start_index = (gctl & 0x1f00) >> 8;
	ladder_len = (gctl & 0xf) << 1;
	nsteps = ladder_len-1;
	threshold = (gainThresh & 0x1ff) << 1;

	if (cal_type == 0) {
		/* I/Q calibration amplitude/gain ladders */
		tbl_offset = 32;
	} else {
		/* LOFT calibration amplitude/gain ladders */
		tbl_offset = 0;
	}

	first_run = 1;
	curr_index = start_index;

	while (!done) {
		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
			(tbl_offset + curr_index), 16, &entry);
		envDetGain_core = entry & 0xff;
		bbmult_core = (entry & 0xff00) >> 8;

		if (core_id == 0) {

			m0m1 = (bbmult_core << 8) | bbmultVal[1];
			/* write to OFDM phy */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
			/* write to CCK phy */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &m0m1);

			phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE0, envDetGain_core);
			phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE1, envDetGain[1]);

		} else {

			m0m1 = (bbmultVal[0] << 8) | bbmult_core;
			/* write to OFDM phy */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
			/* write to CCK phy */
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &m0m1);

			phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE0, envDetGain[0]);
			phy_utils_write_radioreg(pi, RADIO_20671_IQCAL_CFG3_CORE1, envDetGain_core);

		}

		cal_DFTcmd = (cal_cmd & 0x3f00) | 0x4000;

		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdNnum, nnum);
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, gctl);
		phy_utils_mod_phyreg(pi, NPHY_REV19_iqloCalCmdGctl_8,
			NPHY_REV19_iqloCalCmdGctl_8_gctl_threshold_d2_8_MASK,
			gainThresh << NPHY_REV19_iqloCalCmdGctl_8_gctl_threshold_d2_8_SHIFT);
		phy_utils_mod_phyreg(pi, NPHY_iqloCalCmdGctl, NPHY_iqloCalCmdGctl_iqlo_cal_en_MASK,
			1 << NPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT);
		phy_utils_write_phyreg(pi, NPHY_iqloCalCmd, cal_DFTcmd);

		/* mimophy_iqcal_wait, MAX wait time is ~20ms */
		SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) != 0),
		NPHY_SPINWAIT_CAL_TXIQLO);
		ASSERT((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) == 0);

		wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 110, 16, &dinmax);
		cross_flag = (dinmax > threshold) ? 1 : 0;

		if (first_run) {
			if (cross_flag) {
				curr_index += -1;
			} else {
				curr_index += 1;
			}
			first_run = 0;
		} else {
			if (cross_flag && prev_cross_flag) {
				curr_index += -1;
			} else if (cross_flag && !prev_cross_flag) {
				curr_index += -1;
				done = 1;
			} else if (!cross_flag && prev_cross_flag) {
				done = 1;
			} else {
				curr_index += 1;
			}
		}

		prev_cross_flag = cross_flag;

		if (curr_index < 0) {
			curr_index = 0;
			done = 1;
		} else if ((curr_index) > (nsteps)) {
			curr_index = nsteps;
			done = 1;
		}
	}
}

static void
wlc_phy_lcnxn_rev3_tx_locc_rfreg(phy_info_t *pi, uint16 rfreg, uint16 val)
{
	uint16 ip, in;
	ip = 8 + (val / 2);
	in = 8 - ((val + 1) / 2);
	phy_utils_write_radioreg(pi, rfreg, (in << 4) | ip);
}

int16*
wlc_phy_lcnxn_rev3_iqloCalCmd_war_nphy(phy_info_t *pi, uint16 cal_cmd, uint16 nnum, uint16 gctl,
uint16 gainThresh, bool envDetGctl_en)
{
	bool gain_ctrl_en = 0;

	uint8 core_id = (cal_cmd & 0x3000) >> 12;
	uint8 cal_type = (cal_cmd & 0x0f00) >> 8;
	uint8 step_size = (cal_cmd & 0x00f0) >> 4;
	uint8 num_levels = (cal_cmd & 0x000f);
	uint8 other_core_id;
	uint8 coreNum = 0;
	uint8 idx = 0;

	uint16 m0m1, orig_m0m1;
	uint16 bbmultVal[NPHY_CORE_NUM];
	uint16 tbl_idx = 0;
	uint16 cal_DFTcmd;
	uint16 ripple_lo, ripple_hi;

	int16 delta = 0;
	int16 start_coeffs[7];
	int16 iqlo_cal_coeff = 0;
	int16 iqlo_cal_radio_regs[8];
	int16 curr_iq_cal_coeff[2] = {0, 0}; /* curr_coeff_i curr_coeff_q */
	int16 other_core_coeff = 0;
	int16 next_coeff[2] = {0, 0}; /* next_coeff_i next_coeff_q */
	int16 temp_coeff = 0;
	int16 di_dq = 0;
	int16 limit_lo = 0;
	int16 limit_hi = 0;

	uint32 ripple_val = 0;
	uint32 prev_ripple_val = (2 << 24) - 1;
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
	bbmultVal[0] = (m0m1 & 0xff00) >> 8; /* m0 */
	bbmultVal[1] = m0m1 & 0x00ff; /* m1 */
	orig_m0m1 = m0m1;
	if (core_id == 0) {
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_iqcal_gain_bwAddress, 0xe2);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_coarse_iAddress, 0x124);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_coarse_qAddress, 0x125);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_fine_iAddress, 0x122);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_fine_qAddress, 0x123);

		m0m1 = (bbmultVal[0] << 8) | 0x00;
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &m0m1);
	} else {
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_iqcal_gain_bwAddress, 0x20);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_coarse_iAddress, 0x62);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_coarse_qAddress, 0x63);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_fine_iAddress, 0x60);
		phy_utils_write_phyreg(pi, NPHY_REV19_TX_loft_fine_qAddress, 0x61);

		m0m1 = (0x0 << 8) | bbmultVal[1];
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
		wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &m0m1);
	}
	/* program current coeffs from init coeffs */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 7, 64, 16, start_coeffs);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 7, 80, 16, start_coeffs);
	/* Program RF regs expilicitly */

	/* RF_txgm_loft_fine_[i,q]_core[0,1] */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 71, 16, &iqlo_cal_coeff);
	iqlo_cal_radio_regs[0] = (iqlo_cal_coeff & 0xff00) >> 8; /* ei0 */
	iqlo_cal_radio_regs[1] = iqlo_cal_coeff & 0x00ff; /* eq0 */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 72, 16, &iqlo_cal_coeff);
	iqlo_cal_radio_regs[2] = (iqlo_cal_coeff & 0xff00) >> 8; /* ei1 */
	iqlo_cal_radio_regs[3] = iqlo_cal_coeff & 0x00ff; /* eq1 */

	/* RF_txgm_loft_coarse_[i,q]_core[0,1] */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 73, 16, &iqlo_cal_coeff);
	iqlo_cal_radio_regs[4] = (iqlo_cal_coeff & 0xff00) >> 8; /* fi0 */
	iqlo_cal_radio_regs[5] = iqlo_cal_coeff & 0x00ff; /* fq0 */
	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 74, 16, &iqlo_cal_coeff);
	iqlo_cal_radio_regs[6] = (iqlo_cal_coeff & 0xff00) >> 8; /* fi1 */
	iqlo_cal_radio_regs[7] = iqlo_cal_coeff & 0x00ff; /* fq1 */

	FOREACH_CORE(pi, coreNum) {
		/* Fine LOFT compensation */
		wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
			RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
			RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
			iqlo_cal_radio_regs[2*coreNum]);
		wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
			RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
			RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
			iqlo_cal_radio_regs[2*coreNum+1]);

		/* Coarse LOFT compensation */
		wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
			RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
			RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
			iqlo_cal_radio_regs[2*coreNum+4]);
		wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
			RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
			RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
			iqlo_cal_radio_regs[2*coreNum+5]);
	}

	/* based on cal_type, save and restore some registers */
	switch (cal_type) {
		case 0:
			limit_lo = -512;
			limit_hi = 511;
			tbl_idx = 80 + 2*core_id;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, tbl_idx, 16,
				curr_iq_cal_coeff);
		break;
		case 1:
			limit_lo = -3;
			limit_hi = 3;
		break;
		case 2:
			limit_lo = -128;
			limit_hi = 127;
			tbl_idx = 85 + core_id;
			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, tbl_idx, 16,
				&temp_coeff);
			curr_iq_cal_coeff[0] = (temp_coeff & 0xff00) >> 8;
			curr_iq_cal_coeff[1] = temp_coeff & 0x00ff;
		break;
		case 3:
			limit_lo = -15;
			limit_hi = 15;
			/* in case of iq cal this is coefficient a */
			curr_iq_cal_coeff[0] = ((core_id == 0) ? iqlo_cal_radio_regs[0]:
				iqlo_cal_radio_regs[2]);
			/* in case of iq cal this is coefficient b */
			curr_iq_cal_coeff[1] = ((core_id == 0) ? iqlo_cal_radio_regs[1]:
				iqlo_cal_radio_regs[3]);

			other_core_coeff = ((core_id == 0) ?
				((iqlo_cal_radio_regs[2] << 8) + iqlo_cal_radio_regs[3]):
				((iqlo_cal_radio_regs[0] << 8) + iqlo_cal_radio_regs[1]));
		break;
		case 4:
			limit_lo = -15;
			limit_hi = 15;
			tbl_idx = 73 + core_id;
			/* in case of iq cal this is coefficient a */
			curr_iq_cal_coeff[0] = ((core_id == 0) ? iqlo_cal_radio_regs[4]:
				iqlo_cal_radio_regs[6]);
			/* in case of iq cal this is coefficient b */
			curr_iq_cal_coeff[1] = ((core_id == 0) ? iqlo_cal_radio_regs[5]:
				iqlo_cal_radio_regs[7]);

			other_core_coeff = ((core_id == 0) ?
				((iqlo_cal_radio_regs[6] << 8) + iqlo_cal_radio_regs[7]):
				((iqlo_cal_radio_regs[4] << 8) + iqlo_cal_radio_regs[5]));
		break;
	}

	delta = 1 << step_size;

	while ((delta >= 0) && (num_levels > 0)) {

		if (envDetGctl_en)
			gain_ctrl_en = 1;
		else
			gain_ctrl_en = 0; /* assumes envDet gain & bbmult are set outside this fn */

		/* do coeff grid search */
		wlc_phy_iqCalGrid_nphy(pi, curr_iq_cal_coeff[0], curr_iq_cal_coeff[1], delta,
			limit_lo, limit_hi);

		for (idx = 0; idx < (ARRAYSIZE(CoeffGrid) >> 1); idx++) {
			next_coeff[0] = CoeffGrid[2*idx];
			next_coeff[1] = CoeffGrid[2*idx + 1];
			switch (cal_type) {
				case 0:
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2,
						80 + 2*core_id, 16, next_coeff);
				break;
				case 1:
				break;
				case 2:
					/* di_dq */
					temp_coeff = ((next_coeff[0] & 0xff) << 8) +
						(next_coeff[1] & 0xff);
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
						85 + core_id, 16, &temp_coeff);
				break;
				case 3:
					temp_coeff = (next_coeff[0] << 8) + next_coeff[1];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
						71 + core_id, 16, &temp_coeff);
					/* Fine LOFT compensation */
					wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
						RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
						RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
						next_coeff[0]);
					wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
						RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
						RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
						next_coeff[1]);
				break;
				case 4:
					temp_coeff = (next_coeff[0] << 8) + next_coeff[1];
					wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1,
						73 + core_id, 16, &temp_coeff);
					/* Coarse LOFT compensation */
					wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
						RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
						RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
						next_coeff[0]);
					wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
						RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
						RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
						next_coeff[1]);
				break;
			}

			if (gain_ctrl_en == 1) {
				wlc_phy_lcnxn_rev3_iqloCal_GainCtrl_war_nphy(pi, cal_cmd, nnum,
					gctl, gainThresh);
				gain_ctrl_en = 0;
			}

			cal_DFTcmd = (cal_cmd & 0x3f00) | 0x4000;
			phy_utils_write_phyreg(pi, NPHY_iqloCalCmdNnum, nnum);
			phy_utils_write_phyreg(pi, NPHY_iqloCalCmdGctl, gctl);
			phy_utils_mod_phyreg(pi, NPHY_REV19_iqloCalCmdGctl_8, 0x1ff, gainThresh);
			phy_utils_mod_phyreg(pi, NPHY_iqloCalCmdGctl,
			                     NPHY_iqloCalCmdGctl_iqlo_cal_en_MASK,
				1 << NPHY_iqloCalCmdGctl_iqlo_cal_en_SHIFT);
			phy_utils_write_phyreg(pi, NPHY_iqloCalCmd, cal_DFTcmd);

			/* mimophy_iqcal_wait, MAX wait time is ~20ms */
			SPINWAIT(((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) != 0),
			NPHY_SPINWAIT_CAL_TXIQLO);
			ASSERT((phy_utils_read_phyreg(pi, NPHY_iqloCalCmd) & 0xc000) == 0);

			wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 107, 16, &ripple_lo);
			ripple_hi =
			        (phy_utils_read_phyreg(pi, NPHY_REV19_remaining_ripple_dft_val) &
			         0x0f00);
			ripple_val = (uint32)(ripple_hi << 8) + ripple_lo;
			if ((idx == 0) || (ripple_val < prev_ripple_val)) {
				best_iq_cal_coeff[0] = next_coeff[0];
				best_iq_cal_coeff[1] = next_coeff[1];
				prev_ripple_val = ripple_val;
			}

		}
	curr_iq_cal_coeff[0] = best_iq_cal_coeff[0];
	curr_iq_cal_coeff[1] = best_iq_cal_coeff[1];
	delta = delta >> 1;
	num_levels = num_levels - 1;

	}

	/* restore some registers ad copy back to init coefficients */
	switch (cal_type) {
		case 0:
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 80 + 2*core_id,
				16, best_iq_cal_coeff);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 88 + 2*core_id,
				16, best_iq_cal_coeff);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 2, 64 + 2*core_id,
				16, best_iq_cal_coeff);
		break;
		case 1:
		break;
		case 2:
			di_dq = (best_iq_cal_coeff[0] & 0xff) << 8;
			di_dq += (best_iq_cal_coeff[1] & 0xff);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 85 + core_id,
				16, &di_dq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 93 + core_id,
				16, &di_dq);
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 69 + core_id,
				16, &di_dq);
		break;
		case 3:
			tbl_idx = 71 + core_id;
			temp_coeff = (best_iq_cal_coeff[0] << 8) + best_iq_cal_coeff[1];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, tbl_idx, 16,
				&temp_coeff);

			/* Fine LOFT compensation */
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
				best_iq_cal_coeff[0]);
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (coreNum == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
				best_iq_cal_coeff[1]);

			other_core_id = core_id == 0 ? 1: 0;
			tbl_idx = 71 + other_core_id;

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, tbl_idx,
				16, &other_core_coeff);

			/* Fine LOFT compensation */
			temp_coeff = (other_core_coeff & 0xff00) >> 8;
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (other_core_id == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_I_CORE0 :
				RADIO_20671_TXGM_LOFT_FINE_I_CORE1),
				temp_coeff);
			temp_coeff = other_core_coeff & 0x00ff;
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (other_core_id == 0 ?
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_FINE_Q_CORE1),
				temp_coeff);

		break;
		case 4:
			tbl_idx = 73 + core_id;
			temp_coeff = (best_iq_cal_coeff[0] << 8) + best_iq_cal_coeff[1];
			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, tbl_idx, 16,
				&temp_coeff);

			/* Coarse LOFT compensation */
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
				best_iq_cal_coeff[0]);
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (core_id == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
				best_iq_cal_coeff[1]);

			other_core_id = core_id == 0 ? 1: 0;
			tbl_idx = 73 + other_core_id;

			wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, tbl_idx,
				16, &other_core_coeff);

			/* Coarse LOFT compensation */
			temp_coeff = (other_core_coeff & 0xff00) >> 8;
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (other_core_id == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_I_CORE1),
				temp_coeff);
			temp_coeff = other_core_coeff & 0x00ff;
			wlc_phy_lcnxn_rev3_tx_locc_rfreg(pi, (other_core_id == 0 ?
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE0:
				RADIO_20671_TXGM_LOFT_COARSE_Q_CORE1),
				temp_coeff);

		break;
	}

	/* restore bbmult */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &orig_m0m1);
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &orig_m0m1);
	return best_iq_cal_coeff;
}

int16*
wlc_phy_iqCalGrid_nphy(phy_info_t *pi, int16 x, int16 y, int16 delta,
	int16 limit_lo, int16 limit_hi)
{
	int16 x_plus_del = 0;
	int16 y_plus_del = 0;
	int16 x_minus_del = 0;
	int16 y_minus_del = 0;

	x_plus_del  = MIN(MAX((x + delta), limit_lo), limit_hi);
	y_plus_del  = MIN(MAX((y + delta), limit_lo), limit_hi);
	x_minus_del = MIN(MAX((x - delta), limit_lo), limit_hi);
	y_minus_del = MIN(MAX((y - delta), limit_lo), limit_hi);
	CoeffGrid[0] = x;
	CoeffGrid[1] = y;
	CoeffGrid[2] = x_plus_del;
	CoeffGrid[3] = y_plus_del;
	CoeffGrid[4] = x;
	CoeffGrid[5] = y_plus_del;
	CoeffGrid[6] = x_minus_del;
	CoeffGrid[7] = y_plus_del;
	CoeffGrid[8] = x_plus_del;
	CoeffGrid[9] = y;
	CoeffGrid[10] = x_minus_del;
	CoeffGrid[11] = y;
	CoeffGrid[12] = x_plus_del;
	CoeffGrid[13] = y_minus_del;
	CoeffGrid[14] = x;
	CoeffGrid[15] = y_minus_del;
	CoeffGrid[16] = x_minus_del;
	CoeffGrid[17] = y_minus_del;

	return CoeffGrid;
}

#ifdef RXIQCAL_FW_WAR
int
wlc_phy_cal_rxiq_nphy_fw_war(phy_info_t *pi, nphy_txgains_t target_gain,
	uint8 cal_type, bool debug, uint8 core_mask)
{
	int32 temp = 0;
	int32 sin_phi = 0;
	int32 cos_phi = 0;
	int32 core0_a, core0_bplus1, gain_mm_core0;
	int32 core1_a, core1_bplus1, gain_mm_core1;
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	nphy_iq_comp_t rxiq_phase_mm;
	nphy_iq_comp_t rxiq_gain_mm;
	nphy_iq_comp_t new_comp;

	/* override bt priority */
	wlc_btcx_override_enable(pi);

	/* getting the phase mismatch metric */
	pi_nphy->use_20671_coupling = 0;
	if (wlc_phy_cal_rxiq_nphy(pi, target_gain, 0, debug, core_mask) == BCME_OK) {
		wlc_phy_savecal_nphy(pi);
	}

	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &rxiq_phase_mm);
	if (rxiq_phase_mm.a0 > 511)
		rxiq_phase_mm.a0 -= 1024;
	if (rxiq_phase_mm.b0 > 511)
		rxiq_phase_mm.b0 -= 1024;
	if (rxiq_phase_mm.a1 > 511)
		rxiq_phase_mm.a1 -= 1024;
	if (rxiq_phase_mm.b1 > 511)
		rxiq_phase_mm.b1 -= 1024;

	/* getting the gain mismatch metric */
	pi_nphy->use_20671_coupling = 1;
	if (wlc_phy_cal_rxiq_nphy(pi, target_gain, 0, debug, core_mask) == BCME_OK) {
		wlc_phy_savecal_nphy(pi);
	}

	wlc_phy_rx_iq_coeffs_nphy(pi, 0, &rxiq_gain_mm);
	if (rxiq_gain_mm.a0 > 511)
		rxiq_gain_mm.a0 -= 1024;
	if (rxiq_gain_mm.b0 > 511)
		rxiq_gain_mm.b0 -= 1024;
	if (rxiq_gain_mm.a1 > 511)
		rxiq_gain_mm.a1 -= 1024;
	if (rxiq_gain_mm.b1 > 511)
		rxiq_gain_mm.b1 -= 1024;

	PHY_CAL(("phase mm : a0 %d; b0 %d; a1 %d; b1 %d\n",
	rxiq_phase_mm.a0, rxiq_phase_mm.b0, rxiq_phase_mm.a1, rxiq_phase_mm.b1));
	PHY_CAL((" gain mm : a0 %d; b0 %d; a1 %d; b1 %d\n",
	rxiq_gain_mm.a0, rxiq_gain_mm.b0, rxiq_gain_mm.a1, rxiq_gain_mm.b1));

	core0_a = rxiq_phase_mm.a0;
	core0_bplus1 = rxiq_phase_mm.b0 + 1024;

	/* compute sin(phi) & cos(phi) */
	/* where phi = atan(core0_a/core0_bplus1) */
	temp = (((core0_a * core0_a + core0_bplus1 * core0_bplus1) << 10) /
		(core0_bplus1 * core0_bplus1));
	sin_phi = (((core0_a << 18) / core0_bplus1) / (int32)phy_utils_sqrt_int(temp));
	cos_phi = ((1 << 18) / (int32)phy_utils_sqrt_int(temp));

	/* compute gain_mm (alpha) */
	core0_a = rxiq_gain_mm.a0;
	core0_bplus1 = rxiq_gain_mm.b0 + 1024;
	temp = ((core0_a * core0_a) + (core0_bplus1 * core0_bplus1));
	gain_mm_core0 = phy_utils_sqrt_int(temp);
	PHY_CAL(("gain_mm_core0 %d\n", gain_mm_core0));

	/* a0 = alpha*sin(phi) */
	new_comp.a0 = (gain_mm_core0 * sin_phi) >> 13;
	if (new_comp.a0 < -512)
		new_comp.a0 += 1024;
	else if (new_comp.a0 > 511)
		new_comp.a0 -= 1024;
	/* b0 = alpha*cos(phi) */
	new_comp.b0 = ((gain_mm_core0 * cos_phi) >> 13) - 1024;
	if (new_comp.b0 < -512)
		new_comp.b0 += 1024;
	else if (new_comp.b0 > 511)
		new_comp.b0 -= 1024;

	core1_a = rxiq_phase_mm.a1;
	core1_bplus1 = rxiq_phase_mm.b1 + 1024;

	/* compute sin(phi) & cos(phi) */
	/* where phi = atan(core1_a/core1_bplus1) */
	temp = (((core1_a * core1_a + core1_bplus1 * core1_bplus1) << 10) /
		(core1_bplus1 * core1_bplus1));
	sin_phi = (((core1_a << 18) / core1_bplus1) / (int32)phy_utils_sqrt_int(temp));
	cos_phi = ((1 << 18) / (int32)phy_utils_sqrt_int(temp));

	/* compute gain_mm (alpha) */
	core1_a = rxiq_gain_mm.a1;
	core1_bplus1 = rxiq_gain_mm.b1 + 1024;
	temp = ((core1_a * core1_a) + (core1_bplus1 * core1_bplus1));
	/* returns sqrt(temp) */
	gain_mm_core1 = phy_utils_sqrt_int(temp);
	PHY_CAL(("gain_mm_core1 %d\n", gain_mm_core1));

	/* a0 = alpha*sin(phi) */
	new_comp.a1 = (gain_mm_core1 * sin_phi) >> 13;
	if (new_comp.a1 < -512)
		new_comp.a1 += 1024;
	else if (new_comp.a1 > 511)
		new_comp.a1 -= 1024;
	/* b0 = alpha*cos(phi) */
	new_comp.b1 = ((gain_mm_core1 * cos_phi) >> 13) - 1024;
	if (new_comp.b1 < -512)
		new_comp.b1 += 1024;
	else if (new_comp.b1 > 511)
		new_comp.b1 -= 1024;

	/* write back rx_iqcc */
	wlc_phy_rx_iq_coeffs_nphy(pi, 1, &new_comp);
	PHY_CAL(("new comp : a0 %d; b0 %d; a1 %d; b1 %d\n",
		new_comp.a0, new_comp.b0, new_comp.a1, new_comp.b1));

	/* remove override */
	wlc_phy_btcx_override_disable(pi);

	return BCME_OK;
}
#endif /* rxiqcal fw war */

void
wlc_phy_get_bbmult_nphy(phy_info_t *pi, int32* ret_ptr)
{
	uint16 m0m1;

	wlc_phy_table_read_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);

	*ret_ptr = (uint32)m0m1;
}

void
wlc_phy_set_bbmult_nphy(phy_info_t *pi, uint8 m0, uint8 m1)
{
	uint16 m0m1;

	m0m1 = (uint16)(m0 << 8) | m1;

	/* OFDM phy */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 87, 16, &m0m1);
	/* CCK phy */
	wlc_phy_table_write_nphy(pi, NPHY_TBL_ID_IQLOCAL, 1, 95, 16, &m0m1);
}

/** phy_oclscdenable IOVAR fn */
void
wlc_phy_set_oclscd_nphy(phy_info_t *pi)
{
	bool ocl_en = 0;
	bool scd_en = 0;
	uint16 val;

	/* MAC should be suspended before calling this function */
	ASSERT(!(R_REG(pi->sh->osh, &pi->regs->maccontrol) & MCTL_EN_MAC));

	switch (pi->nphy_oclscd) {
	case 0:
		ocl_en = 0;
		scd_en = 0;
		break;
	case 1:
		ocl_en = 1;
		scd_en = 0;
		break;
	case 3:
		ocl_en = 1;
		scd_en = 1;
		break;
	default:
		PHY_ERROR(("Invalid CASE!\n"));
		break;
	}

	/* beDeaf */
	wlc_phy_stay_in_carriersearch_nphy(pi, TRUE);

	phy_utils_mod_phyreg(pi, NPHY_OCLControl1, NPHY_OCLControl1_mode_enable_MASK,
		(ocl_en << NPHY_OCLControl1_mode_enable_SHIFT));
	phy_utils_mod_phyreg(pi, NPHY_OCLControl1, NPHY_OCLControl1_ofdm_scd_shutOff_enable_MASK,
		(scd_en << NPHY_OCLControl1_ofdm_scd_shutOff_enable_SHIFT));

	/* turn on FGC */
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, ON);

	/* resetcca */
	val = phy_utils_read_phyreg(pi, NPHY_BBConfig);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val | BBCFG_RESETCCA);
	OSL_DELAY(1);
	phy_utils_write_phyreg(pi, NPHY_BBConfig, val & (~BBCFG_RESETCCA));

	/* turn off FGC */
	wlapi_bmac_phyclk_fgc(pi->sh->physhim, OFF);

#ifndef WLPHY_OCLSCD_DISABLE
	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if ((pi->nphy_oclscd == 1) || (pi->nphy_oclscd == 3))
			wlc_phy_oclscd_setup_cleanup_nphy(pi, 1);
		else
			wlc_phy_oclscd_setup_cleanup_nphy(pi, 0);
	}
#endif /* Compiling out OCLSCD 4324b1/b3 - use 'oclscd' target to compile in */

	/* returnFromDeaf */
	wlc_phy_stay_in_carriersearch_nphy(pi, FALSE);
}

static void
wlc_phy_do_noisecal_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	phy_noisecal_t *ptrnoisecal;
	ptrnoisecal = &(pi_nphy->nphy_noisecalvars);

	if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 2)) {
		#ifdef NOISE_CAL_LCNXNPHY
		if ((pi->trigger_noisecal) || (pi->capture_periodic_noisestats)) {
			wlc_phy_schedule_init_noise_cal(pi);
			ptrnoisecal->nphy_init_noise_cal_done = TRUE;
			pi->trigger_noisecal = FALSE;
			pi->capture_periodic_noisestats = FALSE;
		}
		#endif
	} else if (NREV_IS(pi->pubpi.phy_rev, LCNXN_BASEREV)) {
		#ifdef NOISE_CAL_LCNXNPHY
		/* Noise cal is not needed for intf., mode 4 during perical */
		if (!(pi->sh->interference_mode == WLAN_AUTO_W_NOISE) &&
			pi->trigger_noisecal) {
			wlc_phy_schedule_init_noise_cal(pi);
			ptrnoisecal->nphy_init_noise_cal_done = TRUE;
		}
		#endif
	} else {
		PHY_ERROR(("NOISE_CAL unsupported!\n"));
	}
}

/* 4324SPFN_END */

#ifdef WL_LPC
#define PWR_SEL_MIN_IDX 24
uint8
wlc_phy_lpc_getminidx_nphy(void)
{
	return PWR_SEL_MIN_IDX;
}

uint8
wlc_phy_lpc_getoffset_nphy(uint8 index)
{
	return index;
}

uint8
wlc_phy_lpc_get_txcpwrval_nphy(uint16 phytxctrlword)
{
	return (phytxctrlword & PHY_TXC_PWR_MASK) >> PHY_TXC_PWR_SHIFT;
}

void
wlc_phy_lpc_setmode_nphy(phy_info_t *pi, bool enable)
{
	/* do nothing; just return */
	/* fn put to maintain modularity across PHYs */
	return;
}

void
wlc_phy_lpc_set_txcpwrval_nphy(uint16 *phytxctrlword, uint8 txcpwrval)
{
	*phytxctrlword = (*phytxctrlword & ~PHY_TXC_PWR_MASK) |
		(txcpwrval << PHY_TXC_PWR_SHIFT);
	return;
}
#endif /* WL_LPC */

#if defined(WLTEST) || defined(DBG_PHY_IOV)
void
wlc_phy_dynamic_ml_set(phy_info_t *pi, int32 ml_type)
{
	switch (ml_type) {
		case 0:
			/* Spatial SQ based dis/RSSI based dis - always ML enabled */
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_MLenable_MASK,
				1 << NPHY_RxControl_MLenable_SHIFT);
			break;
		case 1:
			/* Spatial SQ based dis/RSSI based en */
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
				1 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_MLenable_MASK,
				1 << NPHY_RxControl_MLenable_SHIFT);
			break;
		case 2:
			/* Spatial SQ based en/RSSI based dis */
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
				1 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_MLenable_MASK,
				1 << NPHY_RxControl_MLenable_SHIFT);
			break;
		case 3:
			/* both RSSI & Spatial SQ based on are enabled */
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
				1 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
				1 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_MLenable_MASK,
				1 << NPHY_RxControl_MLenable_SHIFT);
			break;

		case 4:
			/* Spatial SQ based dis/RSSI based dis and ML disabled */
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT);
			phy_utils_mod_phyreg(pi, NPHY_REV19_mlenablectrl,
				NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK,
				0 << NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT);

			phy_utils_mod_phyreg(pi, NPHY_RxControl, NPHY_RxControl_MLenable_MASK,
				0 << NPHY_RxControl_MLenable_SHIFT);
			break;

	}

}

void
wlc_phy_dynamic_ml_get(phy_info_t *pi)
{

	if ((phy_utils_read_phyreg(pi, NPHY_RxControl) &
		NPHY_RxControl_MLenable_MASK) >>
		NPHY_RxControl_MLenable_SHIFT) {

		if ((phy_utils_read_phyreg(pi, NPHY_REV19_mlenablectrl)
			& NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_MASK) >>
			NPHY_REV19_mlenablectrl_RSSI_based_ml_ctrl_en_SHIFT) {
			if ((phy_utils_read_phyreg(pi, NPHY_REV19_mlenablectrl)
				& NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK)
				>> NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT)
				pi->nphy_ml_type = 3;
			else
				pi->nphy_ml_type = 1;
		} else {
			if ((phy_utils_read_phyreg(pi, NPHY_REV19_mlenablectrl)
				& NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_MASK)
				>> NPHY_REV19_mlenablectrl_SpatialSQ_based_ml_ctrl_en_SHIFT)
				pi->nphy_ml_type = 2;
			else
				pi->nphy_ml_type = 0;

		}

	} else {
		pi->nphy_ml_type = 4;
	}

}
#endif // endif

/** SWWLAN-27483 */
void
wlc_phy_txpwr_update_baseidx_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy;
	uint8 core;
	uint16 pwrCtrlStatus;
	uint16 pwrCtrlStatus2;
	pi_nphy = (phy_info_nphy_t *)pi->u.pi_nphy;

	if (pi->nphy_txpwrctrl == PHY_TPC_HW_OFF)
		return;

	if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) {
		FOREACH_CORE(pi, core) {
			pwrCtrlStatus = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
				NPHY_REV19_Core0TxPwrCtrlStatus1:
				NPHY_REV19_Core1TxPwrCtrlStatus1);
			pwrCtrlStatus2 = phy_utils_read_phyreg(pi, (core == PHY_CORE_0) ?
				NPHY_REV19_Core0TxPwrCtrlStatus2:
				NPHY_REV19_Core1TxPwrCtrlStatus2);
			/* Update cached power index */
			if (pwrCtrlStatus & 0x200) {
				pi_nphy->nphy_txpwr_baseidx[core] = (pwrCtrlStatus2 &
				    NPHY_REV19_CoreXTxPwrCtrlStatus2_baseIndex_MASK);
				/* pi_nphy->nphy_txpwr_baseidx[core] =
				 *	wlc_phy_txpwr_idx_cur_get_nphy(pi, core);
				*/
				if (CHSPEC_IS2G(pi->radio_chanspec))
					pi_nphy->init_txpwr_idx_2G[core] =
						pi_nphy->nphy_txpwr_baseidx[core];
				else
					pi_nphy->init_txpwr_idx_5G[core] =
						pi_nphy->nphy_txpwr_baseidx[core];
			}
		}
	}
}

void
BCMATTACHFN(wlc_phy_interference_mode_attach_nphy)(phy_info_t *pi)
{
	if (pi->pubpi.phy_rev == LCNXN_BASEREV) {
		/* For 43228 setting interference mode 4:2G, 1:5G */
		pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
		pi->sh->interference_mode_5G = NON_WLAN;
	} else if (pi->pubpi.phy_rev == LCNXN_BASEREV + 1) {
		pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
		pi->sh->interference_mode_5G = NON_WLAN;
	} else if (pi->pubpi.phy_rev == LCNXN_BASEREV + 2) {
		pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
		pi->sh->interference_mode_5G = NON_WLAN;
	} else if (NREV_GE(pi->pubpi.phy_rev, LCNXN_BASEREV + 3)) {
		if (CHIP_4324_B0(pi) || CHIP_4324_B4(pi)) {
			pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
			pi->sh->interference_mode_5G = NON_WLAN;
		} else if (CHIP_4324_B1(pi) || CHIP_4324_B3(pi) ||
			CHIP_4324_B5(pi)) {
			pi->sh->interference_mode_2G = INTERFERE_NONE;
			pi->sh->interference_mode_5G = NON_WLAN;
		} else if (CHIPID_4324X_MEDIA_FAMILY(pi)) {
			pi->sh->interference_mode_2G = WLAN_AUTO;
			pi->sh->interference_mode_5G = INTERFERE_NONE;
		} else {
			pi->sh->interference_mode_2G = INTERFERE_NONE;
			pi->sh->interference_mode_5G = INTERFERE_NONE;
		}
	} else if (((CHIPID(pi->sh->chip) == BCM4716_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM4748_CHIP_ID)) &&
		(pi->sh->chippkg == BCM4718_PKG_ID)) {
		pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
		pi->sh->interference_mode_5G = NON_WLAN;
	} else if ((CHIPID(pi->sh->chip) == BCM43236_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43235_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43234_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43238_CHIP_ID) ||
		(CHIPID(pi->sh->chip) == BCM43237_CHIP_ID)) {
		/* assign 2G default interference mode for 4323x chips */
		pi->sh->interference_mode_2G = WLAN_AUTO_W_NOISE;
		pi->sh->interference_mode_5G = NON_WLAN;
	} else if (CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) {
		/* Disable interference mode for 43237 chips */
		pi->sh->interference_mode_2G = WLAN_AUTO;
		pi->sh->interference_mode_5G = INTERFERE_NONE;
	} else {
		pi->sh->interference_mode_2G = WLAN_AUTO;
		pi->sh->interference_mode_5G = NON_WLAN;
	}
}

void
wlc_phy_adjust_ed_thres_nphy(phy_info_t *pi, int32 *assert_thresh_dbm, bool set_threshold)
{
	/* Set the EDCRS Assert and De-assert Threshold
	The de-assert threshold is set to 6dB lower then the assert threshold
	Accurate Formula:64*log2(round((10.^((THRESHOLD_dBm +65-30)./10).*50).*(2^9./0.4).^2))
	Simplified Accurate Formula: 64*(THRESHOLD_dBm + 75)/(10*log10(2)) + 832;
	Implemented Approximate Formula: 640000*(THRESHOLD_dBm + 75)/30103 + 832;
	*/
	int32 assert_thres_val, de_assert_thresh_val;

	if (set_threshold == TRUE) {
		assert_thres_val = (640000*(*assert_thresh_dbm + 75) + 25045696)/30103;
		de_assert_thresh_val = (640000*(*assert_thresh_dbm + 69) + 25045696)/30103;

		phy_utils_write_phyreg(pi, NPHY_ed_crs20LAssertThresh0, (uint16)assert_thres_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20LAssertThresh1, (uint16)assert_thres_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20UAssertThresh0, (uint16)assert_thres_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20UAssertThresh1, (uint16)assert_thres_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20LDeassertThresh0,
		                       (uint16)de_assert_thresh_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20LDeassertThresh1,
		                       (uint16)de_assert_thresh_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20UDeassertThresh0,
		                       (uint16)de_assert_thresh_val);
		phy_utils_write_phyreg(pi, NPHY_ed_crs20UDeassertThresh1,
		                       (uint16)de_assert_thresh_val);
	} else {
		assert_thres_val = phy_utils_read_phyreg(pi, NPHY_ed_crs20LAssertThresh0);
		*assert_thresh_dbm = ((((assert_thres_val - 832)*30103)) - 48000000)/640000;
	}
}

static void
wlc_phy_watchdog_nphy(phy_info_t *pi)
{
	phy_info_nphy_t *pi_nphy = pi->u.pi_nphy;
	ASSERT(pi_nphy != NULL);
	BCM_REFERENCE(pi_nphy);

	if (CHIPID_4324X_EPA_FAMILY(pi)) {
		wlc_nphy_update_cond_backoff_boost(pi);
		wlc_nphy_txgainindex_cap_adjust(pi);
	}

#if defined(WFD_PHY_LL)
	/* Be sure there is no cal in progress to enable/disable optimization */
	if (!PHY_PERICAL_MPHASE_PENDING(pi)) {
		if (pi->wfd_ll_enable != pi->wfd_ll_enable_pending) {
			pi->wfd_ll_enable = pi->wfd_ll_enable_pending;
			if (!pi->wfd_ll_enable) {
				/* Force a watchdog CAL when disabling WFD optimization
				 * As PADP CAL has not been executed since a long time
				 * a PADP CAL is executed at the next watchdog timeout
				 */
				pi->cal_info->last_cal_time = 0;
			}
		}
	}
#endif /* WFD_PHY_LL */

	if (!pi->disable_percal) {
		if (!(((CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) || (IS_WFD_PHY_LL_ENABLE(pi))) &&
			DCS_INPROG_PHY(pi))) {

			/* 1) check to see if new cal needs to be activated */
			if ((pi->phy_cal_mode != PHY_PERICAL_DISABLE) &&
				(pi->phy_cal_mode != PHY_PERICAL_MANUAL) &&
				((pi->sh->now - pi->cal_info->last_cal_time) >=
				pi->sh->glacial_timer)) {
					wlc_phy_cal_perical((wlc_phy_t *)pi, PHY_PERICAL_WATCHDOG);

					if ((CHIPID(pi->sh->chip) == BCM43237_CHIP_ID) ||
						IS_WFD_PHY_LL_ENABLE(pi))
						pi->cal_info->last_cal_time = pi->sh->now;
			}

			if (!IS_WFD_PHY_LL_ENABLE(pi)) {
				/* 2) if cal is pending, run it as well
				 * FIXME: move to 0-length timer to finish quickly and
				 * be more accurate
				 */
				wlc_phy_txpwr_papd_cal_nphy(pi);
			}

			/* PR84133: Check VCO-CAL status and refresh if needed
			 * - similar to PR76212 for LPPHY
			 *   FIXME: Pending Radio Verification of the "refresh" bit.
			 *   Upon reliability determination, we can
			 *   consolidate vco-cal from wlc_phy_cal_perical
			 */
			wlc_phy_radio205x_check_vco_cal_nphy(pi);
		}
	}

	/* SWWLAN-27483 */
	if ((CHIP_4324_B1(pi) || CHIP_4324_B3(pi) || CHIP_4324_B5(pi)) &&
		!(SCAN_RM_IN_PROGRESS(pi) || PLT_INPROG_PHY(pi))) {
			wlc_phy_txpwr_update_baseidx_nphy(pi);
	}
}

static void
wlc_phy_set_srom_eu_edthresh_nphy(phy_info_t *pi)
{
	int32 eu_edthresh;

	eu_edthresh = CHSPEC_IS2G(pi->radio_chanspec) ? pi->srom_eu_edthresh2g :
	        pi->srom_eu_edthresh5g;
	/* edthresh = 0 & 0xff(-1) are invalid values */
	if (eu_edthresh < -10)
		wlc_phy_adjust_ed_thres_nphy(pi, &eu_edthresh, TRUE);
}

#endif /* NCONF != 0 */
