# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../PAPILLON_v2023.srcs/sources_1/ip/SYSCLK0" --include "../../../../../PAPILLON_v2023.srcs/sources_1/ip/SYSCLK2" \
"ADC_SiTCP_RAW_TB_func_synth.v" \
"../../../../../PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/new/ADC_INT.v" \
"../../../../../PAPILLON_v2023.srcs/sources_1/imports/sources_1/imports/sources_1/imports/src/ADC_SiTCP_RAW.v" \
"../../../../../PAPILLON_v2023.srcs/sim_1/imports/new/ADC_SiTCP_RAW_TB.v" \

# Do not sort compile order
nosort
