AArch64 WRW+WR+pos+dmb.sys
"Rfe PosRW Wse DMB.SYsWR Fre"
Cycle=Rfe PosRW Wse DMB.SYsWR Fre
Relax=
Safe=Rfe Fre Wse PosRW DMB.SYsWR
Prefetch=
Com=Rf Ws Fr
Orig=Rfe PosRW Wse DMB.SYsWR Fre
{
0:X1=x;
1:X1=x;
2:X1=x;
}
 P0          | P1          | P2          ;
 MOV W0,#1   | LDR W0,[X1] | MOV W0,#3   ;
 STR W0,[X1] | MOV W2,#2   | STR W0,[X1] ;
             | STR W2,[X1] | DMB SY      ;
             |             | LDR W2,[X1] ;
exists (not (x=2 /\ (1:X0=0 /\ (2:X2=1 \/ 2:X2=2 \/ 2:X2=3) \/ 1:X0=1 /\ (2:X2=3 \/ 2:X2=2 \/ 2:X2=1) \/ 1:X0=3 /\ (2:X2=1 \/ 2:X2=2 \/ 2:X2=3)) \/ x=1 /\ (1:X0=0 /\ (2:X2=3 \/ 2:X2=2 \/ 2:X2=1) \/ 1:X0=3 /\ (2:X2=1 \/ 2:X2=2 \/ 2:X2=3)) \/ 2:X2=3 /\ x=3 /\ (1:X0=0 \/ 1:X0=1)))
