// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_compute_ip_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        checksumFifo_V_V_din,
        checksumFifo_V_V_full_n,
        checksumFifo_V_V_write,
        dataStreamBuffer0_V_din,
        dataStreamBuffer0_V_full_n,
        dataStreamBuffer0_V_write,
        dataIn_V_data_V_dout,
        dataIn_V_data_V_empty_n,
        dataIn_V_data_V_read,
        dataIn_V_keep_V_dout,
        dataIn_V_keep_V_empty_n,
        dataIn_V_keep_V_read,
        dataIn_V_last_V_dout,
        dataIn_V_last_V_empty_n,
        dataIn_V_last_V_read
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv2_2 = 2'b10;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv17_0 = 17'b00000000000000000;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv3_1 = 3'b1;
parameter    ap_const_lv4_4 = 4'b100;
parameter    ap_const_lv4_3 = 4'b11;
parameter    ap_const_lv3_2 = 3'b10;
parameter    ap_const_lv2_3 = 2'b11;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv4_E = 4'b1110;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_28 = 32'b101000;
parameter    ap_const_lv32_2F = 32'b101111;
parameter    ap_const_lv32_20 = 32'b100000;
parameter    ap_const_lv32_27 = 32'b100111;
parameter    ap_const_lv32_38 = 32'b111000;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_30 = 32'b110000;
parameter    ap_const_lv32_37 = 32'b110111;
parameter    ap_const_lv32_18 = 32'b11000;
parameter    ap_const_lv32_1F = 32'b11111;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_17 = 32'b10111;
parameter    ap_const_lv17_1FFFF = 17'b11111111111111111;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [15:0] checksumFifo_V_V_din;
input   checksumFifo_V_V_full_n;
output   checksumFifo_V_V_write;
output  [72:0] dataStreamBuffer0_V_din;
input   dataStreamBuffer0_V_full_n;
output   dataStreamBuffer0_V_write;
input  [63:0] dataIn_V_data_V_dout;
input   dataIn_V_data_V_empty_n;
output   dataIn_V_data_V_read;
input  [7:0] dataIn_V_keep_V_dout;
input   dataIn_V_keep_V_empty_n;
output   dataIn_V_keep_V_read;
input  [0:0] dataIn_V_last_V_dout;
input   dataIn_V_last_V_empty_n;
output   dataIn_V_last_V_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg checksumFifo_V_V_write;
reg dataStreamBuffer0_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_20;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
wire    dataIn_V_data_V0_status;
wire   [0:0] tmp_nbreadreq_fu_150_p5;
reg    ap_sig_bdd_50;
reg   [0:0] cics_checksumWritten_load_reg_1412;
reg   [1:0] cics_state_V_load_reg_1416;
reg   [0:0] tmp_reg_1420;
reg    ap_sig_bdd_76;
reg   [0:0] cics_checksumWritten = 1'b1;
reg   [15:0] cics_ip_sums_V_2 = 16'b0000000000000000;
reg   [16:0] cics_ip_sums_V_0 = 17'b00000000000000000;
reg   [15:0] cics_ip_sums_V_3 = 16'b0000000000000000;
reg   [15:0] cics_ip_sums_V_1 = 16'b0000000000000000;
reg   [1:0] cics_state_V = 2'b00;
reg   [2:0] cics_wordCount_V = 3'b000;
reg   [3:0] cics_ipHeaderLen_V = 4'b0000;
wire   [1:0] cics_state_V_load_load_fu_323_p1;
reg   [63:0] tmp_data_V_reg_1424;
reg   [7:0] tmp_keep_V_reg_1441;
reg   [0:0] tmp_last_V_reg_1446;
wire   [2:0] cics_wordCount_V_load_load_fu_369_p1;
reg   [2:0] cics_wordCount_V_load_reg_1451;
wire   [3:0] cics_ipHeaderLen_V_load_load_fu_373_p1;
reg   [3:0] cics_ipHeaderLen_V_load_reg_1455;
wire   [0:0] p_cics_wordCount_V_flag_fu_388_p2;
wire   [0:0] ap_reg_phiprechg_cics_wordCount_V_flag_reg_186pp0_it0;
reg   [0:0] cics_wordCount_V_flag_phi_fu_189_p12;
wire   [2:0] ap_reg_phiprechg_cics_wordCount_V_new_reg_209pp0_it0;
reg   [2:0] cics_wordCount_V_new_phi_fu_212_p12;
reg    dataIn_V_data_V0_update;
wire   [15:0] tmp_55_fu_674_p2;
wire   [15:0] tmp_42_fu_865_p2;
wire   [15:0] tmp_98_fu_1056_p2;
wire   [15:0] tmp_72_fu_1346_p2;
wire   [16:0] p_Val2_s_fu_460_p2;
wire   [16:0] p_2_cast_fu_505_p1;
wire   [16:0] p_cast_fu_549_p1;
wire   [16:0] p_8_cast_fu_630_p1;
wire   [16:0] p_4_cast_fu_775_p1;
wire   [16:0] p_7_cast_fu_966_p1;
wire   [16:0] p_6_cast_fu_1157_p1;
wire   [16:0] p_5_cast_fu_1256_p1;
wire   [15:0] tmp_59_fu_720_p2;
wire   [15:0] tmp_46_fu_911_p2;
wire   [15:0] tmp_102_fu_1102_p2;
wire   [15:0] tmp_76_fu_1392_p2;
wire   [15:0] tmp_23_fu_575_p2;
wire   [15:0] tmp_38_fu_819_p2;
wire   [15:0] tmp_94_fu_1010_p2;
wire   [15:0] tmp_85_fu_1201_p2;
wire   [15:0] tmp_68_fu_1300_p2;
wire   [2:0] p_cics_wordCount_V_new_fu_394_p3;
wire   [3:0] grp_fu_233_p2;
wire   [3:0] tmp_29_fu_378_p1;
wire   [16:0] extLd_fu_432_p1;
wire   [16:0] tmp_9_fu_477_p2;
wire   [0:0] tmp_24_fu_483_p3;
wire   [15:0] tmp_26_fu_495_p1;
wire   [15:0] tmp_25_fu_491_p1;
wire   [15:0] tmp_27_fu_499_p2;
wire   [16:0] extLd1_fu_412_p1;
wire   [16:0] extLd2_fu_424_p1;
wire   [16:0] tmp_2_fu_515_p2;
wire   [0:0] tmp_5_fu_527_p3;
wire   [15:0] tmp_7_fu_539_p1;
wire   [15:0] tmp_6_fu_535_p1;
wire   [15:0] tmp_11_fu_543_p2;
wire   [16:0] tmp_3_fu_521_p2;
wire   [0:0] tmp_15_fu_559_p3;
wire   [15:0] tmp_22_fu_571_p1;
wire   [15:0] tmp_19_fu_567_p1;
wire   [7:0] tmp_47_fu_587_p1;
wire   [7:0] grp_fu_256_p4;
wire   [15:0] p_Result_9_fu_590_p3;
wire   [16:0] tmp_8_fu_598_p1;
wire   [16:0] tmp_s_fu_602_p2;
wire   [0:0] tmp_48_fu_608_p3;
wire   [15:0] tmp_50_fu_620_p1;
wire   [15:0] tmp_49_fu_616_p1;
wire   [15:0] tmp_51_fu_624_p2;
wire   [7:0] grp_fu_274_p4;
wire   [7:0] grp_fu_265_p4;
wire   [15:0] p_Result_9_2_fu_640_p3;
wire   [16:0] tmp_41_2_fu_648_p1;
wire   [16:0] tmp_42_2_fu_652_p2;
wire   [0:0] tmp_52_fu_658_p3;
wire   [15:0] tmp_54_fu_670_p1;
wire   [15:0] tmp_53_fu_666_p1;
wire   [7:0] grp_fu_292_p4;
wire   [7:0] grp_fu_283_p4;
wire   [15:0] p_Result_9_3_fu_686_p3;
wire   [16:0] tmp_41_3_fu_694_p1;
wire   [16:0] tmp_42_3_fu_698_p2;
wire   [0:0] tmp_56_fu_704_p3;
wire   [15:0] tmp_58_fu_716_p1;
wire   [15:0] tmp_57_fu_712_p1;
wire   [7:0] tmp_30_fu_732_p1;
wire   [15:0] p_Result_5_fu_735_p3;
wire   [16:0] tmp_1_fu_743_p1;
wire   [16:0] tmp_4_fu_747_p2;
wire   [0:0] tmp_31_fu_753_p3;
wire   [15:0] tmp_33_fu_765_p1;
wire   [15:0] tmp_32_fu_761_p1;
wire   [15:0] tmp_34_fu_769_p2;
wire   [7:0] grp_fu_310_p4;
wire   [7:0] grp_fu_301_p4;
wire   [15:0] p_Result_5_1_fu_785_p3;
wire   [16:0] tmp_20_1_fu_793_p1;
wire   [16:0] tmp_21_1_fu_797_p2;
wire   [0:0] tmp_35_fu_803_p3;
wire   [15:0] tmp_37_fu_815_p1;
wire   [15:0] tmp_36_fu_811_p1;
wire   [15:0] p_Result_5_2_fu_831_p3;
wire   [16:0] tmp_20_2_fu_839_p1;
wire   [16:0] tmp_21_2_fu_843_p2;
wire   [0:0] tmp_39_fu_849_p3;
wire   [15:0] tmp_41_fu_861_p1;
wire   [15:0] tmp_40_fu_857_p1;
wire   [15:0] p_Result_5_3_fu_877_p3;
wire   [16:0] tmp_20_3_fu_885_p1;
wire   [16:0] tmp_21_3_fu_889_p2;
wire   [0:0] tmp_43_fu_895_p3;
wire   [15:0] tmp_45_fu_907_p1;
wire   [15:0] tmp_44_fu_903_p1;
wire   [7:0] tmp_86_fu_923_p1;
wire   [15:0] p_Result_8_fu_926_p3;
wire   [16:0] tmp_18_fu_934_p1;
wire   [16:0] tmp_20_fu_938_p2;
wire   [0:0] tmp_87_fu_944_p3;
wire   [15:0] tmp_89_fu_956_p1;
wire   [15:0] tmp_88_fu_952_p1;
wire   [15:0] tmp_90_fu_960_p2;
wire   [15:0] p_Result_17_1_fu_976_p3;
wire   [16:0] tmp_36_1_fu_984_p1;
wire   [16:0] tmp_37_1_fu_988_p2;
wire   [0:0] tmp_91_fu_994_p3;
wire   [15:0] tmp_93_fu_1006_p1;
wire   [15:0] tmp_92_fu_1002_p1;
wire   [15:0] p_Result_17_2_fu_1022_p3;
wire   [16:0] tmp_36_2_fu_1030_p1;
wire   [16:0] tmp_37_2_fu_1034_p2;
wire   [0:0] tmp_95_fu_1040_p3;
wire   [15:0] tmp_97_fu_1052_p1;
wire   [15:0] tmp_96_fu_1048_p1;
wire   [15:0] p_Result_17_3_fu_1068_p3;
wire   [16:0] tmp_36_3_fu_1076_p1;
wire   [16:0] tmp_37_3_fu_1080_p2;
wire   [0:0] tmp_99_fu_1086_p3;
wire   [15:0] tmp_101_fu_1098_p1;
wire   [15:0] tmp_100_fu_1094_p1;
wire   [7:0] tmp_77_fu_1114_p1;
wire   [15:0] p_Result_3_fu_1117_p3;
wire   [16:0] tmp_16_fu_1125_p1;
wire   [16:0] tmp_17_fu_1129_p2;
wire   [0:0] tmp_78_fu_1135_p3;
wire   [15:0] tmp_80_fu_1147_p1;
wire   [15:0] tmp_79_fu_1143_p1;
wire   [15:0] tmp_81_fu_1151_p2;
wire   [15:0] p_Result_13_1_fu_1167_p3;
wire   [16:0] tmp_32_1_fu_1175_p1;
wire   [16:0] tmp_33_1_fu_1179_p2;
wire   [0:0] tmp_82_fu_1185_p3;
wire   [15:0] tmp_84_fu_1197_p1;
wire   [15:0] tmp_83_fu_1193_p1;
wire   [7:0] tmp_60_fu_1213_p1;
wire   [15:0] p_Result_7_fu_1216_p3;
wire   [16:0] tmp_12_fu_1224_p1;
wire   [16:0] tmp_13_fu_1228_p2;
wire   [0:0] tmp_61_fu_1234_p3;
wire   [15:0] tmp_63_fu_1246_p1;
wire   [15:0] tmp_62_fu_1242_p1;
wire   [15:0] tmp_64_fu_1250_p2;
wire   [15:0] p_Result_21_1_fu_1266_p3;
wire   [16:0] tmp_28_1_fu_1274_p1;
wire   [16:0] tmp_29_1_fu_1278_p2;
wire   [0:0] tmp_65_fu_1284_p3;
wire   [15:0] tmp_67_fu_1296_p1;
wire   [15:0] tmp_66_fu_1292_p1;
wire   [15:0] p_Result_21_2_fu_1312_p3;
wire   [16:0] tmp_28_2_fu_1320_p1;
wire   [16:0] tmp_29_2_fu_1324_p2;
wire   [0:0] tmp_69_fu_1330_p3;
wire   [15:0] tmp_71_fu_1342_p1;
wire   [15:0] tmp_70_fu_1338_p1;
wire   [15:0] p_Result_21_3_fu_1358_p3;
wire   [16:0] tmp_28_3_fu_1366_p1;
wire   [16:0] tmp_29_3_fu_1370_p2;
wire   [0:0] tmp_73_fu_1376_p3;
wire   [15:0] tmp_75_fu_1388_p1;
wire   [15:0] tmp_74_fu_1384_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_203;
reg    ap_sig_bdd_63;
reg    ap_sig_bdd_237;
reg    ap_sig_bdd_241;
reg    ap_sig_bdd_207;
reg    ap_sig_bdd_211;
reg    ap_sig_bdd_219;
reg    ap_sig_bdd_247;
reg    ap_sig_bdd_229;
reg    ap_sig_bdd_190;
reg    ap_sig_bdd_920;
reg    ap_sig_bdd_282;




/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_3)))) begin
        cics_checksumWritten <= ap_const_lv1_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_state_V_load_load_fu_323_p1 == ap_const_lv2_3))) begin
        cics_checksumWritten <= ap_const_lv1_1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_3)))) begin
        cics_ipHeaderLen_V <= ap_const_lv4_0;
    end else if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1))) begin
        cics_ipHeaderLen_V <= tmp_29_fu_378_p1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & ~(cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_373_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & (cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1)))) begin
        cics_ipHeaderLen_V <= grp_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_190) begin
        if (ap_sig_bdd_229) begin
            cics_ip_sums_V_0 <= p_5_cast_fu_1256_p1;
        end else if (ap_sig_bdd_247) begin
            cics_ip_sums_V_0 <= p_6_cast_fu_1157_p1;
        end else if (ap_sig_bdd_219) begin
            cics_ip_sums_V_0 <= p_7_cast_fu_966_p1;
        end else if (ap_sig_bdd_211) begin
            cics_ip_sums_V_0 <= p_4_cast_fu_775_p1;
        end else if (ap_sig_bdd_207) begin
            cics_ip_sums_V_0 <= p_8_cast_fu_630_p1;
        end else if (ap_sig_bdd_241) begin
            cics_ip_sums_V_0 <= p_cast_fu_549_p1;
        end else if (ap_sig_bdd_237) begin
            cics_ip_sums_V_0 <= p_2_cast_fu_505_p1;
        end else if (ap_sig_bdd_63) begin
            cics_ip_sums_V_0 <= p_Val2_s_fu_460_p2;
        end else if (ap_sig_bdd_203) begin
            cics_ip_sums_V_0 <= ap_const_lv17_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_190) begin
        if (ap_sig_bdd_229) begin
            cics_ip_sums_V_1 <= tmp_68_fu_1300_p2;
        end else if (ap_sig_bdd_247) begin
            cics_ip_sums_V_1 <= tmp_85_fu_1201_p2;
        end else if (ap_sig_bdd_219) begin
            cics_ip_sums_V_1 <= tmp_94_fu_1010_p2;
        end else if (ap_sig_bdd_211) begin
            cics_ip_sums_V_1 <= tmp_38_fu_819_p2;
        end else if (ap_sig_bdd_241) begin
            cics_ip_sums_V_1 <= tmp_23_fu_575_p2;
        end else if (ap_sig_bdd_203) begin
            cics_ip_sums_V_1 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_190) begin
        if (ap_sig_bdd_229) begin
            cics_ip_sums_V_2 <= tmp_72_fu_1346_p2;
        end else if (ap_sig_bdd_219) begin
            cics_ip_sums_V_2 <= tmp_98_fu_1056_p2;
        end else if (ap_sig_bdd_211) begin
            cics_ip_sums_V_2 <= tmp_42_fu_865_p2;
        end else if (ap_sig_bdd_207) begin
            cics_ip_sums_V_2 <= tmp_55_fu_674_p2;
        end else if (ap_sig_bdd_203) begin
            cics_ip_sums_V_2 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_190) begin
        if (ap_sig_bdd_229) begin
            cics_ip_sums_V_3 <= tmp_76_fu_1392_p2;
        end else if (ap_sig_bdd_219) begin
            cics_ip_sums_V_3 <= tmp_102_fu_1102_p2;
        end else if (ap_sig_bdd_211) begin
            cics_ip_sums_V_3 <= tmp_46_fu_911_p2;
        end else if (ap_sig_bdd_207) begin
            cics_ip_sums_V_3 <= tmp_59_fu_720_p2;
        end else if (ap_sig_bdd_203) begin
            cics_ip_sums_V_3 <= ap_const_lv16_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_920) begin
        if ((ap_const_lv2_0 == cics_state_V_load_load_fu_323_p1)) begin
            cics_state_V <= ap_const_lv2_1;
        end else if ((cics_state_V_load_load_fu_323_p1 == ap_const_lv2_1)) begin
            cics_state_V <= ap_const_lv2_2;
        end else if ((ap_const_lv2_2 == cics_state_V_load_load_fu_323_p1)) begin
            cics_state_V <= ap_const_lv2_3;
        end else if ((cics_state_V_load_load_fu_323_p1 == ap_const_lv2_3)) begin
            cics_state_V <= ap_const_lv2_0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_checksumWritten_load_reg_1412 <= cics_checksumWritten;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_ipHeaderLen_V_load_reg_1455 <= cics_ipHeaderLen_V;
        cics_wordCount_V_load_reg_1451 <= cics_wordCount_V;
        tmp_data_V_reg_1424 <= dataIn_V_data_V_dout;
        tmp_keep_V_reg_1441 <= dataIn_V_keep_V_dout;
        tmp_last_V_reg_1446 <= dataIn_V_last_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        cics_state_V_load_reg_1416 <= cics_state_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))) & ~(ap_const_lv1_0 == p_cics_wordCount_V_flag_fu_388_p2))) begin
        cics_wordCount_V <= p_cics_wordCount_V_new_fu_394_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        tmp_reg_1420 <= tmp_nbreadreq_fu_150_p5;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)))))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_20)
begin
    if (ap_sig_bdd_20) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// checksumFifo_V_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_2) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        checksumFifo_V_V_write = ap_const_logic_1;
    end else begin
        checksumFifo_V_V_write = ap_const_logic_0;
    end
end

/// cics_wordCount_V_flag_phi_fu_189_p12 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_150_p5 or cics_checksumWritten or cics_wordCount_V_load_load_fu_369_p1 or cics_ipHeaderLen_V_load_load_fu_373_p1 or ap_reg_phiprechg_cics_wordCount_V_flag_reg_186pp0_it0)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & (cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & (ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1)))) begin
        cics_wordCount_V_flag_phi_fu_189_p12 = ap_const_lv1_1;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & ~(cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_373_p1)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_4)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (cics_ipHeaderLen_V_load_load_fu_373_p1 == ap_const_lv4_3)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~(cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1) & (ap_const_lv4_0 == cics_ipHeaderLen_V_load_load_fu_373_p1)))) begin
        cics_wordCount_V_flag_phi_fu_189_p12 = ap_const_lv1_0;
    end else begin
        cics_wordCount_V_flag_phi_fu_189_p12 = ap_reg_phiprechg_cics_wordCount_V_flag_reg_186pp0_it0;
    end
end

/// cics_wordCount_V_new_phi_fu_212_p12 assign process. ///
always @ (cics_wordCount_V_load_load_fu_369_p1 or ap_reg_phiprechg_cics_wordCount_V_new_reg_209pp0_it0 or ap_sig_bdd_282)
begin
    if (ap_sig_bdd_282) begin
        if ((ap_const_lv3_0 == cics_wordCount_V_load_load_fu_369_p1)) begin
            cics_wordCount_V_new_phi_fu_212_p12 = ap_const_lv3_1;
        end else if ((cics_wordCount_V_load_load_fu_369_p1 == ap_const_lv3_1)) begin
            cics_wordCount_V_new_phi_fu_212_p12 = ap_const_lv3_2;
        end else begin
            cics_wordCount_V_new_phi_fu_212_p12 = ap_reg_phiprechg_cics_wordCount_V_new_reg_209pp0_it0;
        end
    end else begin
        cics_wordCount_V_new_phi_fu_212_p12 = ap_reg_phiprechg_cics_wordCount_V_new_reg_209pp0_it0;
    end
end

/// dataIn_V_data_V0_update assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or tmp_nbreadreq_fu_150_p5 or ap_sig_bdd_50 or ap_sig_bdd_76 or cics_checksumWritten)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataIn_V_data_V0_update = ap_const_logic_1;
    end else begin
        dataIn_V_data_V0_update = ap_const_logic_0;
    end
end

/// dataStreamBuffer0_V_write assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or ap_sig_bdd_76)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))))) begin
        dataStreamBuffer0_V_write = ap_const_logic_1;
    end else begin
        dataStreamBuffer0_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76 or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_cics_wordCount_V_flag_reg_186pp0_it0 = 'bx;
assign ap_reg_phiprechg_cics_wordCount_V_new_reg_209pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_190 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76)
begin
    ap_sig_bdd_190 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end

/// ap_sig_bdd_20 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_20 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_203 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416)
begin
    ap_sig_bdd_203 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_3));
end

/// ap_sig_bdd_207 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or cics_wordCount_V_load_reg_1451)
begin
    ap_sig_bdd_207 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & (cics_wordCount_V_load_reg_1451 == ap_const_lv3_1));
end

/// ap_sig_bdd_211 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or cics_wordCount_V_load_reg_1451)
begin
    ap_sig_bdd_211 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & (ap_const_lv3_0 == cics_wordCount_V_load_reg_1451));
end

/// ap_sig_bdd_219 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or cics_wordCount_V_load_reg_1451 or cics_ipHeaderLen_V_load_reg_1455)
begin
    ap_sig_bdd_219 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & ~(cics_wordCount_V_load_reg_1451 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1451) & (cics_ipHeaderLen_V_load_reg_1455 == ap_const_lv4_4));
end

/// ap_sig_bdd_229 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or cics_wordCount_V_load_reg_1451 or cics_ipHeaderLen_V_load_reg_1455)
begin
    ap_sig_bdd_229 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & ~(cics_wordCount_V_load_reg_1451 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1451) & ~(cics_ipHeaderLen_V_load_reg_1455 == ap_const_lv4_4) & ~(cics_ipHeaderLen_V_load_reg_1455 == ap_const_lv4_3) & ~(ap_const_lv4_0 == cics_ipHeaderLen_V_load_reg_1455));
end

/// ap_sig_bdd_237 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416)
begin
    ap_sig_bdd_237 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_1));
end

/// ap_sig_bdd_241 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416)
begin
    ap_sig_bdd_241 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_0));
end

/// ap_sig_bdd_247 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or tmp_reg_1420 or cics_wordCount_V_load_reg_1451 or cics_ipHeaderLen_V_load_reg_1455)
begin
    ap_sig_bdd_247 = (~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420) & ~(cics_wordCount_V_load_reg_1451 == ap_const_lv3_1) & ~(ap_const_lv3_0 == cics_wordCount_V_load_reg_1451) & (cics_ipHeaderLen_V_load_reg_1455 == ap_const_lv4_3));
end

/// ap_sig_bdd_282 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_nbreadreq_fu_150_p5 or cics_checksumWritten)
begin
    ap_sig_bdd_282 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5));
end

/// ap_sig_bdd_50 assign process. ///
always @ (ap_start or ap_done_reg or dataIn_V_data_V0_status or tmp_nbreadreq_fu_150_p5 or cics_checksumWritten)
begin
    ap_sig_bdd_50 = (((dataIn_V_data_V0_status == ap_const_logic_0) & ~(cics_checksumWritten == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_nbreadreq_fu_150_p5)) | (ap_start == ap_const_logic_0) | (ap_done_reg == ap_const_logic_1));
end

/// ap_sig_bdd_63 assign process. ///
always @ (cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416)
begin
    ap_sig_bdd_63 = ((ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_2));
end

/// ap_sig_bdd_76 assign process. ///
always @ (checksumFifo_V_V_full_n or cics_checksumWritten_load_reg_1412 or cics_state_V_load_reg_1416 or dataStreamBuffer0_V_full_n or tmp_reg_1420)
begin
    ap_sig_bdd_76 = (((checksumFifo_V_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & (cics_state_V_load_reg_1416 == ap_const_lv2_2)) | ((dataStreamBuffer0_V_full_n == ap_const_logic_0) & ~(ap_const_lv1_0 == cics_checksumWritten_load_reg_1412) & ~(ap_const_lv1_0 == tmp_reg_1420)));
end

/// ap_sig_bdd_920 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_50 or ap_sig_bdd_76 or cics_checksumWritten)
begin
    ap_sig_bdd_920 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (cics_checksumWritten == ap_const_lv1_0) & ~((ap_done_reg == ap_const_logic_1) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_50) | (ap_sig_bdd_76 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1))));
end
assign checksumFifo_V_V_din = p_Val2_s_fu_460_p2[15:0];
assign cics_ipHeaderLen_V_load_load_fu_373_p1 = cics_ipHeaderLen_V;
assign cics_state_V_load_load_fu_323_p1 = cics_state_V;
assign cics_wordCount_V_load_load_fu_369_p1 = cics_wordCount_V;
assign dataIn_V_data_V0_status = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign dataIn_V_data_V_read = dataIn_V_data_V0_update;
assign dataIn_V_keep_V_read = dataIn_V_data_V0_update;
assign dataIn_V_last_V_read = dataIn_V_data_V0_update;
assign dataStreamBuffer0_V_din = {{{tmp_last_V_reg_1446}, {tmp_keep_V_reg_1441}}, {tmp_data_V_reg_1424}};
assign extLd1_fu_412_p1 = cics_ip_sums_V_2;
assign extLd2_fu_424_p1 = cics_ip_sums_V_3;
assign extLd_fu_432_p1 = cics_ip_sums_V_1;
assign grp_fu_233_p2 = ($signed(ap_const_lv4_E) + $signed(cics_ipHeaderLen_V));
assign grp_fu_256_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_F : ap_const_lv32_8]}};
assign grp_fu_265_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_2F : ap_const_lv32_28]}};
assign grp_fu_274_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_27 : ap_const_lv32_20]}};
assign grp_fu_283_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_3F : ap_const_lv32_38]}};
assign grp_fu_292_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_37 : ap_const_lv32_30]}};
assign grp_fu_301_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_1F : ap_const_lv32_18]}};
assign grp_fu_310_p4 = {{tmp_data_V_reg_1424[ap_const_lv32_17 : ap_const_lv32_10]}};
assign p_2_cast_fu_505_p1 = tmp_27_fu_499_p2;
assign p_4_cast_fu_775_p1 = tmp_34_fu_769_p2;
assign p_5_cast_fu_1256_p1 = tmp_64_fu_1250_p2;
assign p_6_cast_fu_1157_p1 = tmp_81_fu_1151_p2;
assign p_7_cast_fu_966_p1 = tmp_90_fu_960_p2;
assign p_8_cast_fu_630_p1 = tmp_51_fu_624_p2;
assign p_Result_13_1_fu_1167_p3 = {{grp_fu_310_p4}, {grp_fu_301_p4}};
assign p_Result_17_1_fu_976_p3 = {{grp_fu_310_p4}, {grp_fu_301_p4}};
assign p_Result_17_2_fu_1022_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_17_3_fu_1068_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_21_1_fu_1266_p3 = {{grp_fu_310_p4}, {grp_fu_301_p4}};
assign p_Result_21_2_fu_1312_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_21_3_fu_1358_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_3_fu_1117_p3 = {{tmp_77_fu_1114_p1}, {grp_fu_256_p4}};
assign p_Result_5_1_fu_785_p3 = {{grp_fu_310_p4}, {grp_fu_301_p4}};
assign p_Result_5_2_fu_831_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_5_3_fu_877_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_5_fu_735_p3 = {{tmp_30_fu_732_p1}, {grp_fu_256_p4}};
assign p_Result_7_fu_1216_p3 = {{tmp_60_fu_1213_p1}, {grp_fu_256_p4}};
assign p_Result_8_fu_926_p3 = {{tmp_86_fu_923_p1}, {grp_fu_256_p4}};
assign p_Result_9_2_fu_640_p3 = {{grp_fu_274_p4}, {grp_fu_265_p4}};
assign p_Result_9_3_fu_686_p3 = {{grp_fu_292_p4}, {grp_fu_283_p4}};
assign p_Result_9_fu_590_p3 = {{tmp_47_fu_587_p1}, {grp_fu_256_p4}};
assign p_Val2_s_fu_460_p2 = (cics_ip_sums_V_0 ^ ap_const_lv17_1FFFF);
assign p_cast_fu_549_p1 = tmp_11_fu_543_p2;
assign p_cics_wordCount_V_flag_fu_388_p2 = (dataIn_V_last_V_dout | cics_wordCount_V_flag_phi_fu_189_p12);
assign p_cics_wordCount_V_new_fu_394_p3 = ((dataIn_V_last_V_dout[0:0]===1'b1)? ap_const_lv3_0: cics_wordCount_V_new_phi_fu_212_p12);
assign tmp_100_fu_1094_p1 = tmp_99_fu_1086_p3;
assign tmp_101_fu_1098_p1 = tmp_37_3_fu_1080_p2[15:0];
assign tmp_102_fu_1102_p2 = (tmp_101_fu_1098_p1 + tmp_100_fu_1094_p1);
assign tmp_11_fu_543_p2 = (tmp_7_fu_539_p1 + tmp_6_fu_535_p1);
assign tmp_12_fu_1224_p1 = p_Result_7_fu_1216_p3;
assign tmp_13_fu_1228_p2 = (tmp_12_fu_1224_p1 + cics_ip_sums_V_0);
assign tmp_15_fu_559_p3 = tmp_3_fu_521_p2[ap_const_lv32_10];
assign tmp_16_fu_1125_p1 = p_Result_3_fu_1117_p3;
assign tmp_17_fu_1129_p2 = (tmp_16_fu_1125_p1 + cics_ip_sums_V_0);
assign tmp_18_fu_934_p1 = p_Result_8_fu_926_p3;
assign tmp_19_fu_567_p1 = tmp_15_fu_559_p3;
assign tmp_1_fu_743_p1 = p_Result_5_fu_735_p3;
assign tmp_20_1_fu_793_p1 = p_Result_5_1_fu_785_p3;
assign tmp_20_2_fu_839_p1 = p_Result_5_2_fu_831_p3;
assign tmp_20_3_fu_885_p1 = p_Result_5_3_fu_877_p3;
assign tmp_20_fu_938_p2 = (tmp_18_fu_934_p1 + cics_ip_sums_V_0);
assign tmp_21_1_fu_797_p2 = (tmp_20_1_fu_793_p1 + extLd_fu_432_p1);
assign tmp_21_2_fu_843_p2 = (tmp_20_2_fu_839_p1 + extLd1_fu_412_p1);
assign tmp_21_3_fu_889_p2 = (tmp_20_3_fu_885_p1 + extLd2_fu_424_p1);
assign tmp_22_fu_571_p1 = tmp_3_fu_521_p2[15:0];
assign tmp_23_fu_575_p2 = (tmp_22_fu_571_p1 + tmp_19_fu_567_p1);
assign tmp_24_fu_483_p3 = tmp_9_fu_477_p2[ap_const_lv32_10];
assign tmp_25_fu_491_p1 = tmp_24_fu_483_p3;
assign tmp_26_fu_495_p1 = tmp_9_fu_477_p2[15:0];
assign tmp_27_fu_499_p2 = (tmp_26_fu_495_p1 + tmp_25_fu_491_p1);
assign tmp_28_1_fu_1274_p1 = p_Result_21_1_fu_1266_p3;
assign tmp_28_2_fu_1320_p1 = p_Result_21_2_fu_1312_p3;
assign tmp_28_3_fu_1366_p1 = p_Result_21_3_fu_1358_p3;
assign tmp_29_1_fu_1278_p2 = (tmp_28_1_fu_1274_p1 + extLd_fu_432_p1);
assign tmp_29_2_fu_1324_p2 = (tmp_28_2_fu_1320_p1 + extLd1_fu_412_p1);
assign tmp_29_3_fu_1370_p2 = (tmp_28_3_fu_1366_p1 + extLd2_fu_424_p1);
assign tmp_29_fu_378_p1 = dataIn_V_data_V_dout[3:0];
assign tmp_2_fu_515_p2 = (extLd1_fu_412_p1 + cics_ip_sums_V_0);
assign tmp_30_fu_732_p1 = tmp_data_V_reg_1424[7:0];
assign tmp_31_fu_753_p3 = tmp_4_fu_747_p2[ap_const_lv32_10];
assign tmp_32_1_fu_1175_p1 = p_Result_13_1_fu_1167_p3;
assign tmp_32_fu_761_p1 = tmp_31_fu_753_p3;
assign tmp_33_1_fu_1179_p2 = (tmp_32_1_fu_1175_p1 + extLd_fu_432_p1);
assign tmp_33_fu_765_p1 = tmp_4_fu_747_p2[15:0];
assign tmp_34_fu_769_p2 = (tmp_33_fu_765_p1 + tmp_32_fu_761_p1);
assign tmp_35_fu_803_p3 = tmp_21_1_fu_797_p2[ap_const_lv32_10];
assign tmp_36_1_fu_984_p1 = p_Result_17_1_fu_976_p3;
assign tmp_36_2_fu_1030_p1 = p_Result_17_2_fu_1022_p3;
assign tmp_36_3_fu_1076_p1 = p_Result_17_3_fu_1068_p3;
assign tmp_36_fu_811_p1 = tmp_35_fu_803_p3;
assign tmp_37_1_fu_988_p2 = (tmp_36_1_fu_984_p1 + extLd_fu_432_p1);
assign tmp_37_2_fu_1034_p2 = (tmp_36_2_fu_1030_p1 + extLd1_fu_412_p1);
assign tmp_37_3_fu_1080_p2 = (tmp_36_3_fu_1076_p1 + extLd2_fu_424_p1);
assign tmp_37_fu_815_p1 = tmp_21_1_fu_797_p2[15:0];
assign tmp_38_fu_819_p2 = (tmp_37_fu_815_p1 + tmp_36_fu_811_p1);
assign tmp_39_fu_849_p3 = tmp_21_2_fu_843_p2[ap_const_lv32_10];
assign tmp_3_fu_521_p2 = (extLd2_fu_424_p1 + extLd_fu_432_p1);
assign tmp_40_fu_857_p1 = tmp_39_fu_849_p3;
assign tmp_41_2_fu_648_p1 = p_Result_9_2_fu_640_p3;
assign tmp_41_3_fu_694_p1 = p_Result_9_3_fu_686_p3;
assign tmp_41_fu_861_p1 = tmp_21_2_fu_843_p2[15:0];
assign tmp_42_2_fu_652_p2 = (tmp_41_2_fu_648_p1 + extLd1_fu_412_p1);
assign tmp_42_3_fu_698_p2 = (tmp_41_3_fu_694_p1 + extLd2_fu_424_p1);
assign tmp_42_fu_865_p2 = (tmp_41_fu_861_p1 + tmp_40_fu_857_p1);
assign tmp_43_fu_895_p3 = tmp_21_3_fu_889_p2[ap_const_lv32_10];
assign tmp_44_fu_903_p1 = tmp_43_fu_895_p3;
assign tmp_45_fu_907_p1 = tmp_21_3_fu_889_p2[15:0];
assign tmp_46_fu_911_p2 = (tmp_45_fu_907_p1 + tmp_44_fu_903_p1);
assign tmp_47_fu_587_p1 = tmp_data_V_reg_1424[7:0];
assign tmp_48_fu_608_p3 = tmp_s_fu_602_p2[ap_const_lv32_10];
assign tmp_49_fu_616_p1 = tmp_48_fu_608_p3;
assign tmp_4_fu_747_p2 = (tmp_1_fu_743_p1 + cics_ip_sums_V_0);
assign tmp_50_fu_620_p1 = tmp_s_fu_602_p2[15:0];
assign tmp_51_fu_624_p2 = (tmp_50_fu_620_p1 + tmp_49_fu_616_p1);
assign tmp_52_fu_658_p3 = tmp_42_2_fu_652_p2[ap_const_lv32_10];
assign tmp_53_fu_666_p1 = tmp_52_fu_658_p3;
assign tmp_54_fu_670_p1 = tmp_42_2_fu_652_p2[15:0];
assign tmp_55_fu_674_p2 = (tmp_54_fu_670_p1 + tmp_53_fu_666_p1);
assign tmp_56_fu_704_p3 = tmp_42_3_fu_698_p2[ap_const_lv32_10];
assign tmp_57_fu_712_p1 = tmp_56_fu_704_p3;
assign tmp_58_fu_716_p1 = tmp_42_3_fu_698_p2[15:0];
assign tmp_59_fu_720_p2 = (tmp_58_fu_716_p1 + tmp_57_fu_712_p1);
assign tmp_5_fu_527_p3 = tmp_2_fu_515_p2[ap_const_lv32_10];
assign tmp_60_fu_1213_p1 = tmp_data_V_reg_1424[7:0];
assign tmp_61_fu_1234_p3 = tmp_13_fu_1228_p2[ap_const_lv32_10];
assign tmp_62_fu_1242_p1 = tmp_61_fu_1234_p3;
assign tmp_63_fu_1246_p1 = tmp_13_fu_1228_p2[15:0];
assign tmp_64_fu_1250_p2 = (tmp_63_fu_1246_p1 + tmp_62_fu_1242_p1);
assign tmp_65_fu_1284_p3 = tmp_29_1_fu_1278_p2[ap_const_lv32_10];
assign tmp_66_fu_1292_p1 = tmp_65_fu_1284_p3;
assign tmp_67_fu_1296_p1 = tmp_29_1_fu_1278_p2[15:0];
assign tmp_68_fu_1300_p2 = (tmp_67_fu_1296_p1 + tmp_66_fu_1292_p1);
assign tmp_69_fu_1330_p3 = tmp_29_2_fu_1324_p2[ap_const_lv32_10];
assign tmp_6_fu_535_p1 = tmp_5_fu_527_p3;
assign tmp_70_fu_1338_p1 = tmp_69_fu_1330_p3;
assign tmp_71_fu_1342_p1 = tmp_29_2_fu_1324_p2[15:0];
assign tmp_72_fu_1346_p2 = (tmp_71_fu_1342_p1 + tmp_70_fu_1338_p1);
assign tmp_73_fu_1376_p3 = tmp_29_3_fu_1370_p2[ap_const_lv32_10];
assign tmp_74_fu_1384_p1 = tmp_73_fu_1376_p3;
assign tmp_75_fu_1388_p1 = tmp_29_3_fu_1370_p2[15:0];
assign tmp_76_fu_1392_p2 = (tmp_75_fu_1388_p1 + tmp_74_fu_1384_p1);
assign tmp_77_fu_1114_p1 = tmp_data_V_reg_1424[7:0];
assign tmp_78_fu_1135_p3 = tmp_17_fu_1129_p2[ap_const_lv32_10];
assign tmp_79_fu_1143_p1 = tmp_78_fu_1135_p3;
assign tmp_7_fu_539_p1 = tmp_2_fu_515_p2[15:0];
assign tmp_80_fu_1147_p1 = tmp_17_fu_1129_p2[15:0];
assign tmp_81_fu_1151_p2 = (tmp_80_fu_1147_p1 + tmp_79_fu_1143_p1);
assign tmp_82_fu_1185_p3 = tmp_33_1_fu_1179_p2[ap_const_lv32_10];
assign tmp_83_fu_1193_p1 = tmp_82_fu_1185_p3;
assign tmp_84_fu_1197_p1 = tmp_33_1_fu_1179_p2[15:0];
assign tmp_85_fu_1201_p2 = (tmp_84_fu_1197_p1 + tmp_83_fu_1193_p1);
assign tmp_86_fu_923_p1 = tmp_data_V_reg_1424[7:0];
assign tmp_87_fu_944_p3 = tmp_20_fu_938_p2[ap_const_lv32_10];
assign tmp_88_fu_952_p1 = tmp_87_fu_944_p3;
assign tmp_89_fu_956_p1 = tmp_20_fu_938_p2[15:0];
assign tmp_8_fu_598_p1 = p_Result_9_fu_590_p3;
assign tmp_90_fu_960_p2 = (tmp_89_fu_956_p1 + tmp_88_fu_952_p1);
assign tmp_91_fu_994_p3 = tmp_37_1_fu_988_p2[ap_const_lv32_10];
assign tmp_92_fu_1002_p1 = tmp_91_fu_994_p3;
assign tmp_93_fu_1006_p1 = tmp_37_1_fu_988_p2[15:0];
assign tmp_94_fu_1010_p2 = (tmp_93_fu_1006_p1 + tmp_92_fu_1002_p1);
assign tmp_95_fu_1040_p3 = tmp_37_2_fu_1034_p2[ap_const_lv32_10];
assign tmp_96_fu_1048_p1 = tmp_95_fu_1040_p3;
assign tmp_97_fu_1052_p1 = tmp_37_2_fu_1034_p2[15:0];
assign tmp_98_fu_1056_p2 = (tmp_97_fu_1052_p1 + tmp_96_fu_1048_p1);
assign tmp_99_fu_1086_p3 = tmp_37_3_fu_1080_p2[ap_const_lv32_10];
assign tmp_9_fu_477_p2 = (extLd_fu_432_p1 + cics_ip_sums_V_0);
assign tmp_nbreadreq_fu_150_p5 = (dataIn_V_data_V_empty_n & dataIn_V_keep_V_empty_n & dataIn_V_last_V_empty_n);
assign tmp_s_fu_602_p2 = (tmp_8_fu_598_p1 + cics_ip_sums_V_0);


endmodule //mac_ip_encode_compute_ip_checksum

