<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de sio.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('rp2040_2hardware__structs_2include_2hardware_2structs_2sio_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">rp2040/hardware_structs/include/hardware/structs/sio.h</div></div>
</div><!--header-->
<div class="contents">
<a href="rp2040_2hardware__structs_2include_2hardware_2structs_2sio_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef _HARDWARE_STRUCTS_SIO_H</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define _HARDWARE_STRUCTS_SIO_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#include &quot;<a class="code" href="address__mapped_8h.html">hardware/address_mapped.h</a>&quot;</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#include &quot;hardware/regs/sio.h&quot;</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="preprocessor">#include &quot;hardware/structs/interp.h&quot;</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span> </div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// Reference to datasheet: https://datasheets.raspberrypi.com/rp2040/rp2040-datasheet.pdf#tab-registerlist_sio</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">// The _REG_ macro is intended to help make the register navigable in your IDE (for example, using the &quot;Go to Definition&quot; feature)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// _REG_(x) will link to the corresponding register in hardware/regs/sio.h.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Bit-field descriptions are of the form:</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// BITMASK [BITRANGE] FIELDNAME (RESETVALUE) DESCRIPTION</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span> </div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span> </div>
<div class="foldopen" id="foldopen00028" data-start="{" data-end="};">
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="structsio__hw__t.html">   28</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9300bcf7a3cf2720da606fa3933106fd">SIO_CPUID_OFFSET</a>) <span class="comment">// SIO_CPUID</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>    <span class="comment">// Processor core identifier</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span>    <span class="comment">// 0xffffffff [31:0]  CPUID        (-) Value is 0 when read from processor core 0, and 1 when...</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ac02588a627542d444800ec8c84032713">   32</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> cpuid;</div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span> </div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5a444595f7c4bf4845a2fdaa9f5d8af">SIO_GPIO_IN_OFFSET</a>) <span class="comment">// SIO_GPIO_IN</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span>    <span class="comment">// Input value for GPIO pins</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_IN      (0x00000000) Input value for GPIO0</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a53c43f6d9f749fb4b83bbf9ee8caa348">   37</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> gpio_in;</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a136d9de3543bf88b85515cd1d89c2dfa">SIO_GPIO_HI_IN_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_IN</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span>    <span class="comment">// Input value for QSPI pins</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_IN   (0x00) Input value on QSPI IO in order 0</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a723cd7815b604f05c2525002251062b0">   42</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> gpio_hi_in;</div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span> </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ada3e5e77bd25fb8d5b65b4f0c63fe571">   44</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad0;</div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span> </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a720f729f56d1c5d946886dace093f3ea">SIO_GPIO_OUT_OFFSET</a>) <span class="comment">// SIO_GPIO_OUT</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>    <span class="comment">// GPIO output value</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OUT     (0x00000000) Set output level (1/0 -&gt; high/low) for GPIO0</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a9b91bd689df288bf0a56ecdff6607b5c">   49</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> gpio_out;</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span> </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7d113a5dce88ac1ec844afe6451d95f">SIO_GPIO_OUT_SET_OFFSET</a>) <span class="comment">// SIO_GPIO_OUT_SET</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span>    <span class="comment">// GPIO output value set</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OUT_SET (0x00000000) Perform an atomic bit-set on GPIO_OUT, i</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a39e1623456e1e6066efee32532ccd93f">   54</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_set;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea535a1397193cdbd5079b927d31f20c">SIO_GPIO_OUT_CLR_OFFSET</a>) <span class="comment">// SIO_GPIO_OUT_CLR</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span>    <span class="comment">// GPIO output value clear</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OUT_CLR (0x00000000) Perform an atomic bit-clear on GPIO_OUT, i</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ad7d490fb33e8380eebe7f775fd8633c0">   59</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_clr;</div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span> </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3586293d6b9a6c85e768bb9f276215c0">SIO_GPIO_OUT_XOR_OFFSET</a>) <span class="comment">// SIO_GPIO_OUT_XOR</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span>    <span class="comment">// GPIO output value XOR</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OUT_XOR (0x00000000) Perform an atomic bitwise XOR on GPIO_OUT, i</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ae8c673581596920e44bbe2f9916e6618">   64</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_togl;</div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88e5e690f195d28bfef2d7605c2d1329">SIO_GPIO_OE_OFFSET</a>) <span class="comment">// SIO_GPIO_OE</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>    <span class="comment">// GPIO output enable</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OE      (0x00000000) Set output enable (1/0 -&gt; output/input) for GPIO0</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#abebc5f6a54e96b0d731bf65edd68fb30">   69</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> gpio_oe;</div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5479438cedcf1b686352d6d31e63cf8">SIO_GPIO_OE_SET_OFFSET</a>) <span class="comment">// SIO_GPIO_OE_SET</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span>    <span class="comment">// GPIO output enable set</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OE_SET  (0x00000000) Perform an atomic bit-set on GPIO_OE, i</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ad4a18fa2058886b9089d74dc582f7b98">   74</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_oe_set;</div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a177551af876492f700fc3000fa64e53a">SIO_GPIO_OE_CLR_OFFSET</a>) <span class="comment">// SIO_GPIO_OE_CLR</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span>    <span class="comment">// GPIO output enable clear</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OE_CLR  (0x00000000) Perform an atomic bit-clear on GPIO_OE, i</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a1f85b9dbfde4c72561ec818ded94820a">   79</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_oe_clr;</div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span> </div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adf83e7ae3d00f03c69f366a0485915cf">SIO_GPIO_OE_XOR_OFFSET</a>) <span class="comment">// SIO_GPIO_OE_XOR</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span>    <span class="comment">// GPIO output enable XOR</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span>    <span class="comment">// 0x3fffffff [29:0]  GPIO_OE_XOR  (0x00000000) Perform an atomic bitwise XOR on GPIO_OE, i</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#aa30b3ed3f97b7a7ce8df44f10df404c6">   84</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_oe_togl;</div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span> </div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bb39fff71b46e893ea4413e454ba58b">SIO_GPIO_HI_OUT_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OUT</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span>    <span class="comment">// QSPI output value</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OUT  (0x00) Set output level (1/0 -&gt; high/low) for QSPI IO0</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a28dce29bcbc28532ac57ad447ab55810">   89</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> gpio_hi_out;</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span> </div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac666a26957f415ee2ad50290b091e095">SIO_GPIO_HI_OUT_SET_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OUT_SET</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span>    <span class="comment">// QSPI output value set</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OUT_SET (0x00) Perform an atomic bit-set on GPIO_HI_OUT, i</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a4a96ac9bb11af97e8132e9fa0174edb9">   94</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_set;</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span> </div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3b957dec0f0ae1a4e85da75f98c0aa5">SIO_GPIO_HI_OUT_CLR_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OUT_CLR</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span>    <span class="comment">// QSPI output value clear</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OUT_CLR (0x00) Perform an atomic bit-clear on GPIO_HI_OUT, i</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a7ca60ed3ca29e7325017e4b4a4182765">   99</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_clr;</div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span> </div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e6156fb7586c152a3d2314c303dc8bb">SIO_GPIO_HI_OUT_XOR_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OUT_XOR</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span>    <span class="comment">// QSPI output value XOR</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OUT_XOR (0x00) Perform an atomic bitwise XOR on GPIO_HI_OUT, i</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#aae0f4c05972c533846c22b52ef4fb03b">  104</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_togl;</div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span> </div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a640b40d445e074e7d42a06b8e8417f7a">SIO_GPIO_HI_OE_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OE</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span>    <span class="comment">// QSPI output enable</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OE   (0x00) Set output enable (1/0 -&gt; output/input) for QSPI IO0</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ab34e6c46d51993b5cfb687dbf42e31e9">  109</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> gpio_hi_oe;</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb93ee9e44976136a6a95c192423798b">SIO_GPIO_HI_OE_SET_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OE_SET</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span>    <span class="comment">// QSPI output enable set</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OE_SET (0x00) Perform an atomic bit-set on GPIO_HI_OE, i</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#ad7287f601203ee023cb8310c6c041746">  114</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_oe_set;</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span> </div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5dd799afc540e17d756fe9b4f688d4e8">SIO_GPIO_HI_OE_CLR_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OE_CLR</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span>    <span class="comment">// QSPI output enable clear</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OE_CLR (0x00) Perform an atomic bit-clear on GPIO_HI_OE, i</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a4b6eb77c0fce5ec68ca24cc1eb738746">  119</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_oe_clr;</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span> </div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1fcf5d330c7912ecdbbc39e7e6d5eda3">SIO_GPIO_HI_OE_XOR_OFFSET</a>) <span class="comment">// SIO_GPIO_HI_OE_XOR</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span>    <span class="comment">// QSPI output enable XOR</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span>    <span class="comment">// 0x0000003f [5:0]   GPIO_HI_OE_XOR (0x00) Perform an atomic bitwise XOR on GPIO_HI_OE, i</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a83e639394558d278d24fa551638d2269">  124</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> gpio_hi_oe_togl;</div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span> </div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0c4d3f83afe2c6efbcdcfcf39eff7974">SIO_FIFO_ST_OFFSET</a>) <span class="comment">// SIO_FIFO_ST</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span>    <span class="comment">// Status register for inter-core FIFOs (mailboxes).</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span>    <span class="comment">// 0x00000008 [3]     ROE          (0) Sticky flag indicating the RX FIFO was read when empty</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span>    <span class="comment">// 0x00000004 [2]     WOF          (0) Sticky flag indicating the TX FIFO was written when full</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>    <span class="comment">// 0x00000002 [1]     RDY          (1) Value is 1 if this core&#39;s TX FIFO is not full (i</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>    <span class="comment">// 0x00000001 [0]     VLD          (0) Value is 1 if this core&#39;s RX FIFO is not empty (i</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a7c0664820ac7fff095c0d8b10d6dbb55">  132</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> fifo_st;</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2677957e5a05b68982b1286e997c4876">SIO_FIFO_WR_OFFSET</a>) <span class="comment">// SIO_FIFO_WR</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>    <span class="comment">// Write access to this core&#39;s TX FIFO</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>    <span class="comment">// 0xffffffff [31:0]  FIFO_WR      (0x00000000) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a15fe3df6f4b876520b3f462fc17498eb">  137</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a> fifo_wr;</div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span> </div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6df173586bb9cdfd098bc29fd01e9b0">SIO_FIFO_RD_OFFSET</a>) <span class="comment">// SIO_FIFO_RD</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>    <span class="comment">// Read access to this core&#39;s RX FIFO</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>    <span class="comment">// 0xffffffff [31:0]  FIFO_RD      (-) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a36182aeb009932d33851841fa9943fcb">  142</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> fifo_rd;</div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f8c44943c48c3101f9f4382d2d874d8">SIO_SPINLOCK_ST_OFFSET</a>) <span class="comment">// SIO_SPINLOCK_ST</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>    <span class="comment">// Spinlock state</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>    <span class="comment">// 0xffffffff [31:0]  SPINLOCK_ST  (0x00000000) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a5ae632a800f4e798f007b2139f87e49d">  147</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> spinlock_st;</div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec760ef0fd2741bd54cfc9d4dcc12239">SIO_DIV_UDIVIDEND_OFFSET</a>) <span class="comment">// SIO_DIV_UDIVIDEND</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span>    <span class="comment">// Divider unsigned dividend</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span>    <span class="comment">// 0xffffffff [31:0]  DIV_UDIVIDEND (0x00000000) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a3167580781ab5fc44433110b7d770d05">  152</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_udividend;</div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span> </div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59602ab6f251738461d7afa037c467af">SIO_DIV_UDIVISOR_OFFSET</a>) <span class="comment">// SIO_DIV_UDIVISOR</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span>    <span class="comment">// Divider unsigned divisor</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span>    <span class="comment">// 0xffffffff [31:0]  DIV_UDIVISOR (0x00000000) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a15adb87cf3b8bafc6d2156a9fa860c01">  157</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_udivisor;</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span> </div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace93290dff2fef3bbc9088efedf259a1">SIO_DIV_SDIVIDEND_OFFSET</a>) <span class="comment">// SIO_DIV_SDIVIDEND</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>    <span class="comment">// Divider signed dividend</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>    <span class="comment">// 0xffffffff [31:0]  DIV_SDIVIDEND (0x00000000) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a2bc9bfb1e15d4e702f42df4ec94ba81f">  162</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_sdividend;</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c8113bc190c2ae6d9748d434d87049d">SIO_DIV_SDIVISOR_OFFSET</a>) <span class="comment">// SIO_DIV_SDIVISOR</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>    <span class="comment">// Divider signed divisor</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>    <span class="comment">// 0xffffffff [31:0]  DIV_SDIVISOR (0x00000000) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#af90681915d032cda907bc2fc9f686f9c">  167</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_sdivisor;</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span> </div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a29d32b80811eb0085ad763cfc8a145d8">SIO_DIV_QUOTIENT_OFFSET</a>) <span class="comment">// SIO_DIV_QUOTIENT</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>    <span class="comment">// Divider result quotient</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>    <span class="comment">// 0xffffffff [31:0]  DIV_QUOTIENT (0x00000000) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#aa32c6414afe237f17c65bdb3a9759f8a">  172</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_quotient;</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span> </div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ba3f062a4b97bbec30e7a06c9177989">SIO_DIV_REMAINDER_OFFSET</a>) <span class="comment">// SIO_DIV_REMAINDER</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>    <span class="comment">// Divider result remainder</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>    <span class="comment">// 0xffffffff [31:0]  DIV_REMAINDER (0x00000000) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a67b56ea49cb299c277bd10295892838d">  177</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> div_remainder;</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span> </div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af916858613e6017aa6e31a250f13eef3">SIO_DIV_CSR_OFFSET</a>) <span class="comment">// SIO_DIV_CSR</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>    <span class="comment">// Control and status register for divider</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>    <span class="comment">// 0x00000002 [1]     DIRTY        (0) Changes to 1 when any register is written, and back to 0...</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>    <span class="comment">// 0x00000001 [0]     READY        (1) Reads as 0 when a calculation is in progress, 1 otherwise</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a404cf237e0f5a13205e26849c8ca4de1">  183</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a> div_csr;</div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span> </div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a71109ef8883dfafc592a80c6638b4681">  185</a></span>    <a class="code hl_typedef" href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a> _pad1;</div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span> </div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a6529df6033b926ae9d6995572fa5fada">  187</a></span>    <a class="code hl_struct" href="structinterp__hw__t.html">interp_hw_t</a> interp[2];</div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span> </div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>    <span class="comment">// (Description copied from array index 0 register SIO_SPINLOCK0 applies similarly to other array indexes)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>    <a class="code hl_define" href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a>(<a class="code hl_define" href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71f8a50a7d145b19677cc8e4b8f578e8">SIO_SPINLOCK0_OFFSET</a>) <span class="comment">// SIO_SPINLOCK0</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>    <span class="comment">// Spinlock register 0</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>    <span class="comment">// 0xffffffff [31:0]  SPINLOCK0    (0x00000000) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="structsio__hw__t.html#a3502540b2fc6f8a802cd3704f280804b">  193</a></span>    <a class="code hl_typedef" href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a> spinlock[32];</div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>} <a class="code hl_struct" href="structsio__hw__t.html">sio_hw_t</a>;</div>
</div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="rp2040_2hardware__structs_2include_2hardware_2structs_2sio_8h.html#a28fa6504b5b13924d3066043b0465789">  196</a></span><span class="preprocessor">#define sio_hw ((sio_hw_t *)SIO_BASE)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="keyword">static_assert</span>(<span class="keyword">sizeof</span> (<a class="code hl_struct" href="structsio__hw__t.html">sio_hw_t</a>) == 0x0180, <span class="stringliteral">&quot;&quot;</span>);</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span> </div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_STRUCTS_SIO_H</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="ttc" id="aaddress__mapped_8h_html"><div class="ttname"><a href="address__mapped_8h.html">address_mapped.h</a></div></div>
<div class="ttc" id="aaddress__mapped_8h_html_a5e9dd65c504214b8530a3ce63adf8375"><div class="ttname"><a href="address__mapped_8h.html#a5e9dd65c504214b8530a3ce63adf8375">_REG_</a></div><div class="ttdeci">#define _REG_(x)</div><div class="ttdef"><b>Definição</b> address_mapped.h:84</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ab87d9fde36e04e9e65c9f16f56982eeb"><div class="ttname"><a href="address__mapped_8h.html#ab87d9fde36e04e9e65c9f16f56982eeb">io_ro_32</a></div><div class="ttdeci">const volatile uint32_t io_ro_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:67</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_ae7a3903ffe232108a65efc85970a5fdb"><div class="ttname"><a href="address__mapped_8h.html#ae7a3903ffe232108a65efc85970a5fdb">io_rw_32</a></div><div class="ttdeci">volatile uint32_t io_rw_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:66</div></div>
<div class="ttc" id="aaddress__mapped_8h_html_aec2e26f447787f282e83a0c3f135b28d"><div class="ttname"><a href="address__mapped_8h.html#aec2e26f447787f282e83a0c3f135b28d">io_wo_32</a></div><div class="ttdeci">volatile uint32_t io_wo_32</div><div class="ttdef"><b>Definição</b> address_mapped.h:68</div></div>
<div class="ttc" id="abootrom_8h_html_aeb4191163d43ca89913bb54da45cbbc8"><div class="ttname"><a href="bootrom_8h.html#aeb4191163d43ca89913bb54da45cbbc8">uint32_t</a></div><div class="ttdeci">void uint32_t</div><div class="ttdef"><b>Definição</b> bootrom.h:36</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a0c4d3f83afe2c6efbcdcfcf39eff7974"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a0c4d3f83afe2c6efbcdcfcf39eff7974">SIO_FIFO_ST_OFFSET</a></div><div class="ttdeci">#define SIO_FIFO_ST_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:257</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a136d9de3543bf88b85515cd1d89c2dfa"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a136d9de3543bf88b85515cd1d89c2dfa">SIO_GPIO_HI_IN_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_IN_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:44</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a177551af876492f700fc3000fa64e53a"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a177551af876492f700fc3000fa64e53a">SIO_GPIO_OE_CLR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OE_CLR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:130</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a1fcf5d330c7912ecdbbc39e7e6d5eda3"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a1fcf5d330c7912ecdbbc39e7e6d5eda3">SIO_GPIO_HI_OE_XOR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OE_XOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:240</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a2677957e5a05b68982b1286e997c4876"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a2677957e5a05b68982b1286e997c4876">SIO_FIFO_WR_OFFSET</a></div><div class="ttdeci">#define SIO_FIFO_WR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:299</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a29d32b80811eb0085ad763cfc8a145d8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a29d32b80811eb0085ad763cfc8a145d8">SIO_DIV_QUOTIENT_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_QUOTIENT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:395</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a3586293d6b9a6c85e768bb9f276215c0"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a3586293d6b9a6c85e768bb9f276215c0">SIO_GPIO_OUT_XOR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OUT_XOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:93</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a4f8c44943c48c3101f9f4382d2d874d8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a4f8c44943c48c3101f9f4382d2d874d8">SIO_SPINLOCK_ST_OFFSET</a></div><div class="ttdeci">#define SIO_SPINLOCK_ST_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:319</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a59602ab6f251738461d7afa037c467af"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a59602ab6f251738461d7afa037c467af">SIO_DIV_UDIVISOR_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_UDIVISOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:353</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a5dd799afc540e17d756fe9b4f688d4e8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a5dd799afc540e17d756fe9b4f688d4e8">SIO_GPIO_HI_OE_CLR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OE_CLR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:229</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a640b40d445e074e7d42a06b8e8417f7a"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a640b40d445e074e7d42a06b8e8417f7a">SIO_GPIO_HI_OE_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OE_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:207</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a6bb39fff71b46e893ea4413e454ba58b"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a6bb39fff71b46e893ea4413e454ba58b">SIO_GPIO_HI_OUT_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OUT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:158</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a71f8a50a7d145b19677cc8e4b8f578e8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a71f8a50a7d145b19677cc8e4b8f578e8">SIO_SPINLOCK0_OFFSET</a></div><div class="ttdeci">#define SIO_SPINLOCK0_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:1155</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a720f729f56d1c5d946886dace093f3ea"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a720f729f56d1c5d946886dace093f3ea">SIO_GPIO_OUT_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OUT_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:61</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a7e6156fb7586c152a3d2314c303dc8bb"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a7e6156fb7586c152a3d2314c303dc8bb">SIO_GPIO_HI_OUT_XOR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OUT_XOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:191</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a88e5e690f195d28bfef2d7605c2d1329"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a88e5e690f195d28bfef2d7605c2d1329">SIO_GPIO_OE_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OE_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:109</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a8c8113bc190c2ae6d9748d434d87049d"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a8c8113bc190c2ae6d9748d434d87049d">SIO_DIV_SDIVISOR_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_SDIVISOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:375</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a9300bcf7a3cf2720da606fa3933106fd"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9300bcf7a3cf2720da606fa3933106fd">SIO_CPUID_OFFSET</a></div><div class="ttdeci">#define SIO_CPUID_OFFSET</div><div class="ttdoc">Copyright (c) 2024 Raspberry Pi Ltd.</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:23</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_a9ba3f062a4b97bbec30e7a06c9177989"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#a9ba3f062a4b97bbec30e7a06c9177989">SIO_DIV_REMAINDER_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_REMAINDER_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:412</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_aa5479438cedcf1b686352d6d31e63cf8"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5479438cedcf1b686352d6d31e63cf8">SIO_GPIO_OE_SET_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OE_SET_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:119</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_aa5a444595f7c4bf4845a2fdaa9f5d8af"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aa5a444595f7c4bf4845a2fdaa9f5d8af">SIO_GPIO_IN_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_IN_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:33</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_abb93ee9e44976136a6a95c192423798b"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#abb93ee9e44976136a6a95c192423798b">SIO_GPIO_HI_OE_SET_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OE_SET_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:218</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_ac666a26957f415ee2ad50290b091e095"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ac666a26957f415ee2ad50290b091e095">SIO_GPIO_HI_OUT_SET_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OUT_SET_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:169</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_ace93290dff2fef3bbc9088efedf259a1"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ace93290dff2fef3bbc9088efedf259a1">SIO_DIV_SDIVIDEND_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_SDIVIDEND_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:364</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_adf83e7ae3d00f03c69f366a0485915cf"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#adf83e7ae3d00f03c69f366a0485915cf">SIO_GPIO_OE_XOR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OE_XOR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:141</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_ae3b957dec0f0ae1a4e85da75f98c0aa5"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#ae3b957dec0f0ae1a4e85da75f98c0aa5">SIO_GPIO_HI_OUT_CLR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_HI_OUT_CLR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:180</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_aea535a1397193cdbd5079b927d31f20c"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aea535a1397193cdbd5079b927d31f20c">SIO_GPIO_OUT_CLR_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OUT_CLR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:82</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_aec760ef0fd2741bd54cfc9d4dcc12239"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#aec760ef0fd2741bd54cfc9d4dcc12239">SIO_DIV_UDIVIDEND_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_UDIVIDEND_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:336</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_af6df173586bb9cdfd098bc29fd01e9b0"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af6df173586bb9cdfd098bc29fd01e9b0">SIO_FIFO_RD_OFFSET</a></div><div class="ttdeci">#define SIO_FIFO_RD_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:308</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_af7d113a5dce88ac1ec844afe6451d95f"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af7d113a5dce88ac1ec844afe6451d95f">SIO_GPIO_OUT_SET_OFFSET</a></div><div class="ttdeci">#define SIO_GPIO_OUT_SET_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:71</div></div>
<div class="ttc" id="arp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h_html_af916858613e6017aa6e31a250f13eef3"><div class="ttname"><a href="rp2040_2hardware__regs_2include_2hardware_2regs_2sio_8h.html#af916858613e6017aa6e31a250f13eef3">SIO_DIV_CSR_OFFSET</a></div><div class="ttdeci">#define SIO_DIV_CSR_OFFSET</div><div class="ttdef"><b>Definição</b> rp2040/hardware_regs/include/hardware/regs/sio.h:421</div></div>
<div class="ttc" id="astructinterp__hw__t_html"><div class="ttname"><a href="structinterp__hw__t.html">interp_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/interp.h:26</div></div>
<div class="ttc" id="astructsio__hw__t_html"><div class="ttname"><a href="structsio__hw__t.html">sio_hw_t</a></div><div class="ttdef"><b>Definição</b> rp2040/hardware_structs/include/hardware/structs/sio.h:28</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_519578c92a94c221750fe2f676450158.html">hardware_structs</a></li><li class="navelem"><a class="el" href="dir_2ab73e23d05a66084d7e97c97400bbce.html">include</a></li><li class="navelem"><a class="el" href="dir_2ebfd2cfe85b5f65b8c479450ca76d68.html">hardware</a></li><li class="navelem"><a class="el" href="dir_50758e3d52fdfb177ad98847c6ec1efb.html">structs</a></li><li class="navelem"><a class="el" href="rp2040_2hardware__structs_2include_2hardware_2structs_2sio_8h.html">sio.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
