================================================================================ 
Commit: 4d3bffd1c2d182b126d6f62e2b04a03e006a4307 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:56 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2457.12

Original commit date: 2019-12-10 16:24:26 -0800
Change-Id: I8fe6c4369ec93d06565d5413e77a18c0eec4f3f2
Original commit hash: 5cdb348552f9473003243999bca47dfb4fb3dc73

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e247abc6e8b2d6d012257d57287c6d4918715ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:53 -0800 
-------------------------------------------------------------------------------- 
Revert "[TGL][IOTG Milestone] Fix Setup menu option for SPI1 CS0 and CS Polarity active state"

This reverts commit 389046e9e83f28b214bee8f8b9aaab1940230400.

2019-12-17 18:25:02 -0800
Original commit date: 2019-12-17 18:25:02 -0800
Original commit hash: 560333bfdb1f44183270d22bd4a83f3e148bfd6e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: fa7f7a52c3a3316d894e191f7523131522916799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:48 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x50

Hsd-es-id: 22010000333
Original commit date: 2019-12-17 16:44:25 -0800
Change-Id: Idfc1bff2099c8c9e65a822280b0469ade0bdfb44
Original commit hash: e8189b6ea155d05325fbdd5a4f0c15e00f616d9f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 1e9d30bc272d333d96c5758d0d7f5981cb854d9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:45 -0800 
-------------------------------------------------------------------------------- 
[TGL][IOTG Milestone] Fix Setup menu option for SPI1 CS0 and CS Polarity active state

SPI1 CS0 polarity is hardcoded to 0. Besides, The value for activelow and activehigh is inverted.
This is fix to enable setup menu to control polarity of SPI1 CS0 when there is no fingerprint device connected.
Besides, the value for active low and active high is inverted.

Hsd-es-id: 1507643305
Original commit date: 2019-12-17 14:30:13 +0800
Change-Id: Ia839b3a5774209306ca53e375a0da22b6d285480
Original commit hash: 389046e9e83f28b214bee8f8b9aaab1940230400

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 30605c89954add5d8eac661ff8f47ff7873066f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:43 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_11, and FSP/RC revision to xx.28

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: Ia19c855dcf54455323a1af62ae113a7f2146c509
Original commit hash: 3b4ed2f9769bca0baca1cab58917a98e0892b4f5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c5e027100c18773e1689c801ce545d61da4700b9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:40 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x4e

Hsd-es-id: 2209984856
Original commit date: 2019-12-12 15:43:07 -0800
Change-Id: I8354f055f8a3cba0281bac2512811a8f720bcb44
Original commit hash: 5637ef89b50a03b626c0a3e84f22a6f691750ba6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 31b15522af14c0f57fb2f2895cab5dd7c109d1aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:37 -0800 
-------------------------------------------------------------------------------- 
Dekel request for FW download when one of lane goes into PS0

Moving PciExpressInit and PegVga Initialization to PostMem Initialization

Hsd-es-id: 2209705394
Impacted Platforms: TGL
Original commit date: 2019-11-26 10:11:28 +0530
Change-Id: Ie19d32f59fba9e5ba6a19b80f416dc81fe0c8246
Original commit hash: 6b1d73f09d926c9f40a81bebb928461bb18b50b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h

================================================================================ 
Commit: 24e4aabdc79dce767b0404571b6e2875f893aede 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:34 -0800 
-------------------------------------------------------------------------------- 
Revert "BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures"

This reverts commit f451d4f4886b90094fc92397d53789f4b9381ef2.

Hsd-es-id:1609370219
Impacted Platforms:TGL

Original commit date: 2019-12-12 15:50:43 +0530
Change-Id: I02d49861e2b5229b6288613a652f8897e914cde3
Original commit hash: 08b560c751a4a0fdea72750ea28554b8701e81a4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: a353840ff63883621a547fa10014c50fff172c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:31 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to 2457.10

Original commit date: 2019-12-10 16:24:26 -0800
Change-Id: I8fe6c4369ec93d06565d5413e77a18c0eec4f3f2
Original commit hash: deaecb3b71def88a4ef8fd6347d07b052f93d62f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b578337acfb411992adccc981897bb3e5f0bc883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:24 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/Acpi: Correction for VMD Pep.

Hsd-es-id: 1809263028

Impacted Platforms: TGL

Original commit date: 2019-12-06 18:32:41 -0800
Change-Id: Ice4d8be1e2ec8f006ae9f393359daa21c39d2ece
Original commit hash: d2777d7c00d74dba9342de33559ab0ea008569e0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c

================================================================================ 
Commit: ddde52c6241a13c4ac716f09a5692485a55293b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:21 -0800 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] CI Replace tab characters with two spaces and trim trailing white space

2019-12-07 00:23:09 -0800
Original commit date: 2019-12-07 00:23:09 -0800
Original commit hash: c5db7c676c067ab6ebf453949145f91807a70542

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md

================================================================================ 
Commit: 974a52da1aab1d28ebb881ebb75dd9dfcb0e2f38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:19 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_09, and FSP/RC revision to xx.27

Original commit date: 2019-12-06 14:24:53 -0800
Change-Id: I12151253994ecb95d84a5a44f33e5e038a03251d
Original commit hash: 6812a8df5502da6bdebd4059341757a979bc89c7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ac0494f4380afb6aba3377a3f3d4c4c34264064d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:16 -0800 
-------------------------------------------------------------------------------- 
TGL nominal PL1 value is incorrectly programmed to 15W instead of 28W

Added a check for nominal/cTDP before setting the PL1

Hsd-es-id: 2209866098
Original commit date: 2019-12-05 15:41:42 -0800
Change-Id: I200836bba105cb620576ff51fb707dff0093e88a
Original commit hash: 8a007c7343edc7ae8d9c45677f441a7f2a7f98af

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c

================================================================================ 
Commit: 734c39990b364bcb699212089a8bfcb6675ba236 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:13 -0800 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Allow FSP GitHub releases to build

Hsd-es-id: 14010354337

Original commit date: 2019-12-03 14:20:20 +0530
Change-Id: Ide72b20564a9dbc451c041678c1991399236b094
Original commit hash: eb7fb7fb91ab3462609b7bdd92105c199ddcb951

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/BuildFv.cmd
TigerLakeFspPkg/BuildFv.sh

================================================================================ 
Commit: 1de58e6286cc204bb449e165d81eb2982962c72c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:11 -0800 
-------------------------------------------------------------------------------- 
Add Partial header generation scripts.

Included partial header generation scripts for
generating FSP UPD partial headers when it is required.

Hsd-es-id: 1507618895

Original commit date: 2019-11-20 10:57:25 +0800
Change-Id: I2ed46e5fb832e0d5ba599f9fd638295df98ca467
Original commit hash: 8311237610beb02b901e9e2fd00c79ef845e6b09

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py
TigerLakeFspPkg/Tools/GenPartialHeader/Readme.md
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt
TigerLakeFspPkg/Tools/GenPartialHeader/name_change.py
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.bat
TigerLakeFspPkg/Tools/GenPartialHeader/partial_header.py

================================================================================ 
Commit: 5ed7ba4efd331c03962a5da03ab31394bf4e12f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:08 -0800 
-------------------------------------------------------------------------------- 
[TGL-Y] VMD D3Cold support for physical devices

Added VMD RTD3Cold support for Physical devices mapped under VMD

Hsd-es-id: 1807457404
Original commit date: 2019-11-23 23:13:27 -0800
Change-Id: I94c140a5e55f15cb0a2ba7bbf6ebdfddd1a50d86
Original commit hash: 719081a1773b62d5c112b2ffe292cfaf7a63bee4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: fe8fb7cb9fc6759c8e1dfbbff389f6177cc7da5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:06 -0800 
-------------------------------------------------------------------------------- 
[TGL] Changes for undefined PGRT NVS Variable

PGRT variable used in ACPI code but it was undefined in NVS area and
PegRtd3 setup value not passed to that.

It was part of below check-in
de7a101b63cf1fccf30771f3c4e2b4dd98832df8 - [TGL-U A3] [PCIe] L6F event
is triggered continuously after RTD3 device initiated wake

Hsd-es-id: 14010248924
Original commit date: 2019-11-23 09:00:53 +0530
Change-Id: If684695458d3860b68949bda09e36a3b4dd6a23c
Original commit hash: b8c61a7a86edb4a85abeae994a7316eac0e4b5f8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/DxeCpuPcieRpLib/DxeCpuPcieRpLib.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/PcieDxeConfig.h
ClientOneSiliconPkg/SystemAgent/Library/DxeSaPolicyLib/DxeSaPolicyLib.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c

================================================================================ 
Commit: 06b2f0f1da1bc936ed8a3e8fbb16709905c0a6e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:03 -0800 
-------------------------------------------------------------------------------- 
[TGL-U A3] [PCIe] L6F event is triggered continuously after RTD3 device initiated wake

ISSUE: L6F event triggered continuously (Seeing  "L6F Event" in ACPI logs ). Because of PEG RTD3
       not handled properly in L6F

FIX: Remove old RTD3 Acpi variable present in code
     Add PEG GPIO information in policies

Hsd-es-id: 14010248924
Original commit date: 2019-11-12 17:25:11 +0530
Change-Id: I36548f924fa5a5bdbe90150df7a8fc27b4f842e0
Original commit hash: 1fc8cfb241bb5d8fd53b0894efe79bcc60a0a4e4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/HybridGraphics/HybridGraphicsConfig.h
ClientOneSiliconPkg/Include/HgInfoHob.h
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsInitLib/PeiHybridGraphicsInit.c
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/PeiHybridGraphicsPolicyLib/PeiHybridGraphicsPolicyLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl
TigerLakeBoardPkg/BoardPkg.dec
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPreMemLib.inf
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: c69de35ecd440d1af9698febace0009eaa54eea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:25:00 -0800 
-------------------------------------------------------------------------------- 
[TGL-U/Y A2] IFWI Regression : Driver under the USB Connector Managers "UCM-UCSI ACPI Device" is yellow banged within Device Manager

Type-C device _UPC and _PLD updated.
Usb Xhci SSDT miss updated.

Hsd-es-id: 1608117421, 1607548522, 1507525437
Original commit date: 2019-11-15 11:51:55 +0800
Change-Id: I09afcbffc47e0b12a81e69b5f49ceb08412ac4d1
Original commit hash: c0d1d848e92f4fa78932dd708a0e2d75fa7d851c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.c
TigerLakePlatSamplePkg/Features/UsbTypeC/UsbTypeCDxe/UsbTypeCDxe.inf

================================================================================ 
Commit: 4ea3d6ee25c4f089c6f010e78d070882f5e977bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:24:57 -0800 
-------------------------------------------------------------------------------- 
[TGL] [UP3_DC1_DC2_ROC][UP4_ROC][CONS][CORP][PM]S4, Deep S4 & Fast start up fails with ACPI D3 cold support enabled

Added ACPI WA for Base system device YB - VMD Dummy funtion exposed to OS when the device is mapped under VMD

Hsd-es-id: 2208924167
Original commit date: 2019-11-13 15:57:32 -0800
Change-Id: I2d9f76aa4f7d7159898b6842eaa2ac34995c073c
Original commit hash: f8d83ae0ca588241e3d2adee11313905451c0de5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl

================================================================================ 
Commit: 1f565cefa8e76c1edd486c1d67eeb2a9e1f70d03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-18 13:24:53 -0800 
-------------------------------------------------------------------------------- 
Add BIOS PEP constraint for VMD / D3

Added BIOS Pep constraint for VMD applicable to TGL, ADL and RKL

Hsd-es-id: 2208979280
Original commit date: 2019-11-07 17:25:45 -0800
Change-Id: I839daa19c845f17c714d93d40e797f1ce57893b5
Original commit hash: 32515c8a5b0a33838d1c846b9f7240bb1227dc76

-------------------------------------------------------------------------------- 
[Changed Files]
Release_Notes.docx
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 5fdeb3734ab53fde68c4f4ef68d1efafbdfa8407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:28 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_08, and FSP/RC revision to xx.26

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: I66e501af067a306f0ae89b836f34b49ed3291029
Original commit hash: b5829e98d3374a35417454af3960a2776c1d79c8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 45f4e136d01a2552fbd8fee598937d3dc6030bdf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:25 -0800 
-------------------------------------------------------------------------------- 
BIOS switch needs to be added for a programmable recipe to support cold boot PCIe failures

Add WA for Squelch programming(add setup option to select value for Squelch)

Hsd-es-id:1609370219

Impacted Platforms:TGL

Original commit date: 2019-11-20 23:56:00 +0530
Change-Id: I8b98fa4511dec309ad38e5505cf2bc56b1dd2c89
Original commit hash: acf2271834ef0d324bef399a440cfe8861184b69

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.inf
ClientOneSiliconPkg/Include/ConfigBlock/CpuPcieRp/CpuPcieConfig.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 8616937ecc70178406b01138b590e9a0b1789125 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:22 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1027
Hsd-es-id: 1609381326

Original commit date: 2019-12-04 18:10:19 +0530
Change-Id: Ibffda65d585df1e0bc91edca7ba7501e0c53700d
Original commit hash: 8cfbc8bad9f6ece437d878609ff53b185182934d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi

================================================================================ 
Commit: 3cee27468c741c646fc9e3ec656d35904a133e90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:19 -0800 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg/TigerLakeUBoards: [TGL-UP3-DDR4] Warm Reset fails, Hang @ PC-0800 on DDR4 systems.

Temporarily disable SAGV to W/A issue.

Hsd-es-id: 2209732940
Original commit date: 2019-12-05 16:52:11 -0800
Change-Id: I8c68ff244469f2faa837d3a78283cbb6ec4db04b
Original commit hash: ed0325c301a2120b72eeebb2eaeb3c77168f9c22

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h

================================================================================ 
Commit: e45ce72f814cc09f755090fafda7a9cd5a9e4c2b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:17 -0800 
-------------------------------------------------------------------------------- 
Revert "Temporarily disable SAGV and limit max memory frequency to 2133 on TGL-U/Y, DDR4 and LP4."

This reverts commit aecbc3eee50068a38f0416211b6b59a1a5c61373.

2019-12-05 17:30:13 -0800
Original commit date: 2019-12-05 17:30:13 -0800
Original commit hash: 378e474315ac263c08f147e76e83b1d153542ad7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeYBoards/Include/TigerLakeYBoardConfigPatchTable.h

================================================================================ 
Commit: 04413d58f697db7283f140bd56722bddb0dd46a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:14 -0800 
-------------------------------------------------------------------------------- 
Update BIOS ID to version 2457_07, and FSP/RC revision to xx.25

Original commit date: 2019-12-03 22:59:36 -0800
Change-Id: Ib48bbed26d6582911d146ad9d8f53bf46f4d82db
Original commit hash: 1eaae172941503b96f3694e48ddd3d6f2396c8d0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3d08e959b6c972182c2dc454b92b6dcb0e267460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:11 -0800 
-------------------------------------------------------------------------------- 
TigerPlatSamplePackage: Removing BIOS WA of reset issue

Revert the commit b3450ec750a189de1f1246352c59fb67c8d12e26
which disabled Crashlog as WA for reset issue

Hsd-es-id: 1507345323
Original commit date: 2019-11-20 17:51:48 +0800
Change-Id: I6bc2dc2a6c086dda451f8e4daf0c33220e41cb40
Original commit hash: 9ebd51cb3e9115e889fa7c9c1e638b7a35f9b6dd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/DebugSetup.hfr

================================================================================ 
Commit: cbcf88899027cc89c16bdfe50ce7798df1afc5e5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:09 -0800 
-------------------------------------------------------------------------------- 
TigerLake A0 Unified (uCode+Punit) Production Patch 0x4a

Hsd-es-id: 14010518404
Original commit date: 2019-12-03 17:21:22 -0800
Change-Id: I7760ecb5e6151d8af8599a6050b76e4e828736aa
Original commit hash: 60213bf3c79df9cfd40ffe42087216841f105554

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5623bc0856740dc40341532cdd82b799fdd6ff5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:07 -0800 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] U-LPDDR4 VDDQ knob does not take. (part 2)

Resolved "FSP Wrapper API" build failure

Hsd-es-id: 14010414176
Original commit date: 2019-12-04 09:40:16 -0800
Change-Id: I8b2348b5f6c802a9622ab013b066dd17cb1d54a1
Original commit hash: 65390c21c106793a2eaf4b012ebb25d50a222d37

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 9e9427d54a2270acf8697b4bbffe00772cbde2fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:04 -0800 
-------------------------------------------------------------------------------- 
[TGL][A0][PEG60] Request to update Rx Margining related registers

Program Rx Margining registers

Hsd-es-id:2209850762

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: 2019-11-27 17:12:04 +0530
Change-Id: If47e767b580dbff0e11db6abacfec4a5e5252a21
Original commit hash: a22aa2abcec17943a9f972963c4828510e288986

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: 731c9a2b0a46367bb4b434e075ee410841faf39e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:23:02 -0800 
-------------------------------------------------------------------------------- 
[TGL-A0][PCIe][doc] Elastic buffer mode for Gen1 and Gen2 should be Nominal Half Full

Program registers for Elastic Buffer mode for Gen1 and Gen2

Hsd-es-id:1608504192

Impacted Platforms:TGL, ADL, RKL, SBX

Original commit date: 2019-11-19 14:46:00 +0530
Change-Id: I01fd7d05af4b4bb3c5b5a9d93ce92144194b6616
Original commit hash: 971d159dd6ca9d80bb293cd2ce7af523be3e2cb2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: 3d60cf53b0eb938487cf9f018e77b561ff8f779c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:59 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG] change the value of registers according to post silicon characterization

Hsd-es-id:1608870530

Original commit date: 2019-11-12 15:03:00 +0530
Change-Id: Id4b07c846b94d6cefb332e7f2cb0b2aa6398e28c
Original commit hash: 3544e0e5d579135c5c73d6b955f12e3d0fa48c2c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c

================================================================================ 
Commit: 96ec4484b614679df0c0a996705222f8fe6ecdbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:57 -0800 
-------------------------------------------------------------------------------- 
[TGL-A0] PEG60 failed BIOS compliance testing

Hsd-es-id:2208177082

Original commit date: 2019-11-06 10:32:54 +0530
Change-Id: Ie1068ba00f825b62a096db7d1101227ef3760a24
Original commit hash: 2b015896d44c8de2837c5133dcad56c4578a79c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CpuPcieHob.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PeiDxeSmmPciExpressHelpersLib.inf

================================================================================ 
Commit: 3b71cb723fc971e2da9c6df29e0c78e87d31003f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:54 -0800 
-------------------------------------------------------------------------------- 
[TGL_Y_LPDDR4][A2]:Volume Up/Down and Home Buttons are not working after disabling Low power S0 idle capability in BIOS.

1. Rollback the solution c0a87ead5630c67624da0826127d4da5862fdeba
2. Disable the power button (QD5 and QD6 event) to make the slide to shutdown not pop up if the LowPowerS0Idle is disable
3. This solution need base on the EC v1.15v

Hsd-es-id: 1608080232
Original commit date: 2019-11-06 15:35:53 +0800
Change-Id: I0b1010cf0942c48aa2b7f09f293b52e7b39b317b
Original commit hash: c375b80e8443d929f5d1502efe4135e6f8f92cce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/EC/Asl/EC.ASL
TigerLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 187ac9c383f468a9042669cb000a72ea72819c93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:52 -0800 
-------------------------------------------------------------------------------- 
The memory in use with MRC ver. 0.4.4.4 in the latest IFWI WW44.4.01 and under the Memory Configuration is reporting LPDDDR5 instead of DDR4

TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c - convert DDR type to a zero based index
TigerLakePlatSamplePkg/Setup/SaSetup.c - do not convert the index back to a DDR type

Hsd-es-id: <2209593510>
Original commit date: 2019-11-18 10:52:23 -0800
Change-Id: Ib07ea94762ce8b64e78dd1c7a8d04180c65683dd
Original commit hash: b3eb992aba6c9fd17f190e8cf7d69afeffb28a9e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
TigerLakePlatSamplePkg/Setup/SaSetup.c

================================================================================ 
Commit: 44c46b302f70efddb32ac2584d96f5cb449221f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:49 -0800 
-------------------------------------------------------------------------------- 
[TGL] Integrate latest GOP V1026
Hsd-es-id: 1809003256

Original commit date: 2019-11-13 11:29:02 +0530
Change-Id: Iac6d69a0a2e1dd6c974d8c90205331dd75770f20
Original commit hash: 51255e79ce379aa4a5b741c29a449f4beeab62c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin

================================================================================ 
Commit: e30d2a35dc8945f09f8e364917724bdc2522449f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: 2019-12-16 17:22:46 -0800 
-------------------------------------------------------------------------------- 
[TGL][PEG]PTOCGE should be set always when ClockGating is enabled

Hsd-es-id:1608193791

Original commit date: 2019-10-24 21:26:20 +0530
Change-Id: Ic432918bfc7eabe4bc9cd555de08bc880cbd60c2
Original commit hash: de68a9b9208c75a2b15f471e9102c682265e0fae

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
Release_Notes.docx
