// Seed: 3666467213
module module_0 (
    input  uwire id_0,
    output uwire id_1,
    output wor   id_2,
    input  tri   id_3
);
  assign id_1 = id_0;
  wire [1 : -1 'b0 ==  1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_3 = 32'd27,
    parameter id_9 = 32'd36
) (
    output wire id_0,
    input tri0 _id_1,
    output wor id_2,
    input wire _id_3,
    input wire id_4,
    output tri0 id_5,
    input wire id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri1 _id_9,
    input wand id_10,
    output uwire id_11
);
  wire [id_3 : 1] id_13;
  assign id_0 = -1'b0;
  logic [id_9 : id_1] id_14;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_0,
      id_6
  );
  assign modCall_1.id_3 = 0;
endmodule
