/*
 *  Copyright (C) 2017-2021 Texas Instruments Incorporated
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
/**
 * \ingroup TISCI
 * \defgroup tisci_devices tisci_devices
 *
 * DMSC controls the power management, security and resource management
 * of the device.
 *
 *
 * @{
 */
/**
 *
 *  \brief  This file contains:
 *
 *          WARNING!!: Autogenerated file from SYSFW. DO NOT MODIFY!!
 * Data version: 210416_144042
 *
 */
#ifndef SOC_TISCI_DEVICES_H
#define SOC_TISCI_DEVICES_H

#define TISCI_DEV_MCU_ADC12FC_16FFC0 0
#define TISCI_DEV_MCU_ADC12FC_16FFC1 1
#define TISCI_DEV_ATL0 2
#define TISCI_DEV_C71X_0_PBIST_VD 3
#define TISCI_DEV_COMPUTE_CLUSTER0_A72SS_0 4
#define TISCI_DEV_C71X_1_PBIST_VD 5
#define TISCI_DEV_COMPUTE_CLUSTER0 6
#define TISCI_DEV_COMPUTE_CLUSTER0_A72SS0_PBIST_WRAP_0 7
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_0 8
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_MMA_0 9
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS0_PBIST_WRAP_0 10
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_0 11
#define TISCI_DEV_COMPUTE_CLUSTER0_C71SS1_PBIST_WRAP_0 12
#define TISCI_DEV_COMPUTE_CLUSTER0_CFG_WRAP_0 13
#define TISCI_DEV_CLEC0 14
#define TISCI_DEV_CORE_CORE0 15
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF0_EW_0 16
#define TISCI_DEV_COMPUTE_CLUSTER0_DDR32SS_EMIF1_EW_0 17
#define TISCI_DEV_COMPUTE_CLUSTER0_DEBUG_WRAP_0 18
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_0 19
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVH2_DIVH0_1 20
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_0 21
#define TISCI_DEV_WKUP_SMS0 22
#define TISCI_DEV_COMPUTE_CLUSTER0_DIVP_TFT0_1 23
#define TISCI_DEV_COMPUTE_CLUSTER0_DMSC_WRAP_0 24
#define TISCI_DEV_COMPUTE_CLUSTER0_EN_MSMC_DOMAIN_0 25
#define TISCI_DEV_GIC500SS0 26
#define TISCI_DEV_COMPUTE_CLUSTER0_PBIST_WRAP_0 27
#define TISCI_DEV_CPSW1 28
#define TISCI_DEV_MCU_CPSW0 29
#define TISCI_DEV_CPT2_AGGR1 30
#define TISCI_DEV_CPT2_AGGR5 31
#define TISCI_DEV_CPT2_AGGR2 32
#define TISCI_DEV_CPT2_AGGR4 33
#define TISCI_DEV_CPT2_AGGR3 34
#define TISCI_DEV_MCU_TIMER0 35
#define TISCI_DEV_CPT2_AGGR0 36
#define TISCI_DEV_MCU_CPT2_AGGR0 37
#define TISCI_DEV_CSI_RX_IF0 38
#define TISCI_DEV_CSI_RX_IF1 39
#define TISCI_DEV_CSI_TX_IF_V2_0 40
#define TISCI_DEV_CSI_TX_IF_V2_1 41
#define TISCI_DEV_STM0 42
#define TISCI_DEV_DCC0 43
#define TISCI_DEV_DCC1 44
#define TISCI_DEV_DCC2 45
#define TISCI_DEV_DCC3 46
#define TISCI_DEV_DCC4 47
#define TISCI_DEV_DCC5 48
#define TISCI_DEV_DCC6 49
#define TISCI_DEV_DCC7 50
#define TISCI_DEV_DCC8 51
#define TISCI_DEV_DCC9 52
#define TISCI_DEV_MCU_DCC0 53
#define TISCI_DEV_MCU_DCC1 54
#define TISCI_DEV_MCU_DCC2 55
#define TISCI_DEV_DEBUGSS_WRAP0 57
#define TISCI_DEV_DMPAC0 58
#define TISCI_DEV_DMPAC0_CTSET_0 59
#define TISCI_DEV_DMPAC0_INTD_0 60
#define TISCI_DEV_GTC0 61
#define TISCI_DEV_DMPAC0_SDE_0 62
#define TISCI_DEV_TIMER0 63
#define TISCI_DEV_TIMER1 64
#define TISCI_DEV_TIMER2 65
#define TISCI_DEV_TIMER3 66
#define TISCI_DEV_TIMER4 67
#define TISCI_DEV_TIMER5 68
#define TISCI_DEV_TIMER6 69
#define TISCI_DEV_TIMER7 70
#define TISCI_DEV_TIMER8 71
#define TISCI_DEV_TIMER9 72
#define TISCI_DEV_TIMER10 73
#define TISCI_DEV_TIMER11 74
#define TISCI_DEV_TIMER12 75
#define TISCI_DEV_TIMER13 76
#define TISCI_DEV_TIMER14 77
#define TISCI_DEV_TIMER15 78
#define TISCI_DEV_TIMER16 79
#define TISCI_DEV_TIMER17 80
#define TISCI_DEV_TIMER18 81
#define TISCI_DEV_TIMER19 82
#define TISCI_DEV_MCU_TIMER1 83
#define TISCI_DEV_MCU_TIMER2 84
#define TISCI_DEV_MCU_TIMER3 85
#define TISCI_DEV_MCU_TIMER4 86
#define TISCI_DEV_MCU_TIMER5 87
#define TISCI_DEV_MCU_TIMER6 88
#define TISCI_DEV_MCU_TIMER7 89
#define TISCI_DEV_MCU_TIMER8 90
#define TISCI_DEV_MCU_TIMER9 91
#define TISCI_DEV_ECAP0 92
#define TISCI_DEV_ECAP1 93
#define TISCI_DEV_ECAP2 94
#define TISCI_DEV_ELM0 95
#define TISCI_DEV_EMIF_DATA_0_VD 96
#define TISCI_DEV_EMIF_DATA_1_VD 97
#define TISCI_DEV_MMCSD0 98
#define TISCI_DEV_MMCSD1 99
#define TISCI_DEV_EQEP0 100
#define TISCI_DEV_EQEP1 101
#define TISCI_DEV_EQEP2 102
#define TISCI_DEV_ESM0 103
#define TISCI_DEV_WKUP_ESM0 104
#define TISCI_DEV_MCU_ESM0 105
#define TISCI_DEV_MCU_FSS0 106
#define TISCI_DEV_MCU_FSS0_FSAS_0 107
#define TISCI_DEV_MCU_FSS0_HYPERBUS1P0_0 108
#define TISCI_DEV_MCU_FSS0_OSPI_0 109
#define TISCI_DEV_MCU_FSS0_OSPI_1 110
#define TISCI_DEV_GPIO0 111
#define TISCI_DEV_GPIO2 112
#define TISCI_DEV_GPIO4 113
#define TISCI_DEV_GPIO6 114
#define TISCI_DEV_WKUP_GPIO0 115
#define TISCI_DEV_WKUP_GPIO1 116
#define TISCI_DEV_GPMC0 117
#define TISCI_DEV_MCU_I3C0 118
#define TISCI_DEV_MCU_I3C1 119
#define TISCI_DEV_LED0 120
#define TISCI_DEV_MAIN2MCU_LVL_INTRTR0 121
#define TISCI_DEV_MAIN2MCU_PLS_INTRTR0 122
#define TISCI_DEV_WKUP_PORZ_SYNC0 123
#define TISCI_DEV_TIMESYNC_INTRTR0 124
#define TISCI_DEV_WKUP_GPIOMUX_INTRTR0 125
#define TISCI_DEV_WKUP_PSC0 126
#define TISCI_DEV_J7AEP_GPU_BXS464_WRAP0 127
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL0 128
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL1 130
#define TISCI_DEV_J7AM_32_64_ATB_FUNNEL2 131
#define TISCI_DEV_AGGR_ATB0 132
#define TISCI_DEV_J7AM_BOLT_PGD0 133
#define TISCI_DEV_J7AM_CSI_PSILSS0 134
#define TISCI_DEV_DEBUGSUSPENDRTR0 135
#define TISCI_DEV_DDR0 136
#define TISCI_DEV_DDR1 137
#define TISCI_DEV_DFTSS0 138
#define TISCI_DEV_J7AM_DMPAC_VPAC_PSILSS0 139
#define TISCI_DEV_J7AM_HWA_ATB_FUNNEL0 140
#define TISCI_DEV_J7AM_MAIN_16FF0 141
#define TISCI_DEV_PSC0 142
#define TISCI_DEV_J7AM_PULSAR_ATB_FUNNEL0 143
#define TISCI_DEV_J7AM_SA2_CPSW_PSILSS0 144
#define TISCI_DEV_WKUP_J7AM_WAKEUP_16FF0 145
#define TISCI_DEV_UART0 146
#define TISCI_DEV_GPIOMUX_INTRTR0 147
#define TISCI_DEV_CMPEVENT_INTRTR0 148
#define TISCI_DEV_MCU_UART0 149
#define TISCI_DEV_WKUP_DDPA0 150
#define TISCI_DEV_DPHY_RX0 151
#define TISCI_DEV_DPHY_RX1 152
#define TISCI_DEV_DSS_DSI0 153
#define TISCI_DEV_DSS_DSI1 154
#define TISCI_DEV_DSS_EDP0 155
#define TISCI_DEV_DSS0 156
#define TISCI_DEV_BOARD0 157
#define TISCI_DEV_EPWM0 158
#define TISCI_DEV_EPWM1 160
#define TISCI_DEV_EPWM2 161
#define TISCI_DEV_EPWM3 162
#define TISCI_DEV_EPWM4 163
#define TISCI_DEV_EPWM5 164
#define TISCI_DEV_PBIST7 165
#define TISCI_DEV_PBIST5 166
#define TISCI_DEV_PBIST11 167
#define TISCI_DEV_PBIST8 168
#define TISCI_DEV_PBIST3 169
#define TISCI_DEV_PBIST0 170
#define TISCI_DEV_PBIST1 171
#define TISCI_DEV_PBIST4 172
#define TISCI_DEV_PBIST2 173
#define TISCI_DEV_PBIST10 174
#define TISCI_DEV_MCU_PBIST0 175
#define TISCI_DEV_MCU_PBIST1 176
#define TISCI_DEV_MCU_PBIST2 177
#define TISCI_DEV_K3_VPU_WAVE521CL0 178
#define TISCI_DEV_WKUP_VTM0 179
#define TISCI_DEV_MAIN2WKUPMCU_VD 180
#define TISCI_DEV_MCAN0 181
#define TISCI_DEV_MCAN1 182
#define TISCI_DEV_MCAN2 183
#define TISCI_DEV_MCAN3 184
#define TISCI_DEV_MCAN4 185
#define TISCI_DEV_MCAN5 186
#define TISCI_DEV_MCAN6 187
#define TISCI_DEV_MCAN7 188
#define TISCI_DEV_MCAN8 189
#define TISCI_DEV_MCAN9 190
#define TISCI_DEV_MCAN10 191
#define TISCI_DEV_MCAN11 192
#define TISCI_DEV_MCAN12 193
#define TISCI_DEV_MCAN13 194
#define TISCI_DEV_MCAN14 195
#define TISCI_DEV_MCAN15 197
#define TISCI_DEV_MCAN16 199
#define TISCI_DEV_MCAN17 201
#define TISCI_DEV_COMPUTE_CLUSTER0_A72SS0_CORE0_0 202
#define TISCI_DEV_COMPUTE_CLUSTER0_A72SS0_CORE1_0 203
#define TISCI_DEV_MCU_MCAN0 206
#define TISCI_DEV_MCU_MCAN1 207
#define TISCI_DEV_MCASP0 208
#define TISCI_DEV_MCASP1 209
#define TISCI_DEV_MCASP2 210
#define TISCI_DEV_MCASP3 211
#define TISCI_DEV_MCASP4 212
#define TISCI_DEV_I2C0 213
#define TISCI_DEV_I2C1 214
#define TISCI_DEV_I2C2 215
#define TISCI_DEV_I2C3 216
#define TISCI_DEV_I2C4 217
#define TISCI_DEV_I2C5 218
#define TISCI_DEV_I2C6 219
#define TISCI_DEV_MCU_I2C0 220
#define TISCI_DEV_MCU_I2C1 221
#define TISCI_DEV_WKUP_I2C0 222
#define TISCI_DEV_NAVSS0 223
#define TISCI_DEV_NAVSS0_BCDMA_0 224
#define TISCI_DEV_NAVSS0_CPTS_0 225
#define TISCI_DEV_NAVSS0_INTR_0 226
#define TISCI_DEV_NAVSS0_MAILBOX1_0 227
#define TISCI_DEV_NAVSS0_MAILBOX1_1 228
#define TISCI_DEV_NAVSS0_MAILBOX1_2 229
#define TISCI_DEV_NAVSS0_MAILBOX1_3 230
#define TISCI_DEV_NAVSS0_MAILBOX1_4 231
#define TISCI_DEV_NAVSS0_MAILBOX1_5 232
#define TISCI_DEV_NAVSS0_MAILBOX1_6 233
#define TISCI_DEV_NAVSS0_MAILBOX1_7 234
#define TISCI_DEV_NAVSS0_MAILBOX1_8 235
#define TISCI_DEV_NAVSS0_MAILBOX1_9 236
#define TISCI_DEV_NAVSS0_MAILBOX1_10 237
#define TISCI_DEV_NAVSS0_MAILBOX1_11 238
#define TISCI_DEV_NAVSS0_MAILBOX_0 239
#define TISCI_DEV_NAVSS0_MAILBOX_1 240
#define TISCI_DEV_NAVSS0_MAILBOX_2 241
#define TISCI_DEV_NAVSS0_MAILBOX_3 242
#define TISCI_DEV_NAVSS0_MAILBOX_4 243
#define TISCI_DEV_NAVSS0_MAILBOX_5 244
#define TISCI_DEV_NAVSS0_MAILBOX_6 245
#define TISCI_DEV_NAVSS0_MAILBOX_7 246
#define TISCI_DEV_NAVSS0_MAILBOX_8 247
#define TISCI_DEV_NAVSS0_MAILBOX_9 248
#define TISCI_DEV_NAVSS0_MAILBOX_10 249
#define TISCI_DEV_NAVSS0_MAILBOX_11 250
#define TISCI_DEV_NAVSS0_MCRC_0 251
#define TISCI_DEV_NAVSS0_MODSS 252
#define TISCI_DEV_NAVSS0_MODSS_INTA_0 253
#define TISCI_DEV_NAVSS0_MODSS_INTA_1 254
#define TISCI_DEV_NAVSS0_PROXY_0 255
#define TISCI_DEV_NAVSS0_PVU_0 256
#define TISCI_DEV_NAVSS0_PVU_1 257
#define TISCI_DEV_NAVSS0_RINGACC_0 258
#define TISCI_DEV_NAVSS0_SPINLOCK_0 259
#define TISCI_DEV_NAVSS0_TIMERMGR_0 260
#define TISCI_DEV_NAVSS0_TIMERMGR_1 261
#define TISCI_DEV_NAVSS0_UDMAP_0 262
#define TISCI_DEV_NAVSS0_UDMASS 263
#define TISCI_DEV_NAVSS0_UDMASS_INTA_0 264
#define TISCI_DEV_NAVSS0_VIRTSS 265
#define TISCI_DEV_MCU_NAVSS0 266
#define TISCI_DEV_MCU_NAVSS0_INTR_ROUTER_0 267
#define TISCI_DEV_MCU_NAVSS0_MCRC_0 268
#define TISCI_DEV_MCU_NAVSS0_MODSS 269
#define TISCI_DEV_MCU_NAVSS0_PROXY0 270
#define TISCI_DEV_MCU_NAVSS0_RINGACC0 271
#define TISCI_DEV_MCU_NAVSS0_UDMAP_0 272
#define TISCI_DEV_MCU_NAVSS0_UDMASS 273
#define TISCI_DEV_MCU_NAVSS0_UDMASS_INTA_0 274
#define TISCI_DEV_PCIE1 275
#define TISCI_DEV_R5FSS0 276
#define TISCI_DEV_R5FSS1 277
#define TISCI_DEV_R5FSS0_CORE0 278
#define TISCI_DEV_R5FSS0_CORE1 279
#define TISCI_DEV_R5FSS1_CORE0 280
#define TISCI_DEV_R5FSS1_CORE1 281
#define TISCI_DEV_MCU_R5FSS0 282
#define TISCI_DEV_MCU_R5FSS0_CORE0 283
#define TISCI_DEV_MCU_R5FSS0_CORE1 284
#define TISCI_DEV_RTI0 285
#define TISCI_DEV_RTI1 286
#define TISCI_DEV_RTI16 287
#define TISCI_DEV_RTI17 288
#define TISCI_DEV_RTI15 289
#define TISCI_DEV_RTI28 290
#define TISCI_DEV_RTI29 291
#define TISCI_DEV_RTI30 292
#define TISCI_DEV_RTI31 293
#define TISCI_DEV_MCU_RTI0 294
#define TISCI_DEV_MCU_RTI1 295
#define TISCI_DEV_SA2_UL0 296
#define TISCI_DEV_MCU_SA3_SS0 297
#define TISCI_DEV_MCU_SA3_SS0_DMSS_ECCAGGR_0 298
#define TISCI_DEV_MCU_SA3_SS0_INTAGGR_0 299
#define TISCI_DEV_MCU_SA3_SS0_PKTDMA_0 300
#define TISCI_DEV_MCU_SA3_SS0_RINGACC_0 301
#define TISCI_DEV_MCU_SA3_SS0_SA_UL_0 302
#define TISCI_DEV_WKUP_SMS0_AESEIP38T_0 303
#define TISCI_DEV_WKUP_TIFS0 304
#define TISCI_DEV_WKUP_HSM0 305
#define TISCI_DEV_WKUP_SMS0_CORTEX_M4F_SS_0 306
#define TISCI_DEV_WKUP_SMS0_CORTEX_M4F_SS_1 307
#define TISCI_DEV_WKUP_SMS0_CTI_0 308
#define TISCI_DEV_WKUP_SMS0_CTI_1 309
#define TISCI_DEV_WKUP_SMS0_DBG_AUTH_0 310
#define TISCI_DEV_WKUP_SMS0_DMTIMER_0 311
#define TISCI_DEV_WKUP_SMS0_DMTIMER_1 312
#define TISCI_DEV_WKUP_SMS0_DMTIMER_2 313
#define TISCI_DEV_WKUP_SMS0_DMTIMER_3 314
#define TISCI_DEV_WKUP_SMS0_DWT_0 315
#define TISCI_DEV_WKUP_SMS0_DWT_1 316
#define TISCI_DEV_WKUP_SMS0_FBP_0 317
#define TISCI_DEV_WKUP_SMS0_FBP_1 318
#define TISCI_DEV_WKUP_SMS0_FWMGR_0 319
#define TISCI_DEV_WKUP_SMS0_HSM_SRAM_0 320
#define TISCI_DEV_WKUP_SMS0_HSM_SRAM_1 321
#define TISCI_DEV_WKUP_SMS0_ITM_0 322
#define TISCI_DEV_WKUP_SMS0_ITM_1 323
#define TISCI_DEV_WKUP_SMS0_PWRCTRL_0 324
#define TISCI_DEV_WKUP_SMS0_RAT_0 325
#define TISCI_DEV_WKUP_SMS0_RAT_1 326
#define TISCI_DEV_WKUP_SMS0_ROM_0 327
#define TISCI_DEV_WKUP_SMS0_RTI_0 328
#define TISCI_DEV_WKUP_SMS0_RTI_1 329
#define TISCI_DEV_WKUP_SMS0_SCS_0 330
#define TISCI_DEV_WKUP_SMS0_SCS_1 331
#define TISCI_DEV_WKUP_SMS0_SEC_MGR_0 332
#define TISCI_DEV_WKUP_SMS0_SECCTRL_0 333
#define TISCI_DEV_WKUP_SMS0_TIFS_SRAM_0 334
#define TISCI_DEV_WKUP_SMS0_TIFS_SRAM_1 335
#define TISCI_DEV_WKUP_SMS0_WDTCTRL_0 336
#define TISCI_DEV_WKUP_SMS0_WDTCTRL_1 337
#define TISCI_DEV_MCSPI0 338
#define TISCI_DEV_MCSPI1 339
#define TISCI_DEV_MCSPI2 340
#define TISCI_DEV_MCSPI3 341
#define TISCI_DEV_MCSPI4 342
#define TISCI_DEV_MCSPI5 343
#define TISCI_DEV_MCSPI6 344
#define TISCI_DEV_MCSPI7 345
#define TISCI_DEV_MCU_MCSPI0 346
#define TISCI_DEV_MCU_MCSPI1 347
#define TISCI_DEV_MCU_MCSPI2 348
#define TISCI_DEV_UART1 349
#define TISCI_DEV_UART2 350
#define TISCI_DEV_UART3 351
#define TISCI_DEV_UART4 352
#define TISCI_DEV_UART5 353
#define TISCI_DEV_UART6 354
#define TISCI_DEV_UART7 355
#define TISCI_DEV_UART8 356
#define TISCI_DEV_UART9 357
#define TISCI_DEV_WKUP_UART0 358
#define TISCI_DEV_USB0 359
#define TISCI_DEV_VPAC0 360
#define TISCI_DEV_VUSR_DUAL0 361
#define TISCI_DEV_DPHY_TX0 362
#define TISCI_DEV_DPHY_TX1 363
#define TISCI_DEV_SERDES_10G0 364
#define TISCI_DEV_WKUPMCU2MAIN_VD 365

#endif /* SOC_TISCI_DEVICES_H */

/* @} */
