<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.16"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32L4xx_HAL_Driver: Inc/stm32l4xx_ll_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32L4xx_HAL_Driver
   &#160;<span id="projectnumber">1.14.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.16 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('stm32l4xx__ll__spi_8h.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">stm32l4xx_ll_spi.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Header file of SPI LL module.  
<a href="#details">More...</a></p>

<p><a href="stm32l4xx__ll__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:structLL__SPI__InitTypeDef"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef">LL_SPI_InitTypeDef</a></td></tr>
<tr class="memdesc:structLL__SPI__InitTypeDef"><td class="mdescLeft">&#160;</td><td class="mdescRight">SPI Init structures definition.  <a href="group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef">More...</a><br /></td></tr>
<tr class="separator:structLL__SPI__InitTypeDef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5">LL_SPI_Enable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI peripheral @rmtoll CR1 SPE LL_SPI_Enable.  <a href="group__SPI__LL__EF__Configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5">More...</a><br /></td></tr>
<tr class="separator:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee51dd1d2c210846589b90715bc05a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga9ee51dd1d2c210846589b90715bc05a2">LL_SPI_Disable</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga9ee51dd1d2c210846589b90715bc05a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI peripheral.  <a href="group__SPI__LL__EF__Configuration.html#ga9ee51dd1d2c210846589b90715bc05a2">More...</a><br /></td></tr>
<tr class="separator:ga9ee51dd1d2c210846589b90715bc05a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4da6ed8329153144c93089b3a42358"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gabb4da6ed8329153144c93089b3a42358">LL_SPI_IsEnabled</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gabb4da6ed8329153144c93089b3a42358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SPI peripheral is enabled @rmtoll CR1 SPE LL_SPI_IsEnabled.  <a href="group__SPI__LL__EF__Configuration.html#gabb4da6ed8329153144c93089b3a42358">More...</a><br /></td></tr>
<tr class="separator:gabb4da6ed8329153144c93089b3a42358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6999ba218643233512daa47b797726f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6999ba218643233512daa47b797726f7">LL_SPI_SetMode</a> (SPI_TypeDef *SPIx, uint32_t Mode)</td></tr>
<tr class="memdesc:ga6999ba218643233512daa47b797726f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI operation mode to Master or Slave.  <a href="group__SPI__LL__EF__Configuration.html#ga6999ba218643233512daa47b797726f7">More...</a><br /></td></tr>
<tr class="separator:ga6999ba218643233512daa47b797726f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45">LL_SPI_GetMode</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI operation mode (Master or Slave) @rmtoll CR1 MSTR LL_SPI_GetMode<br  />
 CR1 SSI LL_SPI_GetMode.  <a href="group__SPI__LL__EF__Configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45">More...</a><br /></td></tr>
<tr class="separator:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gaf4d2c80f24d6bb925017ac71e1a96bc8">LL_SPI_SetStandard</a> (SPI_TypeDef *SPIx, uint32_t Standard)</td></tr>
<tr class="memdesc:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set serial protocol used.  <a href="group__SPI__LL__EF__Configuration.html#gaf4d2c80f24d6bb925017ac71e1a96bc8">More...</a><br /></td></tr>
<tr class="separator:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46f75a814c70deebb340303dbcd0227"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gad46f75a814c70deebb340303dbcd0227">LL_SPI_GetStandard</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad46f75a814c70deebb340303dbcd0227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get serial protocol used @rmtoll CR2 FRF LL_SPI_GetStandard.  <a href="group__SPI__LL__EF__Configuration.html#gad46f75a814c70deebb340303dbcd0227">More...</a><br /></td></tr>
<tr class="separator:gad46f75a814c70deebb340303dbcd0227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa185d820f9b622e130264a045bd9e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gaa4fa185d820f9b622e130264a045bd9e">LL_SPI_SetClockPhase</a> (SPI_TypeDef *SPIx, uint32_t ClockPhase)</td></tr>
<tr class="memdesc:gaa4fa185d820f9b622e130264a045bd9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock phase.  <a href="group__SPI__LL__EF__Configuration.html#gaa4fa185d820f9b622e130264a045bd9e">More...</a><br /></td></tr>
<tr class="separator:gaa4fa185d820f9b622e130264a045bd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee">LL_SPI_GetClockPhase</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock phase @rmtoll CR1 CPHA LL_SPI_GetClockPhase.  <a href="group__SPI__LL__EF__Configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee">More...</a><br /></td></tr>
<tr class="separator:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6415065ef5f91e5af47115e573c0074"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gac6415065ef5f91e5af47115e573c0074">LL_SPI_SetClockPolarity</a> (SPI_TypeDef *SPIx, uint32_t ClockPolarity)</td></tr>
<tr class="memdesc:gac6415065ef5f91e5af47115e573c0074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock polarity.  <a href="group__SPI__LL__EF__Configuration.html#gac6415065ef5f91e5af47115e573c0074">More...</a><br /></td></tr>
<tr class="separator:gac6415065ef5f91e5af47115e573c0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac">LL_SPI_GetClockPolarity</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock polarity @rmtoll CR1 CPOL LL_SPI_GetClockPolarity.  <a href="group__SPI__LL__EF__Configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac">More...</a><br /></td></tr>
<tr class="separator:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d330b7b75b83bc106794287d479bb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga41d330b7b75b83bc106794287d479bb1">LL_SPI_SetBaudRatePrescaler</a> (SPI_TypeDef *SPIx, uint32_t <a class="el" href="group__USART__LL__EF__Configuration.html#ga35043a0ad01911674bc20e7ae225316d">BaudRate</a>)</td></tr>
<tr class="memdesc:ga41d330b7b75b83bc106794287d479bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set baud rate prescaler.  <a href="group__SPI__LL__EF__Configuration.html#ga41d330b7b75b83bc106794287d479bb1">More...</a><br /></td></tr>
<tr class="separator:ga41d330b7b75b83bc106794287d479bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed85a45408f18582cf5e114a1951d47"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga5ed85a45408f18582cf5e114a1951d47">LL_SPI_GetBaudRatePrescaler</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga5ed85a45408f18582cf5e114a1951d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get baud rate prescaler @rmtoll CR1 BR LL_SPI_GetBaudRatePrescaler.  <a href="group__SPI__LL__EF__Configuration.html#ga5ed85a45408f18582cf5e114a1951d47">More...</a><br /></td></tr>
<tr class="separator:ga5ed85a45408f18582cf5e114a1951d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba46823a37fead77be1587913e6d10d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga8ba46823a37fead77be1587913e6d10d">LL_SPI_SetTransferBitOrder</a> (SPI_TypeDef *SPIx, uint32_t BitOrder)</td></tr>
<tr class="memdesc:ga8ba46823a37fead77be1587913e6d10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer bit order.  <a href="group__SPI__LL__EF__Configuration.html#ga8ba46823a37fead77be1587913e6d10d">More...</a><br /></td></tr>
<tr class="separator:ga8ba46823a37fead77be1587913e6d10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a">LL_SPI_GetTransferBitOrder</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer bit order @rmtoll CR1 LSBFIRST LL_SPI_GetTransferBitOrder.  <a href="group__SPI__LL__EF__Configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a">More...</a><br /></td></tr>
<tr class="separator:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d53f73898c87b559722dc57aba50dad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga6d53f73898c87b559722dc57aba50dad">LL_SPI_SetTransferDirection</a> (SPI_TypeDef *SPIx, uint32_t TransferDirection)</td></tr>
<tr class="memdesc:ga6d53f73898c87b559722dc57aba50dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer direction mode.  <a href="group__SPI__LL__EF__Configuration.html#ga6d53f73898c87b559722dc57aba50dad">More...</a><br /></td></tr>
<tr class="separator:ga6d53f73898c87b559722dc57aba50dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7">LL_SPI_GetTransferDirection</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer direction mode @rmtoll CR1 RXONLY LL_SPI_GetTransferDirection<br  />
 CR1 BIDIMODE LL_SPI_GetTransferDirection<br  />
 CR1 BIDIOE LL_SPI_GetTransferDirection.  <a href="group__SPI__LL__EF__Configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7">More...</a><br /></td></tr>
<tr class="separator:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b">LL_SPI_SetDataWidth</a> (SPI_TypeDef *SPIx, uint32_t DataWidth)</td></tr>
<tr class="memdesc:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set frame data width @rmtoll CR2 DS LL_SPI_SetDataWidth.  <a href="group__SPI__LL__EF__Configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b">More...</a><br /></td></tr>
<tr class="separator:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad812fe75c72698150981d71b3297c910"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gad812fe75c72698150981d71b3297c910">LL_SPI_GetDataWidth</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad812fe75c72698150981d71b3297c910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame data width @rmtoll CR2 DS LL_SPI_GetDataWidth.  <a href="group__SPI__LL__EF__Configuration.html#gad812fe75c72698150981d71b3297c910">More...</a><br /></td></tr>
<tr class="separator:gad812fe75c72698150981d71b3297c910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95a5de0966fb5a24dd044894a69d7fe7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#ga95a5de0966fb5a24dd044894a69d7fe7">LL_SPI_SetRxFIFOThreshold</a> (SPI_TypeDef *SPIx, uint32_t Threshold)</td></tr>
<tr class="memdesc:ga95a5de0966fb5a24dd044894a69d7fe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set threshold of RXFIFO that triggers an RXNE event @rmtoll CR2 FRXTH LL_SPI_SetRxFIFOThreshold.  <a href="group__SPI__LL__EF__Configuration.html#ga95a5de0966fb5a24dd044894a69d7fe7">More...</a><br /></td></tr>
<tr class="separator:ga95a5de0966fb5a24dd044894a69d7fe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab89fad777640c4cdf7fad2f267f5dfcd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Configuration.html#gab89fad777640c4cdf7fad2f267f5dfcd">LL_SPI_GetRxFIFOThreshold</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gab89fad777640c4cdf7fad2f267f5dfcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get threshold of RXFIFO that triggers an RXNE event @rmtoll CR2 FRXTH LL_SPI_GetRxFIFOThreshold.  <a href="group__SPI__LL__EF__Configuration.html#gab89fad777640c4cdf7fad2f267f5dfcd">More...</a><br /></td></tr>
<tr class="separator:gab89fad777640c4cdf7fad2f267f5dfcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66">LL_SPI_EnableCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66">More...</a><br /></td></tr>
<tr class="separator:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407089667ab92575aebdfe4546627d00"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga407089667ab92575aebdfe4546627d00">LL_SPI_DisableCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga407089667ab92575aebdfe4546627d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CRC.  <a href="group__SPI__LL__EF__CRC__Management.html#ga407089667ab92575aebdfe4546627d00">More...</a><br /></td></tr>
<tr class="separator:ga407089667ab92575aebdfe4546627d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga035a40544379aafe3a0fc7aea7a01b9c">LL_SPI_IsEnabledCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CRC is enabled.  <a href="group__SPI__LL__EF__CRC__Management.html#ga035a40544379aafe3a0fc7aea7a01b9c">More...</a><br /></td></tr>
<tr class="separator:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac86e8c97c8da04cbe9c7dccf4934580e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gac86e8c97c8da04cbe9c7dccf4934580e">LL_SPI_SetCRCWidth</a> (SPI_TypeDef *SPIx, uint32_t CRCLength)</td></tr>
<tr class="memdesc:gac86e8c97c8da04cbe9c7dccf4934580e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CRC Length.  <a href="group__SPI__LL__EF__CRC__Management.html#gac86e8c97c8da04cbe9c7dccf4934580e">More...</a><br /></td></tr>
<tr class="separator:gac86e8c97c8da04cbe9c7dccf4934580e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdb0cf8fc641826aa00f49b47398b73"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga6cdb0cf8fc641826aa00f49b47398b73">LL_SPI_GetCRCWidth</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga6cdb0cf8fc641826aa00f49b47398b73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CRC Length @rmtoll CR1 CRCL LL_SPI_GetCRCWidth.  <a href="group__SPI__LL__EF__CRC__Management.html#ga6cdb0cf8fc641826aa00f49b47398b73">More...</a><br /></td></tr>
<tr class="separator:ga6cdb0cf8fc641826aa00f49b47398b73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gabed9516c5af5bfdd9de6a8aa644d1e85">LL_SPI_SetCRCNext</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CRCNext to transfer CRC on the line.  <a href="group__SPI__LL__EF__CRC__Management.html#gabed9516c5af5bfdd9de6a8aa644d1e85">More...</a><br /></td></tr>
<tr class="separator:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a">LL_SPI_SetCRCPolynomial</a> (SPI_TypeDef *SPIx, uint32_t CRCPoly)</td></tr>
<tr class="memdesc:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polynomial for CRC calculation @rmtoll CRCPR CRCPOLY LL_SPI_SetCRCPolynomial.  <a href="group__SPI__LL__EF__CRC__Management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a">More...</a><br /></td></tr>
<tr class="separator:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#ga8765a9e461d1b2a2df10ed867f1edd6b">LL_SPI_GetCRCPolynomial</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get polynomial for CRC calculation @rmtoll CRCPR CRCPOLY LL_SPI_GetCRCPolynomial.  <a href="group__SPI__LL__EF__CRC__Management.html#ga8765a9e461d1b2a2df10ed867f1edd6b">More...</a><br /></td></tr>
<tr class="separator:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gae89f709fb5e22dc8fba935a1c6beabc2">LL_SPI_GetRxCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Rx CRC @rmtoll RXCRCR RXCRC LL_SPI_GetRxCRC.  <a href="group__SPI__LL__EF__CRC__Management.html#gae89f709fb5e22dc8fba935a1c6beabc2">More...</a><br /></td></tr>
<tr class="separator:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__CRC__Management.html#gaf997492f26f8e0f472a474e62ca6f9f6">LL_SPI_GetTxCRC</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Tx CRC @rmtoll TXCRCR TXCRC LL_SPI_GetTxCRC.  <a href="group__SPI__LL__EF__CRC__Management.html#gaf997492f26f8e0f472a474e62ca6f9f6">More...</a><br /></td></tr>
<tr class="separator:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7813f93ae836321cc5c42034bb537039"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#ga7813f93ae836321cc5c42034bb537039">LL_SPI_SetNSSMode</a> (SPI_TypeDef *SPIx, uint32_t NSS)</td></tr>
<tr class="memdesc:ga7813f93ae836321cc5c42034bb537039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set NSS mode.  <a href="group__SPI__LL__EF__NSS__Management.html#ga7813f93ae836321cc5c42034bb537039">More...</a><br /></td></tr>
<tr class="separator:ga7813f93ae836321cc5c42034bb537039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b">LL_SPI_GetNSSMode</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NSS mode @rmtoll CR1 SSM LL_SPI_GetNSSMode<br  />
@rmtoll CR2 SSOE LL_SPI_GetNSSMode.  <a href="group__SPI__LL__EF__NSS__Management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b">More...</a><br /></td></tr>
<tr class="separator:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d0a1fa6a27a96c468f26429bfc6c5dc"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#ga3d0a1fa6a27a96c468f26429bfc6c5dc">LL_SPI_EnableNSSPulseMgt</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga3d0a1fa6a27a96c468f26429bfc6c5dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable NSS pulse management.  <a href="group__SPI__LL__EF__NSS__Management.html#ga3d0a1fa6a27a96c468f26429bfc6c5dc">More...</a><br /></td></tr>
<tr class="separator:ga3d0a1fa6a27a96c468f26429bfc6c5dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad37116136514c9e4e31240890c2a119f"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#gad37116136514c9e4e31240890c2a119f">LL_SPI_DisableNSSPulseMgt</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad37116136514c9e4e31240890c2a119f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable NSS pulse management.  <a href="group__SPI__LL__EF__NSS__Management.html#gad37116136514c9e4e31240890c2a119f">More...</a><br /></td></tr>
<tr class="separator:gad37116136514c9e4e31240890c2a119f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa57bc2a66652db90369057fd4a69e051"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__NSS__Management.html#gaa57bc2a66652db90369057fd4a69e051">LL_SPI_IsEnabledNSSPulse</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaa57bc2a66652db90369057fd4a69e051"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if NSS pulse is enabled.  <a href="group__SPI__LL__EF__NSS__Management.html#gaa57bc2a66652db90369057fd4a69e051">More...</a><br /></td></tr>
<tr class="separator:gaa57bc2a66652db90369057fd4a69e051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c18478caebafd217b742e293d46f3e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gae6c18478caebafd217b742e293d46f3e">LL_SPI_IsActiveFlag_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gae6c18478caebafd217b742e293d46f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer is not empty @rmtoll SR RXNE LL_SPI_IsActiveFlag_RXNE.  <a href="group__SPI__LL__EF__FLAG__Management.html#gae6c18478caebafd217b742e293d46f3e">More...</a><br /></td></tr>
<tr class="separator:gae6c18478caebafd217b742e293d46f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gad8ca1499b8eaa970aad0fb4113a4ad99">LL_SPI_IsActiveFlag_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer is empty @rmtoll SR TXE LL_SPI_IsActiveFlag_TXE.  <a href="group__SPI__LL__EF__FLAG__Management.html#gad8ca1499b8eaa970aad0fb4113a4ad99">More...</a><br /></td></tr>
<tr class="separator:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gacbd4eaac5f2954ba717a1cf97ad54c71">LL_SPI_IsActiveFlag_CRCERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CRC error flag @rmtoll SR CRCERR LL_SPI_IsActiveFlag_CRCERR.  <a href="group__SPI__LL__EF__FLAG__Management.html#gacbd4eaac5f2954ba717a1cf97ad54c71">More...</a><br /></td></tr>
<tr class="separator:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355efabbc7fa236117b60849b92e9ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga7355efabbc7fa236117b60849b92e9ca">LL_SPI_IsActiveFlag_MODF</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga7355efabbc7fa236117b60849b92e9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get mode fault error flag @rmtoll SR MODF LL_SPI_IsActiveFlag_MODF.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga7355efabbc7fa236117b60849b92e9ca">More...</a><br /></td></tr>
<tr class="separator:ga7355efabbc7fa236117b60849b92e9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga2211d94b5194db9a8adb72f71cebeeaf">LL_SPI_IsActiveFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get overrun error flag @rmtoll SR OVR LL_SPI_IsActiveFlag_OVR.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga2211d94b5194db9a8adb72f71cebeeaf">More...</a><br /></td></tr>
<tr class="separator:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e069d9ebac33f37d268f7c72113d65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gaa0e069d9ebac33f37d268f7c72113d65">LL_SPI_IsActiveFlag_BSY</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaa0e069d9ebac33f37d268f7c72113d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get busy flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gaa0e069d9ebac33f37d268f7c72113d65">More...</a><br /></td></tr>
<tr class="separator:gaa0e069d9ebac33f37d268f7c72113d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65284ecc7c2918e0d8613924749898d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga65284ecc7c2918e0d8613924749898d1">LL_SPI_IsActiveFlag_FRE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga65284ecc7c2918e0d8613924749898d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame format error flag @rmtoll SR FRE LL_SPI_IsActiveFlag_FRE.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga65284ecc7c2918e0d8613924749898d1">More...</a><br /></td></tr>
<tr class="separator:ga65284ecc7c2918e0d8613924749898d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d16295a4f4058cbe3956f49334dc3c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga08d16295a4f4058cbe3956f49334dc3c">LL_SPI_GetRxFIFOLevel</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga08d16295a4f4058cbe3956f49334dc3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FIFO reception Level @rmtoll SR FRLVL LL_SPI_GetRxFIFOLevel.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga08d16295a4f4058cbe3956f49334dc3c">More...</a><br /></td></tr>
<tr class="separator:ga08d16295a4f4058cbe3956f49334dc3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27bb16330e5e29aac53a6f6645e110f0"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga27bb16330e5e29aac53a6f6645e110f0">LL_SPI_GetTxFIFOLevel</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga27bb16330e5e29aac53a6f6645e110f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get FIFO Transmission Level @rmtoll SR FTLVL LL_SPI_GetTxFIFOLevel.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga27bb16330e5e29aac53a6f6645e110f0">More...</a><br /></td></tr>
<tr class="separator:ga27bb16330e5e29aac53a6f6645e110f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0662bccc2c98f3749c1726560ab2a88e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga0662bccc2c98f3749c1726560ab2a88e">LL_SPI_ClearFlag_CRCERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga0662bccc2c98f3749c1726560ab2a88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CRC error flag @rmtoll SR CRCERR LL_SPI_ClearFlag_CRCERR.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga0662bccc2c98f3749c1726560ab2a88e">More...</a><br /></td></tr>
<tr class="separator:ga0662bccc2c98f3749c1726560ab2a88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad128a7e53957fc91cb95bf3b5d492e93"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gad128a7e53957fc91cb95bf3b5d492e93">LL_SPI_ClearFlag_MODF</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad128a7e53957fc91cb95bf3b5d492e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode fault error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gad128a7e53957fc91cb95bf3b5d492e93">More...</a><br /></td></tr>
<tr class="separator:gad128a7e53957fc91cb95bf3b5d492e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2023477a7dfd7b86371722990a1039d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#ga2023477a7dfd7b86371722990a1039d2">LL_SPI_ClearFlag_OVR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga2023477a7dfd7b86371722990a1039d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#ga2023477a7dfd7b86371722990a1039d2">More...</a><br /></td></tr>
<tr class="separator:ga2023477a7dfd7b86371722990a1039d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06523d863305b4a5edeb96f3f1a615a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__FLAG__Management.html#gaf06523d863305b4a5edeb96f3f1a615a">LL_SPI_ClearFlag_FRE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaf06523d863305b4a5edeb96f3f1a615a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear frame format error flag.  <a href="group__SPI__LL__EF__FLAG__Management.html#gaf06523d863305b4a5edeb96f3f1a615a">More...</a><br /></td></tr>
<tr class="separator:gaf06523d863305b4a5edeb96f3f1a615a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabec145a980638c83fd2808b1156502b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gaabec145a980638c83fd2808b1156502b">LL_SPI_EnableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaabec145a980638c83fd2808b1156502b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable error interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#gaabec145a980638c83fd2808b1156502b">More...</a><br /></td></tr>
<tr class="separator:gaabec145a980638c83fd2808b1156502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb27887034946180bbfcc597357f258"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga2fb27887034946180bbfcc597357f258">LL_SPI_EnableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga2fb27887034946180bbfcc597357f258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Rx buffer not empty interrupt @rmtoll CR2 RXNEIE LL_SPI_EnableIT_RXNE.  <a href="group__SPI__LL__EF__IT__Management.html#ga2fb27887034946180bbfcc597357f258">More...</a><br /></td></tr>
<tr class="separator:ga2fb27887034946180bbfcc597357f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415dda4d38362889aebde72a033cc89d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga415dda4d38362889aebde72a033cc89d">LL_SPI_EnableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga415dda4d38362889aebde72a033cc89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_EnableIT_TXE.  <a href="group__SPI__LL__EF__IT__Management.html#ga415dda4d38362889aebde72a033cc89d">More...</a><br /></td></tr>
<tr class="separator:ga415dda4d38362889aebde72a033cc89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758892893821dc6a598e7dc71d3305a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga758892893821dc6a598e7dc71d3305a8">LL_SPI_DisableIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga758892893821dc6a598e7dc71d3305a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable error interrupt.  <a href="group__SPI__LL__EF__IT__Management.html#ga758892893821dc6a598e7dc71d3305a8">More...</a><br /></td></tr>
<tr class="separator:ga758892893821dc6a598e7dc71d3305a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a35486eb631525b97aae3747760423b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga5a35486eb631525b97aae3747760423b">LL_SPI_DisableIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga5a35486eb631525b97aae3747760423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Rx buffer not empty interrupt @rmtoll CR2 RXNEIE LL_SPI_DisableIT_RXNE.  <a href="group__SPI__LL__EF__IT__Management.html#ga5a35486eb631525b97aae3747760423b">More...</a><br /></td></tr>
<tr class="separator:ga5a35486eb631525b97aae3747760423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#ga20f0f4d5c83d31ccdb53b201054a71ef">LL_SPI_DisableIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_DisableIT_TXE.  <a href="group__SPI__LL__EF__IT__Management.html#ga20f0f4d5c83d31ccdb53b201054a71ef">More...</a><br /></td></tr>
<tr class="separator:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gabda438aedc050cee4edb01c9ed5a1b2a">LL_SPI_IsEnabledIT_ERR</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if error interrupt is enabled @rmtoll CR2 ERRIE LL_SPI_IsEnabledIT_ERR.  <a href="group__SPI__LL__EF__IT__Management.html#gabda438aedc050cee4edb01c9ed5a1b2a">More...</a><br /></td></tr>
<tr class="separator:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb">LL_SPI_IsEnabledIT_RXNE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer not empty interrupt is enabled @rmtoll CR2 RXNEIE LL_SPI_IsEnabledIT_RXNE.  <a href="group__SPI__LL__EF__IT__Management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb">More...</a><br /></td></tr>
<tr class="separator:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac502228cc5d1db2797858670b85256cb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__IT__Management.html#gac502228cc5d1db2797858670b85256cb">LL_SPI_IsEnabledIT_TXE</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gac502228cc5d1db2797858670b85256cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_IsEnabledIT_TXE.  <a href="group__SPI__LL__EF__IT__Management.html#gac502228cc5d1db2797858670b85256cb">More...</a><br /></td></tr>
<tr class="separator:gac502228cc5d1db2797858670b85256cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adccc9fff2dd8efe5d881691122077d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga4adccc9fff2dd8efe5d881691122077d">LL_SPI_EnableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga4adccc9fff2dd8efe5d881691122077d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Rx @rmtoll CR2 RXDMAEN LL_SPI_EnableDMAReq_RX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga4adccc9fff2dd8efe5d881691122077d">More...</a><br /></td></tr>
<tr class="separator:ga4adccc9fff2dd8efe5d881691122077d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga91cb5a2ba18db37eed0316fe6caf4786">LL_SPI_DisableDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Rx @rmtoll CR2 RXDMAEN LL_SPI_DisableDMAReq_RX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga91cb5a2ba18db37eed0316fe6caf4786">More...</a><br /></td></tr>
<tr class="separator:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4aa716ee5c51abe31873f40e5086df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga9a4aa716ee5c51abe31873f40e5086df">LL_SPI_IsEnabledDMAReq_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga9a4aa716ee5c51abe31873f40e5086df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Rx is enabled @rmtoll CR2 RXDMAEN LL_SPI_IsEnabledDMAReq_RX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga9a4aa716ee5c51abe31873f40e5086df">More...</a><br /></td></tr>
<tr class="separator:ga9a4aa716ee5c51abe31873f40e5086df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1424102dc27893e4296c9b49dadff9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gabe1424102dc27893e4296c9b49dadff9">LL_SPI_EnableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gabe1424102dc27893e4296c9b49dadff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Tx @rmtoll CR2 TXDMAEN LL_SPI_EnableDMAReq_TX.  <a href="group__SPI__LL__EF__DMA__Management.html#gabe1424102dc27893e4296c9b49dadff9">More...</a><br /></td></tr>
<tr class="separator:gabe1424102dc27893e4296c9b49dadff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdad982b838702243ad9bab67f38376"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gabbdad982b838702243ad9bab67f38376">LL_SPI_DisableDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gabbdad982b838702243ad9bab67f38376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Tx @rmtoll CR2 TXDMAEN LL_SPI_DisableDMAReq_TX.  <a href="group__SPI__LL__EF__DMA__Management.html#gabbdad982b838702243ad9bab67f38376">More...</a><br /></td></tr>
<tr class="separator:gabbdad982b838702243ad9bab67f38376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986f9e54de13299b7369c7af314fdd0b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga986f9e54de13299b7369c7af314fdd0b">LL_SPI_IsEnabledDMAReq_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga986f9e54de13299b7369c7af314fdd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Tx is enabled @rmtoll CR2 TXDMAEN LL_SPI_IsEnabledDMAReq_TX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga986f9e54de13299b7369c7af314fdd0b">More...</a><br /></td></tr>
<tr class="separator:ga986f9e54de13299b7369c7af314fdd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dce26bc4a6a9237529bbdc7d735ceff"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga0dce26bc4a6a9237529bbdc7d735ceff">LL_SPI_SetDMAParity_RX</a> (SPI_TypeDef *SPIx, uint32_t Parity)</td></tr>
<tr class="memdesc:ga0dce26bc4a6a9237529bbdc7d735ceff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set parity of Last DMA reception @rmtoll CR2 LDMARX LL_SPI_SetDMAParity_RX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga0dce26bc4a6a9237529bbdc7d735ceff">More...</a><br /></td></tr>
<tr class="separator:ga0dce26bc4a6a9237529bbdc7d735ceff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00909c6e159c303bf9c916cc3ffe577b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga00909c6e159c303bf9c916cc3ffe577b">LL_SPI_GetDMAParity_RX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga00909c6e159c303bf9c916cc3ffe577b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parity configuration for Last DMA reception @rmtoll CR2 LDMARX LL_SPI_GetDMAParity_RX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga00909c6e159c303bf9c916cc3ffe577b">More...</a><br /></td></tr>
<tr class="separator:ga00909c6e159c303bf9c916cc3ffe577b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e98639c15021f260a14b7d4ae1d8cbb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga9e98639c15021f260a14b7d4ae1d8cbb">LL_SPI_SetDMAParity_TX</a> (SPI_TypeDef *SPIx, uint32_t Parity)</td></tr>
<tr class="memdesc:ga9e98639c15021f260a14b7d4ae1d8cbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set parity of Last DMA transmission @rmtoll CR2 LDMATX LL_SPI_SetDMAParity_TX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga9e98639c15021f260a14b7d4ae1d8cbb">More...</a><br /></td></tr>
<tr class="separator:ga9e98639c15021f260a14b7d4ae1d8cbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d060d7660f91fc06a30c3fe72bb4ccd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#ga9d060d7660f91fc06a30c3fe72bb4ccd">LL_SPI_GetDMAParity_TX</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga9d060d7660f91fc06a30c3fe72bb4ccd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get parity configuration for Last DMA transmission @rmtoll CR2 LDMATX LL_SPI_GetDMAParity_TX.  <a href="group__SPI__LL__EF__DMA__Management.html#ga9d060d7660f91fc06a30c3fe72bb4ccd">More...</a><br /></td></tr>
<tr class="separator:ga9d060d7660f91fc06a30c3fe72bb4ccd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DMA__Management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161">LL_SPI_DMA_GetRegAddr</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer @rmtoll DR DR LL_SPI_DMA_GetRegAddr.  <a href="group__SPI__LL__EF__DMA__Management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161">More...</a><br /></td></tr>
<tr class="separator:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefbe482258278e0869f068df8bee003"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gadefbe482258278e0869f068df8bee003">LL_SPI_ReceiveData8</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gadefbe482258278e0869f068df8bee003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 8-Bits in the data register @rmtoll DR DR LL_SPI_ReceiveData8.  <a href="group__SPI__LL__EF__DATA__Management.html#gadefbe482258278e0869f068df8bee003">More...</a><br /></td></tr>
<tr class="separator:gadefbe482258278e0869f068df8bee003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28d250205fbb1f0cba64165753c4b5b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gad28d250205fbb1f0cba64165753c4b5b">LL_SPI_ReceiveData16</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:gad28d250205fbb1f0cba64165753c4b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 16-Bits in the data register @rmtoll DR DR LL_SPI_ReceiveData16.  <a href="group__SPI__LL__EF__DATA__Management.html#gad28d250205fbb1f0cba64165753c4b5b">More...</a><br /></td></tr>
<tr class="separator:gad28d250205fbb1f0cba64165753c4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa377342494fe6612d725926674bd865"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gaaa377342494fe6612d725926674bd865">LL_SPI_TransmitData8</a> (SPI_TypeDef *SPIx, uint8_t TxData)</td></tr>
<tr class="memdesc:gaaa377342494fe6612d725926674bd865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 8-Bits in the data register @rmtoll DR DR LL_SPI_TransmitData8.  <a href="group__SPI__LL__EF__DATA__Management.html#gaaa377342494fe6612d725926674bd865">More...</a><br /></td></tr>
<tr class="separator:gaaa377342494fe6612d725926674bd865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__DATA__Management.html#gabb323ea6a70602104b67ec21f6a5d7b9">LL_SPI_TransmitData16</a> (SPI_TypeDef *SPIx, uint16_t TxData)</td></tr>
<tr class="memdesc:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16-Bits in the data register @rmtoll DR DR LL_SPI_TransmitData16.  <a href="group__SPI__LL__EF__DATA__Management.html#gabb323ea6a70602104b67ec21f6a5d7b9">More...</a><br /></td></tr>
<tr class="separator:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b8b212d2fe0239d6bd10e9e1863c0ad"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#ga3b8b212d2fe0239d6bd10e9e1863c0ad">LL_SPI_DeInit</a> (SPI_TypeDef *SPIx)</td></tr>
<tr class="memdesc:ga3b8b212d2fe0239d6bd10e9e1863c0ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">De-initialize the SPI registers to their default reset values.  <a href="group__SPI__LL__EF__Init.html#ga3b8b212d2fe0239d6bd10e9e1863c0ad">More...</a><br /></td></tr>
<tr class="separator:ga3b8b212d2fe0239d6bd10e9e1863c0ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf289370fb5fe2b82250c6bb4a72e333"><td class="memItemLeft" align="right" valign="top">ErrorStatus&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#gaaf289370fb5fe2b82250c6bb4a72e333">LL_SPI_Init</a> (SPI_TypeDef *SPIx, <a class="el" href="group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef">LL_SPI_InitTypeDef</a> *SPI_InitStruct)</td></tr>
<tr class="memdesc:gaaf289370fb5fe2b82250c6bb4a72e333"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initialize the SPI registers according to the specified parameters in SPI_InitStruct.  <a href="group__SPI__LL__EF__Init.html#gaaf289370fb5fe2b82250c6bb4a72e333">More...</a><br /></td></tr>
<tr class="separator:gaaf289370fb5fe2b82250c6bb4a72e333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga470f61d4cec2ae94f3cdf6a2a23ba0a4"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__SPI__LL__EF__Init.html#ga470f61d4cec2ae94f3cdf6a2a23ba0a4">LL_SPI_StructInit</a> (<a class="el" href="group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef">LL_SPI_InitTypeDef</a> *SPI_InitStruct)</td></tr>
<tr class="memdesc:ga470f61d4cec2ae94f3cdf6a2a23ba0a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set each <a class="el" href="group__SPI__LL__ES__INIT.html#structLL__SPI__InitTypeDef">LL_SPI_InitTypeDef</a> field to default value.  <a href="group__SPI__LL__EF__Init.html#ga470f61d4cec2ae94f3cdf6a2a23ba0a4">More...</a><br /></td></tr>
<tr class="separator:ga470f61d4cec2ae94f3cdf6a2a23ba0a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file of SPI LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team </dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; Copyright (c) 2017 STMicroelectronics. All rights reserved.</center></h2>
<p>This software component is licensed by ST under BSD 3-Clause license, the "License"; You may not use this file except in compliance with the License. You may obtain a copy of the License at: opensource.org/licenses/BSD-3-Clause </p>

<p class="definition">Definition in file <a class="el" href="stm32l4xx__ll__spi_8h_source.html">stm32l4xx_ll_spi.h</a>.</p>
</div></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_f93dfce691d792349f1c14ede440e2e6.html">Inc</a></li><li class="navelem"><a class="el" href="stm32l4xx__ll__spi_8h.html">stm32l4xx_ll_spi.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.16 </li>
  </ul>
</div>
</body>
</html>
