module altpll_masterclk (
	inclk0, 
	c0,     
	c1,     
	c2      
);
input	  inclk0; 
output	  c0;     
output	  c1;     
output	  c2;     
endmodule 