if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net831 has 117 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net832 has 104 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 415845 426565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     15081
Number of terminals:      132
Number of snets:          2
Number of nets:           12446

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 614.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 367570.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 35737.
[INFO DRT-0033] via shape region query size = 5960.
[INFO DRT-0033] met2 shape region query size = 3609.
[INFO DRT-0033] via2 shape region query size = 4768.
[INFO DRT-0033] met3 shape region query size = 3673.
[INFO DRT-0033] via3 shape region query size = 4768.
[INFO DRT-0033] met4 shape region query size = 1352.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2526 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 608 unique inst patterns.
[INFO DRT-0084]   Complete 5905 groups.
#scanned instances     = 15081
#unique  instances     = 614
#stdCellGenAp          = 18989
#stdCellValidPlanarAp  = 54
#stdCellValidViaAp     = 14423
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 46720
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:43, elapsed time = 00:00:10, memory = 225.38 (MB), peak = 224.06 (MB)

[INFO DRT-0157] Number of guides:     99292

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 60 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 61 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 35323.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 27178.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 14251.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1404.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 433.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 50007 vertical wires in 2 frboxes and 28582 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6279 vertical wires in 2 frboxes and 10046 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 390.55 (MB), peak = 389.32 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 390.61 (MB), peak = 389.32 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 1084.90 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 1043.58 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:10, memory = 797.21 (MB).
    Completing 40% with 1735 violations.
    elapsed time = 00:00:16, memory = 1360.00 (MB).
    Completing 50% with 1735 violations.
    elapsed time = 00:00:21, memory = 1077.28 (MB).
    Completing 60% with 3487 violations.
    elapsed time = 00:00:25, memory = 1380.42 (MB).
    Completing 70% with 3487 violations.
    elapsed time = 00:00:31, memory = 1345.02 (MB).
    Completing 80% with 3487 violations.
    elapsed time = 00:00:35, memory = 1063.21 (MB).
    Completing 90% with 5186 violations.
    elapsed time = 00:00:44, memory = 1384.80 (MB).
    Completing 100% with 6923 violations.
    elapsed time = 00:00:45, memory = 1081.55 (MB).
[INFO DRT-0199]   Number of violations = 7958.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0     12      0      0      0      0
Metal Spacing      102      0   1265    318     37      0
Min Hole             0      0      2      1      0      0
Recheck             12      0    700    276     19     28
Short                0      0   4735    450      1      0
[INFO DRT-0267] cpu time = 00:08:48, elapsed time = 00:00:46, memory = 1364.72 (MB), peak = 1569.19 (MB)
Total wire length = 359276 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 159830 um.
Total wire length on LAYER met2 = 147079 um.
Total wire length on LAYER met3 = 36006 um.
Total wire length on LAYER met4 = 16360 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 101100.
Up-via summary (total 101100):

-------------------------
 FR_MASTERSLICE         0
            li1     46775
           met1     50746
           met2      2790
           met3       789
           met4         0
-------------------------
                   101100


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7958 violations.
    elapsed time = 00:00:02, memory = 1771.66 (MB).
    Completing 20% with 7958 violations.
    elapsed time = 00:00:07, memory = 1714.99 (MB).
    Completing 30% with 7958 violations.
    elapsed time = 00:00:11, memory = 1401.51 (MB).
    Completing 40% with 7261 violations.
    elapsed time = 00:00:17, memory = 1814.36 (MB).
    Completing 50% with 7261 violations.
    elapsed time = 00:00:19, memory = 1595.72 (MB).
    Completing 60% with 6712 violations.
    elapsed time = 00:00:25, memory = 1829.58 (MB).
    Completing 70% with 6712 violations.
    elapsed time = 00:00:30, memory = 1686.05 (MB).
    Completing 80% with 6712 violations.
    elapsed time = 00:00:34, memory = 1447.37 (MB).
    Completing 90% with 5885 violations.
    elapsed time = 00:00:43, memory = 1786.24 (MB).
    Completing 100% with 5028 violations.
    elapsed time = 00:00:45, memory = 1459.71 (MB).
[INFO DRT-0199]   Number of violations = 5028.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          8      0      0      0
Metal Spacing        0    763    211     24
Min Hole             0      1      0      0
Short                0   3823    198      0
[INFO DRT-0267] cpu time = 00:08:04, elapsed time = 00:00:46, memory = 1462.71 (MB), peak = 2022.31 (MB)
Total wire length = 355508 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 157690 um.
Total wire length on LAYER met2 = 145177 um.
Total wire length on LAYER met3 = 36313 um.
Total wire length on LAYER met4 = 16326 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 100235.
Up-via summary (total 100235):

-------------------------
 FR_MASTERSLICE         0
            li1     46734
           met1     49894
           met2      2842
           met3       765
           met4         0
-------------------------
                   100235


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5028 violations.
    elapsed time = 00:00:02, memory = 1845.42 (MB).
    Completing 20% with 5028 violations.
    elapsed time = 00:00:07, memory = 1642.07 (MB).
    Completing 30% with 4971 violations.
    elapsed time = 00:00:09, memory = 1759.43 (MB).
    Completing 40% with 4971 violations.
    elapsed time = 00:00:15, memory = 1821.27 (MB).
    Completing 50% with 4971 violations.
    elapsed time = 00:00:20, memory = 1497.12 (MB).
    Completing 60% with 4937 violations.
    elapsed time = 00:00:23, memory = 2051.99 (MB).
    Completing 70% with 4937 violations.
    elapsed time = 00:00:30, memory = 1709.45 (MB).
    Completing 80% with 4817 violations.
    elapsed time = 00:00:33, memory = 1818.63 (MB).
    Completing 90% with 4817 violations.
    elapsed time = 00:00:41, memory = 1855.12 (MB).
    Completing 100% with 4496 violations.
    elapsed time = 00:00:46, memory = 1499.96 (MB).
[INFO DRT-0199]   Number of violations = 4496.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          5      0      0      0
Metal Spacing        0    709    202      3
Min Hole             0      1      0      0
Short                0   3410    166      0
[INFO DRT-0267] cpu time = 00:08:28, elapsed time = 00:00:47, memory = 1502.96 (MB), peak = 2050.80 (MB)
Total wire length = 355311 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 157975 um.
Total wire length on LAYER met2 = 145079 um.
Total wire length on LAYER met3 = 36013 um.
Total wire length on LAYER met4 = 16243 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 99942.
Up-via summary (total 99942):

------------------------
 FR_MASTERSLICE        0
            li1    46734
           met1    49695
           met2     2753
           met3      760
           met4        0
------------------------
                   99942


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4496 violations.
    elapsed time = 00:00:01, memory = 1829.96 (MB).
    Completing 20% with 4496 violations.
    elapsed time = 00:00:03, memory = 1785.28 (MB).
    Completing 30% with 4496 violations.
    elapsed time = 00:00:07, memory = 1523.04 (MB).
    Completing 40% with 3573 violations.
    elapsed time = 00:00:10, memory = 1916.34 (MB).
    Completing 50% with 3573 violations.
    elapsed time = 00:00:15, memory = 1691.08 (MB).
    Completing 60% with 2490 violations.
    elapsed time = 00:00:18, memory = 1925.02 (MB).
    Completing 70% with 2490 violations.
    elapsed time = 00:00:20, memory = 1763.75 (MB).
    Completing 80% with 2490 violations.
    elapsed time = 00:00:25, memory = 1525.46 (MB).
    Completing 90% with 1428 violations.
    elapsed time = 00:00:28, memory = 1847.18 (MB).
    Completing 100% with 524 violations.
    elapsed time = 00:00:33, memory = 1535.71 (MB).
[INFO DRT-0199]   Number of violations = 524.
Viol/Layer        mcon   met1    via   met2
Cut Spacing          1      0      1      0
Metal Spacing        0    143      0     26
Short                0    329      0     24
[INFO DRT-0267] cpu time = 00:04:50, elapsed time = 00:00:33, memory = 1535.71 (MB), peak = 2050.80 (MB)
Total wire length = 354482 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147861 um.
Total wire length on LAYER met2 = 144535 um.
Total wire length on LAYER met3 = 45078 um.
Total wire length on LAYER met4 = 17006 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 102085.
Up-via summary (total 102085):

-------------------------
 FR_MASTERSLICE         0
            li1     46734
           met1     49974
           met2      4551
           met3       826
           met4         0
-------------------------
                   102085


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 524 violations.
    elapsed time = 00:00:00, memory = 1535.71 (MB).
    Completing 20% with 524 violations.
    elapsed time = 00:00:00, memory = 1737.58 (MB).
    Completing 30% with 524 violations.
    elapsed time = 00:00:01, memory = 1537.11 (MB).
    Completing 40% with 392 violations.
    elapsed time = 00:00:01, memory = 1537.11 (MB).
    Completing 50% with 392 violations.
    elapsed time = 00:00:02, memory = 1699.46 (MB).
    Completing 60% with 297 violations.
    elapsed time = 00:00:05, memory = 1545.95 (MB).
    Completing 70% with 297 violations.
    elapsed time = 00:00:06, memory = 1743.25 (MB).
    Completing 80% with 297 violations.
    elapsed time = 00:00:08, memory = 1545.95 (MB).
    Completing 90% with 189 violations.
    elapsed time = 00:00:09, memory = 1742.84 (MB).
    Completing 100% with 39 violations.
    elapsed time = 00:00:11, memory = 1545.95 (MB).
[INFO DRT-0199]   Number of violations = 39.
Viol/Layer        met1
Metal Spacing        8
Short               31
[INFO DRT-0267] cpu time = 00:00:52, elapsed time = 00:00:11, memory = 1545.95 (MB), peak = 2050.80 (MB)
Total wire length = 354449 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147379 um.
Total wire length on LAYER met2 = 144549 um.
Total wire length on LAYER met3 = 45501 um.
Total wire length on LAYER met4 = 17019 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 102121.
Up-via summary (total 102121):

-------------------------
 FR_MASTERSLICE         0
            li1     46734
           met1     49953
           met2      4608
           met3       826
           met4         0
-------------------------
                   102121


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 39 violations.
    elapsed time = 00:00:00, memory = 1545.95 (MB).
    Completing 20% with 39 violations.
    elapsed time = 00:00:00, memory = 1545.95 (MB).
    Completing 30% with 39 violations.
    elapsed time = 00:00:00, memory = 1545.95 (MB).
    Completing 40% with 32 violations.
    elapsed time = 00:00:00, memory = 1545.95 (MB).
    Completing 50% with 32 violations.
    elapsed time = 00:00:00, memory = 1545.95 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:03, memory = 1545.95 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:03, memory = 1545.95 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:03, memory = 1545.95 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:03, memory = 1545.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:03, memory = 1545.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:04, memory = 1545.95 (MB), peak = 2050.80 (MB)
Total wire length = 354451 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147379 um.
Total wire length on LAYER met2 = 144573 um.
Total wire length on LAYER met3 = 45492 um.
Total wire length on LAYER met4 = 17006 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 102135.
Up-via summary (total 102135):

-------------------------
 FR_MASTERSLICE         0
            li1     46734
           met1     49962
           met2      4612
           met3       827
           met4         0
-------------------------
                   102135


[INFO DRT-0198] Complete detail routing.
Total wire length = 354451 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147379 um.
Total wire length on LAYER met2 = 144573 um.
Total wire length on LAYER met3 = 45492 um.
Total wire length on LAYER met4 = 17006 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 102135.
Up-via summary (total 102135):

-------------------------
 FR_MASTERSLICE         0
            li1     46734
           met1     49962
           met2      4612
           met3       827
           met4         0
-------------------------
                   102135


[INFO DRT-0267] cpu time = 00:31:23, elapsed time = 00:03:08, memory = 1545.95 (MB), peak = 2050.80 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               296    1111.07
  Tap cell                               2325    2909.04
  Antenna cell                             25      62.56
  Clock buffer                             78    1124.83
  Timing Repair Buffer                   1683   17843.36
  Inverter                                178    1114.82
  Clock inverter                           42     507.99
  Sequential cell                         450    9236.36
  Multi-Input combinational cell        10004   88162.05
  Total                                 15081  122072.08
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_1/43-openroad-detailedrouting/pipelined_mult.sdc'…
