// Seed: 1065369306
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input tri1 id_3
);
  id_5(
      .id_0(-1)
  );
  assign module_1.id_2 = 0;
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    output wand id_2,
    output supply0 id_3,
    input tri0 id_4,
    input uwire id_5,
    input tri id_6,
    input supply0 id_7
);
  uwire id_9 = 1;
  always id_0 <= "";
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1
  );
endmodule
