// Seed: 2097570362
module module_0;
  wire [-1 : 1 'd0] id_1;
  assign module_2.id_3 = 0;
  wire [1 : -1] id_2;
endmodule
module module_1 (
    output supply1 id_0,
    output tri1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output wor id_4
);
  logic id_6;
  ;
  module_0 modCall_1 ();
  wire id_7;
endmodule
module module_2 (
    output wand id_0
    , id_11,
    input wor id_1,
    output wand id_2,
    input tri1 id_3,
    input tri0 id_4,
    output tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input uwire id_9
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
