ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/main.c"
  18              		.section	.text.MX_GPIO_Init,"ax",%progbits
  19              		.align	1
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  24              	MX_GPIO_Init:
  25              	.LFB67:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2023 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** 
  22:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* USER CODE END Includes */
  26:Core/Src/main.c **** 
  27:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* USER CODE END PTD */
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/main.c **** /* USER CODE BEGIN PD */
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 2


  34:Core/Src/main.c **** /* USER CODE END PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PM */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* USER CODE BEGIN PV */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PV */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/main.c **** void SystemClock_Config(void);
  49:Core/Src/main.c **** static void MX_GPIO_Init(void);
  50:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* USER CODE END PFP */
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  55:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* USER CODE END 0 */
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /**
  60:Core/Src/main.c ****   * @brief  The application entry point.
  61:Core/Src/main.c ****   * @retval int
  62:Core/Src/main.c ****   */
  63:Core/Src/main.c **** int main(void)
  64:Core/Src/main.c **** {
  65:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  66:Core/Src/main.c **** 
  67:Core/Src/main.c ****   /* USER CODE END 1 */
  68:Core/Src/main.c **** 
  69:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  70:Core/Src/main.c **** 
  71:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  72:Core/Src/main.c ****   HAL_Init();
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c ****   /* USER CODE END Init */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c ****   /* Configure the system clock */
  79:Core/Src/main.c ****   SystemClock_Config();
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c ****   /* USER CODE END SysInit */
  84:Core/Src/main.c **** 
  85:Core/Src/main.c ****   /* Initialize all configured peripherals */
  86:Core/Src/main.c ****   MX_GPIO_Init();
  87:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c ****   /* USER CODE END 2 */
  90:Core/Src/main.c **** 
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 3


  91:Core/Src/main.c ****   /* Infinite loop */
  92:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  93:Core/Src/main.c ****   while (1)
  94:Core/Src/main.c ****   {
  95:Core/Src/main.c ****     /* USER CODE END WHILE */
  96:Core/Src/main.c **** 
  97:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
  98:Core/Src/main.c ****     for(int i=0, x =0;i<4;i++)
  99:Core/Src/main.c ****     {
 100:Core/Src/main.c ****       GPIOA->ODR = 1 << x;
 101:Core/Src/main.c ****       x ++;
 102:Core/Src/main.c ****       HAL_Delay(50);
 103:Core/Src/main.c ****     }
 104:Core/Src/main.c ****     for(int i=0, x =0;i<4;i++)
 105:Core/Src/main.c ****     {
 106:Core/Src/main.c ****       GPIOA->ODR = 8 >> x;
 107:Core/Src/main.c ****       x ++;
 108:Core/Src/main.c ****       HAL_Delay(50);
 109:Core/Src/main.c ****     }
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****     
 113:Core/Src/main.c ****   }
 114:Core/Src/main.c ****   /* USER CODE END 3 */
 115:Core/Src/main.c **** }
 116:Core/Src/main.c **** 
 117:Core/Src/main.c **** /**
 118:Core/Src/main.c ****   * @brief System Clock Configuration
 119:Core/Src/main.c ****   * @retval None
 120:Core/Src/main.c ****   */
 121:Core/Src/main.c **** void SystemClock_Config(void)
 122:Core/Src/main.c **** {
 123:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 124:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 127:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 128:Core/Src/main.c ****   */
 129:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 132:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 135:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 136:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 137:Core/Src/main.c ****   {
 138:Core/Src/main.c ****     Error_Handler();
 139:Core/Src/main.c ****   }
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 142:Core/Src/main.c ****   */
 143:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 144:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 145:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 146:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 4


 148:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 151:Core/Src/main.c ****   {
 152:Core/Src/main.c ****     Error_Handler();
 153:Core/Src/main.c ****   }
 154:Core/Src/main.c **** }
 155:Core/Src/main.c **** 
 156:Core/Src/main.c **** /**
 157:Core/Src/main.c ****   * @brief GPIO Initialization Function
 158:Core/Src/main.c ****   * @param None
 159:Core/Src/main.c ****   * @retval None
 160:Core/Src/main.c ****   */
 161:Core/Src/main.c **** static void MX_GPIO_Init(void)
 162:Core/Src/main.c **** {
  26              		.loc 1 162 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 32
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 24
  33              		.cfi_offset 4, -24
  34              		.cfi_offset 5, -20
  35              		.cfi_offset 6, -16
  36              		.cfi_offset 7, -12
  37              		.cfi_offset 8, -8
  38              		.cfi_offset 14, -4
  39 0004 88B0     		sub	sp, sp, #32
  40              	.LCFI1:
  41              		.cfi_def_cfa_offset 56
 163:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  42              		.loc 1 163 3 view .LVU1
  43              		.loc 1 163 20 is_stmt 0 view .LVU2
  44 0006 0024     		movs	r4, #0
  45 0008 0494     		str	r4, [sp, #16]
  46 000a 0594     		str	r4, [sp, #20]
  47 000c 0694     		str	r4, [sp, #24]
  48 000e 0794     		str	r4, [sp, #28]
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 166:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  49              		.loc 1 166 3 is_stmt 1 view .LVU3
  50              	.LBB4:
  51              		.loc 1 166 3 view .LVU4
  52              		.loc 1 166 3 view .LVU5
  53 0010 204B     		ldr	r3, .L3
  54 0012 9A69     		ldr	r2, [r3, #24]
  55 0014 42F01002 		orr	r2, r2, #16
  56 0018 9A61     		str	r2, [r3, #24]
  57              		.loc 1 166 3 view .LVU6
  58 001a 9A69     		ldr	r2, [r3, #24]
  59 001c 02F01002 		and	r2, r2, #16
  60 0020 0192     		str	r2, [sp, #4]
  61              		.loc 1 166 3 view .LVU7
  62 0022 019A     		ldr	r2, [sp, #4]
  63              	.LBE4:
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 5


  64              		.loc 1 166 3 view .LVU8
 167:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  65              		.loc 1 167 3 view .LVU9
  66              	.LBB5:
  67              		.loc 1 167 3 view .LVU10
  68              		.loc 1 167 3 view .LVU11
  69 0024 9A69     		ldr	r2, [r3, #24]
  70 0026 42F02002 		orr	r2, r2, #32
  71 002a 9A61     		str	r2, [r3, #24]
  72              		.loc 1 167 3 view .LVU12
  73 002c 9A69     		ldr	r2, [r3, #24]
  74 002e 02F02002 		and	r2, r2, #32
  75 0032 0292     		str	r2, [sp, #8]
  76              		.loc 1 167 3 view .LVU13
  77 0034 029A     		ldr	r2, [sp, #8]
  78              	.LBE5:
  79              		.loc 1 167 3 view .LVU14
 168:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  80              		.loc 1 168 3 view .LVU15
  81              	.LBB6:
  82              		.loc 1 168 3 view .LVU16
  83              		.loc 1 168 3 view .LVU17
  84 0036 9A69     		ldr	r2, [r3, #24]
  85 0038 42F00402 		orr	r2, r2, #4
  86 003c 9A61     		str	r2, [r3, #24]
  87              		.loc 1 168 3 view .LVU18
  88 003e 9B69     		ldr	r3, [r3, #24]
  89 0040 03F00403 		and	r3, r3, #4
  90 0044 0393     		str	r3, [sp, #12]
  91              		.loc 1 168 3 view .LVU19
  92 0046 039B     		ldr	r3, [sp, #12]
  93              	.LBE6:
  94              		.loc 1 168 3 view .LVU20
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 171:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
  95              		.loc 1 171 3 view .LVU21
  96 0048 DFF84C80 		ldr	r8, .L3+4
  97 004c 2246     		mov	r2, r4
  98 004e 4FF40051 		mov	r1, #8192
  99 0052 4046     		mov	r0, r8
 100 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 101              	.LVL0:
 172:Core/Src/main.c **** 
 173:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 174:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 102              		.loc 1 174 3 view .LVU22
 103 0058 104D     		ldr	r5, .L3+8
 104 005a 2246     		mov	r2, r4
 105 005c 0F21     		movs	r1, #15
 106 005e 2846     		mov	r0, r5
 107 0060 FFF7FEFF 		bl	HAL_GPIO_WritePin
 108              	.LVL1:
 175:Core/Src/main.c **** 
 176:Core/Src/main.c ****   /*Configure GPIO pin : PC13 */
 177:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_13;
 109              		.loc 1 177 3 view .LVU23
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 6


 110              		.loc 1 177 23 is_stmt 0 view .LVU24
 111 0064 4FF40053 		mov	r3, #8192
 112 0068 0493     		str	r3, [sp, #16]
 178:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 113              		.loc 1 178 3 is_stmt 1 view .LVU25
 114              		.loc 1 178 24 is_stmt 0 view .LVU26
 115 006a 0127     		movs	r7, #1
 116 006c 0597     		str	r7, [sp, #20]
 179:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 117              		.loc 1 179 3 is_stmt 1 view .LVU27
 118              		.loc 1 179 24 is_stmt 0 view .LVU28
 119 006e 0694     		str	r4, [sp, #24]
 180:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 120              		.loc 1 180 3 is_stmt 1 view .LVU29
 121              		.loc 1 180 25 is_stmt 0 view .LVU30
 122 0070 0226     		movs	r6, #2
 123 0072 0796     		str	r6, [sp, #28]
 181:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 124              		.loc 1 181 3 is_stmt 1 view .LVU31
 125 0074 04A9     		add	r1, sp, #16
 126 0076 4046     		mov	r0, r8
 127 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 128              	.LVL2:
 182:Core/Src/main.c **** 
 183:Core/Src/main.c ****   /*Configure GPIO pins : PA0 PA1 PA2 PA3 */
 184:Core/Src/main.c ****   GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 129              		.loc 1 184 3 view .LVU32
 130              		.loc 1 184 23 is_stmt 0 view .LVU33
 131 007c 0F23     		movs	r3, #15
 132 007e 0493     		str	r3, [sp, #16]
 185:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 133              		.loc 1 185 3 is_stmt 1 view .LVU34
 134              		.loc 1 185 24 is_stmt 0 view .LVU35
 135 0080 0597     		str	r7, [sp, #20]
 186:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 186 3 is_stmt 1 view .LVU36
 137              		.loc 1 186 24 is_stmt 0 view .LVU37
 138 0082 0694     		str	r4, [sp, #24]
 187:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 139              		.loc 1 187 3 is_stmt 1 view .LVU38
 140              		.loc 1 187 25 is_stmt 0 view .LVU39
 141 0084 0796     		str	r6, [sp, #28]
 188:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142              		.loc 1 188 3 is_stmt 1 view .LVU40
 143 0086 04A9     		add	r1, sp, #16
 144 0088 2846     		mov	r0, r5
 145 008a FFF7FEFF 		bl	HAL_GPIO_Init
 146              	.LVL3:
 189:Core/Src/main.c **** 
 190:Core/Src/main.c **** }
 147              		.loc 1 190 1 is_stmt 0 view .LVU41
 148 008e 08B0     		add	sp, sp, #32
 149              	.LCFI2:
 150              		.cfi_def_cfa_offset 24
 151              		@ sp needed
 152 0090 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 153              	.L4:
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 7


 154              		.align	2
 155              	.L3:
 156 0094 00100240 		.word	1073876992
 157 0098 00100140 		.word	1073811456
 158 009c 00080140 		.word	1073809408
 159              		.cfi_endproc
 160              	.LFE67:
 162              		.section	.text.Error_Handler,"ax",%progbits
 163              		.align	1
 164              		.global	Error_Handler
 165              		.syntax unified
 166              		.thumb
 167              		.thumb_func
 169              	Error_Handler:
 170              	.LFB68:
 191:Core/Src/main.c **** 
 192:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 193:Core/Src/main.c **** 
 194:Core/Src/main.c **** /* USER CODE END 4 */
 195:Core/Src/main.c **** 
 196:Core/Src/main.c **** /**
 197:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 198:Core/Src/main.c ****   * @retval None
 199:Core/Src/main.c ****   */
 200:Core/Src/main.c **** void Error_Handler(void)
 201:Core/Src/main.c **** {
 171              		.loc 1 201 1 is_stmt 1 view -0
 172              		.cfi_startproc
 173              		@ Volatile: function does not return.
 174              		@ args = 0, pretend = 0, frame = 0
 175              		@ frame_needed = 0, uses_anonymous_args = 0
 176              		@ link register save eliminated.
 202:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 203:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 204:Core/Src/main.c ****   __disable_irq();
 177              		.loc 1 204 3 view .LVU43
 178              	.LBB7:
 179              	.LBI7:
 180              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 8


  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 9


  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 10


 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 181              		.loc 2 140 27 view .LVU44
 182              	.LBB8:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 183              		.loc 2 142 3 view .LVU45
 184              		.syntax unified
 185              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 186 0000 72B6     		cpsid i
 187              	@ 0 "" 2
 188              		.thumb
 189              		.syntax unified
 190              	.L6:
 191              	.LBE8:
 192              	.LBE7:
 205:Core/Src/main.c ****   while (1)
 193              		.loc 1 205 3 discriminator 1 view .LVU46
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****   }
 194              		.loc 1 207 3 discriminator 1 view .LVU47
 205:Core/Src/main.c ****   while (1)
 195              		.loc 1 205 9 discriminator 1 view .LVU48
 196 0002 FEE7     		b	.L6
 197              		.cfi_endproc
 198              	.LFE68:
 200              		.section	.text.SystemClock_Config,"ax",%progbits
 201              		.align	1
 202              		.global	SystemClock_Config
 203              		.syntax unified
 204              		.thumb
 205              		.thumb_func
 207              	SystemClock_Config:
 208              	.LFB66:
 122:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 209              		.loc 1 122 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 64
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 213 0000 00B5     		push	{lr}
 214              	.LCFI3:
 215              		.cfi_def_cfa_offset 4
 216              		.cfi_offset 14, -4
 217 0002 91B0     		sub	sp, sp, #68
 218              	.LCFI4:
 219              		.cfi_def_cfa_offset 72
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 220              		.loc 1 123 3 view .LVU50
 123:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 221              		.loc 1 123 22 is_stmt 0 view .LVU51
 222 0004 2822     		movs	r2, #40
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 11


 223 0006 0021     		movs	r1, #0
 224 0008 06A8     		add	r0, sp, #24
 225 000a FFF7FEFF 		bl	memset
 226              	.LVL4:
 124:Core/Src/main.c **** 
 227              		.loc 1 124 3 is_stmt 1 view .LVU52
 124:Core/Src/main.c **** 
 228              		.loc 1 124 22 is_stmt 0 view .LVU53
 229 000e 0023     		movs	r3, #0
 230 0010 0193     		str	r3, [sp, #4]
 231 0012 0293     		str	r3, [sp, #8]
 232 0014 0393     		str	r3, [sp, #12]
 233 0016 0493     		str	r3, [sp, #16]
 234 0018 0593     		str	r3, [sp, #20]
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 235              		.loc 1 129 3 is_stmt 1 view .LVU54
 129:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 236              		.loc 1 129 36 is_stmt 0 view .LVU55
 237 001a 0122     		movs	r2, #1
 238 001c 0692     		str	r2, [sp, #24]
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 239              		.loc 1 130 3 is_stmt 1 view .LVU56
 130:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 240              		.loc 1 130 30 is_stmt 0 view .LVU57
 241 001e 4FF48033 		mov	r3, #65536
 242 0022 0793     		str	r3, [sp, #28]
 131:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 243              		.loc 1 131 3 is_stmt 1 view .LVU58
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 244              		.loc 1 132 3 view .LVU59
 132:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 245              		.loc 1 132 30 is_stmt 0 view .LVU60
 246 0024 0A92     		str	r2, [sp, #40]
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 247              		.loc 1 133 3 is_stmt 1 view .LVU61
 133:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 248              		.loc 1 133 34 is_stmt 0 view .LVU62
 249 0026 0222     		movs	r2, #2
 250 0028 0D92     		str	r2, [sp, #52]
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 251              		.loc 1 134 3 is_stmt 1 view .LVU63
 134:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL2;
 252              		.loc 1 134 35 is_stmt 0 view .LVU64
 253 002a 0E93     		str	r3, [sp, #56]
 135:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 254              		.loc 1 135 3 is_stmt 1 view .LVU65
 136:Core/Src/main.c ****   {
 255              		.loc 1 136 3 view .LVU66
 136:Core/Src/main.c ****   {
 256              		.loc 1 136 7 is_stmt 0 view .LVU67
 257 002c 06A8     		add	r0, sp, #24
 258 002e FFF7FEFF 		bl	HAL_RCC_OscConfig
 259              	.LVL5:
 136:Core/Src/main.c ****   {
 260              		.loc 1 136 6 view .LVU68
 261 0032 88B9     		cbnz	r0, .L11
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 12


 262              		.loc 1 143 3 is_stmt 1 view .LVU69
 143:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 263              		.loc 1 143 31 is_stmt 0 view .LVU70
 264 0034 0F23     		movs	r3, #15
 265 0036 0193     		str	r3, [sp, #4]
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 266              		.loc 1 145 3 is_stmt 1 view .LVU71
 145:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 267              		.loc 1 145 34 is_stmt 0 view .LVU72
 268 0038 0223     		movs	r3, #2
 269 003a 0293     		str	r3, [sp, #8]
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 270              		.loc 1 146 3 is_stmt 1 view .LVU73
 146:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 271              		.loc 1 146 35 is_stmt 0 view .LVU74
 272 003c 8023     		movs	r3, #128
 273 003e 0393     		str	r3, [sp, #12]
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 274              		.loc 1 147 3 is_stmt 1 view .LVU75
 147:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 275              		.loc 1 147 36 is_stmt 0 view .LVU76
 276 0040 4FF48063 		mov	r3, #1024
 277 0044 0493     		str	r3, [sp, #16]
 148:Core/Src/main.c **** 
 278              		.loc 1 148 3 is_stmt 1 view .LVU77
 148:Core/Src/main.c **** 
 279              		.loc 1 148 36 is_stmt 0 view .LVU78
 280 0046 0021     		movs	r1, #0
 281 0048 0591     		str	r1, [sp, #20]
 150:Core/Src/main.c ****   {
 282              		.loc 1 150 3 is_stmt 1 view .LVU79
 150:Core/Src/main.c ****   {
 283              		.loc 1 150 7 is_stmt 0 view .LVU80
 284 004a 01A8     		add	r0, sp, #4
 285 004c FFF7FEFF 		bl	HAL_RCC_ClockConfig
 286              	.LVL6:
 150:Core/Src/main.c ****   {
 287              		.loc 1 150 6 view .LVU81
 288 0050 20B9     		cbnz	r0, .L12
 154:Core/Src/main.c **** 
 289              		.loc 1 154 1 view .LVU82
 290 0052 11B0     		add	sp, sp, #68
 291              	.LCFI5:
 292              		.cfi_remember_state
 293              		.cfi_def_cfa_offset 4
 294              		@ sp needed
 295 0054 5DF804FB 		ldr	pc, [sp], #4
 296              	.L11:
 297              	.LCFI6:
 298              		.cfi_restore_state
 138:Core/Src/main.c ****   }
 299              		.loc 1 138 5 is_stmt 1 view .LVU83
 300 0058 FFF7FEFF 		bl	Error_Handler
 301              	.LVL7:
 302              	.L12:
 152:Core/Src/main.c ****   }
 303              		.loc 1 152 5 view .LVU84
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 13


 304 005c FFF7FEFF 		bl	Error_Handler
 305              	.LVL8:
 306              		.cfi_endproc
 307              	.LFE66:
 309              		.section	.text.main,"ax",%progbits
 310              		.align	1
 311              		.global	main
 312              		.syntax unified
 313              		.thumb
 314              		.thumb_func
 316              	main:
 317              	.LFB65:
  64:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 318              		.loc 1 64 1 view -0
 319              		.cfi_startproc
 320              		@ args = 0, pretend = 0, frame = 0
 321              		@ frame_needed = 0, uses_anonymous_args = 0
 322 0000 38B5     		push	{r3, r4, r5, lr}
 323              	.LCFI7:
 324              		.cfi_def_cfa_offset 16
 325              		.cfi_offset 3, -16
 326              		.cfi_offset 4, -12
 327              		.cfi_offset 5, -8
 328              		.cfi_offset 14, -4
  72:Core/Src/main.c **** 
 329              		.loc 1 72 3 view .LVU86
 330 0002 FFF7FEFF 		bl	HAL_Init
 331              	.LVL9:
  79:Core/Src/main.c **** 
 332              		.loc 1 79 3 view .LVU87
 333 0006 FFF7FEFF 		bl	SystemClock_Config
 334              	.LVL10:
  86:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 335              		.loc 1 86 3 view .LVU88
 336 000a FFF7FEFF 		bl	MX_GPIO_Init
 337              	.LVL11:
 338 000e 18E0     		b	.L18
 339              	.LVL12:
 340              	.L15:
 341              	.LBB9:
 100:Core/Src/main.c ****       x ++;
 342              		.loc 1 100 7 discriminator 3 view .LVU89
 100:Core/Src/main.c ****       x ++;
 343              		.loc 1 100 22 is_stmt 0 discriminator 3 view .LVU90
 344 0010 0123     		movs	r3, #1
 345 0012 AB40     		lsls	r3, r3, r5
 100:Core/Src/main.c ****       x ++;
 346              		.loc 1 100 18 discriminator 3 view .LVU91
 347 0014 0C4A     		ldr	r2, .L20
 348 0016 D360     		str	r3, [r2, #12]
 101:Core/Src/main.c ****       HAL_Delay(50);
 349              		.loc 1 101 7 is_stmt 1 discriminator 3 view .LVU92
 101:Core/Src/main.c ****       HAL_Delay(50);
 350              		.loc 1 101 9 is_stmt 0 discriminator 3 view .LVU93
 351 0018 0135     		adds	r5, r5, #1
 352              	.LVL13:
 102:Core/Src/main.c ****     }
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 14


 353              		.loc 1 102 7 is_stmt 1 discriminator 3 view .LVU94
 354 001a 3220     		movs	r0, #50
 355 001c FFF7FEFF 		bl	HAL_Delay
 356              	.LVL14:
  98:Core/Src/main.c ****     {
 357              		.loc 1 98 28 discriminator 3 view .LVU95
 358 0020 0134     		adds	r4, r4, #1
 359              	.LVL15:
 360              	.L14:
  98:Core/Src/main.c ****     {
 361              		.loc 1 98 24 discriminator 1 view .LVU96
 362 0022 032C     		cmp	r4, #3
 363 0024 F4DD     		ble	.L15
 364              	.LBE9:
 365              	.LBB10:
 104:Core/Src/main.c ****     {
 366              		.loc 1 104 18 is_stmt 0 view .LVU97
 367 0026 0025     		movs	r5, #0
 368              	.LVL16:
 104:Core/Src/main.c ****     {
 369              		.loc 1 104 13 view .LVU98
 370 0028 2C46     		mov	r4, r5
 371              	.LVL17:
 104:Core/Src/main.c ****     {
 372              		.loc 1 104 13 view .LVU99
 373 002a 08E0     		b	.L16
 374              	.LVL18:
 375              	.L17:
 106:Core/Src/main.c ****       x ++;
 376              		.loc 1 106 7 is_stmt 1 discriminator 3 view .LVU100
 106:Core/Src/main.c ****       x ++;
 377              		.loc 1 106 22 is_stmt 0 discriminator 3 view .LVU101
 378 002c 0823     		movs	r3, #8
 379 002e 2B41     		asrs	r3, r3, r5
 106:Core/Src/main.c ****       x ++;
 380              		.loc 1 106 18 discriminator 3 view .LVU102
 381 0030 054A     		ldr	r2, .L20
 382 0032 D360     		str	r3, [r2, #12]
 107:Core/Src/main.c ****       HAL_Delay(50);
 383              		.loc 1 107 7 is_stmt 1 discriminator 3 view .LVU103
 107:Core/Src/main.c ****       HAL_Delay(50);
 384              		.loc 1 107 9 is_stmt 0 discriminator 3 view .LVU104
 385 0034 0135     		adds	r5, r5, #1
 386              	.LVL19:
 108:Core/Src/main.c ****     }
 387              		.loc 1 108 7 is_stmt 1 discriminator 3 view .LVU105
 388 0036 3220     		movs	r0, #50
 389 0038 FFF7FEFF 		bl	HAL_Delay
 390              	.LVL20:
 104:Core/Src/main.c ****     {
 391              		.loc 1 104 28 discriminator 3 view .LVU106
 392 003c 0134     		adds	r4, r4, #1
 393              	.LVL21:
 394              	.L16:
 104:Core/Src/main.c ****     {
 395              		.loc 1 104 24 discriminator 1 view .LVU107
 396 003e 032C     		cmp	r4, #3
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 15


 397 0040 F4DD     		ble	.L17
 398              	.LVL22:
 399              	.L18:
 104:Core/Src/main.c ****     {
 400              		.loc 1 104 24 is_stmt 0 discriminator 1 view .LVU108
 401              	.LBE10:
  93:Core/Src/main.c ****   {
 402              		.loc 1 93 3 is_stmt 1 view .LVU109
  98:Core/Src/main.c ****     {
 403              		.loc 1 98 5 view .LVU110
 404              	.LBB11:
  98:Core/Src/main.c ****     {
 405              		.loc 1 98 9 view .LVU111
  98:Core/Src/main.c ****     {
 406              		.loc 1 98 18 is_stmt 0 view .LVU112
 407 0042 0025     		movs	r5, #0
  98:Core/Src/main.c ****     {
 408              		.loc 1 98 13 view .LVU113
 409 0044 2C46     		mov	r4, r5
  98:Core/Src/main.c ****     {
 410              		.loc 1 98 5 view .LVU114
 411 0046 ECE7     		b	.L14
 412              	.L21:
 413              		.align	2
 414              	.L20:
 415 0048 00080140 		.word	1073809408
 416              	.LBE11:
 417              		.cfi_endproc
 418              	.LFE65:
 420              		.text
 421              	.Letext0:
 422              		.file 3 "d:\\setup\\gnu_arm\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-eabi\\arm
 423              		.file 4 "d:\\setup\\gnu_arm\\arm-gnu-toolchain-12.2.mpacbti-bet1-mingw-w64-i686-arm-none-eabi\\arm
 424              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 425              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 426              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 427              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 428              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 429              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 430              		.file 11 "<built-in>"
ARM GAS  C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s 			page 16


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:19     .text.MX_GPIO_Init:00000000 $t
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:24     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:156    .text.MX_GPIO_Init:00000094 $d
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:163    .text.Error_Handler:00000000 $t
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:169    .text.Error_Handler:00000000 Error_Handler
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:201    .text.SystemClock_Config:00000000 $t
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:207    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:310    .text.main:00000000 $t
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:316    .text.main:00000000 main
C:\Users\GIANG1~1\AppData\Local\Temp\cc9bnjko.s:415    .text.main:00000048 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
