{
    "code": "```verilog\nmodule TopModule (\n    input logic a,   // 1-bit input\n    input logic b,   // 1-bit input\n    input logic c,   // 1-bit input\n    input logic d,   // 1-bit input\n    output logic out,   // 1-bit output\n    output logic out_n  // 1-bit inverted output\n);\n\nassign out = (a & b) | (c & d);\nassign out_n = ~out;\n\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}