

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_55_7'
================================================================
* Date:           Sun Feb  1 19:42:40 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.845 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       35|       35|  0.450 us|  0.450 us|   33|   33|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_55_7  |       33|       33|         3|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.89>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32 1"   --->   Operation 6 'alloca' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:55]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_130 = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %empty"   --->   Operation 8 'read' 'tmp_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%lshr_ln1_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %lshr_ln1"   --->   Operation 9 'read' 'lshr_ln1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.48ns)   --->   "%store_ln55 = store i9 0, i9 %i" [top.cpp:55]   --->   Operation 10 'store' 'store_ln55' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 11 [1/1] (0.48ns)   --->   "%store_ln0 = store i24 0, i24 %empty_42"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body62"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [top.cpp:55]   --->   Operation 13 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_131 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [top.cpp:55]   --->   Operation 14 'bitselect' 'tmp_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln55 = br i1 %tmp_131, void %for.body62.split, void %land.end49.i.i.i.exitStub" [top.cpp:55]   --->   Operation 15 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln5 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_2, i32 3, i32 7" [top.cpp:55]   --->   Operation 16 'partselect' 'lshr_ln5' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %lshr_ln5, i3 %lshr_ln1_read" [top.cpp:58]   --->   Operation 17 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln58 = zext i8 %tmp_s" [top.cpp:58]   --->   Operation 18 'zext' 'zext_ln58' <Predicate = (!tmp_131)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_addr = getelementptr i24 %tmp, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 19 'getelementptr' 'tmp_addr' <Predicate = (!tmp_131 & tmp_130 == 0)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1_addr = getelementptr i24 %tmp_1, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 20 'getelementptr' 'tmp_1_addr' <Predicate = (!tmp_131 & tmp_130 == 1)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_2_addr = getelementptr i24 %tmp_2, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 21 'getelementptr' 'tmp_2_addr' <Predicate = (!tmp_131 & tmp_130 == 2)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_3_addr = getelementptr i24 %tmp_3, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 22 'getelementptr' 'tmp_3_addr' <Predicate = (!tmp_131 & tmp_130 == 3)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_4_addr = getelementptr i24 %tmp_4, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 23 'getelementptr' 'tmp_4_addr' <Predicate = (!tmp_131 & tmp_130 == 4)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_5_addr = getelementptr i24 %tmp_5, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 24 'getelementptr' 'tmp_5_addr' <Predicate = (!tmp_131 & tmp_130 == 5)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_6_addr = getelementptr i24 %tmp_6, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 25 'getelementptr' 'tmp_6_addr' <Predicate = (!tmp_131 & tmp_130 == 6)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_7_addr = getelementptr i24 %tmp_7, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 26 'getelementptr' 'tmp_7_addr' <Predicate = (!tmp_131 & tmp_130 == 7)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_8_addr = getelementptr i24 %tmp_8, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 27 'getelementptr' 'tmp_8_addr' <Predicate = (!tmp_131 & tmp_130 == 0)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_9_addr = getelementptr i24 %tmp_9, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 28 'getelementptr' 'tmp_9_addr' <Predicate = (!tmp_131 & tmp_130 == 1)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_10_addr = getelementptr i24 %tmp_10, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 29 'getelementptr' 'tmp_10_addr' <Predicate = (!tmp_131 & tmp_130 == 2)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_11_addr = getelementptr i24 %tmp_11, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 30 'getelementptr' 'tmp_11_addr' <Predicate = (!tmp_131 & tmp_130 == 3)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_12_addr = getelementptr i24 %tmp_12, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 31 'getelementptr' 'tmp_12_addr' <Predicate = (!tmp_131 & tmp_130 == 4)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_13_addr = getelementptr i24 %tmp_13, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 32 'getelementptr' 'tmp_13_addr' <Predicate = (!tmp_131 & tmp_130 == 5)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_14_addr = getelementptr i24 %tmp_14, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 33 'getelementptr' 'tmp_14_addr' <Predicate = (!tmp_131 & tmp_130 == 6)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_15_addr = getelementptr i24 %tmp_15, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 34 'getelementptr' 'tmp_15_addr' <Predicate = (!tmp_131 & tmp_130 == 7)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.35ns)   --->   "%mux_case_0203 = load i8 %tmp_addr" [top.cpp:58]   --->   Operation 35 'load' 'mux_case_0203' <Predicate = (!tmp_131 & tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 36 [2/2] (1.35ns)   --->   "%tmp_1_load = load i8 %tmp_1_addr" [top.cpp:58]   --->   Operation 36 'load' 'tmp_1_load' <Predicate = (!tmp_131 & tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 37 [2/2] (1.35ns)   --->   "%tmp_2_load = load i8 %tmp_2_addr" [top.cpp:58]   --->   Operation 37 'load' 'tmp_2_load' <Predicate = (!tmp_131 & tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 38 [2/2] (1.35ns)   --->   "%tmp_3_load = load i8 %tmp_3_addr" [top.cpp:58]   --->   Operation 38 'load' 'tmp_3_load' <Predicate = (!tmp_131 & tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 39 [2/2] (1.35ns)   --->   "%tmp_4_load = load i8 %tmp_4_addr" [top.cpp:58]   --->   Operation 39 'load' 'tmp_4_load' <Predicate = (!tmp_131 & tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 40 [2/2] (1.35ns)   --->   "%tmp_5_load = load i8 %tmp_5_addr" [top.cpp:58]   --->   Operation 40 'load' 'tmp_5_load' <Predicate = (!tmp_131 & tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 41 [2/2] (1.35ns)   --->   "%tmp_6_load = load i8 %tmp_6_addr" [top.cpp:58]   --->   Operation 41 'load' 'tmp_6_load' <Predicate = (!tmp_131 & tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 42 [2/2] (1.35ns)   --->   "%tmp_7_load = load i8 %tmp_7_addr" [top.cpp:58]   --->   Operation 42 'load' 'tmp_7_load' <Predicate = (!tmp_131 & tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 43 [2/2] (1.35ns)   --->   "%tmp_8_load = load i8 %tmp_8_addr" [top.cpp:58]   --->   Operation 43 'load' 'tmp_8_load' <Predicate = (!tmp_131 & tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 44 [2/2] (1.35ns)   --->   "%tmp_9_load = load i8 %tmp_9_addr" [top.cpp:58]   --->   Operation 44 'load' 'tmp_9_load' <Predicate = (!tmp_131 & tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 45 [2/2] (1.35ns)   --->   "%tmp_10_load = load i8 %tmp_10_addr" [top.cpp:58]   --->   Operation 45 'load' 'tmp_10_load' <Predicate = (!tmp_131 & tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 46 [2/2] (1.35ns)   --->   "%tmp_11_load = load i8 %tmp_11_addr" [top.cpp:58]   --->   Operation 46 'load' 'tmp_11_load' <Predicate = (!tmp_131 & tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 47 [2/2] (1.35ns)   --->   "%tmp_12_load = load i8 %tmp_12_addr" [top.cpp:58]   --->   Operation 47 'load' 'tmp_12_load' <Predicate = (!tmp_131 & tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 48 [2/2] (1.35ns)   --->   "%tmp_13_load = load i8 %tmp_13_addr" [top.cpp:58]   --->   Operation 48 'load' 'tmp_13_load' <Predicate = (!tmp_131 & tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 49 [2/2] (1.35ns)   --->   "%tmp_14_load = load i8 %tmp_14_addr" [top.cpp:58]   --->   Operation 49 'load' 'tmp_14_load' <Predicate = (!tmp_131 & tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 50 [2/2] (1.35ns)   --->   "%tmp_15_load = load i8 %tmp_15_addr" [top.cpp:58]   --->   Operation 50 'load' 'tmp_15_load' <Predicate = (!tmp_131 & tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_1 : Operation 51 [1/1] (0.92ns)   --->   "%add_ln55 = add i9 %i_2, i9 8" [top.cpp:55]   --->   Operation 51 'add' 'add_ln55' <Predicate = (!tmp_131)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.48ns)   --->   "%store_ln55 = store i9 %add_ln55, i9 %i" [top.cpp:55]   --->   Operation 52 'store' 'store_ln55' <Predicate = (!tmp_131)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_16_addr = getelementptr i24 %tmp_16, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 53 'getelementptr' 'tmp_16_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17_addr = getelementptr i24 %tmp_17, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 54 'getelementptr' 'tmp_17_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18_addr = getelementptr i24 %tmp_18, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 55 'getelementptr' 'tmp_18_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_19_addr = getelementptr i24 %tmp_19, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 56 'getelementptr' 'tmp_19_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_20_addr = getelementptr i24 %tmp_20, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 57 'getelementptr' 'tmp_20_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_21_addr = getelementptr i24 %tmp_21, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 58 'getelementptr' 'tmp_21_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_22_addr = getelementptr i24 %tmp_22, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 59 'getelementptr' 'tmp_22_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_23_addr = getelementptr i24 %tmp_23, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 60 'getelementptr' 'tmp_23_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_24_addr = getelementptr i24 %tmp_24, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 61 'getelementptr' 'tmp_24_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_25_addr = getelementptr i24 %tmp_25, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 62 'getelementptr' 'tmp_25_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_26_addr = getelementptr i24 %tmp_26, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 63 'getelementptr' 'tmp_26_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_27_addr = getelementptr i24 %tmp_27, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 64 'getelementptr' 'tmp_27_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_28_addr = getelementptr i24 %tmp_28, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 65 'getelementptr' 'tmp_28_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_29_addr = getelementptr i24 %tmp_29, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 66 'getelementptr' 'tmp_29_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_30_addr = getelementptr i24 %tmp_30, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 67 'getelementptr' 'tmp_30_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_31_addr = getelementptr i24 %tmp_31, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 68 'getelementptr' 'tmp_31_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_32_addr = getelementptr i24 %tmp_32, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 69 'getelementptr' 'tmp_32_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_33_addr = getelementptr i24 %tmp_33, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 70 'getelementptr' 'tmp_33_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_34_addr = getelementptr i24 %tmp_34, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 71 'getelementptr' 'tmp_34_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_35_addr = getelementptr i24 %tmp_35, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 72 'getelementptr' 'tmp_35_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_36_addr = getelementptr i24 %tmp_36, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 73 'getelementptr' 'tmp_36_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_37_addr = getelementptr i24 %tmp_37, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 74 'getelementptr' 'tmp_37_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_38_addr = getelementptr i24 %tmp_38, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 75 'getelementptr' 'tmp_38_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_39_addr = getelementptr i24 %tmp_39, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 76 'getelementptr' 'tmp_39_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_40_addr = getelementptr i24 %tmp_40, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 77 'getelementptr' 'tmp_40_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_41_addr = getelementptr i24 %tmp_41, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 78 'getelementptr' 'tmp_41_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_42_addr = getelementptr i24 %tmp_42, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 79 'getelementptr' 'tmp_42_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_43_addr = getelementptr i24 %tmp_43, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 80 'getelementptr' 'tmp_43_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_44_addr = getelementptr i24 %tmp_44, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 81 'getelementptr' 'tmp_44_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_45_addr = getelementptr i24 %tmp_45, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 82 'getelementptr' 'tmp_45_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_46_addr = getelementptr i24 %tmp_46, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 83 'getelementptr' 'tmp_46_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_47_addr = getelementptr i24 %tmp_47, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 84 'getelementptr' 'tmp_47_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_48_addr = getelementptr i24 %tmp_48, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 85 'getelementptr' 'tmp_48_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_49_addr = getelementptr i24 %tmp_49, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 86 'getelementptr' 'tmp_49_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_50_addr = getelementptr i24 %tmp_50, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 87 'getelementptr' 'tmp_50_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_51_addr = getelementptr i24 %tmp_51, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 88 'getelementptr' 'tmp_51_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_52_addr = getelementptr i24 %tmp_52, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 89 'getelementptr' 'tmp_52_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_53_addr = getelementptr i24 %tmp_53, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 90 'getelementptr' 'tmp_53_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_54_addr = getelementptr i24 %tmp_54, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 91 'getelementptr' 'tmp_54_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_55_addr = getelementptr i24 %tmp_55, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 92 'getelementptr' 'tmp_55_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_56_addr = getelementptr i24 %tmp_56, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 93 'getelementptr' 'tmp_56_addr' <Predicate = (tmp_130 == 0)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_57_addr = getelementptr i24 %tmp_57, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 94 'getelementptr' 'tmp_57_addr' <Predicate = (tmp_130 == 1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_58_addr = getelementptr i24 %tmp_58, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 95 'getelementptr' 'tmp_58_addr' <Predicate = (tmp_130 == 2)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_59_addr = getelementptr i24 %tmp_59, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 96 'getelementptr' 'tmp_59_addr' <Predicate = (tmp_130 == 3)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_60_addr = getelementptr i24 %tmp_60, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 97 'getelementptr' 'tmp_60_addr' <Predicate = (tmp_130 == 4)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_61_addr = getelementptr i24 %tmp_61, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 98 'getelementptr' 'tmp_61_addr' <Predicate = (tmp_130 == 5)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_62_addr = getelementptr i24 %tmp_62, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 99 'getelementptr' 'tmp_62_addr' <Predicate = (tmp_130 == 6)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_63_addr = getelementptr i24 %tmp_63, i64 0, i64 %zext_ln58" [top.cpp:58]   --->   Operation 100 'getelementptr' 'tmp_63_addr' <Predicate = (tmp_130 == 7)> <Delay = 0.00>
ST_2 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%mux_case_0203 = load i8 %tmp_addr" [top.cpp:58]   --->   Operation 101 'load' 'mux_case_0203' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_1_load = load i8 %tmp_1_addr" [top.cpp:58]   --->   Operation 102 'load' 'tmp_1_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_2_load = load i8 %tmp_2_addr" [top.cpp:58]   --->   Operation 103 'load' 'tmp_2_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 104 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_3_load = load i8 %tmp_3_addr" [top.cpp:58]   --->   Operation 104 'load' 'tmp_3_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 105 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_4_load = load i8 %tmp_4_addr" [top.cpp:58]   --->   Operation 105 'load' 'tmp_4_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_5_load = load i8 %tmp_5_addr" [top.cpp:58]   --->   Operation 106 'load' 'tmp_5_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_6_load = load i8 %tmp_6_addr" [top.cpp:58]   --->   Operation 107 'load' 'tmp_6_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_7_load = load i8 %tmp_7_addr" [top.cpp:58]   --->   Operation 108 'load' 'tmp_7_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 109 [1/1] (0.83ns)   --->   "%tmp_81 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %mux_case_0203, i3 1, i24 %tmp_1_load, i3 2, i24 %tmp_2_load, i3 3, i24 %tmp_3_load, i3 4, i24 %tmp_4_load, i3 5, i24 %tmp_5_load, i3 6, i24 %tmp_6_load, i3 7, i24 %tmp_7_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 109 'sparsemux' 'tmp_81' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_8_load = load i8 %tmp_8_addr" [top.cpp:58]   --->   Operation 110 'load' 'tmp_8_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_9_load = load i8 %tmp_9_addr" [top.cpp:58]   --->   Operation 111 'load' 'tmp_9_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_10_load = load i8 %tmp_10_addr" [top.cpp:58]   --->   Operation 112 'load' 'tmp_10_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_11_load = load i8 %tmp_11_addr" [top.cpp:58]   --->   Operation 113 'load' 'tmp_11_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 114 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_12_load = load i8 %tmp_12_addr" [top.cpp:58]   --->   Operation 114 'load' 'tmp_12_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 115 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_13_load = load i8 %tmp_13_addr" [top.cpp:58]   --->   Operation 115 'load' 'tmp_13_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 116 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_14_load = load i8 %tmp_14_addr" [top.cpp:58]   --->   Operation 116 'load' 'tmp_14_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 117 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_15_load = load i8 %tmp_15_addr" [top.cpp:58]   --->   Operation 117 'load' 'tmp_15_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 118 [1/1] (0.83ns)   --->   "%tmp_84 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_8_load, i3 1, i24 %tmp_9_load, i3 2, i24 %tmp_10_load, i3 3, i24 %tmp_11_load, i3 4, i24 %tmp_12_load, i3 5, i24 %tmp_13_load, i3 6, i24 %tmp_14_load, i3 7, i24 %tmp_15_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 118 'sparsemux' 'tmp_84' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [2/2] (1.35ns)   --->   "%tmp_16_load = load i8 %tmp_16_addr" [top.cpp:58]   --->   Operation 119 'load' 'tmp_16_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 120 [2/2] (1.35ns)   --->   "%tmp_17_load = load i8 %tmp_17_addr" [top.cpp:58]   --->   Operation 120 'load' 'tmp_17_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 121 [2/2] (1.35ns)   --->   "%tmp_18_load = load i8 %tmp_18_addr" [top.cpp:58]   --->   Operation 121 'load' 'tmp_18_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 122 [2/2] (1.35ns)   --->   "%tmp_19_load = load i8 %tmp_19_addr" [top.cpp:58]   --->   Operation 122 'load' 'tmp_19_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 123 [2/2] (1.35ns)   --->   "%tmp_20_load = load i8 %tmp_20_addr" [top.cpp:58]   --->   Operation 123 'load' 'tmp_20_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 124 [2/2] (1.35ns)   --->   "%tmp_21_load = load i8 %tmp_21_addr" [top.cpp:58]   --->   Operation 124 'load' 'tmp_21_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 125 [2/2] (1.35ns)   --->   "%tmp_22_load = load i8 %tmp_22_addr" [top.cpp:58]   --->   Operation 125 'load' 'tmp_22_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 126 [2/2] (1.35ns)   --->   "%tmp_23_load = load i8 %tmp_23_addr" [top.cpp:58]   --->   Operation 126 'load' 'tmp_23_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 127 [2/2] (1.35ns)   --->   "%tmp_24_load = load i8 %tmp_24_addr" [top.cpp:58]   --->   Operation 127 'load' 'tmp_24_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 128 [2/2] (1.35ns)   --->   "%tmp_25_load = load i8 %tmp_25_addr" [top.cpp:58]   --->   Operation 128 'load' 'tmp_25_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 129 [2/2] (1.35ns)   --->   "%tmp_26_load = load i8 %tmp_26_addr" [top.cpp:58]   --->   Operation 129 'load' 'tmp_26_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 130 [2/2] (1.35ns)   --->   "%tmp_27_load = load i8 %tmp_27_addr" [top.cpp:58]   --->   Operation 130 'load' 'tmp_27_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 131 [2/2] (1.35ns)   --->   "%tmp_28_load = load i8 %tmp_28_addr" [top.cpp:58]   --->   Operation 131 'load' 'tmp_28_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 132 [2/2] (1.35ns)   --->   "%tmp_29_load = load i8 %tmp_29_addr" [top.cpp:58]   --->   Operation 132 'load' 'tmp_29_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 133 [2/2] (1.35ns)   --->   "%tmp_30_load = load i8 %tmp_30_addr" [top.cpp:58]   --->   Operation 133 'load' 'tmp_30_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 134 [2/2] (1.35ns)   --->   "%tmp_31_load = load i8 %tmp_31_addr" [top.cpp:58]   --->   Operation 134 'load' 'tmp_31_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 135 [2/2] (1.35ns)   --->   "%tmp_32_load = load i8 %tmp_32_addr" [top.cpp:58]   --->   Operation 135 'load' 'tmp_32_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 136 [2/2] (1.35ns)   --->   "%tmp_33_load = load i8 %tmp_33_addr" [top.cpp:58]   --->   Operation 136 'load' 'tmp_33_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 137 [2/2] (1.35ns)   --->   "%tmp_34_load = load i8 %tmp_34_addr" [top.cpp:58]   --->   Operation 137 'load' 'tmp_34_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 138 [2/2] (1.35ns)   --->   "%tmp_35_load = load i8 %tmp_35_addr" [top.cpp:58]   --->   Operation 138 'load' 'tmp_35_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 139 [2/2] (1.35ns)   --->   "%tmp_36_load = load i8 %tmp_36_addr" [top.cpp:58]   --->   Operation 139 'load' 'tmp_36_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 140 [2/2] (1.35ns)   --->   "%tmp_37_load = load i8 %tmp_37_addr" [top.cpp:58]   --->   Operation 140 'load' 'tmp_37_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 141 [2/2] (1.35ns)   --->   "%tmp_38_load = load i8 %tmp_38_addr" [top.cpp:58]   --->   Operation 141 'load' 'tmp_38_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 142 [2/2] (1.35ns)   --->   "%tmp_39_load = load i8 %tmp_39_addr" [top.cpp:58]   --->   Operation 142 'load' 'tmp_39_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 143 [2/2] (1.35ns)   --->   "%tmp_40_load = load i8 %tmp_40_addr" [top.cpp:58]   --->   Operation 143 'load' 'tmp_40_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 144 [2/2] (1.35ns)   --->   "%tmp_41_load = load i8 %tmp_41_addr" [top.cpp:58]   --->   Operation 144 'load' 'tmp_41_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 145 [2/2] (1.35ns)   --->   "%tmp_42_load = load i8 %tmp_42_addr" [top.cpp:58]   --->   Operation 145 'load' 'tmp_42_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 146 [2/2] (1.35ns)   --->   "%tmp_43_load = load i8 %tmp_43_addr" [top.cpp:58]   --->   Operation 146 'load' 'tmp_43_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 147 [2/2] (1.35ns)   --->   "%tmp_44_load = load i8 %tmp_44_addr" [top.cpp:58]   --->   Operation 147 'load' 'tmp_44_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 148 [2/2] (1.35ns)   --->   "%tmp_45_load = load i8 %tmp_45_addr" [top.cpp:58]   --->   Operation 148 'load' 'tmp_45_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 149 [2/2] (1.35ns)   --->   "%tmp_46_load = load i8 %tmp_46_addr" [top.cpp:58]   --->   Operation 149 'load' 'tmp_46_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 150 [2/2] (1.35ns)   --->   "%tmp_47_load = load i8 %tmp_47_addr" [top.cpp:58]   --->   Operation 150 'load' 'tmp_47_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 151 [2/2] (1.35ns)   --->   "%tmp_48_load = load i8 %tmp_48_addr" [top.cpp:58]   --->   Operation 151 'load' 'tmp_48_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 152 [2/2] (1.35ns)   --->   "%tmp_49_load = load i8 %tmp_49_addr" [top.cpp:58]   --->   Operation 152 'load' 'tmp_49_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 153 [2/2] (1.35ns)   --->   "%tmp_50_load = load i8 %tmp_50_addr" [top.cpp:58]   --->   Operation 153 'load' 'tmp_50_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 154 [2/2] (1.35ns)   --->   "%tmp_51_load = load i8 %tmp_51_addr" [top.cpp:58]   --->   Operation 154 'load' 'tmp_51_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 155 [2/2] (1.35ns)   --->   "%tmp_52_load = load i8 %tmp_52_addr" [top.cpp:58]   --->   Operation 155 'load' 'tmp_52_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 156 [2/2] (1.35ns)   --->   "%tmp_53_load = load i8 %tmp_53_addr" [top.cpp:58]   --->   Operation 156 'load' 'tmp_53_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 157 [2/2] (1.35ns)   --->   "%tmp_54_load = load i8 %tmp_54_addr" [top.cpp:58]   --->   Operation 157 'load' 'tmp_54_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 158 [2/2] (1.35ns)   --->   "%tmp_55_load = load i8 %tmp_55_addr" [top.cpp:58]   --->   Operation 158 'load' 'tmp_55_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 159 [2/2] (1.35ns)   --->   "%tmp_56_load = load i8 %tmp_56_addr" [top.cpp:58]   --->   Operation 159 'load' 'tmp_56_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 160 [2/2] (1.35ns)   --->   "%tmp_57_load = load i8 %tmp_57_addr" [top.cpp:58]   --->   Operation 160 'load' 'tmp_57_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 161 [2/2] (1.35ns)   --->   "%tmp_58_load = load i8 %tmp_58_addr" [top.cpp:58]   --->   Operation 161 'load' 'tmp_58_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 162 [2/2] (1.35ns)   --->   "%tmp_59_load = load i8 %tmp_59_addr" [top.cpp:58]   --->   Operation 162 'load' 'tmp_59_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 163 [2/2] (1.35ns)   --->   "%tmp_60_load = load i8 %tmp_60_addr" [top.cpp:58]   --->   Operation 163 'load' 'tmp_60_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 164 [2/2] (1.35ns)   --->   "%tmp_61_load = load i8 %tmp_61_addr" [top.cpp:58]   --->   Operation 164 'load' 'tmp_61_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 165 [2/2] (1.35ns)   --->   "%tmp_62_load = load i8 %tmp_62_addr" [top.cpp:58]   --->   Operation 165 'load' 'tmp_62_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 166 [2/2] (1.35ns)   --->   "%tmp_63_load = load i8 %tmp_63_addr" [top.cpp:58]   --->   Operation 166 'load' 'tmp_63_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_2 : Operation 315 [1/1] (0.00ns)   --->   "%p_load2 = load i24 %empty_42"   --->   Operation 315 'load' 'p_load2' <Predicate = (tmp_131)> <Delay = 0.00>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %p_out, i24 %p_load2"   --->   Operation 316 'write' 'write_ln0' <Predicate = (tmp_131)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 317 'ret' 'ret_ln0' <Predicate = (tmp_131)> <Delay = 0.48>

State 3 <SV = 2> <Delay = 12.8>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%p_load = load i24 %empty_42" [top.cpp:58]   --->   Operation 167 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [top.cpp:56]   --->   Operation 168 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%speclooptripcount_ln55 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32" [top.cpp:55]   --->   Operation 169 'speclooptripcount' 'speclooptripcount_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln55 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [top.cpp:55]   --->   Operation 170 'specloopname' 'specloopname_ln55' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i24 %p_load" [top.cpp:58]   --->   Operation 171 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln58_1 = sext i24 %tmp_81" [top.cpp:58]   --->   Operation 172 'sext' 'sext_ln58_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.10ns)   --->   "%add_ln58 = add i24 %tmp_81, i24 %p_load" [top.cpp:58]   --->   Operation 173 'add' 'add_ln58' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (1.10ns)   --->   "%add_ln58_1 = add i25 %sext_ln58_1, i25 %sext_ln58" [top.cpp:58]   --->   Operation 174 'add' 'add_ln58_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_132 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_1, i32 24" [top.cpp:58]   --->   Operation 175 'bitselect' 'tmp_132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_133 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58, i32 23" [top.cpp:58]   --->   Operation 176 'bitselect' 'tmp_133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58 = xor i1 %tmp_132, i1 1" [top.cpp:58]   --->   Operation 177 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%and_ln58 = and i1 %tmp_133, i1 %xor_ln58" [top.cpp:58]   --->   Operation 178 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%xor_ln58_1 = xor i1 %tmp_132, i1 %tmp_133" [top.cpp:58]   --->   Operation 179 'xor' 'xor_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_1)   --->   "%select_ln58 = select i1 %and_ln58, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 180 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_1 = select i1 %xor_ln58_1, i24 %select_ln58, i24 %add_ln58" [top.cpp:58]   --->   Operation 181 'select' 'select_ln58_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln58_2 = sext i24 %select_ln58_1" [top.cpp:58]   --->   Operation 182 'sext' 'sext_ln58_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%sext_ln58_3 = sext i24 %tmp_84" [top.cpp:58]   --->   Operation 183 'sext' 'sext_ln58_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (1.10ns)   --->   "%add_ln58_2 = add i24 %tmp_84, i24 %select_ln58_1" [top.cpp:58]   --->   Operation 184 'add' 'add_ln58_2' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (1.10ns)   --->   "%add_ln58_3 = add i25 %sext_ln58_3, i25 %sext_ln58_2" [top.cpp:58]   --->   Operation 185 'add' 'add_ln58_3' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_134 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_3, i32 24" [top.cpp:58]   --->   Operation 186 'bitselect' 'tmp_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_135 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_2, i32 23" [top.cpp:58]   --->   Operation 187 'bitselect' 'tmp_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3)   --->   "%xor_ln58_2 = xor i1 %tmp_134, i1 1" [top.cpp:58]   --->   Operation 188 'xor' 'xor_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3)   --->   "%and_ln58_1 = and i1 %tmp_135, i1 %xor_ln58_2" [top.cpp:58]   --->   Operation 189 'and' 'and_ln58_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3)   --->   "%xor_ln58_3 = xor i1 %tmp_134, i1 %tmp_135" [top.cpp:58]   --->   Operation 190 'xor' 'xor_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_3)   --->   "%select_ln58_2 = select i1 %and_ln58_1, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 191 'select' 'select_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_3 = select i1 %xor_ln58_3, i24 %select_ln58_2, i24 %add_ln58_2" [top.cpp:58]   --->   Operation 192 'select' 'select_ln58_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln58_4 = sext i24 %select_ln58_3" [top.cpp:58]   --->   Operation 193 'sext' 'sext_ln58_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_16_load = load i8 %tmp_16_addr" [top.cpp:58]   --->   Operation 194 'load' 'tmp_16_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 195 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_17_load = load i8 %tmp_17_addr" [top.cpp:58]   --->   Operation 195 'load' 'tmp_17_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 196 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_18_load = load i8 %tmp_18_addr" [top.cpp:58]   --->   Operation 196 'load' 'tmp_18_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 197 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_19_load = load i8 %tmp_19_addr" [top.cpp:58]   --->   Operation 197 'load' 'tmp_19_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 198 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_20_load = load i8 %tmp_20_addr" [top.cpp:58]   --->   Operation 198 'load' 'tmp_20_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 199 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_21_load = load i8 %tmp_21_addr" [top.cpp:58]   --->   Operation 199 'load' 'tmp_21_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 200 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_22_load = load i8 %tmp_22_addr" [top.cpp:58]   --->   Operation 200 'load' 'tmp_22_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 201 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_23_load = load i8 %tmp_23_addr" [top.cpp:58]   --->   Operation 201 'load' 'tmp_23_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 202 [1/1] (0.83ns)   --->   "%tmp_87 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_16_load, i3 1, i24 %tmp_17_load, i3 2, i24 %tmp_18_load, i3 3, i24 %tmp_19_load, i3 4, i24 %tmp_20_load, i3 5, i24 %tmp_21_load, i3 6, i24 %tmp_22_load, i3 7, i24 %tmp_23_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 202 'sparsemux' 'tmp_87' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln58_5 = sext i24 %tmp_87" [top.cpp:58]   --->   Operation 203 'sext' 'sext_ln58_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.10ns)   --->   "%add_ln58_4 = add i24 %tmp_87, i24 %select_ln58_3" [top.cpp:58]   --->   Operation 204 'add' 'add_ln58_4' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.10ns)   --->   "%add_ln58_5 = add i25 %sext_ln58_5, i25 %sext_ln58_4" [top.cpp:58]   --->   Operation 205 'add' 'add_ln58_5' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_136 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_5, i32 24" [top.cpp:58]   --->   Operation 206 'bitselect' 'tmp_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_137 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_4, i32 23" [top.cpp:58]   --->   Operation 207 'bitselect' 'tmp_137' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_4 = xor i1 %tmp_136, i1 1" [top.cpp:58]   --->   Operation 208 'xor' 'xor_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%and_ln58_2 = and i1 %tmp_137, i1 %xor_ln58_4" [top.cpp:58]   --->   Operation 209 'and' 'and_ln58_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%xor_ln58_5 = xor i1 %tmp_136, i1 %tmp_137" [top.cpp:58]   --->   Operation 210 'xor' 'xor_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_5)   --->   "%select_ln58_4 = select i1 %and_ln58_2, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 211 'select' 'select_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_5 = select i1 %xor_ln58_5, i24 %select_ln58_4, i24 %add_ln58_4" [top.cpp:58]   --->   Operation 212 'select' 'select_ln58_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%sext_ln58_6 = sext i24 %select_ln58_5" [top.cpp:58]   --->   Operation 213 'sext' 'sext_ln58_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_24_load = load i8 %tmp_24_addr" [top.cpp:58]   --->   Operation 214 'load' 'tmp_24_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 215 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_25_load = load i8 %tmp_25_addr" [top.cpp:58]   --->   Operation 215 'load' 'tmp_25_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 216 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_26_load = load i8 %tmp_26_addr" [top.cpp:58]   --->   Operation 216 'load' 'tmp_26_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 217 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_27_load = load i8 %tmp_27_addr" [top.cpp:58]   --->   Operation 217 'load' 'tmp_27_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 218 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_28_load = load i8 %tmp_28_addr" [top.cpp:58]   --->   Operation 218 'load' 'tmp_28_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 219 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_29_load = load i8 %tmp_29_addr" [top.cpp:58]   --->   Operation 219 'load' 'tmp_29_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 220 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_30_load = load i8 %tmp_30_addr" [top.cpp:58]   --->   Operation 220 'load' 'tmp_30_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 221 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_31_load = load i8 %tmp_31_addr" [top.cpp:58]   --->   Operation 221 'load' 'tmp_31_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 222 [1/1] (0.83ns)   --->   "%tmp_90 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_24_load, i3 1, i24 %tmp_25_load, i3 2, i24 %tmp_26_load, i3 3, i24 %tmp_27_load, i3 4, i24 %tmp_28_load, i3 5, i24 %tmp_29_load, i3 6, i24 %tmp_30_load, i3 7, i24 %tmp_31_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 222 'sparsemux' 'tmp_90' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln58_7 = sext i24 %tmp_90" [top.cpp:58]   --->   Operation 223 'sext' 'sext_ln58_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.10ns)   --->   "%add_ln58_6 = add i24 %tmp_90, i24 %select_ln58_5" [top.cpp:58]   --->   Operation 224 'add' 'add_ln58_6' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (1.10ns)   --->   "%add_ln58_7 = add i25 %sext_ln58_7, i25 %sext_ln58_6" [top.cpp:58]   --->   Operation 225 'add' 'add_ln58_7' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_138 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_7, i32 24" [top.cpp:58]   --->   Operation 226 'bitselect' 'tmp_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_139 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_6, i32 23" [top.cpp:58]   --->   Operation 227 'bitselect' 'tmp_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_6 = xor i1 %tmp_138, i1 1" [top.cpp:58]   --->   Operation 228 'xor' 'xor_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%and_ln58_3 = and i1 %tmp_139, i1 %xor_ln58_6" [top.cpp:58]   --->   Operation 229 'and' 'and_ln58_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%xor_ln58_7 = xor i1 %tmp_138, i1 %tmp_139" [top.cpp:58]   --->   Operation 230 'xor' 'xor_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_7)   --->   "%select_ln58_6 = select i1 %and_ln58_3, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 231 'select' 'select_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_7 = select i1 %xor_ln58_7, i24 %select_ln58_6, i24 %add_ln58_6" [top.cpp:58]   --->   Operation 232 'select' 'select_ln58_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%sext_ln58_8 = sext i24 %select_ln58_7" [top.cpp:58]   --->   Operation 233 'sext' 'sext_ln58_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_32_load = load i8 %tmp_32_addr" [top.cpp:58]   --->   Operation 234 'load' 'tmp_32_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 235 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_33_load = load i8 %tmp_33_addr" [top.cpp:58]   --->   Operation 235 'load' 'tmp_33_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 236 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_34_load = load i8 %tmp_34_addr" [top.cpp:58]   --->   Operation 236 'load' 'tmp_34_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 237 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_35_load = load i8 %tmp_35_addr" [top.cpp:58]   --->   Operation 237 'load' 'tmp_35_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 238 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_36_load = load i8 %tmp_36_addr" [top.cpp:58]   --->   Operation 238 'load' 'tmp_36_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 239 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_37_load = load i8 %tmp_37_addr" [top.cpp:58]   --->   Operation 239 'load' 'tmp_37_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 240 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_38_load = load i8 %tmp_38_addr" [top.cpp:58]   --->   Operation 240 'load' 'tmp_38_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 241 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_39_load = load i8 %tmp_39_addr" [top.cpp:58]   --->   Operation 241 'load' 'tmp_39_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 242 [1/1] (0.83ns)   --->   "%tmp_93 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_32_load, i3 1, i24 %tmp_33_load, i3 2, i24 %tmp_34_load, i3 3, i24 %tmp_35_load, i3 4, i24 %tmp_36_load, i3 5, i24 %tmp_37_load, i3 6, i24 %tmp_38_load, i3 7, i24 %tmp_39_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 242 'sparsemux' 'tmp_93' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln58_9 = sext i24 %tmp_93" [top.cpp:58]   --->   Operation 243 'sext' 'sext_ln58_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (1.10ns)   --->   "%add_ln58_8 = add i24 %tmp_93, i24 %select_ln58_7" [top.cpp:58]   --->   Operation 244 'add' 'add_ln58_8' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (1.10ns)   --->   "%add_ln58_9 = add i25 %sext_ln58_9, i25 %sext_ln58_8" [top.cpp:58]   --->   Operation 245 'add' 'add_ln58_9' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_140 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_9, i32 24" [top.cpp:58]   --->   Operation 246 'bitselect' 'tmp_140' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_141 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_8, i32 23" [top.cpp:58]   --->   Operation 247 'bitselect' 'tmp_141' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_9)   --->   "%xor_ln58_8 = xor i1 %tmp_140, i1 1" [top.cpp:58]   --->   Operation 248 'xor' 'xor_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_9)   --->   "%and_ln58_4 = and i1 %tmp_141, i1 %xor_ln58_8" [top.cpp:58]   --->   Operation 249 'and' 'and_ln58_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_9)   --->   "%xor_ln58_9 = xor i1 %tmp_140, i1 %tmp_141" [top.cpp:58]   --->   Operation 250 'xor' 'xor_ln58_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_9)   --->   "%select_ln58_8 = select i1 %and_ln58_4, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 251 'select' 'select_ln58_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_9 = select i1 %xor_ln58_9, i24 %select_ln58_8, i24 %add_ln58_8" [top.cpp:58]   --->   Operation 252 'select' 'select_ln58_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln58_10 = sext i24 %select_ln58_9" [top.cpp:58]   --->   Operation 253 'sext' 'sext_ln58_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_40_load = load i8 %tmp_40_addr" [top.cpp:58]   --->   Operation 254 'load' 'tmp_40_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 255 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_41_load = load i8 %tmp_41_addr" [top.cpp:58]   --->   Operation 255 'load' 'tmp_41_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 256 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_42_load = load i8 %tmp_42_addr" [top.cpp:58]   --->   Operation 256 'load' 'tmp_42_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 257 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_43_load = load i8 %tmp_43_addr" [top.cpp:58]   --->   Operation 257 'load' 'tmp_43_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 258 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_44_load = load i8 %tmp_44_addr" [top.cpp:58]   --->   Operation 258 'load' 'tmp_44_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 259 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_45_load = load i8 %tmp_45_addr" [top.cpp:58]   --->   Operation 259 'load' 'tmp_45_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 260 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_46_load = load i8 %tmp_46_addr" [top.cpp:58]   --->   Operation 260 'load' 'tmp_46_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 261 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_47_load = load i8 %tmp_47_addr" [top.cpp:58]   --->   Operation 261 'load' 'tmp_47_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 262 [1/1] (0.83ns)   --->   "%tmp_96 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_40_load, i3 1, i24 %tmp_41_load, i3 2, i24 %tmp_42_load, i3 3, i24 %tmp_43_load, i3 4, i24 %tmp_44_load, i3 5, i24 %tmp_45_load, i3 6, i24 %tmp_46_load, i3 7, i24 %tmp_47_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 262 'sparsemux' 'tmp_96' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln58_11 = sext i24 %tmp_96" [top.cpp:58]   --->   Operation 263 'sext' 'sext_ln58_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (1.10ns)   --->   "%add_ln58_10 = add i24 %tmp_96, i24 %select_ln58_9" [top.cpp:58]   --->   Operation 264 'add' 'add_ln58_10' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 265 [1/1] (1.10ns)   --->   "%add_ln58_11 = add i25 %sext_ln58_11, i25 %sext_ln58_10" [top.cpp:58]   --->   Operation 265 'add' 'add_ln58_11' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_142 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_11, i32 24" [top.cpp:58]   --->   Operation 266 'bitselect' 'tmp_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_143 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_10, i32 23" [top.cpp:58]   --->   Operation 267 'bitselect' 'tmp_143' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_10 = xor i1 %tmp_142, i1 1" [top.cpp:58]   --->   Operation 268 'xor' 'xor_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%and_ln58_5 = and i1 %tmp_143, i1 %xor_ln58_10" [top.cpp:58]   --->   Operation 269 'and' 'and_ln58_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%xor_ln58_11 = xor i1 %tmp_142, i1 %tmp_143" [top.cpp:58]   --->   Operation 270 'xor' 'xor_ln58_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_11)   --->   "%select_ln58_10 = select i1 %and_ln58_5, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 271 'select' 'select_ln58_10' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 272 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_11 = select i1 %xor_ln58_11, i24 %select_ln58_10, i24 %add_ln58_10" [top.cpp:58]   --->   Operation 272 'select' 'select_ln58_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "%sext_ln58_12 = sext i24 %select_ln58_11" [top.cpp:58]   --->   Operation 273 'sext' 'sext_ln58_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 274 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_48_load = load i8 %tmp_48_addr" [top.cpp:58]   --->   Operation 274 'load' 'tmp_48_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 275 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_49_load = load i8 %tmp_49_addr" [top.cpp:58]   --->   Operation 275 'load' 'tmp_49_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 276 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_50_load = load i8 %tmp_50_addr" [top.cpp:58]   --->   Operation 276 'load' 'tmp_50_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 277 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_51_load = load i8 %tmp_51_addr" [top.cpp:58]   --->   Operation 277 'load' 'tmp_51_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 278 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_52_load = load i8 %tmp_52_addr" [top.cpp:58]   --->   Operation 278 'load' 'tmp_52_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 279 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_53_load = load i8 %tmp_53_addr" [top.cpp:58]   --->   Operation 279 'load' 'tmp_53_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 280 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_54_load = load i8 %tmp_54_addr" [top.cpp:58]   --->   Operation 280 'load' 'tmp_54_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 281 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_55_load = load i8 %tmp_55_addr" [top.cpp:58]   --->   Operation 281 'load' 'tmp_55_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 282 [1/1] (0.83ns)   --->   "%tmp_99 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_48_load, i3 1, i24 %tmp_49_load, i3 2, i24 %tmp_50_load, i3 3, i24 %tmp_51_load, i3 4, i24 %tmp_52_load, i3 5, i24 %tmp_53_load, i3 6, i24 %tmp_54_load, i3 7, i24 %tmp_55_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 282 'sparsemux' 'tmp_99' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns)   --->   "%sext_ln58_13 = sext i24 %tmp_99" [top.cpp:58]   --->   Operation 283 'sext' 'sext_ln58_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 284 [1/1] (1.10ns)   --->   "%add_ln58_12 = add i24 %tmp_99, i24 %select_ln58_11" [top.cpp:58]   --->   Operation 284 'add' 'add_ln58_12' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (1.10ns)   --->   "%add_ln58_13 = add i25 %sext_ln58_13, i25 %sext_ln58_12" [top.cpp:58]   --->   Operation 285 'add' 'add_ln58_13' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_144 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_13, i32 24" [top.cpp:58]   --->   Operation 286 'bitselect' 'tmp_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_145 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_12, i32 23" [top.cpp:58]   --->   Operation 287 'bitselect' 'tmp_145' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_12 = xor i1 %tmp_144, i1 1" [top.cpp:58]   --->   Operation 288 'xor' 'xor_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%and_ln58_6 = and i1 %tmp_145, i1 %xor_ln58_12" [top.cpp:58]   --->   Operation 289 'and' 'and_ln58_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%xor_ln58_13 = xor i1 %tmp_144, i1 %tmp_145" [top.cpp:58]   --->   Operation 290 'xor' 'xor_ln58_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_13)   --->   "%select_ln58_12 = select i1 %and_ln58_6, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 291 'select' 'select_ln58_12' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 292 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_13 = select i1 %xor_ln58_13, i24 %select_ln58_12, i24 %add_ln58_12" [top.cpp:58]   --->   Operation 292 'select' 'select_ln58_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 293 [1/1] (0.00ns)   --->   "%sext_ln58_14 = sext i24 %select_ln58_13" [top.cpp:58]   --->   Operation 293 'sext' 'sext_ln58_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 294 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_56_load = load i8 %tmp_56_addr" [top.cpp:58]   --->   Operation 294 'load' 'tmp_56_load' <Predicate = (tmp_130 == 0)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 295 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_57_load = load i8 %tmp_57_addr" [top.cpp:58]   --->   Operation 295 'load' 'tmp_57_load' <Predicate = (tmp_130 == 1)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 296 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_58_load = load i8 %tmp_58_addr" [top.cpp:58]   --->   Operation 296 'load' 'tmp_58_load' <Predicate = (tmp_130 == 2)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 297 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_59_load = load i8 %tmp_59_addr" [top.cpp:58]   --->   Operation 297 'load' 'tmp_59_load' <Predicate = (tmp_130 == 3)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 298 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_60_load = load i8 %tmp_60_addr" [top.cpp:58]   --->   Operation 298 'load' 'tmp_60_load' <Predicate = (tmp_130 == 4)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 299 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_61_load = load i8 %tmp_61_addr" [top.cpp:58]   --->   Operation 299 'load' 'tmp_61_load' <Predicate = (tmp_130 == 5)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 300 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_62_load = load i8 %tmp_62_addr" [top.cpp:58]   --->   Operation 300 'load' 'tmp_62_load' <Predicate = (tmp_130 == 6)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 301 [1/2] ( I:1.35ns O:1.35ns )   --->   "%tmp_63_load = load i8 %tmp_63_addr" [top.cpp:58]   --->   Operation 301 'load' 'tmp_63_load' <Predicate = (tmp_130 == 7)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 256> <RAM>
ST_3 : Operation 302 [1/1] (0.83ns)   --->   "%tmp_102 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %tmp_56_load, i3 1, i24 %tmp_57_load, i3 2, i24 %tmp_58_load, i3 3, i24 %tmp_59_load, i3 4, i24 %tmp_60_load, i3 5, i24 %tmp_61_load, i3 6, i24 %tmp_62_load, i3 7, i24 %tmp_63_load, i24 0, i3 %tmp_130" [top.cpp:58]   --->   Operation 302 'sparsemux' 'tmp_102' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 303 [1/1] (0.00ns)   --->   "%sext_ln58_15 = sext i24 %tmp_102" [top.cpp:58]   --->   Operation 303 'sext' 'sext_ln58_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 304 [1/1] (1.10ns)   --->   "%add_ln58_14 = add i24 %tmp_102, i24 %select_ln58_13" [top.cpp:58]   --->   Operation 304 'add' 'add_ln58_14' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 305 [1/1] (1.10ns)   --->   "%add_ln58_15 = add i25 %sext_ln58_15, i25 %sext_ln58_14" [top.cpp:58]   --->   Operation 305 'add' 'add_ln58_15' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_146 = bitselect i1 @_ssdm_op_BitSelect.i1.i25.i32, i25 %add_ln58_15, i32 24" [top.cpp:58]   --->   Operation 306 'bitselect' 'tmp_146' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_147 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %add_ln58_14, i32 23" [top.cpp:58]   --->   Operation 307 'bitselect' 'tmp_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_15)   --->   "%xor_ln58_14 = xor i1 %tmp_146, i1 1" [top.cpp:58]   --->   Operation 308 'xor' 'xor_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_15)   --->   "%and_ln58_7 = and i1 %tmp_147, i1 %xor_ln58_14" [top.cpp:58]   --->   Operation 309 'and' 'and_ln58_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 310 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_15)   --->   "%xor_ln58_15 = xor i1 %tmp_146, i1 %tmp_147" [top.cpp:58]   --->   Operation 310 'xor' 'xor_ln58_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_15)   --->   "%select_ln58_14 = select i1 %and_ln58_7, i24 8388607, i24 8388608" [top.cpp:58]   --->   Operation 311 'select' 'select_ln58_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 312 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln58_15 = select i1 %xor_ln58_15, i24 %select_ln58_14, i24 %add_ln58_14" [top.cpp:58]   --->   Operation 312 'select' 'select_ln58_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 313 [1/1] (0.48ns)   --->   "%store_ln58 = store i24 %select_ln58_15, i24 %empty_42" [top.cpp:58]   --->   Operation 313 'store' 'store_ln58' <Predicate = true> <Delay = 0.48>
ST_3 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln55 = br void %for.body62" [top.cpp:55]   --->   Operation 314 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.899ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln55', top.cpp:55) of constant 0 on local variable 'i', top.cpp:55 [72]  (0.489 ns)
	'load' operation 9 bit ('i', top.cpp:55) on local variable 'i', top.cpp:55 [76]  (0.000 ns)
	'add' operation 9 bit ('add_ln55', top.cpp:55) [311]  (0.921 ns)
	'store' operation 0 bit ('store_ln55', top.cpp:55) of variable 'add_ln55', top.cpp:55 on local variable 'i', top.cpp:55 [312]  (0.489 ns)

 <State 2>: 2.189ns
The critical path consists of the following:
	'load' operation 24 bit ('mux_case_0203', top.cpp:58) on array 'tmp' [152]  (1.352 ns)
	'sparsemux' operation 24 bit ('tmp_81', top.cpp:58) [160]  (0.837 ns)

 <State 3>: 12.845ns
The critical path consists of the following:
	'load' operation 24 bit ('p_load', top.cpp:58) on local variable 'empty_42' [80]  (0.000 ns)
	'add' operation 24 bit ('add_ln58', top.cpp:58) [162]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_1', top.cpp:58) [170]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_2', top.cpp:58) [182]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_3', top.cpp:58) [190]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_4', top.cpp:58) [202]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_5', top.cpp:58) [210]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_6', top.cpp:58) [222]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_7', top.cpp:58) [230]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_8', top.cpp:58) [242]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_9', top.cpp:58) [250]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_10', top.cpp:58) [262]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_11', top.cpp:58) [270]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_12', top.cpp:58) [282]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_13', top.cpp:58) [290]  (0.435 ns)
	'add' operation 24 bit ('add_ln58_14', top.cpp:58) [302]  (1.110 ns)
	'select' operation 24 bit ('select_ln58_15', top.cpp:58) [310]  (0.435 ns)
	'store' operation 0 bit ('store_ln58', top.cpp:58) of variable 'select_ln58_15', top.cpp:58 on local variable 'empty_42' [313]  (0.489 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
