--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/12.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml code.twx code.ncd -o code.twr code.pcf -ucf code.ucf

Design file:              code.ncd
Physical constraint file: code.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
btn<0>      |    2.052(R)|      SLOW  |   -1.261(R)|      FAST  |clk_BUFGP         |   0.000|
btn<1>      |    1.423(R)|      SLOW  |   -0.778(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<2>      |    1.036(R)|      SLOW  |   -0.402(R)|      SLOW  |clk_BUFGP         |   0.000|
btn<3>      |    1.820(R)|      SLOW  |   -1.113(R)|      FAST  |clk_BUFGP         |   0.000|
btn<4>      |    3.968(R)|      SLOW  |   -0.902(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led<2>      |        12.875(R)|      SLOW  |         5.530(R)|      FAST  |clk_BUFGP         |   0.000|
led<3>      |         9.725(R)|      SLOW  |         5.110(R)|      FAST  |clk_BUFGP         |   0.000|
led<4>      |         8.925(R)|      SLOW  |         4.601(R)|      FAST  |clk_BUFGP         |   0.000|
led<5>      |         9.203(R)|      SLOW  |         4.777(R)|      FAST  |clk_BUFGP         |   0.000|
led<6>      |         9.211(R)|      SLOW  |         4.814(R)|      FAST  |clk_BUFGP         |   0.000|
led<7>      |         9.034(R)|      SLOW  |         4.617(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.395|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Oct 13 15:14:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 288 MB



