INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_common.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_common'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_common_reset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_common_reset'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/rx_gtwizard_0_exdes.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_exdes'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/rx_gtwizard_0_gt_frame_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_GT_FRAME_CHECK'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_gt_usrclk_source.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_GT_USRCLK_SOURCE'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.gen/sources_1/ip/rx_gtwizard_0/rx_gtwizard_0/example_design/support/rx_gtwizard_0_support.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rx_gtwizard_0_support'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/sim_reset_gt_model.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SIM_RESET_GT_MODEL'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/huhug/FPGA_workspace/Doutoramento/ZC706_start/GTX_implementation_tests/OTHER/gtwizard_0_ex/gtwizard_0_ex.srcs/sim_1/imports/simulation/gtwizard_0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'gtwizard_0_TB'
