

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3'
================================================================
* Date:           Tue Jun 25 13:53:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.857 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_45_3  |        ?|        ?|         4|          3|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.47>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%stream_b_done = alloca i32 1"   --->   Operation 7 'alloca' 'stream_b_done' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%stream_a_done = alloca i32 1"   --->   Operation 8 'alloca' 'stream_a_done' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%stream_c_addr = alloca i32 1"   --->   Operation 9 'alloca' 'stream_c_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%stream_b_addr = alloca i32 1"   --->   Operation 10 'alloca' 'stream_b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%stream_a_addr = alloca i32 1"   --->   Operation 11 'alloca' 'stream_a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%ram_depth_1_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %ram_depth_1"   --->   Operation 12 'read' 'ram_depth_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ram_depth_1_cast = zext i27 %ram_depth_1_read"   --->   Operation 13 'zext' 'ram_depth_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_a1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_b2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_c3, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_a_addr"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_b_addr"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %stream_c_addr"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %stream_a_done"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 22 [1/1] (0.47ns)   --->   "%store_ln0 = store i1 0, i1 %stream_b_done"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%br_ln0 = br void %while.cond"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.48>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%stream_c_done = phi i1 %stream_c_done_2, void %if.end53, i1 0, void %newFuncRoot"   --->   Operation 24 'phi' 'stream_c_done' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%stream_a_addr_1 = load i32 %stream_a_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50]   --->   Operation 25 'load' 'stream_a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %stream_c_done, void %while.body, void %while.end.exitStub" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:45]   --->   Operation 26 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%stream_a_done_load = load i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 27 'load' 'stream_a_done_load' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln47 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 28 'specloopname' 'specloopname_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_a1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 29 'nbwritereq' 'tmp' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node or_ln47)   --->   "%xor_ln47 = xor i1 %tmp, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 30 'xor' 'xor_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln47 = or i1 %stream_a_done_load, i1 %xor_ln47" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 31 'or' 'or_ln47' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.28ns)   --->   "%or_ln47_1 = or i1 %stream_a_done_load, i1 %tmp" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 32 'or' 'or_ln47_1' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln47 = br i1 %or_ln47, void %if.then, void %while.body.if.end29_crit_edge" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 33 'br' 'br_ln47' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i32 %stream_a_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 34 'zext' 'zext_ln49' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ram_V_addr = getelementptr i256 %ram_V, i64 0, i64 %zext_ln49" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 35 'getelementptr' 'ram_V_addr' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (1.23ns)   --->   "%ram_V_load = load i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 36 'load' 'ram_V_load' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_2 : Operation 37 [1/1] (1.01ns)   --->   "%stream_a_addr_2 = add i32 %stream_a_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:50]   --->   Operation 37 'add' 'stream_a_addr_2' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.99ns)   --->   "%stream_a_done_1 = icmp_eq  i32 %stream_a_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:51]   --->   Operation 38 'icmp' 'stream_a_done_1' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln55 = store i32 %stream_a_addr_2, i32 %stream_a_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 39 'store' 'store_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.42>
ST_2 : Operation 40 [1/1] (0.47ns)   --->   "%store_ln55 = store i1 %stream_a_done_1, i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 40 'store' 'store_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.47>
ST_2 : Operation 41 [1/1] (0.47ns)   --->   "%store_ln47 = store i1 %or_ln47_1, i1 %stream_a_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 41 'store' 'store_ln47' <Predicate = (!stream_c_done & or_ln47)> <Delay = 0.47>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln47 = br void %if.end29" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:47]   --->   Operation 42 'br' 'br_ln47' <Predicate = (!stream_c_done & or_ln47)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%stream_b_done_load = load i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 43 'load' 'stream_b_done_load' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_s = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_b2, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 44 'nbwritereq' 'tmp_s' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln57)   --->   "%xor_ln57 = xor i1 %tmp_s, i1 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 45 'xor' 'xor_ln57' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln57 = or i1 %stream_b_done_load, i1 %xor_ln57" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 46 'or' 'or_ln57' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln57_1 = or i1 %stream_b_done_load, i1 %tmp_s" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 47 'or' 'or_ln57_1' <Predicate = (!stream_c_done)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %or_ln57, void %if.then34, void %if.end29.if.end41_crit_edge" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 48 'br' 'br_ln57' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln57 = store i1 %or_ln57_1, i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 49 'store' 'store_ln57' <Predicate = (!stream_c_done & or_ln57)> <Delay = 0.47>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln57 = br void %if.end41" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:57]   --->   Operation 50 'br' 'br_ln57' <Predicate = (!stream_c_done & or_ln57)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.85>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%stream_c_addr_1 = load i32 %stream_c_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70]   --->   Operation 51 'load' 'stream_c_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%stream_b_addr_1 = load i32 %stream_b_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60]   --->   Operation 52 'load' 'stream_b_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 53 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/2] (1.23ns)   --->   "%ram_V_load = load i9 %ram_V_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 54 'load' 'ram_V_load' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 55 [1/1] (1.62ns)   --->   "%write_ln49 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_a1, i256 %ram_V_load" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:49]   --->   Operation 55 'write' 'write_ln49' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln55 = br void %if.end29" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:55]   --->   Operation 56 'br' 'br_ln55' <Predicate = (!stream_c_done & !or_ln47)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i32 %stream_b_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 57 'zext' 'zext_ln59' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%ram_V_addr_1 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln59" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 58 'getelementptr' 'ram_V_addr_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.23ns)   --->   "%ram_V_load_1 = load i9 %ram_V_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 59 'load' 'ram_V_load_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_3 : Operation 60 [1/1] (1.01ns)   --->   "%stream_b_addr_2 = add i32 %stream_b_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:60]   --->   Operation 60 'add' 'stream_b_addr_2' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.99ns)   --->   "%stream_b_done_1 = icmp_eq  i32 %stream_b_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:61]   --->   Operation 61 'icmp' 'stream_b_done_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln65 = store i32 %stream_b_addr_2, i32 %stream_b_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 62 'store' 'store_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.42>
ST_3 : Operation 63 [1/1] (0.47ns)   --->   "%store_ln65 = store i1 %stream_b_done_1, i1 %stream_b_done" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 63 'store' 'store_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.47>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_1 = nbwritereq i1 @_ssdm_op_NbWriteReq.ap_fifo.i256P0A, i256 %data_copy_c3, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:67]   --->   Operation 64 'nbwritereq' 'tmp_1' <Predicate = (!stream_c_done)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln67 = br i1 %tmp_1, void %if.end53, void %if.then46" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:67]   --->   Operation 65 'br' 'br_ln67' <Predicate = (!stream_c_done)> <Delay = 0.42>
ST_3 : Operation 66 [1/1] (1.01ns)   --->   "%stream_c_addr_2 = add i32 %stream_c_addr_1, i32 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:70]   --->   Operation 66 'add' 'stream_c_addr_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.99ns)   --->   "%stream_c_done_1 = icmp_eq  i32 %stream_c_addr_2, i32 %ram_depth_1_cast" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:71]   --->   Operation 67 'icmp' 'stream_c_done_1' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln75 = store i32 %stream_c_addr_2, i32 %stream_c_addr" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:75]   --->   Operation 68 'store' 'store_ln75' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.42>
ST_3 : Operation 69 [1/1] (0.42ns)   --->   "%br_ln75 = br void %if.end53" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:75]   --->   Operation 69 'br' 'br_ln75' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.42>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (stream_c_done)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.85>
ST_4 : Operation 70 [1/2] (1.23ns)   --->   "%ram_V_load_1 = load i9 %ram_V_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 70 'load' 'ram_V_load_1' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 71 [1/1] (1.62ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_b2, i256 %ram_V_load_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:59]   --->   Operation 71 'write' 'write_ln59' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln65 = br void %if.end41" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:65]   --->   Operation 72 'br' 'br_ln65' <Predicate = (!stream_c_done & !or_ln57)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i32 %stream_c_addr_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 73 'zext' 'zext_ln69' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ram_V_addr_2 = getelementptr i256 %ram_V, i64 0, i64 %zext_ln69" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 74 'getelementptr' 'ram_V_addr_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (1.23ns)   --->   "%ram_V_load_2 = load i9 %ram_V_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 75 'load' 'ram_V_load_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%stream_c_done_2 = phi i1 %stream_c_done_1, void %if.then46, i1 0, void %if.end41"   --->   Operation 76 'phi' 'stream_c_done_2' <Predicate = (!stream_c_done)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln45 = br void %while.cond" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:45]   --->   Operation 77 'br' 'br_ln45' <Predicate = (!stream_c_done)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.85>
ST_5 : Operation 78 [1/2] (1.23ns)   --->   "%ram_V_load_2 = load i9 %ram_V_addr_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 78 'load' 'ram_V_load_2' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_5 : Operation 79 [1/1] (1.62ns)   --->   "%write_ln69 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_copy_c3, i256 %ram_V_load_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:69]   --->   Operation 79 'write' 'write_ln69' <Predicate = (!stream_c_done & tmp_1)> <Delay = 1.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_copy_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_copy_b2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_copy_a1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ ram_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ram_depth_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stream_b_done      (alloca       ) [ 011100]
stream_a_done      (alloca       ) [ 011000]
stream_c_addr      (alloca       ) [ 011100]
stream_b_addr      (alloca       ) [ 011100]
stream_a_addr      (alloca       ) [ 011000]
ram_depth_1_read   (read         ) [ 000000]
ram_depth_1_cast   (zext         ) [ 001100]
specmemcore_ln0    (specmemcore  ) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
specinterface_ln0  (specinterface) [ 000000]
store_ln0          (store        ) [ 000000]
store_ln0          (store        ) [ 000000]
store_ln0          (store        ) [ 000000]
store_ln0          (store        ) [ 000000]
store_ln0          (store        ) [ 000000]
br_ln0             (br           ) [ 011110]
stream_c_done      (phi          ) [ 011111]
stream_a_addr_1    (load         ) [ 000000]
br_ln45            (br           ) [ 000000]
stream_a_done_load (load         ) [ 000000]
specloopname_ln47  (specloopname ) [ 000000]
tmp                (nbwritereq   ) [ 000000]
xor_ln47           (xor          ) [ 000000]
or_ln47            (or           ) [ 001100]
or_ln47_1          (or           ) [ 000000]
br_ln47            (br           ) [ 000000]
zext_ln49          (zext         ) [ 000000]
ram_V_addr         (getelementptr) [ 000100]
stream_a_addr_2    (add          ) [ 000000]
stream_a_done_1    (icmp         ) [ 000000]
store_ln55         (store        ) [ 000000]
store_ln55         (store        ) [ 000000]
store_ln47         (store        ) [ 000000]
br_ln47            (br           ) [ 000000]
stream_b_done_load (load         ) [ 000000]
tmp_s              (nbwritereq   ) [ 000000]
xor_ln57           (xor          ) [ 000000]
or_ln57            (or           ) [ 011110]
or_ln57_1          (or           ) [ 000000]
br_ln57            (br           ) [ 000000]
store_ln57         (store        ) [ 000000]
br_ln57            (br           ) [ 000000]
stream_c_addr_1    (load         ) [ 010010]
stream_b_addr_1    (load         ) [ 000000]
specpipeline_ln0   (specpipeline ) [ 000000]
ram_V_load         (load         ) [ 000000]
write_ln49         (write        ) [ 000000]
br_ln55            (br           ) [ 000000]
zext_ln59          (zext         ) [ 000000]
ram_V_addr_1       (getelementptr) [ 010010]
stream_b_addr_2    (add          ) [ 000000]
stream_b_done_1    (icmp         ) [ 000000]
store_ln65         (store        ) [ 000000]
store_ln65         (store        ) [ 000000]
tmp_1              (nbwritereq   ) [ 011111]
br_ln67            (br           ) [ 010110]
stream_c_addr_2    (add          ) [ 000000]
stream_c_done_1    (icmp         ) [ 010110]
store_ln75         (store        ) [ 000000]
br_ln75            (br           ) [ 010110]
ram_V_load_1       (load         ) [ 000000]
write_ln59         (write        ) [ 000000]
br_ln65            (br           ) [ 000000]
zext_ln69          (zext         ) [ 000000]
ram_V_addr_2       (getelementptr) [ 001001]
stream_c_done_2    (phi          ) [ 011010]
br_ln45            (br           ) [ 011010]
ram_V_load_2       (load         ) [ 000000]
write_ln69         (write        ) [ 000000]
ret_ln0            (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_copy_c3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_c3"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_copy_b2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_b2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_copy_a1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_a1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ram_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ram_depth_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ram_depth_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i27"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWriteReq.ap_fifo.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="stream_b_done_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_b_done/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="stream_a_done_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_a_done/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="stream_c_addr_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_c_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="stream_b_addr_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_b_addr/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="stream_a_addr_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="stream_a_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="ram_depth_1_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="27" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ram_depth_1_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_nbwritereq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="256" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_s_nbwritereq_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="256" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="write_ln49_write_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="0" slack="0"/>
<pin id="94" dir="0" index="1" bw="256" slack="0"/>
<pin id="95" dir="0" index="2" bw="256" slack="0"/>
<pin id="96" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln49/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="tmp_1_nbwritereq_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="256" slack="0"/>
<pin id="102" dir="0" index="2" bw="1" slack="0"/>
<pin id="103" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbwritereq(1157) " fcode="nbwritereq"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="write_ln59_write_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="0" slack="0"/>
<pin id="109" dir="0" index="1" bw="256" slack="0"/>
<pin id="110" dir="0" index="2" bw="256" slack="0"/>
<pin id="111" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln69_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="256" slack="0"/>
<pin id="117" dir="0" index="2" bw="256" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln69/5 "/>
</bind>
</comp>

<comp id="121" class="1004" name="ram_V_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="256" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="32" slack="0"/>
<pin id="125" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_V_addr/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="256" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ram_V_load/2 ram_V_load_1/3 ram_V_load_2/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="ram_V_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="256" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="32" slack="0"/>
<pin id="139" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_V_addr_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ram_V_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="256" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ram_V_addr_2/4 "/>
</bind>
</comp>

<comp id="153" class="1005" name="stream_c_done_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="1"/>
<pin id="155" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_c_done (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="stream_c_done_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="1" slack="1"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stream_c_done/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="stream_c_done_2_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_c_done_2 (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="stream_c_done_2_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="1" slack="1"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="stream_c_done_2/4 "/>
</bind>
</comp>

<comp id="178" class="1004" name="ram_depth_1_cast_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="27" slack="0"/>
<pin id="180" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ram_depth_1_cast/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln0_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln0_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln0_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln0_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln0_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="1" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="stream_a_addr_1_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="1"/>
<pin id="209" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_a_addr_1/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="stream_a_done_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_a_done_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln47_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln47/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="or_ln47_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="or_ln47_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln47_1/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln49_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="stream_a_addr_2_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_a_addr_2/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="stream_a_done_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="27" slack="1"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="stream_a_done_1/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln55_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln55_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln55/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln47_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="1"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/2 "/>
</bind>
</comp>

<comp id="262" class="1004" name="stream_b_done_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="1"/>
<pin id="264" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_b_done_load/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="xor_ln57_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="1" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln57/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="or_ln57_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="or_ln57_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln57_1/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="store_ln57_store_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="1"/>
<pin id="286" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="stream_c_addr_1_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_c_addr_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="stream_b_addr_1_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="2"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="stream_b_addr_1/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="zext_ln59_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln59/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="stream_b_addr_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_b_addr_2/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="stream_b_done_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="27" slack="2"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="stream_b_done_1/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="store_ln65_store_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="2"/>
<pin id="313" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln65_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="2"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="stream_c_addr_2_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="stream_c_addr_2/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="stream_c_done_1_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="27" slack="2"/>
<pin id="329" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="stream_c_done_1/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln75_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln75/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln69_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/4 "/>
</bind>
</comp>

<comp id="340" class="1005" name="stream_b_done_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="0"/>
<pin id="342" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="stream_b_done "/>
</bind>
</comp>

<comp id="348" class="1005" name="stream_a_done_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="stream_a_done "/>
</bind>
</comp>

<comp id="356" class="1005" name="stream_c_addr_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="stream_c_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="stream_b_addr_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="stream_b_addr "/>
</bind>
</comp>

<comp id="370" class="1005" name="stream_a_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="stream_a_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="ram_depth_1_cast_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="1"/>
<pin id="379" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ram_depth_1_cast "/>
</bind>
</comp>

<comp id="384" class="1005" name="or_ln47_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="1"/>
<pin id="386" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln47 "/>
</bind>
</comp>

<comp id="388" class="1005" name="ram_V_addr_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="9" slack="1"/>
<pin id="390" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ram_V_addr "/>
</bind>
</comp>

<comp id="393" class="1005" name="or_ln57_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="1"/>
<pin id="395" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln57 "/>
</bind>
</comp>

<comp id="397" class="1005" name="stream_c_addr_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="1"/>
<pin id="399" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="stream_c_addr_1 "/>
</bind>
</comp>

<comp id="402" class="1005" name="ram_V_addr_1_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="9" slack="1"/>
<pin id="404" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ram_V_addr_1 "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_1_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="411" class="1005" name="stream_c_done_1_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stream_c_done_1 "/>
</bind>
</comp>

<comp id="416" class="1005" name="ram_V_addr_2_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="9" slack="1"/>
<pin id="418" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ram_V_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="12" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="38" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="89"><net_src comp="38" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="97"><net_src comp="48" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="38" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="106"><net_src comp="10" pin="0"/><net_sink comp="99" pin=2"/></net>

<net id="112"><net_src comp="48" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="2" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="48" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="42" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="128" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="134"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="140"><net_src comp="6" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="42" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="128" pin="3"/><net_sink comp="107" pin=2"/></net>

<net id="143"><net_src comp="135" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="128" pin="3"/><net_sink comp="114" pin=2"/></net>

<net id="152"><net_src comp="144" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="156"><net_src comp="32" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="32" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="176"><net_src comp="165" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="177"><net_src comp="170" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="70" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="26" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="26" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="26" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="32" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="217"><net_src comp="76" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="40" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="210" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="229"><net_src comp="210" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="230"><net_src comp="76" pin="3"/><net_sink comp="225" pin=1"/></net>

<net id="234"><net_src comp="207" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="240"><net_src comp="207" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="10" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="236" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="242" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="225" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="269"><net_src comp="84" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="40" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="262" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="265" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="262" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="84" pin="3"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="277" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="303"><net_src comp="291" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="299" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="305" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="288" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="10" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="335"><net_src comp="320" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="343"><net_src comp="50" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="351"><net_src comp="54" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="355"><net_src comp="348" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="359"><net_src comp="58" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="366"><net_src comp="62" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="373"><net_src comp="66" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="376"><net_src comp="370" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="380"><net_src comp="178" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="383"><net_src comp="377" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="387"><net_src comp="219" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="121" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="396"><net_src comp="271" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="288" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="405"><net_src comp="135" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="410"><net_src comp="99" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="326" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="419"><net_src comp="144" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="128" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_copy_c3 | {3 5 }
	Port: data_copy_b2 | {2 4 }
	Port: data_copy_a1 | {2 3 }
 - Input state : 
	Port: (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 : ram_V | {2 3 4 5 }
	Port: (anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3 : ram_depth_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		br_ln45 : 1
		zext_ln49 : 1
		ram_V_addr : 2
		ram_V_load : 3
		stream_a_addr_2 : 1
		stream_a_done_1 : 2
		store_ln55 : 2
		store_ln55 : 3
	State 3
		write_ln49 : 1
		zext_ln59 : 1
		ram_V_addr_1 : 2
		ram_V_load_1 : 3
		stream_b_addr_2 : 1
		stream_b_done_1 : 2
		store_ln65 : 2
		store_ln65 : 3
		stream_c_addr_2 : 1
		stream_c_done_1 : 2
		store_ln75 : 2
	State 4
		write_ln59 : 1
		ram_V_addr_2 : 1
		ram_V_load_2 : 2
	State 5
		write_ln69 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |    stream_a_addr_2_fu_236   |    0    |    39   |
|    add   |    stream_b_addr_2_fu_299   |    0    |    39   |
|          |    stream_c_addr_2_fu_320   |    0    |    39   |
|----------|-----------------------------|---------|---------|
|          |    stream_a_done_1_fu_242   |    0    |    20   |
|   icmp   |    stream_b_done_1_fu_305   |    0    |    20   |
|          |    stream_c_done_1_fu_326   |    0    |    20   |
|----------|-----------------------------|---------|---------|
|          |        or_ln47_fu_219       |    0    |    2    |
|    or    |       or_ln47_1_fu_225      |    0    |    2    |
|          |        or_ln57_fu_271       |    0    |    2    |
|          |       or_ln57_1_fu_277      |    0    |    2    |
|----------|-----------------------------|---------|---------|
|    xor   |       xor_ln47_fu_213       |    0    |    2    |
|          |       xor_ln57_fu_265       |    0    |    2    |
|----------|-----------------------------|---------|---------|
|   read   | ram_depth_1_read_read_fu_70 |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     tmp_nbwritereq_fu_76    |    0    |    0    |
|nbwritereq|    tmp_s_nbwritereq_fu_84   |    0    |    0    |
|          |    tmp_1_nbwritereq_fu_99   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |    write_ln49_write_fu_92   |    0    |    0    |
|   write  |   write_ln59_write_fu_107   |    0    |    0    |
|          |   write_ln69_write_fu_114   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |   ram_depth_1_cast_fu_178   |    0    |    0    |
|   zext   |       zext_ln49_fu_231      |    0    |    0    |
|          |       zext_ln59_fu_294      |    0    |    0    |
|          |       zext_ln69_fu_336      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   189   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     or_ln47_reg_384    |    1   |
|     or_ln57_reg_393    |    1   |
|  ram_V_addr_1_reg_402  |    9   |
|  ram_V_addr_2_reg_416  |    9   |
|   ram_V_addr_reg_388   |    9   |
|ram_depth_1_cast_reg_377|   32   |
|  stream_a_addr_reg_370 |   32   |
|  stream_a_done_reg_348 |    1   |
|  stream_b_addr_reg_363 |   32   |
|  stream_b_done_reg_340 |    1   |
| stream_c_addr_1_reg_397|   32   |
|  stream_c_addr_reg_356 |   32   |
| stream_c_done_1_reg_411|    1   |
| stream_c_done_2_reg_165|    1   |
|  stream_c_done_reg_153 |    1   |
|      tmp_1_reg_407     |    1   |
+------------------------+--------+
|          Total         |   195  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    grp_access_fu_128    |  p0  |   6  |   9  |   54   ||    31   |
|  stream_c_done_reg_153  |  p0  |   2  |   1  |    2   ||    9    |
| stream_c_done_2_reg_165 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   58   ||  1.477  ||    49   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   189  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   49   |
|  Register |    -   |   195  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   195  |   238  |
+-----------+--------+--------+--------+
