Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto a048e83d59ce49d3b0f53f09af0b921c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot demo_axi_top_behav xil_defaultlib.demo_axi_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/aes_top_axi4lite.sv" Line 1. Module $unit_aes_top_axi4lite_sv has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/tool_demo/demo_axi.sv" Line 21. Module demo_axi_top has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/ram/ram_top_axi4lite.sv" Line 3. Module ram_top_axi4lite(MEMORY_SIZE=32'b01000000000000000000)(slave=AXI_LITE(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=32)_Slave) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/ram/ram_wb.v" Line 1. Module wbram(memfile="sram.vmem") has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_top_axi4lite.sv" Line 9. Module uart_top_axi4lite(slave=AXI_LITE(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=32)_Slave) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_top.v" Line 137. Module uart_top(SIM=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_wb.v" Line 139. Module uart_wb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_regs.v" Line 227. Module uart_regs(SIM=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_transmitter.v" Line 150. Module uart_transmitter(SIM=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_tfifo.v" Line 140. Module uart_tfifo has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/raminfr.v" Line 83. Module raminfr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_sync_flops.v" Line 67. Module uart_sync_flops(width=1,init_value=1'b1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_receiver.v" Line 194. Module uart_receiver has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/uart_rfifo.v" Line 146. Module uart_rfifo(fifo_width=11) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/uart/raminfr.v" Line 83. Module raminfr has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/top/picorv32_top_axi4lite.sv" Line 42. Module picorv32_top_axi4lite(master_d=AXI_LITE(AXI_ADDR_WIDTH=32,AXI_DATA_WIDTH=32)_Master) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/picorv32-master/picorv32.v" Line 2447. Module picoaxi has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/picorv32-master/picorv32.v" Line 2661. Module picorv32_axi_adapter has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/picorv32-master/picorv32.v" Line 57. Module picorv32(ENABLE_COUNTERS=1'b1,ENABLE_COUNTERS64=1'b1,ENABLE_REGS_16_31=1'b1,ENABLE_REGS_DUALPORT=1'b1,TWO_STAGE_SHIFT=1'b1,BARREL_SHIFTER=1'b0,TWO_CYCLE_COMPARE=1'b0,TWO_CYCLE_ALU=1'b0,COMPRESSED_ISA=1'b0,CATCH_MISALIGN=1'b1,CATCH_ILLINSN=1'b1,ENABLE_PCPI=1'b0,ENABLE_MUL=1'b0,ENABLE_FAST_MUL=1'b0,ENABLE_DIV=1'b0,ENABLE_IRQ=1'b0,ENABLE_IRQ_QREGS=1'b1,ENABLE_IRQ_TIMER=1'b1,ENABLE_TRACE=1'b0,REGS_INIT_ZERO=1'b0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 70. Module S has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "E:/demo_axi_v2/demo_axi_v2.srcs/sources_1/imports/hdl_cores/aes/table.v" Line 36. Module S4 has a timescale but at least one module in design doesn't have timescale.
INFO: [Common 17-14] Message 'XSIM 43-4100' appears 50 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ERROR: [XSIM 43-3294] Signal EXCEPTION_ACCESS_VIOLATION received.
