<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: include/llvm/MC/MCInstrAnalysis.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_dcde91663b8816e1e2311938ccd8f690.html">llvm</a></li><li class="navelem"><a class="el" href="dir_3c463fb0a03f5ca9e2abd53334bc8356.html">MC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MCInstrAnalysis.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MCInstrAnalysis_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- llvm/MC/MCInstrAnalysis.h - InstrDesc target hooks -------*- C++ -*-===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the MCInstrAnalysis class which the MCTargetDescs can</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// derive from to give additional information to MC.</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_MC_MCINSTRANALYSIS_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_MC_MCINSTRANALYSIS_H</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrInfo_8h.html">llvm/MC/MCInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="keyword">class </span>MCRegisterInfo;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="keyword">class </span>Triple;</div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html">   27</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1MCInstrAnalysis.html">MCInstrAnalysis</a> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#aaec4eb5c2964764409c3ecc82bb90f57">   29</a></span>&#160;  <span class="keyword">friend</span> <span class="keyword">class </span><a class="code" href="classllvm_1_1Target.html">Target</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">   31</a></span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *<a class="code" href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">Info</a>;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#ad3b05756e9ba8f98ac91be359f4ea275">   34</a></span>&#160;  <a class="code" href="classllvm_1_1MCInstrAnalysis.html#ad3b05756e9ba8f98ac91be359f4ea275">MCInstrAnalysis</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrInfo.html">MCInstrInfo</a> *Info) : Info(Info) {}</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#af182c228c2307b1928bff1bb2bb927a5">~MCInstrAnalysis</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a1257ef2cd77675ddbbf226a99c13e13e">   37</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a1257ef2cd77675ddbbf226a99c13e13e">isBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a1257ef2cd77675ddbbf226a99c13e13e">isBranch</a>();</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;  }</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#aabfb496421d3e86668396b0b97d5a431">   41</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#aabfb496421d3e86668396b0b97d5a431">isConditionalBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#aabfb496421d3e86668396b0b97d5a431">isConditionalBranch</a>();</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  }</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a4e5be94e4462c129c3b5e4ba2af1c2bc">   45</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a4e5be94e4462c129c3b5e4ba2af1c2bc">isUnconditionalBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a4e5be94e4462c129c3b5e4ba2af1c2bc">isUnconditionalBranch</a>();</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#af59aa5e676918a7e6f8d5396493bf2e7">   49</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#af59aa5e676918a7e6f8d5396493bf2e7">isIndirectBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#af59aa5e676918a7e6f8d5396493bf2e7">isIndirectBranch</a>();</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;  }</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a123e3dc956b0dad28841670ee6bd84e4">   53</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a123e3dc956b0dad28841670ee6bd84e4">isCall</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a123e3dc956b0dad28841670ee6bd84e4">isCall</a>();</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  }</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#ab35bd22c3d7674c156ad6601138a0eb5">   57</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#ab35bd22c3d7674c156ad6601138a0eb5">isReturn</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#ab35bd22c3d7674c156ad6601138a0eb5">isReturn</a>();</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a94d1c412a8092f9967816970073ecb74">   61</a></span>&#160;  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a94d1c412a8092f9967816970073ecb74">isTerminator</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst)<span class="keyword"> const </span>{</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    <span class="keywordflow">return</span> Info-&gt;<a class="code" href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">get</a>(Inst.<a class="code" href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">getOpcode</a>()).<a class="code" href="classllvm_1_1MCInstrAnalysis.html#a94d1c412a8092f9967816970073ecb74">isTerminator</a>();</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  }</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  /// Returns true if at least one of the register writes performed by</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  /// \param Inst implicitly clears the upper portion of all super-registers.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  /// Example: on X86-64, a write to EAX implicitly clears the upper half of</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  /// RAX. Also (still on x86) an XMM write perfomed by an AVX 128-bit</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  /// instruction implicitly clears the upper portion of the correspondent</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  /// YMM register.</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  /// This method also updates an APInt which is used as mask of register</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  /// writes. There is one bit for every explicit/implicit write performed by</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  /// the instruction. If a write implicitly clears its super-registers, then</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  /// the corresponding bit is set (vic. the corresponding bit is cleared).</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  /// The first bits in the APint are related to explicit writes. The remaining</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  /// bits are related to implicit writes. The sequence of writes follows the</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  /// machine operand sequence. For implicit writes, the sequence is defined by</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  /// the MCInstrDesc.</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  /// The assumption is that the bit-width of the APInt is correctly set by</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  /// the caller. The default implementation conservatively assumes that none of</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  /// the writes clears the upper portion of a super-register.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#ac8a4a891bdc2466ae10fe03a0a44bb81">clearsSuperRegisters</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>,</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                    <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Writes) <span class="keyword">const</span>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  /// Returns true if MI is a dependency breaking zero-idiom for the given</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  /// subtarget.</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  /// Mask is used to identify input operands that have their dependency</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  /// broken. Each bit of the mask is associated with a specific input operand.</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  /// Bits associated with explicit input operands are laid out first in the</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  /// mask; implicit operands come after explicit operands.</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  /// </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  /// Dependencies are broken only for operands that have their corresponding bit</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  /// set. Operands that have their bit cleared, or that don&#39;t have a</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  /// corresponding bit in the mask don&#39;t have their dependency broken.  Note</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  /// that Mask may not be big enough to describe all operands.  The assumption</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  /// for operands that don&#39;t have a correspondent bit in the mask is that those</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  /// are still data dependent.</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  /// </span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  /// The only exception to the rule is for when Mask has all zeroes.</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  /// A zero mask means: dependencies are broken for all explicit register</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  /// operands.</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">  108</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">isZeroIdiom</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                           <span class="keywordtype">unsigned</span> CPUID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  }</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  /// Returns true if MI is a dependency breaking instruction for the</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">  /// subtarget associated with CPUID .</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment">  /// The value computed by a dependency breaking instruction is not dependent</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">  /// on the inputs. An example of dependency breaking instruction on X86 is</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">  /// `XOR %eax, %eax`.</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  /// If MI is a dependency breaking instruction for subtarget CPUID, then Mask</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  /// can be inspected to identify independent operands.</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">  /// Essentially, each bit of the mask corresponds to an input operand.</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  /// Explicit operands are laid out first in the mask; implicit operands follow</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  /// explicit operands. Bits are set for operands that are independent.</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">  /// Note that the number of bits in Mask may not be equivalent to the sum of</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">  /// explicit and implicit operands in MI. Operands that don&#39;t have a</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">  /// corresponding bit in Mask are assumed &quot;not independente&quot;.</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">  /// The only exception is for when Mask is all zeroes. That means: explicit</span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">  /// input operands of MI are independent.</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a3554ce11dd9d3f2f85163cbb2da04e8c">  133</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a3554ce11dd9d3f2f85163cbb2da04e8c">isDependencyBreaking</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>,</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;                                    <span class="keywordtype">unsigned</span> CPUID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">isZeroIdiom</a>(MI, Mask, CPUID);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;  }</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment">  /// Returns true if MI is a candidate for move elimination.</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">  /// Different subtargets may apply different constraints to optimizable</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">  /// register moves. For example, on most X86 subtargets, a candidate for move</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">  /// elimination cannot specify the same register for both source and</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">  /// destination.</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a157de3731ec2fb3a23d1f6c6555bd5d2">  144</a></span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a157de3731ec2fb3a23d1f6c6555bd5d2">isOptimizableRegisterMove</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                         <span class="keywordtype">unsigned</span> CPUID)<span class="keyword"> const </span>{</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  }</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">  /// Given a branch instruction try to get the address the branch</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">  /// targets. Return true on success, and the address in Target.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a6a768ccf45d9eafcd9b2adaf3eefac1f">evaluateBranch</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, uint64_t Addr, uint64_t <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;                 uint64_t &amp;<a class="code" href="classllvm_1_1Target.html">Target</a>) <span class="keyword">const</span>;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment">  /// Given an instruction tries to get the address of a memory operand. Returns</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">  /// the address on success.</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> <a class="code" href="classllvm_1_1Optional.html">Optional&lt;uint64_t&gt;</a> <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a4eef3fad2b4f5e3f7e433ac824eb57e5">evaluateMemoryOperandAddress</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                                          uint64_t Addr,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                                          uint64_t Size) <span class="keyword">const</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">  /// Returns (PLT virtual address, GOT virtual address) pairs for PLT entries.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"></span>  <span class="keyword">virtual</span> std::vector&lt;std::pair&lt;uint64_t, uint64_t&gt;&gt;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classllvm_1_1MCInstrAnalysis.html#a9386715cd83b958bcc879f92bb1f73a0">  163</a></span>&#160;  <a class="code" href="classllvm_1_1MCInstrAnalysis.html#a9386715cd83b958bcc879f92bb1f73a0">findPltEntries</a>(uint64_t PltSectionVA, <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;uint8_t&gt;</a> PltContents,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;                 uint64_t GotPltSectionVA, <span class="keyword">const</span> <a class="code" href="classllvm_1_1Triple.html">Triple</a> &amp;TargetTriple)<span class="keyword"> const </span>{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="keywordflow">return</span> {};</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  }</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;};</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">#endif // LLVM_MC_MCINSTRANALYSIS_H</span></div><div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ab35bd22c3d7674c156ad6601138a0eb5"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ab35bd22c3d7674c156ad6601138a0eb5">llvm::MCInstrAnalysis::isReturn</a></div><div class="ttdeci">virtual bool isReturn(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00057">MCInstrAnalysis.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a4eef3fad2b4f5e3f7e433ac824eb57e5"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a4eef3fad2b4f5e3f7e433ac824eb57e5">llvm::MCInstrAnalysis::evaluateMemoryOperandAddress</a></div><div class="ttdeci">virtual Optional&lt; uint64_t &gt; evaluateMemoryOperandAddress(const MCInst &amp;Inst, uint64_t Addr, uint64_t Size) const</div><div class="ttdoc">Given an instruction tries to get the address of a memory operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8cpp_source.html#l00038">MCInstrAnalysis.cpp:38</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a6a768ccf45d9eafcd9b2adaf3eefac1f"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a6a768ccf45d9eafcd9b2adaf3eefac1f">llvm::MCInstrAnalysis::evaluateBranch</a></div><div class="ttdeci">virtual bool evaluateBranch(const MCInst &amp;Inst, uint64_t Addr, uint64_t Size, uint64_t &amp;Target) const</div><div class="ttdoc">Given a branch instruction try to get the address the branch targets. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8cpp_source.html#l00026">MCInstrAnalysis.cpp:26</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_aabfb496421d3e86668396b0b97d5a431"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#aabfb496421d3e86668396b0b97d5a431">llvm::MCInstrAnalysis::isConditionalBranch</a></div><div class="ttdeci">virtual bool isConditionalBranch(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00041">MCInstrAnalysis.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1Optional_html"><div class="ttname"><a href="classllvm_1_1Optional.html">llvm::Optional&lt; uint64_t &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a157de3731ec2fb3a23d1f6c6555bd5d2"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a157de3731ec2fb3a23d1f6c6555bd5d2">llvm::MCInstrAnalysis::isOptimizableRegisterMove</a></div><div class="ttdeci">virtual bool isOptimizableRegisterMove(const MCInst &amp;MI, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a candidate for move elimination. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00144">MCInstrAnalysis.h:144</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a4e5be94e4462c129c3b5e4ba2af1c2bc"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a4e5be94e4462c129c3b5e4ba2af1c2bc">llvm::MCInstrAnalysis::isUnconditionalBranch</a></div><div class="ttdeci">virtual bool isUnconditionalBranch(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00045">MCInstrAnalysis.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html">llvm::MCInstrAnalysis</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00027">MCInstrAnalysis.h:27</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; uint8_t &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdoc">Instances of this class represent a single low-level machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="MCInstrInfo_8h_html"><div class="ttname"><a href="MCInstrInfo_8h.html">MCInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdoc">MCRegisterInfo base class - We assume that the target defines a static array of MCRegisterDesc object...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00128">MCRegisterInfo.h:128</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a1257ef2cd77675ddbbf226a99c13e13e"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a1257ef2cd77675ddbbf226a99c13e13e">llvm::MCInstrAnalysis::isBranch</a></div><div class="ttdeci">virtual bool isBranch(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00037">MCInstrAnalysis.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ac8a4a891bdc2466ae10fe03a0a44bb81"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ac8a4a891bdc2466ae10fe03a0a44bb81">llvm::MCInstrAnalysis::clearsSuperRegisters</a></div><div class="ttdeci">virtual bool clearsSuperRegisters(const MCRegisterInfo &amp;MRI, const MCInst &amp;Inst, APInt &amp;Writes) const</div><div class="ttdoc">Returns true if at least one of the register writes performed by. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8cpp_source.html#l00019">MCInstrAnalysis.cpp:19</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ad26d74f7a49154af0b73be4e105d361b"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ad26d74f7a49154af0b73be4e105d361b">llvm::MCInstrAnalysis::Info</a></div><div class="ttdeci">const MCInstrInfo * Info</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00031">MCInstrAnalysis.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html">llvm::MCInstrInfo</a></div><div class="ttdoc">Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00023">MCInstrInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a3554ce11dd9d3f2f85163cbb2da04e8c"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a3554ce11dd9d3f2f85163cbb2da04e8c">llvm::MCInstrAnalysis::isDependencyBreaking</a></div><div class="ttdeci">virtual bool isDependencyBreaking(const MCInst &amp;MI, APInt &amp;Mask, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a dependency breaking instruction for the subtarget associated with CPUID ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00133">MCInstrAnalysis.h:133</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_af59aa5e676918a7e6f8d5396493bf2e7"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#af59aa5e676918a7e6f8d5396493bf2e7">llvm::MCInstrAnalysis::isIndirectBranch</a></div><div class="ttdeci">virtual bool isIndirectBranch(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00049">MCInstrAnalysis.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_af182c228c2307b1928bff1bb2bb927a5"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#af182c228c2307b1928bff1bb2bb927a5">llvm::MCInstrAnalysis::~MCInstrAnalysis</a></div><div class="ttdeci">virtual ~MCInstrAnalysis()=default</div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a9386715cd83b958bcc879f92bb1f73a0"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a9386715cd83b958bcc879f92bb1f73a0">llvm::MCInstrAnalysis::findPltEntries</a></div><div class="ttdeci">virtual std::vector&lt; std::pair&lt; uint64_t, uint64_t &gt; &gt; findPltEntries(uint64_t PltSectionVA, ArrayRef&lt; uint8_t &gt; PltContents, uint64_t GotPltSectionVA, const Triple &amp;TargetTriple) const</div><div class="ttdoc">Returns (PLT virtual address, GOT virtual address) pairs for PLT entries. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00163">MCInstrAnalysis.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a94d1c412a8092f9967816970073ecb74"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a94d1c412a8092f9967816970073ecb74">llvm::MCInstrAnalysis::isTerminator</a></div><div class="ttdeci">virtual bool isTerminator(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00061">MCInstrAnalysis.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1Triple_html"><div class="ttname"><a href="classllvm_1_1Triple.html">llvm::Triple</a></div><div class="ttdoc">Triple - Helper class for working with autoconf configuration names. </div><div class="ttdef"><b>Definition:</b> <a href="Triple_8h_source.html#l00043">Triple.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdoc">Target - Wrapper for Target specific information. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00124">TargetRegistry.h:124</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00069">APInt.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a5bc2035f3f19740e42698b628255c0d2"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a5bc2035f3f19740e42698b628255c0d2">llvm::MCInstrAnalysis::isZeroIdiom</a></div><div class="ttdeci">virtual bool isZeroIdiom(const MCInst &amp;MI, APInt &amp;Mask, unsigned CPUID) const</div><div class="ttdoc">Returns true if MI is a dependency breaking zero-idiom for the given subtarget. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00108">MCInstrAnalysis.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrInfo_html_a0587abbded61717d8a153b7e5bfdbfed"><div class="ttname"><a href="classllvm_1_1MCInstrInfo.html#a0587abbded61717d8a153b7e5bfdbfed">llvm::MCInstrInfo::get</a></div><div class="ttdeci">const MCInstrDesc &amp; get(unsigned Opcode) const</div><div class="ttdoc">Return the machine instruction descriptor that corresponds to the specified instruction opcode...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrInfo_8h_source.html#l00044">MCInstrInfo.h:44</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_ad3b05756e9ba8f98ac91be359f4ea275"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#ad3b05756e9ba8f98ac91be359f4ea275">llvm::MCInstrAnalysis::MCInstrAnalysis</a></div><div class="ttdeci">MCInstrAnalysis(const MCInstrInfo *Info)</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00034">MCInstrAnalysis.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrAnalysis_html_a123e3dc956b0dad28841670ee6bd84e4"><div class="ttname"><a href="classllvm_1_1MCInstrAnalysis.html#a123e3dc956b0dad28841670ee6bd84e4">llvm::MCInstrAnalysis::isCall</a></div><div class="ttdeci">virtual bool isCall(const MCInst &amp;Inst) const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrAnalysis_8h_source.html#l00053">MCInstrAnalysis.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a5c26b1db954c27889986dba3b310a8e4"><div class="ttname"><a href="classllvm_1_1MCInst.html#a5c26b1db954c27889986dba3b310a8e4">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00172">MCInst.h:172</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:08:22 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
