<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<title>MAX32665 SDK Documentation: mxc_rpu_regs_t Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX32665 SDK Documentation
   &#160;<span id="projectnumber">0.2</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('structmxc__rpu__regs__t.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">mxc_rpu_regs_t Struct Reference<div class="ingroups"><a class="el" href="group__rpu.html">Resource Protection Unit</a> &raquo; <a class="el" href="group__rpu__registers.html">RPU_Registers</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the RPU Registers.  
</p>

<p><code>#include &lt;<a class="el" href="rpu__regs_8h_source.html">rpu_regs.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ac64bf03f5a31181627b9d7bff229bbae"><td class="memItemLeft" align="right" valign="top"><a id="ac64bf03f5a31181627b9d7bff229bbae"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ac64bf03f5a31181627b9d7bff229bbae">gcr</a></td></tr>
<tr class="memdesc:ac64bf03f5a31181627b9d7bff229bbae"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x00</b>:</code> RPU GCR Register <br /></td></tr>
<tr class="separator:ac64bf03f5a31181627b9d7bff229bbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae8ed804192af60d6d2ed665bc89de7"><td class="memItemLeft" align="right" valign="top"><a id="a5ae8ed804192af60d6d2ed665bc89de7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a5ae8ed804192af60d6d2ed665bc89de7">sir</a></td></tr>
<tr class="memdesc:a5ae8ed804192af60d6d2ed665bc89de7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x04</b>:</code> RPU SIR Register <br /></td></tr>
<tr class="separator:a5ae8ed804192af60d6d2ed665bc89de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35801207272121e21d0a2a76430f1401"><td class="memItemLeft" align="right" valign="top"><a id="a35801207272121e21d0a2a76430f1401"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a35801207272121e21d0a2a76430f1401">fcr</a></td></tr>
<tr class="memdesc:a35801207272121e21d0a2a76430f1401"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x08</b>:</code> RPU FCR Register <br /></td></tr>
<tr class="separator:a35801207272121e21d0a2a76430f1401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88a5580a133bfd53a7761f992ec2881b"><td class="memItemLeft" align="right" valign="top"><a id="a88a5580a133bfd53a7761f992ec2881b"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a88a5580a133bfd53a7761f992ec2881b">crypto</a></td></tr>
<tr class="memdesc:a88a5580a133bfd53a7761f992ec2881b"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0C</b>:</code> RPU CRYPTO Register <br /></td></tr>
<tr class="separator:a88a5580a133bfd53a7761f992ec2881b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a892999695aa56978799cbe6a799c8343"><td class="memItemLeft" align="right" valign="top"><a id="a892999695aa56978799cbe6a799c8343"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x10_0x2f</b> [8]</td></tr>
<tr class="separator:a892999695aa56978799cbe6a799c8343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7409b12c61b29a4fe257590a07c01ce4"><td class="memItemLeft" align="right" valign="top"><a id="a7409b12c61b29a4fe257590a07c01ce4"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a7409b12c61b29a4fe257590a07c01ce4">wdt0</a></td></tr>
<tr class="memdesc:a7409b12c61b29a4fe257590a07c01ce4"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x30</b>:</code> RPU WDT0 Register <br /></td></tr>
<tr class="separator:a7409b12c61b29a4fe257590a07c01ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31e99638858f7d9a5d3e0c13467e50e9"><td class="memItemLeft" align="right" valign="top"><a id="a31e99638858f7d9a5d3e0c13467e50e9"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a31e99638858f7d9a5d3e0c13467e50e9">wdt1</a></td></tr>
<tr class="memdesc:a31e99638858f7d9a5d3e0c13467e50e9"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0034</b>:</code> RPU WDT1 Register <br /></td></tr>
<tr class="separator:a31e99638858f7d9a5d3e0c13467e50e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0c2fff3d78c4cc13ea8ff6be0058747"><td class="memItemLeft" align="right" valign="top"><a id="ae0c2fff3d78c4cc13ea8ff6be0058747"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ae0c2fff3d78c4cc13ea8ff6be0058747">wdt2</a></td></tr>
<tr class="memdesc:ae0c2fff3d78c4cc13ea8ff6be0058747"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0038</b>:</code> RPU WDT2 Register <br /></td></tr>
<tr class="separator:ae0c2fff3d78c4cc13ea8ff6be0058747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acdf02166e47d60e2a13f37819e5afbae"><td class="memItemLeft" align="right" valign="top"><a id="acdf02166e47d60e2a13f37819e5afbae"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x3c</b></td></tr>
<tr class="separator:acdf02166e47d60e2a13f37819e5afbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83957039806dc91bd297c2e10e0cd031"><td class="memItemLeft" align="right" valign="top"><a id="a83957039806dc91bd297c2e10e0cd031"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a83957039806dc91bd297c2e10e0cd031">smon</a></td></tr>
<tr class="memdesc:a83957039806dc91bd297c2e10e0cd031"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0040</b>:</code> RPU SMON Register <br /></td></tr>
<tr class="separator:a83957039806dc91bd297c2e10e0cd031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792a786a036390359f26f9be9c193850"><td class="memItemLeft" align="right" valign="top"><a id="a792a786a036390359f26f9be9c193850"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a792a786a036390359f26f9be9c193850">simo</a></td></tr>
<tr class="memdesc:a792a786a036390359f26f9be9c193850"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0044</b>:</code> RPU SIMO Register <br /></td></tr>
<tr class="separator:a792a786a036390359f26f9be9c193850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087785341ce79484506cfd7287728e3d"><td class="memItemLeft" align="right" valign="top"><a id="a087785341ce79484506cfd7287728e3d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a087785341ce79484506cfd7287728e3d">dvs</a></td></tr>
<tr class="memdesc:a087785341ce79484506cfd7287728e3d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0048</b>:</code> RPU DVS Register <br /></td></tr>
<tr class="separator:a087785341ce79484506cfd7287728e3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d04a204d9f927195b65d5c85f29d616"><td class="memItemLeft" align="right" valign="top"><a id="a4d04a204d9f927195b65d5c85f29d616"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x4c_0x53</b> [2]</td></tr>
<tr class="separator:a4d04a204d9f927195b65d5c85f29d616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a509d073c9df3c06db1dc8a5fe779f377"><td class="memItemLeft" align="right" valign="top"><a id="a509d073c9df3c06db1dc8a5fe779f377"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a509d073c9df3c06db1dc8a5fe779f377">bbsir</a></td></tr>
<tr class="memdesc:a509d073c9df3c06db1dc8a5fe779f377"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0054</b>:</code> RPU BBSIR Register <br /></td></tr>
<tr class="separator:a509d073c9df3c06db1dc8a5fe779f377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c8de4bcf50f98073d78379da0e9bbaf"><td class="memItemLeft" align="right" valign="top"><a id="a8c8de4bcf50f98073d78379da0e9bbaf"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x58_0x5f</b> [2]</td></tr>
<tr class="separator:a8c8de4bcf50f98073d78379da0e9bbaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab60df31ea3b2276598b3035cd9ba9c0"><td class="memItemLeft" align="right" valign="top"><a id="aab60df31ea3b2276598b3035cd9ba9c0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#aab60df31ea3b2276598b3035cd9ba9c0">rtc</a></td></tr>
<tr class="memdesc:aab60df31ea3b2276598b3035cd9ba9c0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0060</b>:</code> RPU RTC Register <br /></td></tr>
<tr class="separator:aab60df31ea3b2276598b3035cd9ba9c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af13a4525df9e31a7ac74da0fef71e39a"><td class="memItemLeft" align="right" valign="top"><a id="af13a4525df9e31a7ac74da0fef71e39a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#af13a4525df9e31a7ac74da0fef71e39a">wut</a></td></tr>
<tr class="memdesc:af13a4525df9e31a7ac74da0fef71e39a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0064</b>:</code> RPU WUT Register <br /></td></tr>
<tr class="separator:af13a4525df9e31a7ac74da0fef71e39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50e2d7f83a0c9bf0f7e97ed0e3fd0057"><td class="memItemLeft" align="right" valign="top"><a id="a50e2d7f83a0c9bf0f7e97ed0e3fd0057"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a50e2d7f83a0c9bf0f7e97ed0e3fd0057">pwrseq</a></td></tr>
<tr class="memdesc:a50e2d7f83a0c9bf0f7e97ed0e3fd0057"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0068</b>:</code> RPU PWRSEQ Register <br /></td></tr>
<tr class="separator:a50e2d7f83a0c9bf0f7e97ed0e3fd0057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578dd37f6abddf3a8daea235ce614185"><td class="memItemLeft" align="right" valign="top"><a id="a578dd37f6abddf3a8daea235ce614185"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a578dd37f6abddf3a8daea235ce614185">bbcr</a></td></tr>
<tr class="memdesc:a578dd37f6abddf3a8daea235ce614185"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x006C</b>:</code> RPU BBCR Register <br /></td></tr>
<tr class="separator:a578dd37f6abddf3a8daea235ce614185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99eb7f098e0b030fd0678c22de870538"><td class="memItemLeft" align="right" valign="top"><a id="a99eb7f098e0b030fd0678c22de870538"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x70_0x7f</b> [4]</td></tr>
<tr class="separator:a99eb7f098e0b030fd0678c22de870538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3099847a5ab4441c5465aec0c0d75ac"><td class="memItemLeft" align="right" valign="top"><a id="ad3099847a5ab4441c5465aec0c0d75ac"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ad3099847a5ab4441c5465aec0c0d75ac">gpio0</a></td></tr>
<tr class="memdesc:ad3099847a5ab4441c5465aec0c0d75ac"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0080</b>:</code> RPU GPIO0 Register <br /></td></tr>
<tr class="separator:ad3099847a5ab4441c5465aec0c0d75ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1a82f6807b68d51134b1a3fc6d938cf"><td class="memItemLeft" align="right" valign="top"><a id="ac1a82f6807b68d51134b1a3fc6d938cf"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x84_0x8f</b> [3]</td></tr>
<tr class="separator:ac1a82f6807b68d51134b1a3fc6d938cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe05f3718e793dfe14939c75bf94eca2"><td class="memItemLeft" align="right" valign="top"><a id="abe05f3718e793dfe14939c75bf94eca2"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#abe05f3718e793dfe14939c75bf94eca2">gpio1</a></td></tr>
<tr class="memdesc:abe05f3718e793dfe14939c75bf94eca2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0090</b>:</code> RPU GPIO1 Register <br /></td></tr>
<tr class="separator:abe05f3718e793dfe14939c75bf94eca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabff6993b5c3b6b3db817c521be6d596"><td class="memItemLeft" align="right" valign="top"><a id="aabff6993b5c3b6b3db817c521be6d596"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x94_0xff</b> [27]</td></tr>
<tr class="separator:aabff6993b5c3b6b3db817c521be6d596"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b9adef08b7f6d1d545e28264275a4c"><td class="memItemLeft" align="right" valign="top"><a id="a96b9adef08b7f6d1d545e28264275a4c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a96b9adef08b7f6d1d545e28264275a4c">tmr0</a></td></tr>
<tr class="memdesc:a96b9adef08b7f6d1d545e28264275a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0100</b>:</code> RPU TMR0 Register <br /></td></tr>
<tr class="separator:a96b9adef08b7f6d1d545e28264275a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606e4477a2f7d8e6b31bb6f6c6788d72"><td class="memItemLeft" align="right" valign="top"><a id="a606e4477a2f7d8e6b31bb6f6c6788d72"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x104_0x10f</b> [3]</td></tr>
<tr class="separator:a606e4477a2f7d8e6b31bb6f6c6788d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955e4f7e17b11917f743d0887530a356"><td class="memItemLeft" align="right" valign="top"><a id="a955e4f7e17b11917f743d0887530a356"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a955e4f7e17b11917f743d0887530a356">tmr1</a></td></tr>
<tr class="memdesc:a955e4f7e17b11917f743d0887530a356"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0110</b>:</code> RPU TMR1 Register <br /></td></tr>
<tr class="separator:a955e4f7e17b11917f743d0887530a356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acddba27a81e6d19e873cc56bac3530f7"><td class="memItemLeft" align="right" valign="top"><a id="acddba27a81e6d19e873cc56bac3530f7"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x114_0x11f</b> [3]</td></tr>
<tr class="separator:acddba27a81e6d19e873cc56bac3530f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39c567882dcac38cc5717fee6cbf2d29"><td class="memItemLeft" align="right" valign="top"><a id="a39c567882dcac38cc5717fee6cbf2d29"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a39c567882dcac38cc5717fee6cbf2d29">tmr2</a></td></tr>
<tr class="memdesc:a39c567882dcac38cc5717fee6cbf2d29"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0120</b>:</code> RPU TMR2 Register <br /></td></tr>
<tr class="separator:a39c567882dcac38cc5717fee6cbf2d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441f9c7de20649628f67d6e668a2c2a9"><td class="memItemLeft" align="right" valign="top"><a id="a441f9c7de20649628f67d6e668a2c2a9"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x124_0x12f</b> [3]</td></tr>
<tr class="separator:a441f9c7de20649628f67d6e668a2c2a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a343226a105b94929065ea2caebe3313f"><td class="memItemLeft" align="right" valign="top"><a id="a343226a105b94929065ea2caebe3313f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a343226a105b94929065ea2caebe3313f">tmr3</a></td></tr>
<tr class="memdesc:a343226a105b94929065ea2caebe3313f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0130</b>:</code> RPU TMR3 Register <br /></td></tr>
<tr class="separator:a343226a105b94929065ea2caebe3313f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0453bf44663037cfb9af22ce1fe2f5b"><td class="memItemLeft" align="right" valign="top"><a id="af0453bf44663037cfb9af22ce1fe2f5b"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x134_0x13f</b> [3]</td></tr>
<tr class="separator:af0453bf44663037cfb9af22ce1fe2f5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a895fe2a194714f0392686a608d450b67"><td class="memItemLeft" align="right" valign="top"><a id="a895fe2a194714f0392686a608d450b67"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a895fe2a194714f0392686a608d450b67">tmr4</a></td></tr>
<tr class="memdesc:a895fe2a194714f0392686a608d450b67"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0140</b>:</code> RPU TMR4 Register <br /></td></tr>
<tr class="separator:a895fe2a194714f0392686a608d450b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a256cc2573eaab7c4c5c54040b419022c"><td class="memItemLeft" align="right" valign="top"><a id="a256cc2573eaab7c4c5c54040b419022c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x144_0x14f</b> [3]</td></tr>
<tr class="separator:a256cc2573eaab7c4c5c54040b419022c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7c28ad4ea0a12610580d549a9e0a3e3"><td class="memItemLeft" align="right" valign="top"><a id="ab7c28ad4ea0a12610580d549a9e0a3e3"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ab7c28ad4ea0a12610580d549a9e0a3e3">tmr5</a></td></tr>
<tr class="memdesc:ab7c28ad4ea0a12610580d549a9e0a3e3"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0150</b>:</code> RPU TMR5 Register <br /></td></tr>
<tr class="separator:ab7c28ad4ea0a12610580d549a9e0a3e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2b8ea85800439aaf8d408c818d3682"><td class="memItemLeft" align="right" valign="top"><a id="afb2b8ea85800439aaf8d408c818d3682"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x154_0x1af</b> [23]</td></tr>
<tr class="separator:afb2b8ea85800439aaf8d408c818d3682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ab74a3f9f055d17c3b1b426d8f1de0e"><td class="memItemLeft" align="right" valign="top"><a id="a7ab74a3f9f055d17c3b1b426d8f1de0e"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a7ab74a3f9f055d17c3b1b426d8f1de0e">htimer0</a></td></tr>
<tr class="memdesc:a7ab74a3f9f055d17c3b1b426d8f1de0e"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x01B0</b>:</code> RPU HTIMER0 Register <br /></td></tr>
<tr class="separator:a7ab74a3f9f055d17c3b1b426d8f1de0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70956163483385af1d38cc60a8190a79"><td class="memItemLeft" align="right" valign="top"><a id="a70956163483385af1d38cc60a8190a79"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x1b4_0x1bf</b> [3]</td></tr>
<tr class="separator:a70956163483385af1d38cc60a8190a79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a59e223df12aa7f8ddf8003bbbb4a7"><td class="memItemLeft" align="right" valign="top"><a id="a66a59e223df12aa7f8ddf8003bbbb4a7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a66a59e223df12aa7f8ddf8003bbbb4a7">htimer1</a></td></tr>
<tr class="memdesc:a66a59e223df12aa7f8ddf8003bbbb4a7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x01C0</b>:</code> RPU HTIMER1 Register <br /></td></tr>
<tr class="separator:a66a59e223df12aa7f8ddf8003bbbb4a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800eda80a7ee9eae61455145fd081656"><td class="memItemLeft" align="right" valign="top"><a id="a800eda80a7ee9eae61455145fd081656"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x1c4_0x1cf</b> [3]</td></tr>
<tr class="separator:a800eda80a7ee9eae61455145fd081656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67f843cf68d636443ee57ce3133fbd12"><td class="memItemLeft" align="right" valign="top"><a id="a67f843cf68d636443ee57ce3133fbd12"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a67f843cf68d636443ee57ce3133fbd12">i2c0</a></td></tr>
<tr class="memdesc:a67f843cf68d636443ee57ce3133fbd12"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x01D0</b>:</code> RPU I2C0 Register <br /></td></tr>
<tr class="separator:a67f843cf68d636443ee57ce3133fbd12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a4a402475bc3d51cd4347eda1da21d2"><td class="memItemLeft" align="right" valign="top"><a id="a2a4a402475bc3d51cd4347eda1da21d2"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x1d4_0x1df</b> [3]</td></tr>
<tr class="separator:a2a4a402475bc3d51cd4347eda1da21d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05e9a4140c71fdab6518205e023c6313"><td class="memItemLeft" align="right" valign="top"><a id="a05e9a4140c71fdab6518205e023c6313"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a05e9a4140c71fdab6518205e023c6313">i2c1</a></td></tr>
<tr class="memdesc:a05e9a4140c71fdab6518205e023c6313"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x01E0</b>:</code> RPU I2C1 Register <br /></td></tr>
<tr class="separator:a05e9a4140c71fdab6518205e023c6313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5519bc286d7c04af97feba08ddc149d6"><td class="memItemLeft" align="right" valign="top"><a id="a5519bc286d7c04af97feba08ddc149d6"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x1e4_0x1ef</b> [3]</td></tr>
<tr class="separator:a5519bc286d7c04af97feba08ddc149d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2184b645146cece7001515e57b190ad"><td class="memItemLeft" align="right" valign="top"><a id="ab2184b645146cece7001515e57b190ad"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ab2184b645146cece7001515e57b190ad">i2c2</a></td></tr>
<tr class="memdesc:ab2184b645146cece7001515e57b190ad"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x01F0</b>:</code> RPU I2C2 Register <br /></td></tr>
<tr class="separator:ab2184b645146cece7001515e57b190ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23663d72347a13808bc9f03a3844ac2c"><td class="memItemLeft" align="right" valign="top"><a id="a23663d72347a13808bc9f03a3844ac2c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x1f4_0x25f</b> [27]</td></tr>
<tr class="separator:a23663d72347a13808bc9f03a3844ac2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd8b09dccd4281e8fa47a3f690e0c287"><td class="memItemLeft" align="right" valign="top"><a id="acd8b09dccd4281e8fa47a3f690e0c287"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#acd8b09dccd4281e8fa47a3f690e0c287">spixipm</a></td></tr>
<tr class="memdesc:acd8b09dccd4281e8fa47a3f690e0c287"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0260</b>:</code> RPU SPIXIPM Register <br /></td></tr>
<tr class="separator:acd8b09dccd4281e8fa47a3f690e0c287"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77bf34c566c70bbff1ae57b862a3359"><td class="memItemLeft" align="right" valign="top"><a id="ab77bf34c566c70bbff1ae57b862a3359"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x264_0x26f</b> [3]</td></tr>
<tr class="separator:ab77bf34c566c70bbff1ae57b862a3359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a835774853a29501e6a1f750d5a57956c"><td class="memItemLeft" align="right" valign="top"><a id="a835774853a29501e6a1f750d5a57956c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a835774853a29501e6a1f750d5a57956c">spixipmc</a></td></tr>
<tr class="memdesc:a835774853a29501e6a1f750d5a57956c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0270</b>:</code> RPU SPIXIPMC Register <br /></td></tr>
<tr class="separator:a835774853a29501e6a1f750d5a57956c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a007645239c455274af440c040886f5e3"><td class="memItemLeft" align="right" valign="top"><a id="a007645239c455274af440c040886f5e3"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x274_0x27f</b> [3]</td></tr>
<tr class="separator:a007645239c455274af440c040886f5e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af88deb799899cd4dd4690d67ae7ca8ec"><td class="memItemLeft" align="right" valign="top"><a id="af88deb799899cd4dd4690d67ae7ca8ec"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#af88deb799899cd4dd4690d67ae7ca8ec">dma0</a></td></tr>
<tr class="memdesc:af88deb799899cd4dd4690d67ae7ca8ec"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0280</b>:</code> RPU DMA0 Register <br /></td></tr>
<tr class="separator:af88deb799899cd4dd4690d67ae7ca8ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a6abc2fab1d74db4966fd75a96e48ab"><td class="memItemLeft" align="right" valign="top"><a id="a4a6abc2fab1d74db4966fd75a96e48ab"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x284_0x28f</b> [3]</td></tr>
<tr class="separator:a4a6abc2fab1d74db4966fd75a96e48ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3922d90aa5c3a901375d2f07585ddb8c"><td class="memItemLeft" align="right" valign="top"><a id="a3922d90aa5c3a901375d2f07585ddb8c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a3922d90aa5c3a901375d2f07585ddb8c">flc0</a></td></tr>
<tr class="memdesc:a3922d90aa5c3a901375d2f07585ddb8c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0290</b>:</code> RPU FLC0 Register <br /></td></tr>
<tr class="separator:a3922d90aa5c3a901375d2f07585ddb8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c48ec12eab4ffc70cd1edce57d6718c"><td class="memItemLeft" align="right" valign="top"><a id="a5c48ec12eab4ffc70cd1edce57d6718c"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a5c48ec12eab4ffc70cd1edce57d6718c">flc1</a></td></tr>
<tr class="memdesc:a5c48ec12eab4ffc70cd1edce57d6718c"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0294</b>:</code> RPU FLC1 Register <br /></td></tr>
<tr class="separator:a5c48ec12eab4ffc70cd1edce57d6718c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e78b2da21a380504ac18c1bf57d3a87"><td class="memItemLeft" align="right" valign="top"><a id="a6e78b2da21a380504ac18c1bf57d3a87"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x298_0x29f</b> [2]</td></tr>
<tr class="separator:a6e78b2da21a380504ac18c1bf57d3a87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f3c752957bc9e467f5c9d2e831f555f"><td class="memItemLeft" align="right" valign="top"><a id="a3f3c752957bc9e467f5c9d2e831f555f"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a3f3c752957bc9e467f5c9d2e831f555f">icache0</a></td></tr>
<tr class="memdesc:a3f3c752957bc9e467f5c9d2e831f555f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x02A0</b>:</code> RPU ICACHE0 Register <br /></td></tr>
<tr class="separator:a3f3c752957bc9e467f5c9d2e831f555f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58cadc3c2770b44b7ebfa6c5f55635bd"><td class="memItemLeft" align="right" valign="top"><a id="a58cadc3c2770b44b7ebfa6c5f55635bd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a58cadc3c2770b44b7ebfa6c5f55635bd">icache1</a></td></tr>
<tr class="memdesc:a58cadc3c2770b44b7ebfa6c5f55635bd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x02A4</b>:</code> RPU ICACHE1 Register <br /></td></tr>
<tr class="separator:a58cadc3c2770b44b7ebfa6c5f55635bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbf0f3020d3a11acf18170326cc93e1b"><td class="memItemLeft" align="right" valign="top"><a id="afbf0f3020d3a11acf18170326cc93e1b"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x2a8_0x2ef</b> [18]</td></tr>
<tr class="separator:afbf0f3020d3a11acf18170326cc93e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0214735f8b048f0386a35b3db6832bb1"><td class="memItemLeft" align="right" valign="top"><a id="a0214735f8b048f0386a35b3db6832bb1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a0214735f8b048f0386a35b3db6832bb1">icachexip</a></td></tr>
<tr class="memdesc:a0214735f8b048f0386a35b3db6832bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x02F0</b>:</code> RPU ICACHEXIP Register <br /></td></tr>
<tr class="separator:a0214735f8b048f0386a35b3db6832bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b90cd22644464ceb52ae1df508e499"><td class="memItemLeft" align="right" valign="top"><a id="af1b90cd22644464ceb52ae1df508e499"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x2f4_0x32f</b> [15]</td></tr>
<tr class="separator:af1b90cd22644464ceb52ae1df508e499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fc2a3b485206573e4054868b11ca9eb"><td class="memItemLeft" align="right" valign="top"><a id="a5fc2a3b485206573e4054868b11ca9eb"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a5fc2a3b485206573e4054868b11ca9eb">dcache</a></td></tr>
<tr class="memdesc:a5fc2a3b485206573e4054868b11ca9eb"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0330</b>:</code> RPU DCACHE Register <br /></td></tr>
<tr class="separator:a5fc2a3b485206573e4054868b11ca9eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2353110e0867fc0a09ab438cce652362"><td class="memItemLeft" align="right" valign="top"><a id="a2353110e0867fc0a09ab438cce652362"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x334_0x33f</b> [3]</td></tr>
<tr class="separator:a2353110e0867fc0a09ab438cce652362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fc656d8a513ec404aaff8da6f011fa8"><td class="memItemLeft" align="right" valign="top"><a id="a2fc656d8a513ec404aaff8da6f011fa8"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a2fc656d8a513ec404aaff8da6f011fa8">adc</a></td></tr>
<tr class="memdesc:a2fc656d8a513ec404aaff8da6f011fa8"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0340</b>:</code> RPU ADC Register <br /></td></tr>
<tr class="separator:a2fc656d8a513ec404aaff8da6f011fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061a476b34041f1b5c72c3a9206e4516"><td class="memItemLeft" align="right" valign="top"><a id="a061a476b34041f1b5c72c3a9206e4516"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x344_0x34f</b> [3]</td></tr>
<tr class="separator:a061a476b34041f1b5c72c3a9206e4516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6ec9c9f9232226c77892d5226e94fd7"><td class="memItemLeft" align="right" valign="top"><a id="ae6ec9c9f9232226c77892d5226e94fd7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ae6ec9c9f9232226c77892d5226e94fd7">dma1</a></td></tr>
<tr class="memdesc:ae6ec9c9f9232226c77892d5226e94fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0350</b>:</code> RPU DMA1 Register <br /></td></tr>
<tr class="separator:ae6ec9c9f9232226c77892d5226e94fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f8e7eede4657507a92895cfebf19e4c"><td class="memItemLeft" align="right" valign="top"><a id="a0f8e7eede4657507a92895cfebf19e4c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x354_0x35f</b> [3]</td></tr>
<tr class="separator:a0f8e7eede4657507a92895cfebf19e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac874de1a295a40dd380470c64ed28eb0"><td class="memItemLeft" align="right" valign="top"><a id="ac874de1a295a40dd380470c64ed28eb0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ac874de1a295a40dd380470c64ed28eb0">sdma</a></td></tr>
<tr class="memdesc:ac874de1a295a40dd380470c64ed28eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0360</b>:</code> RPU SDMA Register <br /></td></tr>
<tr class="separator:ac874de1a295a40dd380470c64ed28eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50ca3eebabd59d185528899b3a76c99e"><td class="memItemLeft" align="right" valign="top"><a id="a50ca3eebabd59d185528899b3a76c99e"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x364_0x36f</b> [3]</td></tr>
<tr class="separator:a50ca3eebabd59d185528899b3a76c99e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4aa815e028be017d2571b6c69a6c85aa"><td class="memItemLeft" align="right" valign="top"><a id="a4aa815e028be017d2571b6c69a6c85aa"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a4aa815e028be017d2571b6c69a6c85aa">sdhcctrl</a></td></tr>
<tr class="memdesc:a4aa815e028be017d2571b6c69a6c85aa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0370</b>:</code> RPU SDHCCTRL Register <br /></td></tr>
<tr class="separator:a4aa815e028be017d2571b6c69a6c85aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaddb0d563766754b4db6d4738aa66c2c"><td class="memItemLeft" align="right" valign="top"><a id="aaddb0d563766754b4db6d4738aa66c2c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x374_0x39f</b> [11]</td></tr>
<tr class="separator:aaddb0d563766754b4db6d4738aa66c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a107ce59e766452ddd16ba0c679c756c7"><td class="memItemLeft" align="right" valign="top"><a id="a107ce59e766452ddd16ba0c679c756c7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a107ce59e766452ddd16ba0c679c756c7">spid</a></td></tr>
<tr class="memdesc:a107ce59e766452ddd16ba0c679c756c7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x03A0</b>:</code> RPU SPID Register <br /></td></tr>
<tr class="separator:a107ce59e766452ddd16ba0c679c756c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cac60e27b0e91d0c79d387984396f9c"><td class="memItemLeft" align="right" valign="top"><a id="a2cac60e27b0e91d0c79d387984396f9c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x3a4_0x3bf</b> [7]</td></tr>
<tr class="separator:a2cac60e27b0e91d0c79d387984396f9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9edc39d61f24c7df1c403a4a1b9e78"><td class="memItemLeft" align="right" valign="top"><a id="a8c9edc39d61f24c7df1c403a4a1b9e78"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a8c9edc39d61f24c7df1c403a4a1b9e78">pt</a></td></tr>
<tr class="memdesc:a8c9edc39d61f24c7df1c403a4a1b9e78"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x03C0</b>:</code> RPU PT Register <br /></td></tr>
<tr class="separator:a8c9edc39d61f24c7df1c403a4a1b9e78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab36bb300229213b06ed280b498809fd8"><td class="memItemLeft" align="right" valign="top"><a id="ab36bb300229213b06ed280b498809fd8"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x3c4_0x3cf</b> [3]</td></tr>
<tr class="separator:ab36bb300229213b06ed280b498809fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35753561e0eecc1e5d1a5b15a78ab524"><td class="memItemLeft" align="right" valign="top"><a id="a35753561e0eecc1e5d1a5b15a78ab524"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a35753561e0eecc1e5d1a5b15a78ab524">owm</a></td></tr>
<tr class="memdesc:a35753561e0eecc1e5d1a5b15a78ab524"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x03D0</b>:</code> RPU OWM Register <br /></td></tr>
<tr class="separator:a35753561e0eecc1e5d1a5b15a78ab524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb3068f2dc293222240dc4e8a17448d5"><td class="memItemLeft" align="right" valign="top"><a id="acb3068f2dc293222240dc4e8a17448d5"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x3d4_0x3df</b> [3]</td></tr>
<tr class="separator:acb3068f2dc293222240dc4e8a17448d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62bc3fca3b262224cf1b86be2d7608ff"><td class="memItemLeft" align="right" valign="top"><a id="a62bc3fca3b262224cf1b86be2d7608ff"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a62bc3fca3b262224cf1b86be2d7608ff">sema</a></td></tr>
<tr class="memdesc:a62bc3fca3b262224cf1b86be2d7608ff"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x03E0</b>:</code> RPU SEMA Register <br /></td></tr>
<tr class="separator:a62bc3fca3b262224cf1b86be2d7608ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0ac93cb011ba15cfe1716af55f5a3f1"><td class="memItemLeft" align="right" valign="top"><a id="af0ac93cb011ba15cfe1716af55f5a3f1"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x3e4_0x41f</b> [15]</td></tr>
<tr class="separator:af0ac93cb011ba15cfe1716af55f5a3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e1e85f1c673b9352d2afa16882f6b39"><td class="memItemLeft" align="right" valign="top"><a id="a2e1e85f1c673b9352d2afa16882f6b39"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a2e1e85f1c673b9352d2afa16882f6b39">uart0</a></td></tr>
<tr class="memdesc:a2e1e85f1c673b9352d2afa16882f6b39"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0420</b>:</code> RPU UART0 Register <br /></td></tr>
<tr class="separator:a2e1e85f1c673b9352d2afa16882f6b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8558ee2919e5d7ddfc4d1df17bc9f7e8"><td class="memItemLeft" align="right" valign="top"><a id="a8558ee2919e5d7ddfc4d1df17bc9f7e8"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x424_0x42f</b> [3]</td></tr>
<tr class="separator:a8558ee2919e5d7ddfc4d1df17bc9f7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8395b7a2e0c8f984ec19d5b003d1aca"><td class="memItemLeft" align="right" valign="top"><a id="ab8395b7a2e0c8f984ec19d5b003d1aca"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ab8395b7a2e0c8f984ec19d5b003d1aca">uart1</a></td></tr>
<tr class="memdesc:ab8395b7a2e0c8f984ec19d5b003d1aca"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0430</b>:</code> RPU UART1 Register <br /></td></tr>
<tr class="separator:ab8395b7a2e0c8f984ec19d5b003d1aca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a929ad5e23decc400c9ce9dd355955a85"><td class="memItemLeft" align="right" valign="top"><a id="a929ad5e23decc400c9ce9dd355955a85"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x434_0x43f</b> [3]</td></tr>
<tr class="separator:a929ad5e23decc400c9ce9dd355955a85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0b16e375ee045fc432c2151f7ac2cc7"><td class="memItemLeft" align="right" valign="top"><a id="ae0b16e375ee045fc432c2151f7ac2cc7"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ae0b16e375ee045fc432c2151f7ac2cc7">uart2</a></td></tr>
<tr class="memdesc:ae0b16e375ee045fc432c2151f7ac2cc7"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0440</b>:</code> RPU UART2 Register <br /></td></tr>
<tr class="separator:ae0b16e375ee045fc432c2151f7ac2cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8091800cd54628e6cc90204c39f14d68"><td class="memItemLeft" align="right" valign="top"><a id="a8091800cd54628e6cc90204c39f14d68"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x444_0x45f</b> [7]</td></tr>
<tr class="separator:a8091800cd54628e6cc90204c39f14d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5877aea894835edc9344e9a0c9fab0d0"><td class="memItemLeft" align="right" valign="top"><a id="a5877aea894835edc9344e9a0c9fab0d0"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a5877aea894835edc9344e9a0c9fab0d0">qspi1</a></td></tr>
<tr class="memdesc:a5877aea894835edc9344e9a0c9fab0d0"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0460</b>:</code> RPU QSPI1 Register <br /></td></tr>
<tr class="separator:a5877aea894835edc9344e9a0c9fab0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a361bfe0533d83ef1cff1ddceca5051"><td class="memItemLeft" align="right" valign="top"><a id="a6a361bfe0533d83ef1cff1ddceca5051"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x464_0x47f</b> [7]</td></tr>
<tr class="separator:a6a361bfe0533d83ef1cff1ddceca5051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9bf22e9a1dc0d8436bace1228c1cfd1"><td class="memItemLeft" align="right" valign="top"><a id="aa9bf22e9a1dc0d8436bace1228c1cfd1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#aa9bf22e9a1dc0d8436bace1228c1cfd1">qspi2</a></td></tr>
<tr class="memdesc:aa9bf22e9a1dc0d8436bace1228c1cfd1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0480</b>:</code> RPU QSPI2 Register <br /></td></tr>
<tr class="separator:aa9bf22e9a1dc0d8436bace1228c1cfd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ebbf632c72abf39e599bebf684dbbe5"><td class="memItemLeft" align="right" valign="top"><a id="a7ebbf632c72abf39e599bebf684dbbe5"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x484_0x4bf</b> [15]</td></tr>
<tr class="separator:a7ebbf632c72abf39e599bebf684dbbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6f45bdc77bf6cadfd61e0ae8e2fc3ec"><td class="memItemLeft" align="right" valign="top"><a id="ac6f45bdc77bf6cadfd61e0ae8e2fc3ec"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ac6f45bdc77bf6cadfd61e0ae8e2fc3ec">audio</a></td></tr>
<tr class="memdesc:ac6f45bdc77bf6cadfd61e0ae8e2fc3ec"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x04C0</b>:</code> RPU AUDIO Register <br /></td></tr>
<tr class="separator:ac6f45bdc77bf6cadfd61e0ae8e2fc3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79ef446fa355beb4f91cec5c3cca9648"><td class="memItemLeft" align="right" valign="top"><a id="a79ef446fa355beb4f91cec5c3cca9648"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x4c4_0x4cf</b> [3]</td></tr>
<tr class="separator:a79ef446fa355beb4f91cec5c3cca9648"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9feb124206f57e0aaee54f8cc32e0422"><td class="memItemLeft" align="right" valign="top"><a id="a9feb124206f57e0aaee54f8cc32e0422"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a9feb124206f57e0aaee54f8cc32e0422">trng</a></td></tr>
<tr class="memdesc:a9feb124206f57e0aaee54f8cc32e0422"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x04D0</b>:</code> RPU TRNG Register <br /></td></tr>
<tr class="separator:a9feb124206f57e0aaee54f8cc32e0422"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dc743e4b8720785d0f7d7f19ffb6c48"><td class="memItemLeft" align="right" valign="top"><a id="a5dc743e4b8720785d0f7d7f19ffb6c48"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x4d4_0x4ff</b> [11]</td></tr>
<tr class="separator:a5dc743e4b8720785d0f7d7f19ffb6c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e54ff8fe1128e996d2b30bcf285bbaa"><td class="memItemLeft" align="right" valign="top"><a id="a3e54ff8fe1128e996d2b30bcf285bbaa"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a3e54ff8fe1128e996d2b30bcf285bbaa">btle</a></td></tr>
<tr class="memdesc:a3e54ff8fe1128e996d2b30bcf285bbaa"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0500</b>:</code> RPU BTLE Register <br /></td></tr>
<tr class="separator:a3e54ff8fe1128e996d2b30bcf285bbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b81bffa16b5f5bdf210d610b0fe2c6e"><td class="memItemLeft" align="right" valign="top"><a id="a0b81bffa16b5f5bdf210d610b0fe2c6e"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0x504_0xb0f</b> [387]</td></tr>
<tr class="separator:a0b81bffa16b5f5bdf210d610b0fe2c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec838a3176ba946e9f886fbe6672df8a"><td class="memItemLeft" align="right" valign="top"><a id="aec838a3176ba946e9f886fbe6672df8a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#aec838a3176ba946e9f886fbe6672df8a">usbhs</a></td></tr>
<tr class="memdesc:aec838a3176ba946e9f886fbe6672df8a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0B10</b>:</code> RPU USBHS Register <br /></td></tr>
<tr class="separator:aec838a3176ba946e9f886fbe6672df8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e9834ee2dd525801ca68ddc68c7ab6"><td class="memItemLeft" align="right" valign="top"><a id="a44e9834ee2dd525801ca68ddc68c7ab6"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xb14_0xb5f</b> [19]</td></tr>
<tr class="separator:a44e9834ee2dd525801ca68ddc68c7ab6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c49ff6f60b9f78f587cf97befee4da"><td class="memItemLeft" align="right" valign="top"><a id="a43c49ff6f60b9f78f587cf97befee4da"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a43c49ff6f60b9f78f587cf97befee4da">sdio</a></td></tr>
<tr class="memdesc:a43c49ff6f60b9f78f587cf97befee4da"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0B60</b>:</code> RPU SDIO Register <br /></td></tr>
<tr class="separator:a43c49ff6f60b9f78f587cf97befee4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33e2ffb954a5c36a0437c7195f3ed378"><td class="memItemLeft" align="right" valign="top"><a id="a33e2ffb954a5c36a0437c7195f3ed378"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xb64_0xbbf</b> [23]</td></tr>
<tr class="separator:a33e2ffb954a5c36a0437c7195f3ed378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79390483fc759b36c1492da84c39142"><td class="memItemLeft" align="right" valign="top"><a id="ab79390483fc759b36c1492da84c39142"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ab79390483fc759b36c1492da84c39142">spixipmfifo</a></td></tr>
<tr class="memdesc:ab79390483fc759b36c1492da84c39142"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0BC0</b>:</code> RPU SPIXIPMFIFO Register <br /></td></tr>
<tr class="separator:ab79390483fc759b36c1492da84c39142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab83e6571e59d18ce8fbfcd0ce03b5330"><td class="memItemLeft" align="right" valign="top"><a id="ab83e6571e59d18ce8fbfcd0ce03b5330"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xbc4_0xbdf</b> [7]</td></tr>
<tr class="separator:ab83e6571e59d18ce8fbfcd0ce03b5330"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2846a575112b79bd39dc16bf16b260d"><td class="memItemLeft" align="right" valign="top"><a id="aa2846a575112b79bd39dc16bf16b260d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#aa2846a575112b79bd39dc16bf16b260d">qspi0</a></td></tr>
<tr class="memdesc:aa2846a575112b79bd39dc16bf16b260d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0BE0</b>:</code> RPU QSPI0 Register <br /></td></tr>
<tr class="separator:aa2846a575112b79bd39dc16bf16b260d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5914f0d2442e43a42fd7737c0a0f7390"><td class="memItemLeft" align="right" valign="top"><a id="a5914f0d2442e43a42fd7737c0a0f7390"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xbe4_0xeff</b> [199]</td></tr>
<tr class="separator:a5914f0d2442e43a42fd7737c0a0f7390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73401214b554adea90654ae4ee9e441a"><td class="memItemLeft" align="right" valign="top"><a id="a73401214b554adea90654ae4ee9e441a"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a73401214b554adea90654ae4ee9e441a">sram0</a></td></tr>
<tr class="memdesc:a73401214b554adea90654ae4ee9e441a"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F00</b>:</code> RPU SRAM0 Register <br /></td></tr>
<tr class="separator:a73401214b554adea90654ae4ee9e441a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4333456a1814982b75409a7b8a58f5d5"><td class="memItemLeft" align="right" valign="top"><a id="a4333456a1814982b75409a7b8a58f5d5"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf04_0xf0f</b> [3]</td></tr>
<tr class="separator:a4333456a1814982b75409a7b8a58f5d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af36206f67702f1598a065ceacb42ed76"><td class="memItemLeft" align="right" valign="top"><a id="af36206f67702f1598a065ceacb42ed76"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#af36206f67702f1598a065ceacb42ed76">sram1</a></td></tr>
<tr class="memdesc:af36206f67702f1598a065ceacb42ed76"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F10</b>:</code> RPU SRAM1 Register <br /></td></tr>
<tr class="separator:af36206f67702f1598a065ceacb42ed76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff787dbeadf33433f2016b56fa81a29f"><td class="memItemLeft" align="right" valign="top"><a id="aff787dbeadf33433f2016b56fa81a29f"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf14_0xf1f</b> [3]</td></tr>
<tr class="separator:aff787dbeadf33433f2016b56fa81a29f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1d1de4f98df3b2171e9635b742376d1"><td class="memItemLeft" align="right" valign="top"><a id="ae1d1de4f98df3b2171e9635b742376d1"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ae1d1de4f98df3b2171e9635b742376d1">sram2</a></td></tr>
<tr class="memdesc:ae1d1de4f98df3b2171e9635b742376d1"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F20</b>:</code> RPU SRAM2 Register <br /></td></tr>
<tr class="separator:ae1d1de4f98df3b2171e9635b742376d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a220b4d8a0f97835040b601da46b90c"><td class="memItemLeft" align="right" valign="top"><a id="a6a220b4d8a0f97835040b601da46b90c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf24_0xf2f</b> [3]</td></tr>
<tr class="separator:a6a220b4d8a0f97835040b601da46b90c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31f8fe960e70e7f63a3e9b355204150"><td class="memItemLeft" align="right" valign="top"><a id="ac31f8fe960e70e7f63a3e9b355204150"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#ac31f8fe960e70e7f63a3e9b355204150">sram3</a></td></tr>
<tr class="memdesc:ac31f8fe960e70e7f63a3e9b355204150"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F30</b>:</code> RPU SRAM3 Register <br /></td></tr>
<tr class="separator:ac31f8fe960e70e7f63a3e9b355204150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac3ed52b66c379f8e79a11d36852a3d"><td class="memItemLeft" align="right" valign="top"><a id="a1ac3ed52b66c379f8e79a11d36852a3d"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf34_0xf3f</b> [3]</td></tr>
<tr class="separator:a1ac3ed52b66c379f8e79a11d36852a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce0eed072aa6ea690e311ea03098e96"><td class="memItemLeft" align="right" valign="top"><a id="afce0eed072aa6ea690e311ea03098e96"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#afce0eed072aa6ea690e311ea03098e96">sram4</a></td></tr>
<tr class="memdesc:afce0eed072aa6ea690e311ea03098e96"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F40</b>:</code> RPU SRAM4 Register <br /></td></tr>
<tr class="separator:afce0eed072aa6ea690e311ea03098e96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8136bc40c103b3e1781c94bc8294a22"><td class="memItemLeft" align="right" valign="top"><a id="ad8136bc40c103b3e1781c94bc8294a22"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf44_0xf4f</b> [3]</td></tr>
<tr class="separator:ad8136bc40c103b3e1781c94bc8294a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f226e3d43e02fcba1bbe3c75b8818dd"><td class="memItemLeft" align="right" valign="top"><a id="a7f226e3d43e02fcba1bbe3c75b8818dd"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a7f226e3d43e02fcba1bbe3c75b8818dd">sram5</a></td></tr>
<tr class="memdesc:a7f226e3d43e02fcba1bbe3c75b8818dd"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F50</b>:</code> RPU SRAM5 Register <br /></td></tr>
<tr class="separator:a7f226e3d43e02fcba1bbe3c75b8818dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4dc8e491df031a904ee8b77b8a3917c"><td class="memItemLeft" align="right" valign="top"><a id="ac4dc8e491df031a904ee8b77b8a3917c"></a>
__R uint32_t&#160;</td><td class="memItemRight" valign="bottom"><b>rsv_0xf54_0xf5f</b> [3]</td></tr>
<tr class="separator:ac4dc8e491df031a904ee8b77b8a3917c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66156e610712dd5d497ea9cc69c82b7d"><td class="memItemLeft" align="right" valign="top"><a id="a66156e610712dd5d497ea9cc69c82b7d"></a>
__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structmxc__rpu__regs__t.html#a66156e610712dd5d497ea9cc69c82b7d">sram6</a></td></tr>
<tr class="memdesc:a66156e610712dd5d497ea9cc69c82b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight"><code><b>0x0F60</b>:</code> RPU SRAM6 Register <br /></td></tr>
<tr class="separator:a66156e610712dd5d497ea9cc69c82b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="rpu__regs_8h_source.html">rpu_regs.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="structmxc__rpu__regs__t.html">mxc_rpu_regs_t</a></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 0.2 </li>
  </ul>
</div>
</body>
</html>
