{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655419478421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655419478421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 16 23:44:38 2022 " "Processing started: Thu Jun 16 23:44:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655419478421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419478421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar " "Command: quartus_map --read_settings_files=on --write_settings_files=off MaqLavar -c MaqLavar" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419478421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655419478727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655419478727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavarfsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavarfsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarFSM-Behavioral " "Found design unit 1: MaqLavarFSM-Behavioral" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486094 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarFSM " "Found entity 1: MaqLavarFSM" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavartimer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavartimer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarTimer-Behavioral " "Found design unit 1: MaqLavarTimer-Behavioral" {  } { { "MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486095 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarTimer " "Found entity 1: MaqLavarTimer" {  } { { "MaqLavarTimer.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarTimer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoderp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydecoderp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoderP-Behavioral " "Found design unit 1: DisplayDecoderP-Behavioral" {  } { { "DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoderP.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486097 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoderP " "Found entity 1: DisplayDecoderP" {  } { { "DisplayDecoderP.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoderP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maqlavarreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file maqlavarreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MaqLavarReg-Behavioral " "Found design unit 1: MaqLavarReg-Behavioral" {  } { { "MaqLavarReg.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarReg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486098 ""} { "Info" "ISGN_ENTITY_NAME" "1 MaqLavarReg " "Found entity 1: MaqLavarReg" {  } { { "MaqLavarReg.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarReg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder123.vhd 2 1 " "Found 2 design units, including 1 entities, in source file displaydecoder123.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplayDecoder123-Behavioral " "Found design unit 1: DisplayDecoder123-Behavioral" {  } { { "DisplayDecoder123.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoder123.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486099 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplayDecoder123 " "Found entity 1: DisplayDecoder123" {  } { { "DisplayDecoder123.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/DisplayDecoder123.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486101 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655419486101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486101 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MaqLavarFSM " "Elaborating entity \"MaqLavarFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655419486131 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(75) " "VHDL Process Statement warning at MaqLavarFSM.vhd(75): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486136 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 MaqLavarFSM.vhd(77) " "VHDL Process Statement warning at MaqLavarFSM.vhd(77): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486136 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 MaqLavarFSM.vhd(79) " "VHDL Process Statement warning at MaqLavarFSM.vhd(79): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486136 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(164) " "VHDL Process Statement warning at MaqLavarFSM.vhd(164): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486136 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 MaqLavarFSM.vhd(164) " "VHDL Process Statement warning at MaqLavarFSM.vhd(164): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 164 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486136 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(186) " "VHDL Process Statement warning at MaqLavarFSM.vhd(186): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 MaqLavarFSM.vhd(186) " "VHDL Process Statement warning at MaqLavarFSM.vhd(186): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(208) " "VHDL Process Statement warning at MaqLavarFSM.vhd(208): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_repeat MaqLavarFSM.vhd(208) " "VHDL Process Statement warning at MaqLavarFSM.vhd(208): signal \"s_repeat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 208 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(211) " "VHDL Process Statement warning at MaqLavarFSM.vhd(211): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 MaqLavarFSM.vhd(211) " "VHDL Process Statement warning at MaqLavarFSM.vhd(211): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P1 MaqLavarFSM.vhd(213) " "VHDL Process Statement warning at MaqLavarFSM.vhd(213): signal \"P1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P2 MaqLavarFSM.vhd(213) " "VHDL Process Statement warning at MaqLavarFSM.vhd(213): signal \"P2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "P3 MaqLavarFSM.vhd(213) " "VHDL Process Statement warning at MaqLavarFSM.vhd(213): signal \"P3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 213 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1655419486137 "|MaqLavarFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_nextState MaqLavarFSM.vhd(63) " "VHDL Process Statement warning at MaqLavarFSM.vhd(63): inferring latch(es) for signal or variable \"s_nextState\", which holds its previous value in one or more paths through the process" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655419486138 "|MaqLavarFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_repeat MaqLavarFSM.vhd(63) " "VHDL Process Statement warning at MaqLavarFSM.vhd(63): inferring latch(es) for signal or variable \"s_repeat\", which holds its previous value in one or more paths through the process" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1655419486139 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_repeat MaqLavarFSM.vhd(63) " "Inferred latch for \"s_repeat\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TFinish MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TFinish\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TTirarAgua MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TTirarAgua\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TSpin MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TSpin\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TEnxaguar MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TEnxaguar\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TMeterAgua MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TMeterAgua\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TP3 MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TP3\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TP2 MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TP2\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TP1 MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TP1\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_nextState.TInit MaqLavarFSM.vhd(63) " "Inferred latch for \"s_nextState.TInit\" at MaqLavarFSM.vhd(63)" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486140 "|MaqLavarFSM"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TFinish_284 " "Latch s_nextState.TFinish_284 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeExp " "Ports D and ENA on the latch are fed by the same signal timeExp" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TMeterAgua_380 " "Latch s_nextState.TMeterAgua_380 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeExp " "Ports D and ENA on the latch are fed by the same signal timeExp" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TEnxaguar_356 " "Latch s_nextState.TEnxaguar_356 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_currentState.TEnxaguar " "Ports D and ENA on the latch are fed by the same signal s_currentState.TEnxaguar" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TTirarAgua_308 " "Latch s_nextState.TTirarAgua_308 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA s_currentState.TTirarAgua " "Ports D and ENA on the latch are fed by the same signal s_currentState.TTirarAgua" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 39 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TSpin_332 " "Latch s_nextState.TSpin_332 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeExp " "Ports D and ENA on the latch are fed by the same signal timeExp" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TInit_476 " "Latch s_nextState.TInit_476 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA timeExp " "Ports D and ENA on the latch are fed by the same signal timeExp" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TP1_452 " "Latch s_nextState.TP1_452 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1 " "Ports D and ENA on the latch are fed by the same signal P1" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TP2_428 " "Latch s_nextState.TP2_428 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P1 " "Ports D and ENA on the latch are fed by the same signal P1" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 6 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "s_nextState.TP3_404 " "Latch s_nextState.TP3_404 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA P3 " "Ports D and ENA on the latch are fed by the same signal P3" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1655419486477 ""}  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 63 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1655419486477 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "timeValue\[6\] GND " "Pin \"timeValue\[6\]\" is stuck at GND" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655419486490 "|MaqLavarFSM|timeValue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "timeValue\[7\] GND " "Pin \"timeValue\[7\]\" is stuck at GND" {  } { { "MaqLavarFSM.vhd" "" { Text "C:/Users/Afonso/Downloads/LSD/projFinal/MaqLavarFSM.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1655419486490 "|MaqLavarFSM|timeValue[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1655419486490 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1655419486548 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655419486927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655419486927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655419486958 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655419486958 ""} { "Info" "ICUT_CUT_TM_LCELLS" "45 " "Implemented 45 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655419486958 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655419486958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655419486977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 16 23:44:46 2022 " "Processing ended: Thu Jun 16 23:44:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655419486977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655419486977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655419486977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655419486977 ""}
