

================================================================
== Vitis HLS Report for 'read_lin_reg_1'
================================================================
* Date:           Thu Jan 26 11:10:54 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        clu
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        8|        8|  80.000 ns|  80.000 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     38|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     49|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      37|     87|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name        | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_94_p2            |         +|   0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_11001    |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_11001    |       and|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_subdone  |        or|   0|  0|   1|           1|           1|
    |ap_block_pp0_stage1_subdone  |        or|   0|  0|   1|           1|           1|
    |ap_enable_pp0                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------+----------+----+---+----+------------+------------+
    |Total                        |          |   0|  0|  38|          37|          38|
    +-----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  13|          3|    1|          3|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4  |   9|          2|    1|          2|
    |lin_addr_blk_n_AR        |   9|          2|    1|          2|
    |lin_addr_blk_n_R         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  49|         11|    5|         11|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4      |   1|   0|    1|          0|
    |trunc_ln_reg_124             |  30|   0|   30|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  37|   0|   37|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_ce                    |   in|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|ap_return                |  out|    8|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|lin_addr_blk_n_AR        |  out|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|lin_addr_blk_n_R         |  out|    1|  ap_ctrl_hs|  read_lin_reg.1|  return value|
|m_axi_lin_addr_AWVALID   |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWREADY   |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWADDR    |  out|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWID      |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWLEN     |  out|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWSIZE    |  out|    3|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWBURST   |  out|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWLOCK    |  out|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWCACHE   |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWPROT    |  out|    3|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWQOS     |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWREGION  |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_AWUSER    |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WVALID    |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WREADY    |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WDATA     |  out|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WSTRB     |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WLAST     |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WID       |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_WUSER     |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARVALID   |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARREADY   |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARADDR    |  out|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARID      |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARLEN     |  out|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARSIZE    |  out|    3|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARBURST   |  out|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARLOCK    |  out|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARCACHE   |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARPROT    |  out|    3|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARQOS     |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARREGION  |  out|    4|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_ARUSER    |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RVALID    |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RREADY    |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RDATA     |   in|   32|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RLAST     |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RID       |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RFIFONUM  |   in|    9|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RUSER     |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_RRESP     |   in|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_BVALID    |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_BREADY    |  out|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_BRESP     |   in|    2|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_BID       |   in|    1|       m_axi|        lin_addr|       pointer|
|m_axi_lin_addr_BUSER     |   in|    1|       m_axi|        lin_addr|       pointer|
|lin_reg                  |   in|   32|     ap_none|         lin_reg|        scalar|
|offset                   |   in|    5|     ap_none|          offset|        scalar|
+-------------------------+-----+-----+------------+----------------+--------------+

