/********************/
/* Switch Registers */
/********************/
#define ATHR_MASK_CTL			0x0
#define ATHR_PAD0_CTL			0x4
#define ATHR_PAD5_CTL			0x8
#define ATHR_PAD6_CTL			0xC
#define ATHR_PWR_STRIP			0x10
#define ATHR_GLB_INT			0x20
#define ATHR_GLB_INT_MASK		0x28
#define ATHR_MOD_CTL			0x30
#define ATHR_MIB_FUNC			0x34
#define ATHR_INTF_HI_ADDR		0x38
#define ATHR_MDIO_CTL			0x3C
#define ATHR_BIST_CTL			0x40
#define ATHR_BIST_RECOVER		0x44
#define ATHR_SVC_TAG			0x48
#define ATHR_LED_CTL			0x50



