#contributor : Aaron , generated by script from template provided by Xilinx
#name : V4_FDRE
#key:V4_FDRE
# --

FDRE #(
   .INIT(1'b0) // Initial value of register (1'b0 or 1'b1)
) U_FDRE (
   .Q(Q),      // 1-bit Data output
   .C(C),      // 1-bit Clock input
   .CE(CE),    // 1-bit Clock enable input
   .R(R),      // 1-bit Synchronous reset input
   .D(D)       // 1-bit Data input
);

