// SPDX-License-Identifier: (GPL-2.0+ or MIT)
/* Copyright(c) 2020 - 2023 Allwinner Technology Co.,Ltd. All rights reserved. */
/*
 * Copyright (C) 2022 rengaomin@allwinnertech.com
 */

#ifndef _DT_BINDINGS_CLK_SUN55IW3_H_
#define _DT_BINDINGS_CLK_SUN55IW3_H_

#define CLK_PLL_DDR		0
#define CLK_PLL_PERI0_PARENT	1
#define CLK_PLL_PERI0_2X	2
#define CLK_PERI0_DIV3		3
#define CLK_PLL_PERI0_800M	4
#define CLK_PLL_PERI0_480M	5
#define CLK_PLL_PERI0_600M	6
#define CLK_PLL_PERI0_400M	7
#define CLK_PLL_PERI0_300M	8
#define CLK_PLL_PERI0_200M	9
#define CLK_PLL_PERI0_160M	10
#define CLK_PLL_PERI0_16M	11
#define CLK_PLL_PERI0_150M	12
#define CLK_PLL_PERI0_25M	13
#define CLK_PLL_PERI1_PARENT	14
#define CLK_PLL_PERI1_2X	15
#define CLK_PLL_PERI1_800M	16
#define CLK_PLL_PERI1_480M	17
#define CLK_PLL_PERI1_600M	18
#define CLK_PLL_PERI1_400M	19
#define CLK_PLL_PERI1_300M	20
#define CLK_PLL_PERI1_200M	21
#define CLK_PLL_PERI1_160M	22
#define CLK_PLL_PERI1_150M	23
#define CLK_PLL_GPU		24
#define CLK_PLL_VIDEO0_4X	25
#define CLK_PLL_VIDEO0_3X	26
#define CLK_PLL_VIDEO1_4X	27
#define CLK_PLL_VIDEO1_3X	28
#define CLK_PLL_VIDEO2_4X	29
#define CLK_PLL_VIDEO2_3X	30
#define CLK_PLL_VIDEO3_PARENT	31
#define CLK_PLL_VIDEO3_4X	32
#define CLK_PLL_VIDEO3_3X	33
#define CLK_PLL_VE		34
#define CLK_PLL_AUDIO0_4X	35
#define CLK_PLL_AUDIO0_2X	36
#define CLK_PLL_AUDIO0_1X	37
#define CLK_PLL_AUDIO0_DIV_48M	38
#define CLK_PLL_NPU_4X		39
#define CLK_PLL_NPU_2X		40
#define CLK_PLL_NPU_1X		41
#define CLK_TRACE		42
#define CLK_AHB			43
#define CLK_APB0		44
#define CLK_APB1		45
#define CLK_MBUS		46
#define CLK_NSI			47
#define CLK_GIC			48
#define CLK_DE			49
#define CLK_DE0			50
#define CLK_DI			51
#define CLK_BUS_DI		52
#define CLK_G2D			53
#define CLK_BUS_G2D		54
#define CLK_GPU			55
#define CLK_BUS_GPU		56
#define CLK_CE			57
#define CLK_CE_SYS		58
#define CLK_BUS_CE		59
#define CLK_VE			60
#define CLK_BUS_VE		61
#define CLK_NPU			62
#define CLK_DMA			63
#define CLK_MSGBOX0		65
#define CLK_SPINLOCK		66
#define CLK_TIMER		67
#define CLK_DBGSYS		68
#define CLK_PWM1		69
#define CLK_PWM			70
#define CLK_IOMMU		71
#define CLK_BUS_IOMMU		72
#define CLK_TIMER0		73
#define CLK_TIMER1		74
#define CLK_TIMER2		75
#define CLK_TIMER3		76
#define CLK_TIMER4		77
#define CLK_TIMER5		78
#define CLK_DRAM		79
/* hole:80-87 mbus-sw-gate */
#define CLK_GMAC1_MBUS_GATE	88
#define CLK_ISP_MBUS_GATE	89
#define CLK_CSI_MBUS_GATE	90
#define CLK_USB3_MBUS_GATE	91
#define CLK_NAND_MBUS_GATE	92
#define CLK_CE_MBUS_GATE	93
#define CLK_VE_MBUS_GATE	94
#define CLK_DMA_MBUS_GATE	95
#define CLK_BUS_DRAM		96
#define CLK_NAND0		97
#define CLK_NAND0_CLK0		98
#define CLK_NAND0_CLK1		99
#define CLK_SMHC0		100
#define CLK_SMHC1		101
#define CLK_SMHC2		102
#define CLK_BUS_SMHC2		103
#define CLK_BUS_SMHC1		104
#define CLK_BUS_SMHC0		105
#define CLK_SYSDAP		106
#define CLK_UART7		107
#define CLK_UART6		108
#define CLK_UART5		109
#define CLK_UART4		110
#define CLK_UART3		111
#define CLK_UART2		112
#define CLK_BUS_UART1		113
#define CLK_BUS_UART0		114
#define CLK_TWI5		115
#define CLK_TWI4		116
#define CLK_TWI3		117
#define CLK_TWI2		118
#define CLK_TWI1		119
#define CLK_TWI0		120
#define CLK_SPI0		121
#define CLK_SPI1		122
#define CLK_SPI2		123
#define CLK_SPIF		124
#define CLK_BUS_SPIF		125
#define CLK_BUS_SPI2		126
#define CLK_BUS_SPI1		127
#define CLK_BUS_SPI0		128
#define CLK_GMAC0_25M		129
#define CLK_GMAC1_25M		130
#define CLK_GMAC1		131
#define CLK_GMAC0		132
#define CLK_IRRX		133
#define CLK_BUS_IRRX		134
#define CLK_IRTX		135
#define CLK_BUS_IRTX		136
#define CLK_GPADC0_24M		137
#define CLK_GPADC1_24M		138
#define CLK_BUS_GPADC0		139
#define CLK_BUS_GPADC1		140
#define CLK_THS			141
#define CLK_DCXO12M		142
#define CLK_USB0		143
#define CLK_USB1		144
#define CLK_USB2_REF		145
#define CLK_USB3_REF		146
#define CLK_USB3_SUSPEND	147
#define CLK_USBOTG0		148
#define CLK_USBEHCI1		149
#define CLK_USBEHCI0		150
#define CLK_USBOHCI1		151
#define CLK_USBOHCI0		152
#define CLK_LRADC		153
#define CLK_PCIE_AUX		154
#define CLK_DPSS_TOP0		156
#define CLK_DPSS_TOP1		157
#define CLK_HDMI_24M		158
#define CLK_HDMI_CEC		159
#define CLK_HDMI		160
#define CLK_DSI0		161
#define CLK_DSI1		162
#define CLK_BUS_DSI1		163
#define CLK_BUS_DSI0		164
#define CLK_VO0_TCONLCD0	165
#define CLK_VO0_TCONLCD1	166
#define CLK_VO1_TCONLCD0	167
#define CLK_COMBPHY0		168
#define CLK_COMBPHY1		169
#define CLK_BUS_VO1_TCONLCD0	170
#define CLK_BUS_VO0_TCONLCD1	171
#define CLK_BUS_VO0_TCONLCD0	172
#define CLK_TCONTV		173
#define CLK_TCONTV1		174
#define CLK_BUS_TCONTV1		175
#define CLK_BUS_TCONTV		176
#define CLK_EDP			177
#define CLK_BUS_EDP		178
#define CLK_LEDC		179
#define CLK_BUS_LEDC		180
#define CLK_CSI			181
#define CLK_CSI_MASTER0		182
#define CLK_CSI_MASTER1		183
#define CLK_CSI_MASTER2		184
#define CLK_CSI_MASTER3		185
#define CLK_BUS_CSI		186
#define CLK_ISP			187
#define CLK_DSP			188
#define CLK_CPUS_HCLK_GATE	189
#define CLK_USB_24M		209
#define CLK_FANOUT_50M		210
#define CLK_FANOUT_25M		211
#define CLK_FANOUT_16M		212
#define CLK_FANOUT_12M		213
#define CLK_FANOUT_24M		214
#define CLK_CLK27M_FANOUT	215
#define CLK_CLK_FANOUT		216
#define CLK_FANOUT2		217
#define CLK_FANOUT1		218
#define CLK_FANOUT0		219

#define CLK_MAX_NO		(CLK_FANOUT0 + 1)

#endif /* _DT_BINDINGS_CLK_SUN55IW3_H_ */
