
acoustic_feature_camera.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a894  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00014000  0800aa28  0800aa28  0001aa28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0801ea28  0801ea28  0002ea28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0801ea30  0801ea30  0002ea30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0801ea34  0801ea34  0002ea34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001f4  20000000  0801ea38  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000b7e4  200001f4  0801ec2c  000301f4  2**2
                  ALLOC
  8 ._user_heap_stack 00002400  2000b9d8  0801ec2c  0003b9d8  2**0
                  ALLOC
  9 .ARM.attributes 00000034  00000000  00000000  000301f4  2**0
                  CONTENTS, READONLY
 10 .debug_info   0002ec3c  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 0000655a  00000000  00000000  0005ee64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00015cab  00000000  00000000  000653be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 000017e0  00000000  00000000  0007b070  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001b48  00000000  00000000  0007c850  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   0000f648  00000000  00000000  0007e398  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00008cf1  00000000  00000000  0008d9e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      000000ea  00000000  00000000  000966d1  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005694  00000000  00000000  000967bc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800aa0c 	.word	0x0800aa0c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800aa0c 	.word	0x0800aa0c

080001d0 <arm_bitreversal_32>:
 80001d0:	1c4b      	adds	r3, r1, #1
 80001d2:	2b01      	cmp	r3, #1
 80001d4:	bf98      	it	ls
 80001d6:	4770      	bxls	lr
 80001d8:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 80001dc:	1c91      	adds	r1, r2, #2
 80001de:	089b      	lsrs	r3, r3, #2

080001e0 <arm_bitreversal_32_0>:
 80001e0:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 80001e4:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 80001e8:	880a      	ldrh	r2, [r1, #0]
 80001ea:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 80001ee:	4480      	add	r8, r0
 80001f0:	4481      	add	r9, r0
 80001f2:	4402      	add	r2, r0
 80001f4:	4484      	add	ip, r0
 80001f6:	f8d9 7000 	ldr.w	r7, [r9]
 80001fa:	f8d8 6000 	ldr.w	r6, [r8]
 80001fe:	6815      	ldr	r5, [r2, #0]
 8000200:	f8dc 4000 	ldr.w	r4, [ip]
 8000204:	f8c9 6000 	str.w	r6, [r9]
 8000208:	f8c8 7000 	str.w	r7, [r8]
 800020c:	f8cc 5000 	str.w	r5, [ip]
 8000210:	6014      	str	r4, [r2, #0]
 8000212:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000216:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800021a:	6855      	ldr	r5, [r2, #4]
 800021c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000220:	f8c9 6004 	str.w	r6, [r9, #4]
 8000224:	f8c8 7004 	str.w	r7, [r8, #4]
 8000228:	f8cc 5004 	str.w	r5, [ip, #4]
 800022c:	6054      	str	r4, [r2, #4]
 800022e:	3108      	adds	r1, #8
 8000230:	3b01      	subs	r3, #1
 8000232:	d1d5      	bne.n	80001e0 <arm_bitreversal_32_0>
 8000234:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000238:	4770      	bx	lr

0800023a <arm_bitreversal_16>:
 800023a:	1c4b      	adds	r3, r1, #1
 800023c:	2b01      	cmp	r3, #1
 800023e:	bf98      	it	ls
 8000240:	4770      	bxls	lr
 8000242:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000246:	1c91      	adds	r1, r2, #2
 8000248:	089b      	lsrs	r3, r3, #2

0800024a <arm_bitreversal_16_0>:
 800024a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800024e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000252:	880a      	ldrh	r2, [r1, #0]
 8000254:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000258:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800025c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000260:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000264:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000268:	f8d9 7000 	ldr.w	r7, [r9]
 800026c:	f8d8 6000 	ldr.w	r6, [r8]
 8000270:	6815      	ldr	r5, [r2, #0]
 8000272:	f8dc 4000 	ldr.w	r4, [ip]
 8000276:	f8c9 6000 	str.w	r6, [r9]
 800027a:	f8c8 7000 	str.w	r7, [r8]
 800027e:	f8cc 5000 	str.w	r5, [ip]
 8000282:	6014      	str	r4, [r2, #0]
 8000284:	3108      	adds	r1, #8
 8000286:	3b01      	subs	r3, #1
 8000288:	d1df      	bne.n	800024a <arm_bitreversal_16_0>
 800028a:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 800028e:	4770      	bx	lr

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <memchr>:
 80002a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002a4:	2a10      	cmp	r2, #16
 80002a6:	db2b      	blt.n	8000300 <memchr+0x60>
 80002a8:	f010 0f07 	tst.w	r0, #7
 80002ac:	d008      	beq.n	80002c0 <memchr+0x20>
 80002ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b2:	3a01      	subs	r2, #1
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d02d      	beq.n	8000314 <memchr+0x74>
 80002b8:	f010 0f07 	tst.w	r0, #7
 80002bc:	b342      	cbz	r2, 8000310 <memchr+0x70>
 80002be:	d1f6      	bne.n	80002ae <memchr+0xe>
 80002c0:	b4f0      	push	{r4, r5, r6, r7}
 80002c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80002c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80002ca:	f022 0407 	bic.w	r4, r2, #7
 80002ce:	f07f 0700 	mvns.w	r7, #0
 80002d2:	2300      	movs	r3, #0
 80002d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80002d8:	3c08      	subs	r4, #8
 80002da:	ea85 0501 	eor.w	r5, r5, r1
 80002de:	ea86 0601 	eor.w	r6, r6, r1
 80002e2:	fa85 f547 	uadd8	r5, r5, r7
 80002e6:	faa3 f587 	sel	r5, r3, r7
 80002ea:	fa86 f647 	uadd8	r6, r6, r7
 80002ee:	faa5 f687 	sel	r6, r5, r7
 80002f2:	b98e      	cbnz	r6, 8000318 <memchr+0x78>
 80002f4:	d1ee      	bne.n	80002d4 <memchr+0x34>
 80002f6:	bcf0      	pop	{r4, r5, r6, r7}
 80002f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002fc:	f002 0207 	and.w	r2, r2, #7
 8000300:	b132      	cbz	r2, 8000310 <memchr+0x70>
 8000302:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000306:	3a01      	subs	r2, #1
 8000308:	ea83 0301 	eor.w	r3, r3, r1
 800030c:	b113      	cbz	r3, 8000314 <memchr+0x74>
 800030e:	d1f8      	bne.n	8000302 <memchr+0x62>
 8000310:	2000      	movs	r0, #0
 8000312:	4770      	bx	lr
 8000314:	3801      	subs	r0, #1
 8000316:	4770      	bx	lr
 8000318:	2d00      	cmp	r5, #0
 800031a:	bf06      	itte	eq
 800031c:	4635      	moveq	r5, r6
 800031e:	3803      	subeq	r0, #3
 8000320:	3807      	subne	r0, #7
 8000322:	f015 0f01 	tst.w	r5, #1
 8000326:	d107      	bne.n	8000338 <memchr+0x98>
 8000328:	3001      	adds	r0, #1
 800032a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800032e:	bf02      	ittt	eq
 8000330:	3001      	addeq	r0, #1
 8000332:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000336:	3001      	addeq	r0, #1
 8000338:	bcf0      	pop	{r4, r5, r6, r7}
 800033a:	3801      	subs	r0, #1
 800033c:	4770      	bx	lr
 800033e:	bf00      	nop

08000340 <__aeabi_drsub>:
 8000340:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000344:	e002      	b.n	800034c <__adddf3>
 8000346:	bf00      	nop

08000348 <__aeabi_dsub>:
 8000348:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800034c <__adddf3>:
 800034c:	b530      	push	{r4, r5, lr}
 800034e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000352:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	bf1f      	itttt	ne
 8000362:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000366:	ea55 0c02 	orrsne.w	ip, r5, r2
 800036a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800036e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000372:	f000 80e2 	beq.w	800053a <__adddf3+0x1ee>
 8000376:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800037a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800037e:	bfb8      	it	lt
 8000380:	426d      	neglt	r5, r5
 8000382:	dd0c      	ble.n	800039e <__adddf3+0x52>
 8000384:	442c      	add	r4, r5
 8000386:	ea80 0202 	eor.w	r2, r0, r2
 800038a:	ea81 0303 	eor.w	r3, r1, r3
 800038e:	ea82 0000 	eor.w	r0, r2, r0
 8000392:	ea83 0101 	eor.w	r1, r3, r1
 8000396:	ea80 0202 	eor.w	r2, r0, r2
 800039a:	ea81 0303 	eor.w	r3, r1, r3
 800039e:	2d36      	cmp	r5, #54	; 0x36
 80003a0:	bf88      	it	hi
 80003a2:	bd30      	pophi	{r4, r5, pc}
 80003a4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80003a8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80003ac:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80003b0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80003b4:	d002      	beq.n	80003bc <__adddf3+0x70>
 80003b6:	4240      	negs	r0, r0
 80003b8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003bc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80003c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80003c4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80003c8:	d002      	beq.n	80003d0 <__adddf3+0x84>
 80003ca:	4252      	negs	r2, r2
 80003cc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80003d0:	ea94 0f05 	teq	r4, r5
 80003d4:	f000 80a7 	beq.w	8000526 <__adddf3+0x1da>
 80003d8:	f1a4 0401 	sub.w	r4, r4, #1
 80003dc:	f1d5 0e20 	rsbs	lr, r5, #32
 80003e0:	db0d      	blt.n	80003fe <__adddf3+0xb2>
 80003e2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80003e6:	fa22 f205 	lsr.w	r2, r2, r5
 80003ea:	1880      	adds	r0, r0, r2
 80003ec:	f141 0100 	adc.w	r1, r1, #0
 80003f0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003f4:	1880      	adds	r0, r0, r2
 80003f6:	fa43 f305 	asr.w	r3, r3, r5
 80003fa:	4159      	adcs	r1, r3
 80003fc:	e00e      	b.n	800041c <__adddf3+0xd0>
 80003fe:	f1a5 0520 	sub.w	r5, r5, #32
 8000402:	f10e 0e20 	add.w	lr, lr, #32
 8000406:	2a01      	cmp	r2, #1
 8000408:	fa03 fc0e 	lsl.w	ip, r3, lr
 800040c:	bf28      	it	cs
 800040e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000412:	fa43 f305 	asr.w	r3, r3, r5
 8000416:	18c0      	adds	r0, r0, r3
 8000418:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800041c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000420:	d507      	bpl.n	8000432 <__adddf3+0xe6>
 8000422:	f04f 0e00 	mov.w	lr, #0
 8000426:	f1dc 0c00 	rsbs	ip, ip, #0
 800042a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800042e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000432:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000436:	d31b      	bcc.n	8000470 <__adddf3+0x124>
 8000438:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800043c:	d30c      	bcc.n	8000458 <__adddf3+0x10c>
 800043e:	0849      	lsrs	r1, r1, #1
 8000440:	ea5f 0030 	movs.w	r0, r0, rrx
 8000444:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000448:	f104 0401 	add.w	r4, r4, #1
 800044c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000450:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000454:	f080 809a 	bcs.w	800058c <__adddf3+0x240>
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	bf08      	it	eq
 800045e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000462:	f150 0000 	adcs.w	r0, r0, #0
 8000466:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800046a:	ea41 0105 	orr.w	r1, r1, r5
 800046e:	bd30      	pop	{r4, r5, pc}
 8000470:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000474:	4140      	adcs	r0, r0
 8000476:	eb41 0101 	adc.w	r1, r1, r1
 800047a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800047e:	f1a4 0401 	sub.w	r4, r4, #1
 8000482:	d1e9      	bne.n	8000458 <__adddf3+0x10c>
 8000484:	f091 0f00 	teq	r1, #0
 8000488:	bf04      	itt	eq
 800048a:	4601      	moveq	r1, r0
 800048c:	2000      	moveq	r0, #0
 800048e:	fab1 f381 	clz	r3, r1
 8000492:	bf08      	it	eq
 8000494:	3320      	addeq	r3, #32
 8000496:	f1a3 030b 	sub.w	r3, r3, #11
 800049a:	f1b3 0220 	subs.w	r2, r3, #32
 800049e:	da0c      	bge.n	80004ba <__adddf3+0x16e>
 80004a0:	320c      	adds	r2, #12
 80004a2:	dd08      	ble.n	80004b6 <__adddf3+0x16a>
 80004a4:	f102 0c14 	add.w	ip, r2, #20
 80004a8:	f1c2 020c 	rsb	r2, r2, #12
 80004ac:	fa01 f00c 	lsl.w	r0, r1, ip
 80004b0:	fa21 f102 	lsr.w	r1, r1, r2
 80004b4:	e00c      	b.n	80004d0 <__adddf3+0x184>
 80004b6:	f102 0214 	add.w	r2, r2, #20
 80004ba:	bfd8      	it	le
 80004bc:	f1c2 0c20 	rsble	ip, r2, #32
 80004c0:	fa01 f102 	lsl.w	r1, r1, r2
 80004c4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80004c8:	bfdc      	itt	le
 80004ca:	ea41 010c 	orrle.w	r1, r1, ip
 80004ce:	4090      	lslle	r0, r2
 80004d0:	1ae4      	subs	r4, r4, r3
 80004d2:	bfa2      	ittt	ge
 80004d4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80004d8:	4329      	orrge	r1, r5
 80004da:	bd30      	popge	{r4, r5, pc}
 80004dc:	ea6f 0404 	mvn.w	r4, r4
 80004e0:	3c1f      	subs	r4, #31
 80004e2:	da1c      	bge.n	800051e <__adddf3+0x1d2>
 80004e4:	340c      	adds	r4, #12
 80004e6:	dc0e      	bgt.n	8000506 <__adddf3+0x1ba>
 80004e8:	f104 0414 	add.w	r4, r4, #20
 80004ec:	f1c4 0220 	rsb	r2, r4, #32
 80004f0:	fa20 f004 	lsr.w	r0, r0, r4
 80004f4:	fa01 f302 	lsl.w	r3, r1, r2
 80004f8:	ea40 0003 	orr.w	r0, r0, r3
 80004fc:	fa21 f304 	lsr.w	r3, r1, r4
 8000500:	ea45 0103 	orr.w	r1, r5, r3
 8000504:	bd30      	pop	{r4, r5, pc}
 8000506:	f1c4 040c 	rsb	r4, r4, #12
 800050a:	f1c4 0220 	rsb	r2, r4, #32
 800050e:	fa20 f002 	lsr.w	r0, r0, r2
 8000512:	fa01 f304 	lsl.w	r3, r1, r4
 8000516:	ea40 0003 	orr.w	r0, r0, r3
 800051a:	4629      	mov	r1, r5
 800051c:	bd30      	pop	{r4, r5, pc}
 800051e:	fa21 f004 	lsr.w	r0, r1, r4
 8000522:	4629      	mov	r1, r5
 8000524:	bd30      	pop	{r4, r5, pc}
 8000526:	f094 0f00 	teq	r4, #0
 800052a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800052e:	bf06      	itte	eq
 8000530:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000534:	3401      	addeq	r4, #1
 8000536:	3d01      	subne	r5, #1
 8000538:	e74e      	b.n	80003d8 <__adddf3+0x8c>
 800053a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800053e:	bf18      	it	ne
 8000540:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000544:	d029      	beq.n	800059a <__adddf3+0x24e>
 8000546:	ea94 0f05 	teq	r4, r5
 800054a:	bf08      	it	eq
 800054c:	ea90 0f02 	teqeq	r0, r2
 8000550:	d005      	beq.n	800055e <__adddf3+0x212>
 8000552:	ea54 0c00 	orrs.w	ip, r4, r0
 8000556:	bf04      	itt	eq
 8000558:	4619      	moveq	r1, r3
 800055a:	4610      	moveq	r0, r2
 800055c:	bd30      	pop	{r4, r5, pc}
 800055e:	ea91 0f03 	teq	r1, r3
 8000562:	bf1e      	ittt	ne
 8000564:	2100      	movne	r1, #0
 8000566:	2000      	movne	r0, #0
 8000568:	bd30      	popne	{r4, r5, pc}
 800056a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800056e:	d105      	bne.n	800057c <__adddf3+0x230>
 8000570:	0040      	lsls	r0, r0, #1
 8000572:	4149      	adcs	r1, r1
 8000574:	bf28      	it	cs
 8000576:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800057a:	bd30      	pop	{r4, r5, pc}
 800057c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000580:	bf3c      	itt	cc
 8000582:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000586:	bd30      	popcc	{r4, r5, pc}
 8000588:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800058c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000590:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000594:	f04f 0000 	mov.w	r0, #0
 8000598:	bd30      	pop	{r4, r5, pc}
 800059a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800059e:	bf1a      	itte	ne
 80005a0:	4619      	movne	r1, r3
 80005a2:	4610      	movne	r0, r2
 80005a4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80005a8:	bf1c      	itt	ne
 80005aa:	460b      	movne	r3, r1
 80005ac:	4602      	movne	r2, r0
 80005ae:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80005b2:	bf06      	itte	eq
 80005b4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80005b8:	ea91 0f03 	teqeq	r1, r3
 80005bc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80005c0:	bd30      	pop	{r4, r5, pc}
 80005c2:	bf00      	nop

080005c4 <__aeabi_ui2d>:
 80005c4:	f090 0f00 	teq	r0, #0
 80005c8:	bf04      	itt	eq
 80005ca:	2100      	moveq	r1, #0
 80005cc:	4770      	bxeq	lr
 80005ce:	b530      	push	{r4, r5, lr}
 80005d0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005d8:	f04f 0500 	mov.w	r5, #0
 80005dc:	f04f 0100 	mov.w	r1, #0
 80005e0:	e750      	b.n	8000484 <__adddf3+0x138>
 80005e2:	bf00      	nop

080005e4 <__aeabi_i2d>:
 80005e4:	f090 0f00 	teq	r0, #0
 80005e8:	bf04      	itt	eq
 80005ea:	2100      	moveq	r1, #0
 80005ec:	4770      	bxeq	lr
 80005ee:	b530      	push	{r4, r5, lr}
 80005f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005f8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80005fc:	bf48      	it	mi
 80005fe:	4240      	negmi	r0, r0
 8000600:	f04f 0100 	mov.w	r1, #0
 8000604:	e73e      	b.n	8000484 <__adddf3+0x138>
 8000606:	bf00      	nop

08000608 <__aeabi_f2d>:
 8000608:	0042      	lsls	r2, r0, #1
 800060a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800060e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000612:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000616:	bf1f      	itttt	ne
 8000618:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800061c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000620:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000624:	4770      	bxne	lr
 8000626:	f092 0f00 	teq	r2, #0
 800062a:	bf14      	ite	ne
 800062c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000630:	4770      	bxeq	lr
 8000632:	b530      	push	{r4, r5, lr}
 8000634:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000638:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800063c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000640:	e720      	b.n	8000484 <__adddf3+0x138>
 8000642:	bf00      	nop

08000644 <__aeabi_ul2d>:
 8000644:	ea50 0201 	orrs.w	r2, r0, r1
 8000648:	bf08      	it	eq
 800064a:	4770      	bxeq	lr
 800064c:	b530      	push	{r4, r5, lr}
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	e00a      	b.n	800066a <__aeabi_l2d+0x16>

08000654 <__aeabi_l2d>:
 8000654:	ea50 0201 	orrs.w	r2, r0, r1
 8000658:	bf08      	it	eq
 800065a:	4770      	bxeq	lr
 800065c:	b530      	push	{r4, r5, lr}
 800065e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000662:	d502      	bpl.n	800066a <__aeabi_l2d+0x16>
 8000664:	4240      	negs	r0, r0
 8000666:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800066a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800066e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000672:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000676:	f43f aedc 	beq.w	8000432 <__adddf3+0xe6>
 800067a:	f04f 0203 	mov.w	r2, #3
 800067e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000682:	bf18      	it	ne
 8000684:	3203      	addne	r2, #3
 8000686:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800068a:	bf18      	it	ne
 800068c:	3203      	addne	r2, #3
 800068e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000692:	f1c2 0320 	rsb	r3, r2, #32
 8000696:	fa00 fc03 	lsl.w	ip, r0, r3
 800069a:	fa20 f002 	lsr.w	r0, r0, r2
 800069e:	fa01 fe03 	lsl.w	lr, r1, r3
 80006a2:	ea40 000e 	orr.w	r0, r0, lr
 80006a6:	fa21 f102 	lsr.w	r1, r1, r2
 80006aa:	4414      	add	r4, r2
 80006ac:	e6c1      	b.n	8000432 <__adddf3+0xe6>
 80006ae:	bf00      	nop

080006b0 <__aeabi_dmul>:
 80006b0:	b570      	push	{r4, r5, r6, lr}
 80006b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80006b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80006ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80006be:	bf1d      	ittte	ne
 80006c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80006c4:	ea94 0f0c 	teqne	r4, ip
 80006c8:	ea95 0f0c 	teqne	r5, ip
 80006cc:	f000 f8de 	bleq	800088c <__aeabi_dmul+0x1dc>
 80006d0:	442c      	add	r4, r5
 80006d2:	ea81 0603 	eor.w	r6, r1, r3
 80006d6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80006da:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80006de:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80006e2:	bf18      	it	ne
 80006e4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006ec:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80006f0:	d038      	beq.n	8000764 <__aeabi_dmul+0xb4>
 80006f2:	fba0 ce02 	umull	ip, lr, r0, r2
 80006f6:	f04f 0500 	mov.w	r5, #0
 80006fa:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006fe:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000702:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000706:	f04f 0600 	mov.w	r6, #0
 800070a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800070e:	f09c 0f00 	teq	ip, #0
 8000712:	bf18      	it	ne
 8000714:	f04e 0e01 	orrne.w	lr, lr, #1
 8000718:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800071c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000720:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000724:	d204      	bcs.n	8000730 <__aeabi_dmul+0x80>
 8000726:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800072a:	416d      	adcs	r5, r5
 800072c:	eb46 0606 	adc.w	r6, r6, r6
 8000730:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000734:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000738:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800073c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000740:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000744:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000748:	bf88      	it	hi
 800074a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800074e:	d81e      	bhi.n	800078e <__aeabi_dmul+0xde>
 8000750:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000754:	bf08      	it	eq
 8000756:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800075a:	f150 0000 	adcs.w	r0, r0, #0
 800075e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000762:	bd70      	pop	{r4, r5, r6, pc}
 8000764:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000768:	ea46 0101 	orr.w	r1, r6, r1
 800076c:	ea40 0002 	orr.w	r0, r0, r2
 8000770:	ea81 0103 	eor.w	r1, r1, r3
 8000774:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000778:	bfc2      	ittt	gt
 800077a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800077e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000782:	bd70      	popgt	{r4, r5, r6, pc}
 8000784:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000788:	f04f 0e00 	mov.w	lr, #0
 800078c:	3c01      	subs	r4, #1
 800078e:	f300 80ab 	bgt.w	80008e8 <__aeabi_dmul+0x238>
 8000792:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000796:	bfde      	ittt	le
 8000798:	2000      	movle	r0, #0
 800079a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800079e:	bd70      	pople	{r4, r5, r6, pc}
 80007a0:	f1c4 0400 	rsb	r4, r4, #0
 80007a4:	3c20      	subs	r4, #32
 80007a6:	da35      	bge.n	8000814 <__aeabi_dmul+0x164>
 80007a8:	340c      	adds	r4, #12
 80007aa:	dc1b      	bgt.n	80007e4 <__aeabi_dmul+0x134>
 80007ac:	f104 0414 	add.w	r4, r4, #20
 80007b0:	f1c4 0520 	rsb	r5, r4, #32
 80007b4:	fa00 f305 	lsl.w	r3, r0, r5
 80007b8:	fa20 f004 	lsr.w	r0, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea40 0002 	orr.w	r0, r0, r2
 80007c4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007d0:	fa21 f604 	lsr.w	r6, r1, r4
 80007d4:	eb42 0106 	adc.w	r1, r2, r6
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f1c4 040c 	rsb	r4, r4, #12
 80007e8:	f1c4 0520 	rsb	r5, r4, #32
 80007ec:	fa00 f304 	lsl.w	r3, r0, r4
 80007f0:	fa20 f005 	lsr.w	r0, r0, r5
 80007f4:	fa01 f204 	lsl.w	r2, r1, r4
 80007f8:	ea40 0002 	orr.w	r0, r0, r2
 80007fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000800:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000804:	f141 0100 	adc.w	r1, r1, #0
 8000808:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800080c:	bf08      	it	eq
 800080e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000812:	bd70      	pop	{r4, r5, r6, pc}
 8000814:	f1c4 0520 	rsb	r5, r4, #32
 8000818:	fa00 f205 	lsl.w	r2, r0, r5
 800081c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000820:	fa20 f304 	lsr.w	r3, r0, r4
 8000824:	fa01 f205 	lsl.w	r2, r1, r5
 8000828:	ea43 0302 	orr.w	r3, r3, r2
 800082c:	fa21 f004 	lsr.w	r0, r1, r4
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	fa21 f204 	lsr.w	r2, r1, r4
 8000838:	ea20 0002 	bic.w	r0, r0, r2
 800083c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000844:	bf08      	it	eq
 8000846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800084a:	bd70      	pop	{r4, r5, r6, pc}
 800084c:	f094 0f00 	teq	r4, #0
 8000850:	d10f      	bne.n	8000872 <__aeabi_dmul+0x1c2>
 8000852:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000856:	0040      	lsls	r0, r0, #1
 8000858:	eb41 0101 	adc.w	r1, r1, r1
 800085c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000860:	bf08      	it	eq
 8000862:	3c01      	subeq	r4, #1
 8000864:	d0f7      	beq.n	8000856 <__aeabi_dmul+0x1a6>
 8000866:	ea41 0106 	orr.w	r1, r1, r6
 800086a:	f095 0f00 	teq	r5, #0
 800086e:	bf18      	it	ne
 8000870:	4770      	bxne	lr
 8000872:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	eb43 0303 	adc.w	r3, r3, r3
 800087c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000880:	bf08      	it	eq
 8000882:	3d01      	subeq	r5, #1
 8000884:	d0f7      	beq.n	8000876 <__aeabi_dmul+0x1c6>
 8000886:	ea43 0306 	orr.w	r3, r3, r6
 800088a:	4770      	bx	lr
 800088c:	ea94 0f0c 	teq	r4, ip
 8000890:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000894:	bf18      	it	ne
 8000896:	ea95 0f0c 	teqne	r5, ip
 800089a:	d00c      	beq.n	80008b6 <__aeabi_dmul+0x206>
 800089c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008a0:	bf18      	it	ne
 80008a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008a6:	d1d1      	bne.n	800084c <__aeabi_dmul+0x19c>
 80008a8:	ea81 0103 	eor.w	r1, r1, r3
 80008ac:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008b0:	f04f 0000 	mov.w	r0, #0
 80008b4:	bd70      	pop	{r4, r5, r6, pc}
 80008b6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008ba:	bf06      	itte	eq
 80008bc:	4610      	moveq	r0, r2
 80008be:	4619      	moveq	r1, r3
 80008c0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008c4:	d019      	beq.n	80008fa <__aeabi_dmul+0x24a>
 80008c6:	ea94 0f0c 	teq	r4, ip
 80008ca:	d102      	bne.n	80008d2 <__aeabi_dmul+0x222>
 80008cc:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80008d0:	d113      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008d2:	ea95 0f0c 	teq	r5, ip
 80008d6:	d105      	bne.n	80008e4 <__aeabi_dmul+0x234>
 80008d8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80008dc:	bf1c      	itt	ne
 80008de:	4610      	movne	r0, r2
 80008e0:	4619      	movne	r1, r3
 80008e2:	d10a      	bne.n	80008fa <__aeabi_dmul+0x24a>
 80008e4:	ea81 0103 	eor.w	r1, r1, r3
 80008e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80008ec:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80008f4:	f04f 0000 	mov.w	r0, #0
 80008f8:	bd70      	pop	{r4, r5, r6, pc}
 80008fa:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80008fe:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000902:	bd70      	pop	{r4, r5, r6, pc}

08000904 <__aeabi_ddiv>:
 8000904:	b570      	push	{r4, r5, r6, lr}
 8000906:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800090a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800090e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000912:	bf1d      	ittte	ne
 8000914:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000918:	ea94 0f0c 	teqne	r4, ip
 800091c:	ea95 0f0c 	teqne	r5, ip
 8000920:	f000 f8a7 	bleq	8000a72 <__aeabi_ddiv+0x16e>
 8000924:	eba4 0405 	sub.w	r4, r4, r5
 8000928:	ea81 0e03 	eor.w	lr, r1, r3
 800092c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000930:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000934:	f000 8088 	beq.w	8000a48 <__aeabi_ddiv+0x144>
 8000938:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800093c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000940:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000944:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000948:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800094c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000950:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000954:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000958:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800095c:	429d      	cmp	r5, r3
 800095e:	bf08      	it	eq
 8000960:	4296      	cmpeq	r6, r2
 8000962:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000966:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800096a:	d202      	bcs.n	8000972 <__aeabi_ddiv+0x6e>
 800096c:	085b      	lsrs	r3, r3, #1
 800096e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000972:	1ab6      	subs	r6, r6, r2
 8000974:	eb65 0503 	sbc.w	r5, r5, r3
 8000978:	085b      	lsrs	r3, r3, #1
 800097a:	ea4f 0232 	mov.w	r2, r2, rrx
 800097e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000982:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 000c 	orrcs.w	r0, r0, ip
 8000998:	085b      	lsrs	r3, r3, #1
 800099a:	ea4f 0232 	mov.w	r2, r2, rrx
 800099e:	ebb6 0e02 	subs.w	lr, r6, r2
 80009a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009a6:	bf22      	ittt	cs
 80009a8:	1ab6      	subcs	r6, r6, r2
 80009aa:	4675      	movcs	r5, lr
 80009ac:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80009b0:	085b      	lsrs	r3, r3, #1
 80009b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80009b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80009ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009be:	bf22      	ittt	cs
 80009c0:	1ab6      	subcs	r6, r6, r2
 80009c2:	4675      	movcs	r5, lr
 80009c4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80009c8:	085b      	lsrs	r3, r3, #1
 80009ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80009ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80009d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80009d6:	bf22      	ittt	cs
 80009d8:	1ab6      	subcs	r6, r6, r2
 80009da:	4675      	movcs	r5, lr
 80009dc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80009e0:	ea55 0e06 	orrs.w	lr, r5, r6
 80009e4:	d018      	beq.n	8000a18 <__aeabi_ddiv+0x114>
 80009e6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009ea:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009ee:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009f2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009f6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009fa:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009fe:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000a02:	d1c0      	bne.n	8000986 <__aeabi_ddiv+0x82>
 8000a04:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a08:	d10b      	bne.n	8000a22 <__aeabi_ddiv+0x11e>
 8000a0a:	ea41 0100 	orr.w	r1, r1, r0
 8000a0e:	f04f 0000 	mov.w	r0, #0
 8000a12:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000a16:	e7b6      	b.n	8000986 <__aeabi_ddiv+0x82>
 8000a18:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a1c:	bf04      	itt	eq
 8000a1e:	4301      	orreq	r1, r0
 8000a20:	2000      	moveq	r0, #0
 8000a22:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000a26:	bf88      	it	hi
 8000a28:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000a2c:	f63f aeaf 	bhi.w	800078e <__aeabi_dmul+0xde>
 8000a30:	ebb5 0c03 	subs.w	ip, r5, r3
 8000a34:	bf04      	itt	eq
 8000a36:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000a3a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000a3e:	f150 0000 	adcs.w	r0, r0, #0
 8000a42:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
 8000a48:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000a4c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a50:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a54:	bfc2      	ittt	gt
 8000a56:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a5a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a5e:	bd70      	popgt	{r4, r5, r6, pc}
 8000a60:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a64:	f04f 0e00 	mov.w	lr, #0
 8000a68:	3c01      	subs	r4, #1
 8000a6a:	e690      	b.n	800078e <__aeabi_dmul+0xde>
 8000a6c:	ea45 0e06 	orr.w	lr, r5, r6
 8000a70:	e68d      	b.n	800078e <__aeabi_dmul+0xde>
 8000a72:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a76:	ea94 0f0c 	teq	r4, ip
 8000a7a:	bf08      	it	eq
 8000a7c:	ea95 0f0c 	teqeq	r5, ip
 8000a80:	f43f af3b 	beq.w	80008fa <__aeabi_dmul+0x24a>
 8000a84:	ea94 0f0c 	teq	r4, ip
 8000a88:	d10a      	bne.n	8000aa0 <__aeabi_ddiv+0x19c>
 8000a8a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a8e:	f47f af34 	bne.w	80008fa <__aeabi_dmul+0x24a>
 8000a92:	ea95 0f0c 	teq	r5, ip
 8000a96:	f47f af25 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	e72c      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000aa0:	ea95 0f0c 	teq	r5, ip
 8000aa4:	d106      	bne.n	8000ab4 <__aeabi_ddiv+0x1b0>
 8000aa6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000aaa:	f43f aefd 	beq.w	80008a8 <__aeabi_dmul+0x1f8>
 8000aae:	4610      	mov	r0, r2
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	e722      	b.n	80008fa <__aeabi_dmul+0x24a>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	f47f aec5 	bne.w	800084c <__aeabi_dmul+0x19c>
 8000ac2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000ac6:	f47f af0d 	bne.w	80008e4 <__aeabi_dmul+0x234>
 8000aca:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ace:	f47f aeeb 	bne.w	80008a8 <__aeabi_dmul+0x1f8>
 8000ad2:	e712      	b.n	80008fa <__aeabi_dmul+0x24a>

08000ad4 <__gedf2>:
 8000ad4:	f04f 3cff 	mov.w	ip, #4294967295
 8000ad8:	e006      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ada:	bf00      	nop

08000adc <__ledf2>:
 8000adc:	f04f 0c01 	mov.w	ip, #1
 8000ae0:	e002      	b.n	8000ae8 <__cmpdf2+0x4>
 8000ae2:	bf00      	nop

08000ae4 <__cmpdf2>:
 8000ae4:	f04f 0c01 	mov.w	ip, #1
 8000ae8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af8:	bf18      	it	ne
 8000afa:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000afe:	d01b      	beq.n	8000b38 <__cmpdf2+0x54>
 8000b00:	b001      	add	sp, #4
 8000b02:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000b06:	bf0c      	ite	eq
 8000b08:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000b0c:	ea91 0f03 	teqne	r1, r3
 8000b10:	bf02      	ittt	eq
 8000b12:	ea90 0f02 	teqeq	r0, r2
 8000b16:	2000      	moveq	r0, #0
 8000b18:	4770      	bxeq	lr
 8000b1a:	f110 0f00 	cmn.w	r0, #0
 8000b1e:	ea91 0f03 	teq	r1, r3
 8000b22:	bf58      	it	pl
 8000b24:	4299      	cmppl	r1, r3
 8000b26:	bf08      	it	eq
 8000b28:	4290      	cmpeq	r0, r2
 8000b2a:	bf2c      	ite	cs
 8000b2c:	17d8      	asrcs	r0, r3, #31
 8000b2e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000b32:	f040 0001 	orr.w	r0, r0, #1
 8000b36:	4770      	bx	lr
 8000b38:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b40:	d102      	bne.n	8000b48 <__cmpdf2+0x64>
 8000b42:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b46:	d107      	bne.n	8000b58 <__cmpdf2+0x74>
 8000b48:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b4c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b50:	d1d6      	bne.n	8000b00 <__cmpdf2+0x1c>
 8000b52:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b56:	d0d3      	beq.n	8000b00 <__cmpdf2+0x1c>
 8000b58:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b5c:	4770      	bx	lr
 8000b5e:	bf00      	nop

08000b60 <__aeabi_cdrcmple>:
 8000b60:	4684      	mov	ip, r0
 8000b62:	4610      	mov	r0, r2
 8000b64:	4662      	mov	r2, ip
 8000b66:	468c      	mov	ip, r1
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4663      	mov	r3, ip
 8000b6c:	e000      	b.n	8000b70 <__aeabi_cdcmpeq>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_cdcmpeq>:
 8000b70:	b501      	push	{r0, lr}
 8000b72:	f7ff ffb7 	bl	8000ae4 <__cmpdf2>
 8000b76:	2800      	cmp	r0, #0
 8000b78:	bf48      	it	mi
 8000b7a:	f110 0f00 	cmnmi.w	r0, #0
 8000b7e:	bd01      	pop	{r0, pc}

08000b80 <__aeabi_dcmpeq>:
 8000b80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b84:	f7ff fff4 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b88:	bf0c      	ite	eq
 8000b8a:	2001      	moveq	r0, #1
 8000b8c:	2000      	movne	r0, #0
 8000b8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b92:	bf00      	nop

08000b94 <__aeabi_dcmplt>:
 8000b94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b98:	f7ff ffea 	bl	8000b70 <__aeabi_cdcmpeq>
 8000b9c:	bf34      	ite	cc
 8000b9e:	2001      	movcc	r0, #1
 8000ba0:	2000      	movcs	r0, #0
 8000ba2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_dcmple>:
 8000ba8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bac:	f7ff ffe0 	bl	8000b70 <__aeabi_cdcmpeq>
 8000bb0:	bf94      	ite	ls
 8000bb2:	2001      	movls	r0, #1
 8000bb4:	2000      	movhi	r0, #0
 8000bb6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bba:	bf00      	nop

08000bbc <__aeabi_dcmpge>:
 8000bbc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bc0:	f7ff ffce 	bl	8000b60 <__aeabi_cdrcmple>
 8000bc4:	bf94      	ite	ls
 8000bc6:	2001      	movls	r0, #1
 8000bc8:	2000      	movhi	r0, #0
 8000bca:	f85d fb08 	ldr.w	pc, [sp], #8
 8000bce:	bf00      	nop

08000bd0 <__aeabi_dcmpgt>:
 8000bd0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000bd4:	f7ff ffc4 	bl	8000b60 <__aeabi_cdrcmple>
 8000bd8:	bf34      	ite	cc
 8000bda:	2001      	movcc	r0, #1
 8000bdc:	2000      	movcs	r0, #0
 8000bde:	f85d fb08 	ldr.w	pc, [sp], #8
 8000be2:	bf00      	nop

08000be4 <__aeabi_dcmpun>:
 8000be4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000be8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bec:	d102      	bne.n	8000bf4 <__aeabi_dcmpun+0x10>
 8000bee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000bf2:	d10a      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000bf4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bf8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bfc:	d102      	bne.n	8000c04 <__aeabi_dcmpun+0x20>
 8000bfe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000c02:	d102      	bne.n	8000c0a <__aeabi_dcmpun+0x26>
 8000c04:	f04f 0000 	mov.w	r0, #0
 8000c08:	4770      	bx	lr
 8000c0a:	f04f 0001 	mov.w	r0, #1
 8000c0e:	4770      	bx	lr

08000c10 <__aeabi_d2iz>:
 8000c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c18:	d215      	bcs.n	8000c46 <__aeabi_d2iz+0x36>
 8000c1a:	d511      	bpl.n	8000c40 <__aeabi_d2iz+0x30>
 8000c1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c24:	d912      	bls.n	8000c4c <__aeabi_d2iz+0x3c>
 8000c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c36:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3a:	bf18      	it	ne
 8000c3c:	4240      	negne	r0, r0
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d105      	bne.n	8000c58 <__aeabi_d2iz+0x48>
 8000c4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000c50:	bf08      	it	eq
 8000c52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000c56:	4770      	bx	lr
 8000c58:	f04f 0000 	mov.w	r0, #0
 8000c5c:	4770      	bx	lr
 8000c5e:	bf00      	nop

08000c60 <__aeabi_d2f>:
 8000c60:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c64:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c68:	bf24      	itt	cs
 8000c6a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c6e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c72:	d90d      	bls.n	8000c90 <__aeabi_d2f+0x30>
 8000c74:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c78:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c7c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c80:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c84:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c88:	bf08      	it	eq
 8000c8a:	f020 0001 	biceq.w	r0, r0, #1
 8000c8e:	4770      	bx	lr
 8000c90:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c94:	d121      	bne.n	8000cda <__aeabi_d2f+0x7a>
 8000c96:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c9a:	bfbc      	itt	lt
 8000c9c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ca0:	4770      	bxlt	lr
 8000ca2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ca6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000caa:	f1c2 0218 	rsb	r2, r2, #24
 8000cae:	f1c2 0c20 	rsb	ip, r2, #32
 8000cb2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cb6:	fa20 f002 	lsr.w	r0, r0, r2
 8000cba:	bf18      	it	ne
 8000cbc:	f040 0001 	orrne.w	r0, r0, #1
 8000cc0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cc4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ccc:	ea40 000c 	orr.w	r0, r0, ip
 8000cd0:	fa23 f302 	lsr.w	r3, r3, r2
 8000cd4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd8:	e7cc      	b.n	8000c74 <__aeabi_d2f+0x14>
 8000cda:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cde:	d107      	bne.n	8000cf0 <__aeabi_d2f+0x90>
 8000ce0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ce4:	bf1e      	ittt	ne
 8000ce6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cee:	4770      	bxne	lr
 8000cf0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cf4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cf8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cfc:	4770      	bx	lr
 8000cfe:	bf00      	nop

08000d00 <__aeabi_uldivmod>:
 8000d00:	b953      	cbnz	r3, 8000d18 <__aeabi_uldivmod+0x18>
 8000d02:	b94a      	cbnz	r2, 8000d18 <__aeabi_uldivmod+0x18>
 8000d04:	2900      	cmp	r1, #0
 8000d06:	bf08      	it	eq
 8000d08:	2800      	cmpeq	r0, #0
 8000d0a:	bf1c      	itt	ne
 8000d0c:	f04f 31ff 	movne.w	r1, #4294967295
 8000d10:	f04f 30ff 	movne.w	r0, #4294967295
 8000d14:	f000 b97a 	b.w	800100c <__aeabi_idiv0>
 8000d18:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d1c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d20:	f000 f806 	bl	8000d30 <__udivmoddi4>
 8000d24:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d28:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d2c:	b004      	add	sp, #16
 8000d2e:	4770      	bx	lr

08000d30 <__udivmoddi4>:
 8000d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d34:	468c      	mov	ip, r1
 8000d36:	460d      	mov	r5, r1
 8000d38:	4604      	mov	r4, r0
 8000d3a:	9e08      	ldr	r6, [sp, #32]
 8000d3c:	2b00      	cmp	r3, #0
 8000d3e:	d151      	bne.n	8000de4 <__udivmoddi4+0xb4>
 8000d40:	428a      	cmp	r2, r1
 8000d42:	4617      	mov	r7, r2
 8000d44:	d96d      	bls.n	8000e22 <__udivmoddi4+0xf2>
 8000d46:	fab2 fe82 	clz	lr, r2
 8000d4a:	f1be 0f00 	cmp.w	lr, #0
 8000d4e:	d00b      	beq.n	8000d68 <__udivmoddi4+0x38>
 8000d50:	f1ce 0c20 	rsb	ip, lr, #32
 8000d54:	fa01 f50e 	lsl.w	r5, r1, lr
 8000d58:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000d5c:	fa02 f70e 	lsl.w	r7, r2, lr
 8000d60:	ea4c 0c05 	orr.w	ip, ip, r5
 8000d64:	fa00 f40e 	lsl.w	r4, r0, lr
 8000d68:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000d6c:	0c25      	lsrs	r5, r4, #16
 8000d6e:	fbbc f8fa 	udiv	r8, ip, sl
 8000d72:	fa1f f987 	uxth.w	r9, r7
 8000d76:	fb0a cc18 	mls	ip, sl, r8, ip
 8000d7a:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d7e:	fb08 f309 	mul.w	r3, r8, r9
 8000d82:	42ab      	cmp	r3, r5
 8000d84:	d90a      	bls.n	8000d9c <__udivmoddi4+0x6c>
 8000d86:	19ed      	adds	r5, r5, r7
 8000d88:	f108 32ff 	add.w	r2, r8, #4294967295
 8000d8c:	f080 8123 	bcs.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d90:	42ab      	cmp	r3, r5
 8000d92:	f240 8120 	bls.w	8000fd6 <__udivmoddi4+0x2a6>
 8000d96:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9a:	443d      	add	r5, r7
 8000d9c:	1aed      	subs	r5, r5, r3
 8000d9e:	b2a4      	uxth	r4, r4
 8000da0:	fbb5 f0fa 	udiv	r0, r5, sl
 8000da4:	fb0a 5510 	mls	r5, sl, r0, r5
 8000da8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dac:	fb00 f909 	mul.w	r9, r0, r9
 8000db0:	45a1      	cmp	r9, r4
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x98>
 8000db4:	19e4      	adds	r4, r4, r7
 8000db6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dba:	f080 810a 	bcs.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dbe:	45a1      	cmp	r9, r4
 8000dc0:	f240 8107 	bls.w	8000fd2 <__udivmoddi4+0x2a2>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 0409 	sub.w	r4, r4, r9
 8000dcc:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	2e00      	cmp	r6, #0
 8000dd4:	d061      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000dd6:	fa24 f40e 	lsr.w	r4, r4, lr
 8000dda:	2300      	movs	r3, #0
 8000ddc:	6034      	str	r4, [r6, #0]
 8000dde:	6073      	str	r3, [r6, #4]
 8000de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d907      	bls.n	8000df8 <__udivmoddi4+0xc8>
 8000de8:	2e00      	cmp	r6, #0
 8000dea:	d054      	beq.n	8000e96 <__udivmoddi4+0x166>
 8000dec:	2100      	movs	r1, #0
 8000dee:	e886 0021 	stmia.w	r6, {r0, r5}
 8000df2:	4608      	mov	r0, r1
 8000df4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df8:	fab3 f183 	clz	r1, r3
 8000dfc:	2900      	cmp	r1, #0
 8000dfe:	f040 808e 	bne.w	8000f1e <__udivmoddi4+0x1ee>
 8000e02:	42ab      	cmp	r3, r5
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xdc>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 80fa 	bhi.w	8001000 <__udivmoddi4+0x2d0>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb65 0503 	sbc.w	r5, r5, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	46ac      	mov	ip, r5
 8000e16:	2e00      	cmp	r6, #0
 8000e18:	d03f      	beq.n	8000e9a <__udivmoddi4+0x16a>
 8000e1a:	e886 1010 	stmia.w	r6, {r4, ip}
 8000e1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e22:	b912      	cbnz	r2, 8000e2a <__udivmoddi4+0xfa>
 8000e24:	2701      	movs	r7, #1
 8000e26:	fbb7 f7f2 	udiv	r7, r7, r2
 8000e2a:	fab7 fe87 	clz	lr, r7
 8000e2e:	f1be 0f00 	cmp.w	lr, #0
 8000e32:	d134      	bne.n	8000e9e <__udivmoddi4+0x16e>
 8000e34:	1beb      	subs	r3, r5, r7
 8000e36:	0c3a      	lsrs	r2, r7, #16
 8000e38:	fa1f fc87 	uxth.w	ip, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb3 f8f2 	udiv	r8, r3, r2
 8000e42:	0c25      	lsrs	r5, r4, #16
 8000e44:	fb02 3318 	mls	r3, r2, r8, r3
 8000e48:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000e4c:	fb0c f308 	mul.w	r3, ip, r8
 8000e50:	42ab      	cmp	r3, r5
 8000e52:	d907      	bls.n	8000e64 <__udivmoddi4+0x134>
 8000e54:	19ed      	adds	r5, r5, r7
 8000e56:	f108 30ff 	add.w	r0, r8, #4294967295
 8000e5a:	d202      	bcs.n	8000e62 <__udivmoddi4+0x132>
 8000e5c:	42ab      	cmp	r3, r5
 8000e5e:	f200 80d1 	bhi.w	8001004 <__udivmoddi4+0x2d4>
 8000e62:	4680      	mov	r8, r0
 8000e64:	1aed      	subs	r5, r5, r3
 8000e66:	b2a3      	uxth	r3, r4
 8000e68:	fbb5 f0f2 	udiv	r0, r5, r2
 8000e6c:	fb02 5510 	mls	r5, r2, r0, r5
 8000e70:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000e74:	fb0c fc00 	mul.w	ip, ip, r0
 8000e78:	45a4      	cmp	ip, r4
 8000e7a:	d907      	bls.n	8000e8c <__udivmoddi4+0x15c>
 8000e7c:	19e4      	adds	r4, r4, r7
 8000e7e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e82:	d202      	bcs.n	8000e8a <__udivmoddi4+0x15a>
 8000e84:	45a4      	cmp	ip, r4
 8000e86:	f200 80b8 	bhi.w	8000ffa <__udivmoddi4+0x2ca>
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	eba4 040c 	sub.w	r4, r4, ip
 8000e90:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e94:	e79d      	b.n	8000dd2 <__udivmoddi4+0xa2>
 8000e96:	4631      	mov	r1, r6
 8000e98:	4630      	mov	r0, r6
 8000e9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e9e:	f1ce 0420 	rsb	r4, lr, #32
 8000ea2:	fa05 f30e 	lsl.w	r3, r5, lr
 8000ea6:	fa07 f70e 	lsl.w	r7, r7, lr
 8000eaa:	fa20 f804 	lsr.w	r8, r0, r4
 8000eae:	0c3a      	lsrs	r2, r7, #16
 8000eb0:	fa25 f404 	lsr.w	r4, r5, r4
 8000eb4:	ea48 0803 	orr.w	r8, r8, r3
 8000eb8:	fbb4 f1f2 	udiv	r1, r4, r2
 8000ebc:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000ec0:	fb02 4411 	mls	r4, r2, r1, r4
 8000ec4:	fa1f fc87 	uxth.w	ip, r7
 8000ec8:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 8000ecc:	fb01 f30c 	mul.w	r3, r1, ip
 8000ed0:	42ab      	cmp	r3, r5
 8000ed2:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ed6:	d909      	bls.n	8000eec <__udivmoddi4+0x1bc>
 8000ed8:	19ed      	adds	r5, r5, r7
 8000eda:	f101 30ff 	add.w	r0, r1, #4294967295
 8000ede:	f080 808a 	bcs.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee2:	42ab      	cmp	r3, r5
 8000ee4:	f240 8087 	bls.w	8000ff6 <__udivmoddi4+0x2c6>
 8000ee8:	3902      	subs	r1, #2
 8000eea:	443d      	add	r5, r7
 8000eec:	1aeb      	subs	r3, r5, r3
 8000eee:	fa1f f588 	uxth.w	r5, r8
 8000ef2:	fbb3 f0f2 	udiv	r0, r3, r2
 8000ef6:	fb02 3310 	mls	r3, r2, r0, r3
 8000efa:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000efe:	fb00 f30c 	mul.w	r3, r0, ip
 8000f02:	42ab      	cmp	r3, r5
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x1e6>
 8000f06:	19ed      	adds	r5, r5, r7
 8000f08:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f0c:	d26f      	bcs.n	8000fee <__udivmoddi4+0x2be>
 8000f0e:	42ab      	cmp	r3, r5
 8000f10:	d96d      	bls.n	8000fee <__udivmoddi4+0x2be>
 8000f12:	3802      	subs	r0, #2
 8000f14:	443d      	add	r5, r7
 8000f16:	1aeb      	subs	r3, r5, r3
 8000f18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f1c:	e78f      	b.n	8000e3e <__udivmoddi4+0x10e>
 8000f1e:	f1c1 0720 	rsb	r7, r1, #32
 8000f22:	fa22 f807 	lsr.w	r8, r2, r7
 8000f26:	408b      	lsls	r3, r1
 8000f28:	fa05 f401 	lsl.w	r4, r5, r1
 8000f2c:	ea48 0303 	orr.w	r3, r8, r3
 8000f30:	fa20 fe07 	lsr.w	lr, r0, r7
 8000f34:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000f38:	40fd      	lsrs	r5, r7
 8000f3a:	ea4e 0e04 	orr.w	lr, lr, r4
 8000f3e:	fbb5 f9fc 	udiv	r9, r5, ip
 8000f42:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000f46:	fb0c 5519 	mls	r5, ip, r9, r5
 8000f4a:	fa1f f883 	uxth.w	r8, r3
 8000f4e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 8000f52:	fb09 f408 	mul.w	r4, r9, r8
 8000f56:	42ac      	cmp	r4, r5
 8000f58:	fa02 f201 	lsl.w	r2, r2, r1
 8000f5c:	fa00 fa01 	lsl.w	sl, r0, r1
 8000f60:	d908      	bls.n	8000f74 <__udivmoddi4+0x244>
 8000f62:	18ed      	adds	r5, r5, r3
 8000f64:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f68:	d243      	bcs.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6a:	42ac      	cmp	r4, r5
 8000f6c:	d941      	bls.n	8000ff2 <__udivmoddi4+0x2c2>
 8000f6e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f72:	441d      	add	r5, r3
 8000f74:	1b2d      	subs	r5, r5, r4
 8000f76:	fa1f fe8e 	uxth.w	lr, lr
 8000f7a:	fbb5 f0fc 	udiv	r0, r5, ip
 8000f7e:	fb0c 5510 	mls	r5, ip, r0, r5
 8000f82:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000f86:	fb00 f808 	mul.w	r8, r0, r8
 8000f8a:	45a0      	cmp	r8, r4
 8000f8c:	d907      	bls.n	8000f9e <__udivmoddi4+0x26e>
 8000f8e:	18e4      	adds	r4, r4, r3
 8000f90:	f100 35ff 	add.w	r5, r0, #4294967295
 8000f94:	d229      	bcs.n	8000fea <__udivmoddi4+0x2ba>
 8000f96:	45a0      	cmp	r8, r4
 8000f98:	d927      	bls.n	8000fea <__udivmoddi4+0x2ba>
 8000f9a:	3802      	subs	r0, #2
 8000f9c:	441c      	add	r4, r3
 8000f9e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fa2:	eba4 0408 	sub.w	r4, r4, r8
 8000fa6:	fba0 8902 	umull	r8, r9, r0, r2
 8000faa:	454c      	cmp	r4, r9
 8000fac:	46c6      	mov	lr, r8
 8000fae:	464d      	mov	r5, r9
 8000fb0:	d315      	bcc.n	8000fde <__udivmoddi4+0x2ae>
 8000fb2:	d012      	beq.n	8000fda <__udivmoddi4+0x2aa>
 8000fb4:	b156      	cbz	r6, 8000fcc <__udivmoddi4+0x29c>
 8000fb6:	ebba 030e 	subs.w	r3, sl, lr
 8000fba:	eb64 0405 	sbc.w	r4, r4, r5
 8000fbe:	fa04 f707 	lsl.w	r7, r4, r7
 8000fc2:	40cb      	lsrs	r3, r1
 8000fc4:	431f      	orrs	r7, r3
 8000fc6:	40cc      	lsrs	r4, r1
 8000fc8:	6037      	str	r7, [r6, #0]
 8000fca:	6074      	str	r4, [r6, #4]
 8000fcc:	2100      	movs	r1, #0
 8000fce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	e6f8      	b.n	8000dc8 <__udivmoddi4+0x98>
 8000fd6:	4690      	mov	r8, r2
 8000fd8:	e6e0      	b.n	8000d9c <__udivmoddi4+0x6c>
 8000fda:	45c2      	cmp	sl, r8
 8000fdc:	d2ea      	bcs.n	8000fb4 <__udivmoddi4+0x284>
 8000fde:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fe2:	eb69 0503 	sbc.w	r5, r9, r3
 8000fe6:	3801      	subs	r0, #1
 8000fe8:	e7e4      	b.n	8000fb4 <__udivmoddi4+0x284>
 8000fea:	4628      	mov	r0, r5
 8000fec:	e7d7      	b.n	8000f9e <__udivmoddi4+0x26e>
 8000fee:	4640      	mov	r0, r8
 8000ff0:	e791      	b.n	8000f16 <__udivmoddi4+0x1e6>
 8000ff2:	4681      	mov	r9, r0
 8000ff4:	e7be      	b.n	8000f74 <__udivmoddi4+0x244>
 8000ff6:	4601      	mov	r1, r0
 8000ff8:	e778      	b.n	8000eec <__udivmoddi4+0x1bc>
 8000ffa:	3802      	subs	r0, #2
 8000ffc:	443c      	add	r4, r7
 8000ffe:	e745      	b.n	8000e8c <__udivmoddi4+0x15c>
 8001000:	4608      	mov	r0, r1
 8001002:	e708      	b.n	8000e16 <__udivmoddi4+0xe6>
 8001004:	f1a8 0802 	sub.w	r8, r8, #2
 8001008:	443d      	add	r5, r7
 800100a:	e72b      	b.n	8000e64 <__udivmoddi4+0x134>

0800100c <__aeabi_idiv0>:
 800100c:	4770      	bx	lr
 800100e:	bf00      	nop

08001010 <arm_dot_prod_f32>:
void arm_dot_prod_f32(
  float32_t * pSrcA,
  float32_t * pSrcB,
  uint32_t blockSize,
  float32_t * result)
{
 8001010:	b5f0      	push	{r4, r5, r6, r7, lr}
  float32_t sum = 0.0f;                          /* Temporary result storage */
 8001012:	eddf 7a1b 	vldr	s15, [pc, #108]	; 8001080 <arm_dot_prod_f32+0x70>

#if defined (ARM_MATH_DSP)

/* Run the below code for Cortex-M4 and Cortex-M3 */
  /*loop Unrolling */
  blkCnt = blockSize >> 2U;
 8001016:	0896      	lsrs	r6, r2, #2
 8001018:	4605      	mov	r5, r0
 800101a:	460c      	mov	r4, r1
 800101c:	4637      	mov	r7, r6
 800101e:	3510      	adds	r5, #16
 8001020:	3410      	adds	r4, #16

  /* First part of the processing with loop unrolling.  Compute 4 outputs at a time.
   ** a second loop below computes the remaining 1 to 3 samples. */
  while (blkCnt > 0U)
 8001022:	b95f      	cbnz	r7, 800103c <arm_dot_prod_f32+0x2c>
 8001024:	0134      	lsls	r4, r6, #4
 8001026:	4421      	add	r1, r4
    blkCnt--;
  }

  /* If the blockSize is not a multiple of 4, compute any remaining output samples here.
   ** No loop unrolling is used. */
  blkCnt = blockSize % 0x4U;
 8001028:	f002 0203 	and.w	r2, r2, #3
 800102c:	4420      	add	r0, r4
 800102e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  blkCnt = blockSize;

#endif /* #if defined (ARM_MATH_DSP) */


  while (blkCnt > 0U)
 8001032:	4291      	cmp	r1, r2
 8001034:	d11c      	bne.n	8001070 <arm_dot_prod_f32+0x60>

    /* Decrement the loop counter */
    blkCnt--;
  }
  /* Store the result back in the destination buffer */
  *result = sum;
 8001036:	edc3 7a00 	vstr	s15, [r3]
 800103a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    sum += (*pSrcA++) * (*pSrcB++);
 800103c:	ed55 6a04 	vldr	s13, [r5, #-16]
 8001040:	ed14 7a04 	vldr	s14, [r4, #-16]
 8001044:	eee6 7a87 	vfma.f32	s15, s13, s14
    blkCnt--;
 8001048:	3f01      	subs	r7, #1
    sum += (*pSrcA++) * (*pSrcB++);
 800104a:	ed55 6a03 	vldr	s13, [r5, #-12]
 800104e:	ed14 7a03 	vldr	s14, [r4, #-12]
 8001052:	eee6 7a87 	vfma.f32	s15, s13, s14
    sum += (*pSrcA++) * (*pSrcB++);
 8001056:	ed55 6a02 	vldr	s13, [r5, #-8]
 800105a:	ed14 7a02 	vldr	s14, [r4, #-8]
 800105e:	eee6 7a87 	vfma.f32	s15, s13, s14
    sum += (*pSrcA++) * (*pSrcB++);
 8001062:	ed55 6a01 	vldr	s13, [r5, #-4]
 8001066:	ed14 7a01 	vldr	s14, [r4, #-4]
 800106a:	eee6 7a87 	vfma.f32	s15, s13, s14
 800106e:	e7d6      	b.n	800101e <arm_dot_prod_f32+0xe>
    sum += (*pSrcA++) * (*pSrcB++);
 8001070:	ecf0 6a01 	vldmia	r0!, {s13}
 8001074:	ecb1 7a01 	vldmia	r1!, {s14}
 8001078:	eee6 7a87 	vfma.f32	s15, s13, s14
 800107c:	e7d9      	b.n	8001032 <arm_dot_prod_f32+0x22>
 800107e:	bf00      	nop
 8001080:	00000000 	.word	0x00000000

08001084 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001084:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 8001086:	4b0f      	ldr	r3, [pc, #60]	; (80010c4 <HAL_InitTick+0x40>)
{
 8001088:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 800108a:	6818      	ldr	r0, [r3, #0]
 800108c:	b908      	cbnz	r0, 8001092 <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 800108e:	2001      	movs	r0, #1
 8001090:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001092:	4a0d      	ldr	r2, [pc, #52]	; (80010c8 <HAL_InitTick+0x44>)
 8001094:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001098:	fbb3 f3f0 	udiv	r3, r3, r0
 800109c:	6810      	ldr	r0, [r2, #0]
 800109e:	fbb0 f0f3 	udiv	r0, r0, r3
 80010a2:	f000 f8a5 	bl	80011f0 <HAL_SYSTICK_Config>
 80010a6:	4604      	mov	r4, r0
 80010a8:	2800      	cmp	r0, #0
 80010aa:	d1f0      	bne.n	800108e <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ac:	2d0f      	cmp	r5, #15
 80010ae:	d8ee      	bhi.n	800108e <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010b0:	4602      	mov	r2, r0
 80010b2:	4629      	mov	r1, r5
 80010b4:	f04f 30ff 	mov.w	r0, #4294967295
 80010b8:	f000 f858 	bl	800116c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80010bc:	4b03      	ldr	r3, [pc, #12]	; (80010cc <HAL_InitTick+0x48>)
 80010be:	4620      	mov	r0, r4
 80010c0:	601d      	str	r5, [r3, #0]
  }

  /* Return function status */
  return status;
}
 80010c2:	bd38      	pop	{r3, r4, r5, pc}
 80010c4:	20000000 	.word	0x20000000
 80010c8:	2000001c 	.word	0x2000001c
 80010cc:	20000004 	.word	0x20000004

080010d0 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010d0:	4a09      	ldr	r2, [pc, #36]	; (80010f8 <HAL_Init+0x28>)
 80010d2:	6813      	ldr	r3, [r2, #0]
 80010d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 80010d8:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010da:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80010dc:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010de:	f000 f833 	bl	8001148 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80010e2:	2000      	movs	r0, #0
 80010e4:	f7ff ffce 	bl	8001084 <HAL_InitTick>
 80010e8:	4604      	mov	r4, r0
 80010ea:	b918      	cbnz	r0, 80010f4 <HAL_Init+0x24>
    HAL_MspInit();
 80010ec:	f003 fc52 	bl	8004994 <HAL_MspInit>
}
 80010f0:	4620      	mov	r0, r4
 80010f2:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 80010f4:	2401      	movs	r4, #1
 80010f6:	e7fb      	b.n	80010f0 <HAL_Init+0x20>
 80010f8:	40022000 	.word	0x40022000

080010fc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 80010fc:	4a03      	ldr	r2, [pc, #12]	; (800110c <HAL_IncTick+0x10>)
 80010fe:	4904      	ldr	r1, [pc, #16]	; (8001110 <HAL_IncTick+0x14>)
 8001100:	6813      	ldr	r3, [r2, #0]
 8001102:	6809      	ldr	r1, [r1, #0]
 8001104:	440b      	add	r3, r1
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	4770      	bx	lr
 800110a:	bf00      	nop
 800110c:	2000b608 	.word	0x2000b608
 8001110:	20000000 	.word	0x20000000

08001114 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001114:	4b01      	ldr	r3, [pc, #4]	; (800111c <HAL_GetTick+0x8>)
 8001116:	6818      	ldr	r0, [r3, #0]
}
 8001118:	4770      	bx	lr
 800111a:	bf00      	nop
 800111c:	2000b608 	.word	0x2000b608

08001120 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001120:	b538      	push	{r3, r4, r5, lr}
 8001122:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8001124:	f7ff fff6 	bl	8001114 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001128:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800112a:	bf1c      	itt	ne
 800112c:	4b05      	ldrne	r3, [pc, #20]	; (8001144 <HAL_Delay+0x24>)
 800112e:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8001130:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8001132:	bf18      	it	ne
 8001134:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001136:	f7ff ffed 	bl	8001114 <HAL_GetTick>
 800113a:	1b40      	subs	r0, r0, r5
 800113c:	4284      	cmp	r4, r0
 800113e:	d8fa      	bhi.n	8001136 <HAL_Delay+0x16>
  {
  }
}
 8001140:	bd38      	pop	{r3, r4, r5, pc}
 8001142:	bf00      	nop
 8001144:	20000000 	.word	0x20000000

08001148 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001148:	4a07      	ldr	r2, [pc, #28]	; (8001168 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800114a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800114c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001150:	041b      	lsls	r3, r3, #16
 8001152:	0c1b      	lsrs	r3, r3, #16
 8001154:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001158:	0200      	lsls	r0, r0, #8
 800115a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800115e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8001162:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001164:	60d3      	str	r3, [r2, #12]
 8001166:	4770      	bx	lr
 8001168:	e000ed00 	.word	0xe000ed00

0800116c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800116c:	4b17      	ldr	r3, [pc, #92]	; (80011cc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800116e:	b530      	push	{r4, r5, lr}
 8001170:	68dc      	ldr	r4, [r3, #12]
 8001172:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001176:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800117a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800117c:	2b04      	cmp	r3, #4
 800117e:	bf28      	it	cs
 8001180:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001182:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001184:	f04f 0501 	mov.w	r5, #1
 8001188:	fa05 f303 	lsl.w	r3, r5, r3
 800118c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001190:	bf8c      	ite	hi
 8001192:	3c03      	subhi	r4, #3
 8001194:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001196:	4019      	ands	r1, r3
 8001198:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800119a:	fa05 f404 	lsl.w	r4, r5, r4
 800119e:	3c01      	subs	r4, #1
 80011a0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 80011a2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80011a4:	ea42 0201 	orr.w	r2, r2, r1
 80011a8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011ac:	bfad      	iteet	ge
 80011ae:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b2:	f000 000f 	andlt.w	r0, r0, #15
 80011b6:	4b06      	ldrlt	r3, [pc, #24]	; (80011d0 <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011b8:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011bc:	bfb5      	itete	lt
 80011be:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011c4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80011c8:	bd30      	pop	{r4, r5, pc}
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00
 80011d0:	e000ed14 	.word	0xe000ed14

080011d4 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 80011d4:	2800      	cmp	r0, #0
 80011d6:	db08      	blt.n	80011ea <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011d8:	0942      	lsrs	r2, r0, #5
 80011da:	2301      	movs	r3, #1
 80011dc:	f000 001f 	and.w	r0, r0, #31
 80011e0:	fa03 f000 	lsl.w	r0, r3, r0
 80011e4:	4b01      	ldr	r3, [pc, #4]	; (80011ec <HAL_NVIC_EnableIRQ+0x18>)
 80011e6:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80011ea:	4770      	bx	lr
 80011ec:	e000e100 	.word	0xe000e100

080011f0 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80011f0:	3801      	subs	r0, #1
 80011f2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80011f6:	d20a      	bcs.n	800120e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011f8:	4b06      	ldr	r3, [pc, #24]	; (8001214 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fa:	4a07      	ldr	r2, [pc, #28]	; (8001218 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80011fc:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011fe:	21f0      	movs	r1, #240	; 0xf0
 8001200:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001204:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001206:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001208:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800120e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8001210:	4770      	bx	lr
 8001212:	bf00      	nop
 8001214:	e000e010 	.word	0xe000e010
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800121c:	b510      	push	{r4, lr}
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800121e:	4604      	mov	r4, r0
 8001220:	b908      	cbnz	r0, 8001226 <HAL_CRC_Init+0xa>
  {
    return HAL_ERROR;
 8001222:	2001      	movs	r0, #1
 8001224:	bd10      	pop	{r4, pc}
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001226:	7f43      	ldrb	r3, [r0, #29]
 8001228:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800122c:	b913      	cbnz	r3, 8001234 <HAL_CRC_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800122e:	7702      	strb	r2, [r0, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001230:	f002 fa6a 	bl	8003708 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8001234:	2302      	movs	r3, #2
 8001236:	7763      	strb	r3, [r4, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8001238:	7923      	ldrb	r3, [r4, #4]
 800123a:	b9e3      	cbnz	r3, 8001276 <HAL_CRC_Init+0x5a>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800123c:	6823      	ldr	r3, [r4, #0]
 800123e:	4a13      	ldr	r2, [pc, #76]	; (800128c <HAL_CRC_Init+0x70>)
 8001240:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8001242:	689a      	ldr	r2, [r3, #8]
 8001244:	f022 0218 	bic.w	r2, r2, #24
 8001248:	609a      	str	r2, [r3, #8]
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 800124a:	7962      	ldrb	r2, [r4, #5]
 800124c:	6823      	ldr	r3, [r4, #0]
 800124e:	b9d2      	cbnz	r2, 8001286 <HAL_CRC_Init+0x6a>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 8001250:	f04f 32ff 	mov.w	r2, #4294967295
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001254:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 8001256:	689a      	ldr	r2, [r3, #8]
 8001258:	6961      	ldr	r1, [r4, #20]
 800125a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800125e:	430a      	orrs	r2, r1
 8001260:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 8001262:	689a      	ldr	r2, [r3, #8]
 8001264:	69a1      	ldr	r1, [r4, #24]
 8001266:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800126a:	430a      	orrs	r2, r1
 800126c:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800126e:	2301      	movs	r3, #1
 8001270:	7763      	strb	r3, [r4, #29]

  /* Return function status */
  return HAL_OK;
 8001272:	2000      	movs	r0, #0
}
 8001274:	bd10      	pop	{r4, pc}
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8001276:	68e2      	ldr	r2, [r4, #12]
 8001278:	68a1      	ldr	r1, [r4, #8]
 800127a:	4620      	mov	r0, r4
 800127c:	f000 f808 	bl	8001290 <HAL_CRCEx_Polynomial_Set>
 8001280:	2800      	cmp	r0, #0
 8001282:	d0e2      	beq.n	800124a <HAL_CRC_Init+0x2e>
 8001284:	e7cd      	b.n	8001222 <HAL_CRC_Init+0x6>
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 8001286:	6922      	ldr	r2, [r4, #16]
 8001288:	e7e4      	b.n	8001254 <HAL_CRC_Init+0x38>
 800128a:	bf00      	nop
 800128c:	04c11db7 	.word	0x04c11db7

08001290 <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 8001290:	b510      	push	{r4, lr}
  HAL_StatusTypeDef status = HAL_OK;
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 8001292:	231f      	movs	r3, #31
   * definition. HAL_ERROR is reported if Pol degree is
   * larger than that indicated by PolyLength.
   * Look for MSB position: msb will contain the degree of
   *  the second to the largest polynomial member. E.g., for
   *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
  while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8001294:	f113 33ff 	adds.w	r3, r3, #4294967295
 8001298:	d306      	bcc.n	80012a8 <HAL_CRCEx_Polynomial_Set+0x18>
 800129a:	fa21 f403 	lsr.w	r4, r1, r3
 800129e:	07e4      	lsls	r4, r4, #31
 80012a0:	d5f8      	bpl.n	8001294 <HAL_CRCEx_Polynomial_Set+0x4>
  {
  }

  switch (PolyLength)
 80012a2:	2a08      	cmp	r2, #8
 80012a4:	d014      	beq.n	80012d0 <HAL_CRCEx_Polynomial_Set+0x40>
 80012a6:	d809      	bhi.n	80012bc <HAL_CRCEx_Polynomial_Set+0x2c>
 80012a8:	b972      	cbnz	r2, 80012c8 <HAL_CRCEx_Polynomial_Set+0x38>
      break;
  }
  if (status == HAL_OK)
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 80012aa:	6800      	ldr	r0, [r0, #0]
 80012ac:	6141      	str	r1, [r0, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 80012ae:	6883      	ldr	r3, [r0, #8]
 80012b0:	f023 0318 	bic.w	r3, r3, #24
 80012b4:	431a      	orrs	r2, r3
 80012b6:	6082      	str	r2, [r0, #8]
 80012b8:	2000      	movs	r0, #0
  }
  /* Return function status */
  return status;
 80012ba:	bd10      	pop	{r4, pc}
  switch (PolyLength)
 80012bc:	2a10      	cmp	r2, #16
 80012be:	d005      	beq.n	80012cc <HAL_CRCEx_Polynomial_Set+0x3c>
 80012c0:	2a18      	cmp	r2, #24
 80012c2:	d101      	bne.n	80012c8 <HAL_CRCEx_Polynomial_Set+0x38>
      if (msb >= HAL_CRC_LENGTH_7B)
 80012c4:	2b06      	cmp	r3, #6
      if (msb >= HAL_CRC_LENGTH_16B)
 80012c6:	d9f0      	bls.n	80012aa <HAL_CRCEx_Polynomial_Set+0x1a>
  switch (PolyLength)
 80012c8:	2001      	movs	r0, #1
 80012ca:	bd10      	pop	{r4, pc}
      if (msb >= HAL_CRC_LENGTH_8B)
 80012cc:	2b07      	cmp	r3, #7
 80012ce:	e7fa      	b.n	80012c6 <HAL_CRCEx_Polynomial_Set+0x36>
      if (msb >= HAL_CRC_LENGTH_16B)
 80012d0:	2b0f      	cmp	r3, #15
 80012d2:	e7f8      	b.n	80012c6 <HAL_CRCEx_Polynomial_Set+0x36>

080012d4 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80012d4:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if (hdac == NULL)
 80012d6:	4604      	mov	r4, r0
 80012d8:	b168      	cbz	r0, 80012f6 <HAL_DAC_Init+0x22>
     return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80012da:	7903      	ldrb	r3, [r0, #4]
 80012dc:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80012e0:	b913      	cbnz	r3, 80012e8 <HAL_DAC_Init+0x14>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80012e2:	7142      	strb	r2, [r0, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 80012e4:	f002 fa52 	bl	800378c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 80012e8:	2302      	movs	r3, #2
 80012ea:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80012ec:	2000      	movs	r0, #0

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80012ee:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 80012f0:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 80012f2:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
 80012f4:	bd10      	pop	{r4, pc}
     return HAL_ERROR;
 80012f6:	2001      	movs	r0, #1
}
 80012f8:	bd10      	pop	{r4, pc}

080012fa <HAL_DAC_Start>:
{
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 80012fa:	7943      	ldrb	r3, [r0, #5]
 80012fc:	2b01      	cmp	r3, #1
{
 80012fe:	b530      	push	{r4, r5, lr}
 8001300:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(hdac);
 8001304:	d017      	beq.n	8001336 <HAL_DAC_Start+0x3c>

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001306:	7103      	strb	r3, [r0, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001308:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(hdac);
 800130a:	2201      	movs	r2, #1
  __HAL_DAC_ENABLE(hdac, Channel);
 800130c:	681c      	ldr	r4, [r3, #0]
  __HAL_LOCK(hdac);
 800130e:	7142      	strb	r2, [r0, #5]
  __HAL_DAC_ENABLE(hdac, Channel);
 8001310:	f001 0510 	and.w	r5, r1, #16
 8001314:	40aa      	lsls	r2, r5
 8001316:	4322      	orrs	r2, r4
 8001318:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx)
  if(Channel == DAC_CHANNEL_1)
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800131a:	681a      	ldr	r2, [r3, #0]
  if(Channel == DAC_CHANNEL_1)
 800131c:	b969      	cbnz	r1, 800133a <HAL_DAC_Start+0x40>
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_CR_TEN1)
 800131e:	f002 023c 	and.w	r2, r2, #60	; 0x3c
 8001322:	2a04      	cmp	r2, #4
 8001324:	d103      	bne.n	800132e <HAL_DAC_Start+0x34>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8001326:	685a      	ldr	r2, [r3, #4]
 8001328:	f042 0201 	orr.w	r2, r2, #1
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 800132c:	605a      	str	r2, [r3, #4]
    /* Enable the selected DAC software conversion */
    SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
  }
#endif /* STM32L451xx STM32L452xx STM32L462xx */
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800132e:	2301      	movs	r3, #1
 8001330:	7103      	strb	r3, [r0, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8001332:	2300      	movs	r3, #0
 8001334:	7143      	strb	r3, [r0, #5]
  __HAL_LOCK(hdac);
 8001336:	4618      	mov	r0, r3

  /* Return function status */
  return HAL_OK;
}
 8001338:	bd30      	pop	{r4, r5, pc}
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == DAC_CR_TEN2)
 800133a:	f402 1270 	and.w	r2, r2, #3932160	; 0x3c0000
 800133e:	f5b2 2f80 	cmp.w	r2, #262144	; 0x40000
 8001342:	d1f4      	bne.n	800132e <HAL_DAC_Start+0x34>
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8001344:	685a      	ldr	r2, [r3, #4]
 8001346:	f042 0202 	orr.w	r2, r2, #2
 800134a:	e7ef      	b.n	800132c <HAL_DAC_Start+0x32>

0800134c <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 800134c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800134e:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8001350:	7940      	ldrb	r0, [r0, #5]
 8001352:	2801      	cmp	r0, #1
{
 8001354:	460e      	mov	r6, r1
 8001356:	f04f 0002 	mov.w	r0, #2
 800135a:	4611      	mov	r1, r2
 800135c:	9a06      	ldr	r2, [sp, #24]
  __HAL_LOCK(hdac);
 800135e:	d054      	beq.n	800140a <HAL_DAC_Start_DMA+0xbe>
 8001360:	2401      	movs	r4, #1
 8001362:	716c      	strb	r4, [r5, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001364:	7128      	strb	r0, [r5, #4]
 8001366:	682c      	ldr	r4, [r5, #0]

  if (Channel == DAC_CHANNEL_1)
 8001368:	b9e6      	cbnz	r6, 80013a4 <HAL_DAC_Start_DMA+0x58>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 800136a:	68a8      	ldr	r0, [r5, #8]
 800136c:	4f27      	ldr	r7, [pc, #156]	; (800140c <HAL_DAC_Start_DMA+0xc0>)
 800136e:	62c7      	str	r7, [r0, #44]	; 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001370:	4f27      	ldr	r7, [pc, #156]	; (8001410 <HAL_DAC_Start_DMA+0xc4>)
 8001372:	6307      	str	r7, [r0, #48]	; 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001374:	4f27      	ldr	r7, [pc, #156]	; (8001414 <HAL_DAC_Start_DMA+0xc8>)
 8001376:	6347      	str	r7, [r0, #52]	; 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8001378:	6827      	ldr	r7, [r4, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 800137a:	2a04      	cmp	r2, #4
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 800137c:	f447 5780 	orr.w	r7, r7, #4096	; 0x1000
 8001380:	6027      	str	r7, [r4, #0]
    switch (Alignment)
 8001382:	d009      	beq.n	8001398 <HAL_DAC_Start_DMA+0x4c>
 8001384:	2a08      	cmp	r2, #8
 8001386:	d00a      	beq.n	800139e <HAL_DAC_Start_DMA+0x52>
 8001388:	2a00      	cmp	r2, #0
 800138a:	d13c      	bne.n	8001406 <HAL_DAC_Start_DMA+0xba>
    {
      case DAC_ALIGN_12B_R:
        /* Get DHR12R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 800138c:	f104 0208 	add.w	r2, r4, #8

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 8001390:	6827      	ldr	r7, [r4, #0]
 8001392:	f447 5700 	orr.w	r7, r7, #8192	; 0x2000
 8001396:	e01a      	b.n	80013ce <HAL_DAC_Start_DMA+0x82>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8001398:	f104 020c 	add.w	r2, r4, #12
        break;
 800139c:	e7f8      	b.n	8001390 <HAL_DAC_Start_DMA+0x44>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 800139e:	f104 0210 	add.w	r2, r4, #16
        break;
 80013a2:	e7f5      	b.n	8001390 <HAL_DAC_Start_DMA+0x44>
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 80013a4:	68e8      	ldr	r0, [r5, #12]
 80013a6:	4f1c      	ldr	r7, [pc, #112]	; (8001418 <HAL_DAC_Start_DMA+0xcc>)
 80013a8:	62c7      	str	r7, [r0, #44]	; 0x2c
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 80013aa:	4f1c      	ldr	r7, [pc, #112]	; (800141c <HAL_DAC_Start_DMA+0xd0>)
 80013ac:	6307      	str	r7, [r0, #48]	; 0x30
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 80013ae:	4f1c      	ldr	r7, [pc, #112]	; (8001420 <HAL_DAC_Start_DMA+0xd4>)
 80013b0:	6347      	str	r7, [r0, #52]	; 0x34
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80013b2:	6827      	ldr	r7, [r4, #0]
    switch (Alignment)
 80013b4:	2a04      	cmp	r2, #4
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 80013b6:	f047 5780 	orr.w	r7, r7, #268435456	; 0x10000000
 80013ba:	6027      	str	r7, [r4, #0]
    switch (Alignment)
 80013bc:	d016      	beq.n	80013ec <HAL_DAC_Start_DMA+0xa0>
 80013be:	2a08      	cmp	r2, #8
 80013c0:	d017      	beq.n	80013f2 <HAL_DAC_Start_DMA+0xa6>
 80013c2:	b9f2      	cbnz	r2, 8001402 <HAL_DAC_Start_DMA+0xb6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80013c4:	f104 0214 	add.w	r2, r4, #20
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 80013c8:	6827      	ldr	r7, [r4, #0]
 80013ca:	f047 5700 	orr.w	r7, r7, #536870912	; 0x20000000
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80013ce:	6027      	str	r7, [r4, #0]
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80013d0:	f000 faf8 	bl	80019c4 <HAL_DMA_Start_IT>
    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 80013d4:	2300      	movs	r3, #0
 80013d6:	716b      	strb	r3, [r5, #5]

  if (status == HAL_OK)
 80013d8:	b970      	cbnz	r0, 80013f8 <HAL_DAC_Start_DMA+0xac>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 80013da:	682b      	ldr	r3, [r5, #0]
 80013dc:	f006 0110 	and.w	r1, r6, #16
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	2601      	movs	r6, #1
 80013e4:	408e      	lsls	r6, r1
 80013e6:	4316      	orrs	r6, r2
 80013e8:	601e      	str	r6, [r3, #0]
 80013ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80013ec:	f104 0218 	add.w	r2, r4, #24
        break;
 80013f0:	e7ea      	b.n	80013c8 <HAL_DAC_Start_DMA+0x7c>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80013f2:	f104 021c 	add.w	r2, r4, #28
        break;
 80013f6:	e7e7      	b.n	80013c8 <HAL_DAC_Start_DMA+0x7c>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80013f8:	692b      	ldr	r3, [r5, #16]
 80013fa:	f043 0304 	orr.w	r3, r3, #4
 80013fe:	612b      	str	r3, [r5, #16]
 8001400:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmpreg = 0U;
 8001402:	2200      	movs	r2, #0
 8001404:	e7e0      	b.n	80013c8 <HAL_DAC_Start_DMA+0x7c>
 8001406:	4632      	mov	r2, r6
 8001408:	e7c2      	b.n	8001390 <HAL_DAC_Start_DMA+0x44>
  }

  /* Return function status */
  return status;
}
 800140a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800140c:	08001427 	.word	0x08001427
 8001410:	08001439 	.word	0x08001439
 8001414:	08001445 	.word	0x08001445
 8001418:	08001575 	.word	0x08001575
 800141c:	08001585 	.word	0x08001585
 8001420:	0800158f 	.word	0x0800158f

08001424 <HAL_DAC_ConvCpltCallbackCh1>:
 8001424:	4770      	bx	lr

08001426 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001426:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001428:	6a84      	ldr	r4, [r0, #40]	; 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800142a:	4620      	mov	r0, r4
 800142c:	f7ff fffa 	bl	8001424 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001430:	2301      	movs	r3, #1
 8001432:	7123      	strb	r3, [r4, #4]
 8001434:	bd10      	pop	{r4, pc}

08001436 <HAL_DAC_ConvHalfCpltCallbackCh1>:
 8001436:	4770      	bx	lr

08001438 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8001438:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 800143a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800143c:	f7ff fffb 	bl	8001436 <HAL_DAC_ConvHalfCpltCallbackCh1>
 8001440:	bd08      	pop	{r3, pc}

08001442 <HAL_DAC_ErrorCallbackCh1>:
 8001442:	4770      	bx	lr

08001444 <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 8001444:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001446:	6a84      	ldr	r4, [r0, #40]	; 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001448:	6923      	ldr	r3, [r4, #16]
 800144a:	f043 0304 	orr.w	r3, r3, #4
 800144e:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8001450:	4620      	mov	r0, r4
 8001452:	f7ff fff6 	bl	8001442 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8001456:	2301      	movs	r3, #1
 8001458:	7123      	strb	r3, [r4, #4]
 800145a:	bd10      	pop	{r4, pc}

0800145c <HAL_DAC_ConfigChannel>:
{
 800145c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  __HAL_LOCK(hdac);
 800145e:	7943      	ldrb	r3, [r0, #5]
 8001460:	2b01      	cmp	r3, #1
{
 8001462:	4604      	mov	r4, r0
 8001464:	460d      	mov	r5, r1
 8001466:	4616      	mov	r6, r2
 8001468:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hdac);
 800146c:	d063      	beq.n	8001536 <HAL_DAC_ConfigChannel+0xda>
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 800146e:	680b      	ldr	r3, [r1, #0]
  hdac->State = HAL_DAC_STATE_BUSY;
 8001470:	7120      	strb	r0, [r4, #4]
  __HAL_LOCK(hdac);
 8001472:	2201      	movs	r2, #1
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001474:	2b04      	cmp	r3, #4
  __HAL_LOCK(hdac);
 8001476:	7162      	strb	r2, [r4, #5]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8001478:	d125      	bne.n	80014c6 <HAL_DAC_ConfigChannel+0x6a>
    if (Channel == DAC_CHANNEL_1)
 800147a:	2e00      	cmp	r6, #0
 800147c:	d16c      	bne.n	8001558 <HAL_DAC_ConfigChannel+0xfc>
      tickstart = HAL_GetTick();
 800147e:	f7ff fe49 	bl	8001114 <HAL_GetTick>
 8001482:	4607      	mov	r7, r0
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8001484:	6823      	ldr	r3, [r4, #0]
 8001486:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001488:	041b      	lsls	r3, r3, #16
 800148a:	d455      	bmi.n	8001538 <HAL_DAC_ConfigChannel+0xdc>
      HAL_Delay(1);
 800148c:	2001      	movs	r0, #1
 800148e:	f7ff fe47 	bl	8001120 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001492:	6823      	ldr	r3, [r4, #0]
 8001494:	69aa      	ldr	r2, [r5, #24]
 8001496:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8001498:	6821      	ldr	r1, [r4, #0]
 800149a:	f006 0010 	and.w	r0, r6, #16
 800149e:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 80014a0:	f240 33ff 	movw	r3, #1023	; 0x3ff
 80014a4:	4083      	lsls	r3, r0
 80014a6:	ea22 0203 	bic.w	r2, r2, r3
 80014aa:	69eb      	ldr	r3, [r5, #28]
 80014ac:	4083      	lsls	r3, r0
 80014ae:	431a      	orrs	r2, r3
 80014b0:	648a      	str	r2, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 80014b2:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 80014b4:	22ff      	movs	r2, #255	; 0xff
 80014b6:	4082      	lsls	r2, r0
 80014b8:	ea23 0302 	bic.w	r3, r3, r2
 80014bc:	6a2a      	ldr	r2, [r5, #32]
 80014be:	fa02 f000 	lsl.w	r0, r2, r0
 80014c2:	4303      	orrs	r3, r0
 80014c4:	64cb      	str	r3, [r1, #76]	; 0x4c
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80014c6:	692b      	ldr	r3, [r5, #16]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	f006 0210 	and.w	r2, r6, #16
 80014ce:	6823      	ldr	r3, [r4, #0]
 80014d0:	d108      	bne.n	80014e4 <HAL_DAC_ConfigChannel+0x88>
  tmpreg1 = hdac->Instance->CCR;
 80014d2:	6b99      	ldr	r1, [r3, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80014d4:	201f      	movs	r0, #31
 80014d6:	4090      	lsls	r0, r2
 80014d8:	ea21 0000 	bic.w	r0, r1, r0
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80014dc:	6969      	ldr	r1, [r5, #20]
 80014de:	4091      	lsls	r1, r2
 80014e0:	4301      	orrs	r1, r0
  hdac->Instance->CCR = tmpreg1;
 80014e2:	6399      	str	r1, [r3, #56]	; 0x38
  tmpreg1 = hdac->Instance->MCR;
 80014e4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80014e6:	68ae      	ldr	r6, [r5, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80014e8:	2007      	movs	r0, #7
 80014ea:	4090      	lsls	r0, r2
 80014ec:	ea21 0000 	bic.w	r0, r1, r0
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 80014f0:	6829      	ldr	r1, [r5, #0]
 80014f2:	4331      	orrs	r1, r6
 80014f4:	68ee      	ldr	r6, [r5, #12]
 80014f6:	4331      	orrs	r1, r6
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80014f8:	4091      	lsls	r1, r2
 80014fa:	4301      	orrs	r1, r0
  hdac->Instance->MCR = tmpreg1;
 80014fc:	63d9      	str	r1, [r3, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80014fe:	6819      	ldr	r1, [r3, #0]
 8001500:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001504:	4090      	lsls	r0, r2
 8001506:	ea21 0100 	bic.w	r1, r1, r0
 800150a:	6019      	str	r1, [r3, #0]
  tmpreg1 = hdac->Instance->CR;
 800150c:	6819      	ldr	r1, [r3, #0]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800150e:	f640 70fc 	movw	r0, #4092	; 0xffc
 8001512:	4090      	lsls	r0, r2
 8001514:	ea21 0000 	bic.w	r0, r1, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8001518:	6869      	ldr	r1, [r5, #4]
 800151a:	4091      	lsls	r1, r2
 800151c:	4301      	orrs	r1, r0
  hdac->Instance->CR = tmpreg1;
 800151e:	6019      	str	r1, [r3, #0]
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8001520:	6819      	ldr	r1, [r3, #0]
 8001522:	20c0      	movs	r0, #192	; 0xc0
 8001524:	fa00 f202 	lsl.w	r2, r0, r2
 8001528:	ea21 0202 	bic.w	r2, r1, r2
 800152c:	601a      	str	r2, [r3, #0]
  __HAL_UNLOCK(hdac);
 800152e:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8001530:	2301      	movs	r3, #1
 8001532:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 8001534:	7160      	strb	r0, [r4, #5]
}
 8001536:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001538:	f7ff fdec 	bl	8001114 <HAL_GetTick>
 800153c:	1bc0      	subs	r0, r0, r7
 800153e:	2801      	cmp	r0, #1
 8001540:	d9a0      	bls.n	8001484 <HAL_DAC_ConfigChannel+0x28>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001542:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8001544:	2003      	movs	r0, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8001546:	f043 0308 	orr.w	r3, r3, #8
 800154a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 800154c:	7120      	strb	r0, [r4, #4]
          return HAL_TIMEOUT;
 800154e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8001550:	f7ff fde0 	bl	8001114 <HAL_GetTick>
 8001554:	2801      	cmp	r0, #1
 8001556:	d8f4      	bhi.n	8001542 <HAL_DAC_ConfigChannel+0xe6>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8001558:	6823      	ldr	r3, [r4, #0]
 800155a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800155c:	2b00      	cmp	r3, #0
 800155e:	dbf7      	blt.n	8001550 <HAL_DAC_ConfigChannel+0xf4>
      HAL_Delay(1U);
 8001560:	2001      	movs	r0, #1
 8001562:	f7ff fddd 	bl	8001120 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8001566:	6823      	ldr	r3, [r4, #0]
 8001568:	69aa      	ldr	r2, [r5, #24]
 800156a:	645a      	str	r2, [r3, #68]	; 0x44
 800156c:	e794      	b.n	8001498 <HAL_DAC_ConfigChannel+0x3c>

0800156e <HAL_DACEx_ConvCpltCallbackCh2>:
 800156e:	4770      	bx	lr

08001570 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
 8001570:	4770      	bx	lr

08001572 <HAL_DACEx_ErrorCallbackCh2>:
 8001572:	4770      	bx	lr

08001574 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001574:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001576:	6a84      	ldr	r4, [r0, #40]	; 0x28

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 8001578:	4620      	mov	r0, r4
 800157a:	f7ff fff8 	bl	800156e <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800157e:	2301      	movs	r3, #1
 8001580:	7123      	strb	r3, [r4, #4]
 8001582:	bd10      	pop	{r4, pc}

08001584 <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 8001584:	b508      	push	{r3, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 8001586:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001588:	f7ff fff2 	bl	8001570 <HAL_DACEx_ConvHalfCpltCallbackCh2>
 800158c:	bd08      	pop	{r3, pc}

0800158e <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 800158e:	b510      	push	{r4, lr}
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001590:	6a84      	ldr	r4, [r0, #40]	; 0x28

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8001592:	6923      	ldr	r3, [r4, #16]
 8001594:	f043 0304 	orr.w	r3, r3, #4
 8001598:	6123      	str	r3, [r4, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 800159a:	4620      	mov	r0, r4
 800159c:	f7ff ffe9 	bl	8001572 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80015a0:	2301      	movs	r3, #1
 80015a2:	7123      	strb	r3, [r4, #4]
 80015a4:	bd10      	pop	{r4, pc}

080015a6 <DFSDM_RegConvStart>:
  * @retval None
  */
static void DFSDM_RegConvStart(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
  /* Check regular trigger */
  if (hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER)
 80015a6:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80015a8:	6803      	ldr	r3, [r0, #0]
 80015aa:	f890 104c 	ldrb.w	r1, [r0, #76]	; 0x4c
 80015ae:	b93a      	cbnz	r2, 80015c0 <DFSDM_RegConvStart+0x1a>
  {
    /* Software start of regular conversion */
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSWSTART;
 80015b0:	681a      	ldr	r2, [r3, #0]
 80015b2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80015b6:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
    }
  }
  /* Update DFSDM filter state */
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80015b8:	2901      	cmp	r1, #1
 80015ba:	d11c      	bne.n	80015f6 <DFSDM_RegConvStart+0x50>
 80015bc:	2302      	movs	r3, #2
 80015be:	e01b      	b.n	80015f8 <DFSDM_RegConvStart+0x52>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_DFEN);
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	f022 0201 	bic.w	r2, r2, #1
 80015c6:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RSYNC;
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 80015ce:	601a      	str	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80015d0:	681a      	ldr	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80015d2:	2903      	cmp	r1, #3
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80015d4:	f042 0201 	orr.w	r2, r2, #1
 80015d8:	601a      	str	r2, [r3, #0]
    if (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_INJ)
 80015da:	d1ed      	bne.n	80015b8 <DFSDM_RegConvStart+0x12>
      if (hdfsdm_filter->InjectedTrigger == DFSDM_FILTER_SW_TRIGGER)
 80015dc:	6b82      	ldr	r2, [r0, #56]	; 0x38
 80015de:	b91a      	cbnz	r2, 80015e8 <DFSDM_RegConvStart+0x42>
        hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSWSTART;
 80015e0:	681a      	ldr	r2, [r3, #0]
 80015e2:	f042 0202 	orr.w	r2, r2, #2
 80015e6:	601a      	str	r2, [r3, #0]
                                        hdfsdm_filter->InjectedChannelsNbr : 1U;
 80015e8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80015ec:	2b01      	cmp	r3, #1
 80015ee:	bf0c      	ite	eq
 80015f0:	6c43      	ldreq	r3, [r0, #68]	; 0x44
 80015f2:	2301      	movne	r3, #1
      hdfsdm_filter->InjConvRemaining = (hdfsdm_filter->InjectedScanMode == ENABLE) ? \
 80015f4:	6483      	str	r3, [r0, #72]	; 0x48
                         HAL_DFSDM_FILTER_STATE_REG : HAL_DFSDM_FILTER_STATE_REG_INJ;
 80015f6:	2304      	movs	r3, #4
  hdfsdm_filter->State = (hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) ? \
 80015f8:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
 80015fc:	4770      	bx	lr
	...

08001600 <DFSDM_GetChannelFromInstance>:
  if (Instance == DFSDM1_Channel0)
 8001600:	4b14      	ldr	r3, [pc, #80]	; (8001654 <DFSDM_GetChannelFromInstance+0x54>)
 8001602:	4298      	cmp	r0, r3
 8001604:	d017      	beq.n	8001636 <DFSDM_GetChannelFromInstance+0x36>
  else if (Instance == DFSDM1_Channel1)
 8001606:	3320      	adds	r3, #32
 8001608:	4298      	cmp	r0, r3
 800160a:	d016      	beq.n	800163a <DFSDM_GetChannelFromInstance+0x3a>
  else if (Instance == DFSDM1_Channel2)
 800160c:	3320      	adds	r3, #32
 800160e:	4298      	cmp	r0, r3
 8001610:	d015      	beq.n	800163e <DFSDM_GetChannelFromInstance+0x3e>
  else if (Instance == DFSDM1_Channel3)
 8001612:	3320      	adds	r3, #32
 8001614:	4298      	cmp	r0, r3
 8001616:	d014      	beq.n	8001642 <DFSDM_GetChannelFromInstance+0x42>
  else if (Instance == DFSDM1_Channel4)
 8001618:	3320      	adds	r3, #32
 800161a:	4298      	cmp	r0, r3
 800161c:	d013      	beq.n	8001646 <DFSDM_GetChannelFromInstance+0x46>
  else if (Instance == DFSDM1_Channel5)
 800161e:	3320      	adds	r3, #32
 8001620:	4298      	cmp	r0, r3
 8001622:	d012      	beq.n	800164a <DFSDM_GetChannelFromInstance+0x4a>
  else if (Instance == DFSDM1_Channel6)
 8001624:	3320      	adds	r3, #32
 8001626:	4298      	cmp	r0, r3
 8001628:	d011      	beq.n	800164e <DFSDM_GetChannelFromInstance+0x4e>
    channel = 7;
 800162a:	3320      	adds	r3, #32
 800162c:	4298      	cmp	r0, r3
 800162e:	bf0c      	ite	eq
 8001630:	2007      	moveq	r0, #7
 8001632:	2000      	movne	r0, #0
 8001634:	4770      	bx	lr
    channel = 0;
 8001636:	2000      	movs	r0, #0
 8001638:	4770      	bx	lr
    channel = 1;
 800163a:	2001      	movs	r0, #1
 800163c:	4770      	bx	lr
    channel = 2;
 800163e:	2002      	movs	r0, #2
 8001640:	4770      	bx	lr
    channel = 3;
 8001642:	2003      	movs	r0, #3
 8001644:	4770      	bx	lr
    channel = 4;
 8001646:	2004      	movs	r0, #4
 8001648:	4770      	bx	lr
    channel = 5;
 800164a:	2005      	movs	r0, #5
 800164c:	4770      	bx	lr
    channel = 6;
 800164e:	2006      	movs	r0, #6
}
 8001650:	4770      	bx	lr
 8001652:	bf00      	nop
 8001654:	40016000 	.word	0x40016000

08001658 <HAL_DFSDM_ChannelInit>:
{
 8001658:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_channel == NULL)
 800165a:	4604      	mov	r4, r0
 800165c:	2800      	cmp	r0, #0
 800165e:	d067      	beq.n	8001730 <HAL_DFSDM_ChannelInit+0xd8>
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 8001660:	6800      	ldr	r0, [r0, #0]
 8001662:	4d34      	ldr	r5, [pc, #208]	; (8001734 <HAL_DFSDM_ChannelInit+0xdc>)
 8001664:	f7ff ffcc 	bl	8001600 <DFSDM_GetChannelFromInstance>
 8001668:	f855 3020 	ldr.w	r3, [r5, r0, lsl #2]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d15f      	bne.n	8001730 <HAL_DFSDM_ChannelInit+0xd8>
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8001670:	4620      	mov	r0, r4
 8001672:	f002 fa85 	bl	8003b80 <HAL_DFSDM_ChannelMspInit>
  v_dfsdm1ChannelCounter++;
 8001676:	4b30      	ldr	r3, [pc, #192]	; (8001738 <HAL_DFSDM_ChannelInit+0xe0>)
 8001678:	681a      	ldr	r2, [r3, #0]
 800167a:	3201      	adds	r2, #1
 800167c:	601a      	str	r2, [r3, #0]
  if (v_dfsdm1ChannelCounter == 1U)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	2b01      	cmp	r3, #1
 8001682:	d119      	bne.n	80016b8 <HAL_DFSDM_ChannelInit+0x60>
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8001684:	4b2d      	ldr	r3, [pc, #180]	; (800173c <HAL_DFSDM_ChannelInit+0xe4>)
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	f022 4280 	bic.w	r2, r2, #1073741824	; 0x40000000
 800168c:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 800168e:	681a      	ldr	r2, [r3, #0]
 8001690:	68a1      	ldr	r1, [r4, #8]
 8001692:	430a      	orrs	r2, r1
 8001694:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8001696:	681a      	ldr	r2, [r3, #0]
 8001698:	f422 027f 	bic.w	r2, r2, #16711680	; 0xff0000
 800169c:	601a      	str	r2, [r3, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800169e:	7922      	ldrb	r2, [r4, #4]
 80016a0:	2a01      	cmp	r2, #1
 80016a2:	d105      	bne.n	80016b0 <HAL_DFSDM_ChannelInit+0x58>
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 80016a4:	68e1      	ldr	r1, [r4, #12]
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	3901      	subs	r1, #1
 80016aa:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80016ae:	601a      	str	r2, [r3, #0]
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 80016b0:	681a      	ldr	r2, [r3, #0]
 80016b2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 80016b6:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80016b8:	6820      	ldr	r0, [r4, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016ba:	6961      	ldr	r1, [r4, #20]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 80016bc:	6803      	ldr	r3, [r0, #0]
 80016be:	f423 4371 	bic.w	r3, r3, #61696	; 0xf100
 80016c2:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016c4:	6923      	ldr	r3, [r4, #16]
 80016c6:	6802      	ldr	r2, [r0, #0]
 80016c8:	430b      	orrs	r3, r1
                                        hdfsdm_channel->Init.Input.DataPacking |
 80016ca:	69a1      	ldr	r1, [r4, #24]
 80016cc:	430b      	orrs	r3, r1
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 80016ce:	4313      	orrs	r3, r2
 80016d0:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80016d2:	6803      	ldr	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80016d4:	6a21      	ldr	r1, [r4, #32]
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80016d6:	f023 030f 	bic.w	r3, r3, #15
 80016da:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80016dc:	69e3      	ldr	r3, [r4, #28]
 80016de:	6802      	ldr	r2, [r0, #0]
 80016e0:	430b      	orrs	r3, r1
 80016e2:	4313      	orrs	r3, r2
 80016e4:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80016e6:	6883      	ldr	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016e8:	6a61      	ldr	r1, [r4, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80016ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80016ec:	f423 035f 	bic.w	r3, r3, #14614528	; 0xdf0000
 80016f0:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016f2:	6883      	ldr	r3, [r0, #8]
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80016f4:	3a01      	subs	r2, #1
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80016f6:	430b      	orrs	r3, r1
 80016f8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80016fc:	6083      	str	r3, [r0, #8]
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80016fe:	6843      	ldr	r3, [r0, #4]
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8001700:	6b22      	ldr	r2, [r4, #48]	; 0x30
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 8001702:	f003 0307 	and.w	r3, r3, #7
 8001706:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8001708:	6843      	ldr	r3, [r0, #4]
 800170a:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800170e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8001710:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001714:	6043      	str	r3, [r0, #4]
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8001716:	6803      	ldr	r3, [r0, #0]
 8001718:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800171c:	6003      	str	r3, [r0, #0]
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 800171e:	2301      	movs	r3, #1
 8001720:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 8001724:	f7ff ff6c 	bl	8001600 <DFSDM_GetChannelFromInstance>
 8001728:	f845 4020 	str.w	r4, [r5, r0, lsl #2]
  return HAL_OK;
 800172c:	2000      	movs	r0, #0
 800172e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001730:	2001      	movs	r0, #1
}
 8001732:	bd38      	pop	{r3, r4, r5, pc}
 8001734:	20000210 	.word	0x20000210
 8001738:	20000230 	.word	0x20000230
 800173c:	40016000 	.word	0x40016000

08001740 <HAL_DFSDM_FilterInit>:
{
 8001740:	b538      	push	{r3, r4, r5, lr}
  if (hdfsdm_filter == NULL)
 8001742:	4604      	mov	r4, r0
 8001744:	2800      	cmp	r0, #0
 8001746:	d069      	beq.n	800181c <HAL_DFSDM_FilterInit+0xdc>
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8001748:	6802      	ldr	r2, [r0, #0]
 800174a:	4b35      	ldr	r3, [pc, #212]	; (8001820 <HAL_DFSDM_FilterInit+0xe0>)
 800174c:	429a      	cmp	r2, r3
 800174e:	d105      	bne.n	800175c <HAL_DFSDM_FilterInit+0x1c>
 8001750:	6840      	ldr	r0, [r0, #4]
 8001752:	2801      	cmp	r0, #1
 8001754:	d063      	beq.n	800181e <HAL_DFSDM_FilterInit+0xde>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8001756:	68e0      	ldr	r0, [r4, #12]
 8001758:	2801      	cmp	r0, #1
 800175a:	d060      	beq.n	800181e <HAL_DFSDM_FilterInit+0xde>
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 800175c:	2300      	movs	r3, #0
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800175e:	2201      	movs	r2, #1
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8001760:	6323      	str	r3, [r4, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 8001762:	6462      	str	r2, [r4, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 8001764:	64a2      	str	r2, [r4, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 8001766:	6523      	str	r3, [r4, #80]	; 0x50
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 8001768:	4620      	mov	r0, r4
 800176a:	f002 f9a9 	bl	8003ac0 <HAL_DFSDM_FilterMspInit>
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 800176e:	6823      	ldr	r3, [r4, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8001770:	7c20      	ldrb	r0, [r4, #16]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 8001772:	681a      	ldr	r2, [r3, #0]
 8001774:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 8001778:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 800177a:	7a22      	ldrb	r2, [r4, #8]
 800177c:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 800177e:	681a      	ldr	r2, [r3, #0]
 8001780:	bf0c      	ite	eq
 8001782:	f042 5200 	orreq.w	r2, r2, #536870912	; 0x20000000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 8001786:	f022 5200 	bicne.w	r2, r2, #536870912	; 0x20000000
 800178a:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 800178c:	7a62      	ldrb	r2, [r4, #9]
 800178e:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	bf0c      	ite	eq
 8001794:	f442 1200 	orreq.w	r2, r2, #2097152	; 0x200000
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8001798:	f422 1200 	bicne.w	r2, r2, #2097152	; 0x200000
 800179c:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 800179e:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80017a0:	68e5      	ldr	r5, [r4, #12]
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 80017a2:	f422 42ce 	bic.w	r2, r2, #26368	; 0x6700
 80017a6:	f022 0208 	bic.w	r2, r2, #8
 80017aa:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 80017ac:	2d02      	cmp	r5, #2
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 80017ae:	bf01      	itttt	eq
 80017b0:	681a      	ldreq	r2, [r3, #0]
 80017b2:	6961      	ldreq	r1, [r4, #20]
 80017b4:	430a      	orreq	r2, r1
 80017b6:	601a      	streq	r2, [r3, #0]
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80017b8:	681a      	ldr	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 80017ba:	2801      	cmp	r0, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 80017bc:	bf0c      	ite	eq
 80017be:	f042 0210 	orreq.w	r2, r2, #16
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 80017c2:	f022 0210 	bicne.w	r2, r2, #16
 80017c6:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 80017c8:	7c62      	ldrb	r2, [r4, #17]
 80017ca:	2a01      	cmp	r2, #1
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 80017cc:	681a      	ldr	r2, [r3, #0]
 80017ce:	bf0c      	ite	eq
 80017d0:	f042 0220 	orreq.w	r2, r2, #32
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 80017d4:	f022 0220 	bicne.w	r2, r2, #32
 80017d8:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 80017da:	695a      	ldr	r2, [r3, #20]
 80017dc:	f022 4263 	bic.w	r2, r2, #3808428032	; 0xe3000000
 80017e0:	f002 22ff 	and.w	r2, r2, #4278255360	; 0xff00ff00
 80017e4:	615a      	str	r2, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80017e6:	6a62      	ldr	r2, [r4, #36]	; 0x24
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80017e8:	6959      	ldr	r1, [r3, #20]
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80017ea:	3a01      	subs	r2, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80017ec:	430a      	orrs	r2, r1
 80017ee:	69e1      	ldr	r1, [r4, #28]
 80017f0:	430a      	orrs	r2, r1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80017f2:	6a21      	ldr	r1, [r4, #32]
 80017f4:	3901      	subs	r1, #1
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80017f6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80017fa:	615a      	str	r2, [r3, #20]
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80017fc:	6862      	ldr	r2, [r4, #4]
 80017fe:	6362      	str	r2, [r4, #52]	; 0x34
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001800:	69a2      	ldr	r2, [r4, #24]
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 8001802:	63a5      	str	r5, [r4, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 8001804:	63e2      	str	r2, [r4, #60]	; 0x3c
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 8001806:	681a      	ldr	r2, [r3, #0]
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 8001808:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 800180c:	f042 0201 	orr.w	r2, r2, #1
 8001810:	601a      	str	r2, [r3, #0]
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8001812:	2301      	movs	r3, #1
 8001814:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
  return HAL_OK;
 8001818:	2000      	movs	r0, #0
 800181a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800181c:	2001      	movs	r0, #1
}
 800181e:	bd38      	pop	{r3, r4, r5, pc}
 8001820:	40016100 	.word	0x40016100

08001824 <HAL_DFSDM_FilterConfigRegChannel>:
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001824:	f890 304c 	ldrb.w	r3, [r0, #76]	; 0x4c
 8001828:	3b01      	subs	r3, #1
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2bfd      	cmp	r3, #253	; 0xfd
{
 800182e:	b510      	push	{r4, lr}
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8001830:	d813      	bhi.n	800185a <HAL_DFSDM_FilterConfigRegChannel+0x36>
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 8001832:	6803      	ldr	r3, [r0, #0]
 8001834:	681c      	ldr	r4, [r3, #0]
 8001836:	f024 64e0 	bic.w	r4, r4, #117440512	; 0x7000000
 800183a:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
 800183e:	601c      	str	r4, [r3, #0]
 8001840:	0209      	lsls	r1, r1, #8
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001842:	681c      	ldr	r4, [r3, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8001844:	2a01      	cmp	r2, #1
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8001846:	f001 417f 	and.w	r1, r1, #4278190080	; 0xff000000
 800184a:	bf08      	it	eq
 800184c:	f441 2180 	orreq.w	r1, r1, #262144	; 0x40000
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8001850:	4321      	orrs	r1, r4
 8001852:	6019      	str	r1, [r3, #0]
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8001854:	6302      	str	r2, [r0, #48]	; 0x30
  HAL_StatusTypeDef status = HAL_OK;
 8001856:	2000      	movs	r0, #0
 8001858:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800185a:	2001      	movs	r0, #1
}
 800185c:	bd10      	pop	{r4, pc}
	...

08001860 <HAL_DFSDM_FilterRegularStart_DMA>:
{
 8001860:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001862:	4613      	mov	r3, r2
 8001864:	4605      	mov	r5, r0
  if ((pData == NULL) || (Length == 0U))
 8001866:	460a      	mov	r2, r1
 8001868:	b351      	cbz	r1, 80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
 800186a:	b34b      	cbz	r3, 80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->Instance->FLTCR1 & DFSDM_FLTCR1_RDMAEN) != DFSDM_FLTCR1_RDMAEN)
 800186c:	6807      	ldr	r7, [r0, #0]
 800186e:	6839      	ldr	r1, [r7, #0]
 8001870:	0289      	lsls	r1, r1, #10
 8001872:	d525      	bpl.n	80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->RegularTrigger == DFSDM_FILTER_SW_TRIGGER) && \
 8001874:	6b41      	ldr	r1, [r0, #52]	; 0x34
 8001876:	b949      	cbnz	r1, 800188c <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
 8001878:	6b01      	ldr	r1, [r0, #48]	; 0x30
 800187a:	b939      	cbnz	r1, 800188c <HAL_DFSDM_FilterRegularStart_DMA+0x2c>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 800187c:	6a81      	ldr	r1, [r0, #40]	; 0x28
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 800187e:	69c8      	ldr	r0, [r1, #28]
 8001880:	b908      	cbnz	r0, 8001886 <HAL_DFSDM_FilterRegularStart_DMA+0x26>
           (hdfsdm_filter->hdmaReg->Init.Mode == DMA_NORMAL) && \
 8001882:	2b01      	cmp	r3, #1
 8001884:	d11c      	bne.n	80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
           (hdfsdm_filter->RegularContMode == DFSDM_CONTINUOUS_CONV_OFF) && \
 8001886:	69c9      	ldr	r1, [r1, #28]
 8001888:	2920      	cmp	r1, #32
 800188a:	d019      	beq.n	80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
  else if ((hdfsdm_filter->State == HAL_DFSDM_FILTER_STATE_READY) || \
 800188c:	f895 604c 	ldrb.w	r6, [r5, #76]	; 0x4c
 8001890:	f006 06fd 	and.w	r6, r6, #253	; 0xfd
 8001894:	2e01      	cmp	r6, #1
 8001896:	d113      	bne.n	80018c0 <HAL_DFSDM_FilterRegularStart_DMA+0x60>
    hdfsdm_filter->hdmaReg->XferCpltCallback = DFSDM_DMARegularConvCplt;
 8001898:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 800189a:	490d      	ldr	r1, [pc, #52]	; (80018d0 <HAL_DFSDM_FilterRegularStart_DMA+0x70>)
 800189c:	62c1      	str	r1, [r0, #44]	; 0x2c
    hdfsdm_filter->hdmaReg->XferErrorCallback = DFSDM_DMAError;
 800189e:	490d      	ldr	r1, [pc, #52]	; (80018d4 <HAL_DFSDM_FilterRegularStart_DMA+0x74>)
 80018a0:	6341      	str	r1, [r0, #52]	; 0x34
                                                   DFSDM_DMARegularHalfConvCplt : NULL;
 80018a2:	69c1      	ldr	r1, [r0, #28]
 80018a4:	4c0c      	ldr	r4, [pc, #48]	; (80018d8 <HAL_DFSDM_FilterRegularStart_DMA+0x78>)
 80018a6:	2920      	cmp	r1, #32
 80018a8:	bf18      	it	ne
 80018aa:	2400      	movne	r4, #0
    hdfsdm_filter->hdmaReg->XferHalfCpltCallback = (hdfsdm_filter->hdmaReg->Init.Mode == DMA_CIRCULAR) ? \
 80018ac:	6304      	str	r4, [r0, #48]	; 0x30
    if (HAL_DMA_Start_IT(hdfsdm_filter->hdmaReg, (uint32_t)&hdfsdm_filter->Instance->FLTRDATAR, \
 80018ae:	f107 011c 	add.w	r1, r7, #28
 80018b2:	f000 f887 	bl	80019c4 <HAL_DMA_Start_IT>
 80018b6:	4604      	mov	r4, r0
 80018b8:	b120      	cbz	r0, 80018c4 <HAL_DFSDM_FilterRegularStart_DMA+0x64>
      hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_ERROR;
 80018ba:	23ff      	movs	r3, #255	; 0xff
 80018bc:	f885 304c 	strb.w	r3, [r5, #76]	; 0x4c
    status = HAL_ERROR;
 80018c0:	2401      	movs	r4, #1
 80018c2:	e002      	b.n	80018ca <HAL_DFSDM_FilterRegularStart_DMA+0x6a>
      DFSDM_RegConvStart(hdfsdm_filter);
 80018c4:	4628      	mov	r0, r5
 80018c6:	f7ff fe6e 	bl	80015a6 <DFSDM_RegConvStart>
}
 80018ca:	4620      	mov	r0, r4
 80018cc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80018ce:	bf00      	nop
 80018d0:	080018dd 	.word	0x080018dd
 80018d4:	080018f3 	.word	0x080018f3
 80018d8:	080018e7 	.word	0x080018e7

080018dc <DFSDM_DMARegularConvCplt>:
{
 80018dc:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvCpltCallback(hdfsdm_filter);
 80018de:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80018e0:	f003 f80c 	bl	80048fc <HAL_DFSDM_FilterRegConvCpltCallback>
 80018e4:	bd08      	pop	{r3, pc}

080018e6 <DFSDM_DMARegularHalfConvCplt>:
{
 80018e6:	b508      	push	{r3, lr}
  HAL_DFSDM_FilterRegConvHalfCpltCallback(hdfsdm_filter);
 80018e8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80018ea:	f002 fff9 	bl	80048e0 <HAL_DFSDM_FilterRegConvHalfCpltCallback>
 80018ee:	bd08      	pop	{r3, pc}

080018f0 <HAL_DFSDM_FilterErrorCallback>:
{
 80018f0:	4770      	bx	lr

080018f2 <DFSDM_DMAError>:
{
 80018f2:	b508      	push	{r3, lr}
  DFSDM_Filter_HandleTypeDef *hdfsdm_filter = (DFSDM_Filter_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80018f4:	6a80      	ldr	r0, [r0, #40]	; 0x28
  hdfsdm_filter->ErrorCode = DFSDM_FILTER_ERROR_DMA;
 80018f6:	2303      	movs	r3, #3
 80018f8:	6503      	str	r3, [r0, #80]	; 0x50
  HAL_DFSDM_FilterErrorCallback(hdfsdm_filter);
 80018fa:	f7ff fff9 	bl	80018f0 <HAL_DFSDM_FilterErrorCallback>
 80018fe:	bd08      	pop	{r3, pc}

08001900 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001900:	b530      	push	{r4, r5, lr}
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8001902:	2800      	cmp	r0, #0
 8001904:	d04e      	beq.n	80019a4 <HAL_DMA_Init+0xa4>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001906:	6801      	ldr	r1, [r0, #0]
 8001908:	4b27      	ldr	r3, [pc, #156]	; (80019a8 <HAL_DMA_Init+0xa8>)
 800190a:	4299      	cmp	r1, r3
 800190c:	f04f 0414 	mov.w	r4, #20
 8001910:	d840      	bhi.n	8001994 <HAL_DMA_Init+0x94>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001912:	4a26      	ldr	r2, [pc, #152]	; (80019ac <HAL_DMA_Init+0xac>)
 8001914:	440a      	add	r2, r1
 8001916:	fbb2 f2f4 	udiv	r2, r2, r4
 800191a:	0092      	lsls	r2, r2, #2
 800191c:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800191e:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
 8001922:	6403      	str	r3, [r0, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001924:	2302      	movs	r3, #2
 8001926:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800192a:	6884      	ldr	r4, [r0, #8]
 800192c:	68c3      	ldr	r3, [r0, #12]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800192e:	6905      	ldr	r5, [r0, #16]
  tmp = hdma->Instance->CCR;
 8001930:	680a      	ldr	r2, [r1, #0]
  tmp |=  hdma->Init.Direction        |
 8001932:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001934:	432b      	orrs	r3, r5
 8001936:	6945      	ldr	r5, [r0, #20]
 8001938:	432b      	orrs	r3, r5
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800193a:	6985      	ldr	r5, [r0, #24]
 800193c:	432b      	orrs	r3, r5
 800193e:	69c5      	ldr	r5, [r0, #28]
 8001940:	432b      	orrs	r3, r5
          hdma->Init.Mode                | hdma->Init.Priority;
 8001942:	6a05      	ldr	r5, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001944:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8001948:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 800194c:	432b      	orrs	r3, r5
  tmp |=  hdma->Init.Direction        |
 800194e:	4313      	orrs	r3, r2
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001950:	f5b4 4f80 	cmp.w	r4, #16384	; 0x4000
  hdma->Instance->CCR = tmp;
 8001954:	600b      	str	r3, [r1, #0]
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8001956:	d014      	beq.n	8001982 <HAL_DMA_Init+0x82>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8001958:	6c02      	ldr	r2, [r0, #64]	; 0x40
 800195a:	4b15      	ldr	r3, [pc, #84]	; (80019b0 <HAL_DMA_Init+0xb0>)
 800195c:	429a      	cmp	r2, r3
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800195e:	bf0c      	ite	eq
 8001960:	4914      	ldreq	r1, [pc, #80]	; (80019b4 <HAL_DMA_Init+0xb4>)
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8001962:	4915      	ldrne	r1, [pc, #84]	; (80019b8 <HAL_DMA_Init+0xb8>)
 8001964:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8001966:	680a      	ldr	r2, [r1, #0]
 8001968:	f003 031c 	and.w	r3, r3, #28
 800196c:	240f      	movs	r4, #15
 800196e:	409c      	lsls	r4, r3
 8001970:	ea22 0204 	bic.w	r2, r2, r4
 8001974:	600a      	str	r2, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8001976:	6842      	ldr	r2, [r0, #4]
 8001978:	680c      	ldr	r4, [r1, #0]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	4323      	orrs	r3, r4
 8001980:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001982:	2300      	movs	r3, #0

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001984:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001986:	63c3      	str	r3, [r0, #60]	; 0x3c

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001988:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State = HAL_DMA_STATE_READY;
 800198c:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25

  return HAL_OK;
 8001990:	4618      	mov	r0, r3
 8001992:	bd30      	pop	{r4, r5, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001994:	4b09      	ldr	r3, [pc, #36]	; (80019bc <HAL_DMA_Init+0xbc>)
 8001996:	440b      	add	r3, r1
 8001998:	fbb3 f3f4 	udiv	r3, r3, r4
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80019a0:	4b07      	ldr	r3, [pc, #28]	; (80019c0 <HAL_DMA_Init+0xc0>)
 80019a2:	e7be      	b.n	8001922 <HAL_DMA_Init+0x22>
    return HAL_ERROR;
 80019a4:	2001      	movs	r0, #1
}
 80019a6:	bd30      	pop	{r4, r5, pc}
 80019a8:	40020407 	.word	0x40020407
 80019ac:	bffdfff8 	.word	0xbffdfff8
 80019b0:	40020000 	.word	0x40020000
 80019b4:	400200a8 	.word	0x400200a8
 80019b8:	400204a8 	.word	0x400204a8
 80019bc:	bffdfbf8 	.word	0xbffdfbf8
 80019c0:	40020400 	.word	0x40020400

080019c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019c4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019c6:	f890 4024 	ldrb.w	r4, [r0, #36]	; 0x24
 80019ca:	2c01      	cmp	r4, #1
 80019cc:	d038      	beq.n	8001a40 <HAL_DMA_Start_IT+0x7c>

  if(HAL_DMA_STATE_READY == hdma->State)
 80019ce:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
  __HAL_LOCK(hdma);
 80019d2:	2401      	movs	r4, #1
  if(HAL_DMA_STATE_READY == hdma->State)
 80019d4:	b2ed      	uxtb	r5, r5
 80019d6:	42a5      	cmp	r5, r4
  __HAL_LOCK(hdma);
 80019d8:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
 80019dc:	f04f 0600 	mov.w	r6, #0
 80019e0:	f04f 0402 	mov.w	r4, #2
  if(HAL_DMA_STATE_READY == hdma->State)
 80019e4:	d12a      	bne.n	8001a3c <HAL_DMA_Start_IT+0x78>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019e6:	f880 4025 	strb.w	r4, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80019ea:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019ec:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 80019ee:	6826      	ldr	r6, [r4, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019f0:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80019f2:	f026 0601 	bic.w	r6, r6, #1
 80019f6:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80019f8:	6c46      	ldr	r6, [r0, #68]	; 0x44
 80019fa:	f006 061c 	and.w	r6, r6, #28
 80019fe:	40b5      	lsls	r5, r6
 8001a00:	607d      	str	r5, [r7, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001a02:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a04:	6883      	ldr	r3, [r0, #8]
 8001a06:	6805      	ldr	r5, [r0, #0]
 8001a08:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback )
 8001a0a:	6b03      	ldr	r3, [r0, #48]	; 0x30
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001a0c:	bf0b      	itete	eq
 8001a0e:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8001a10:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8001a12:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8001a14:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback )
 8001a16:	b14b      	cbz	r3, 8001a2c <HAL_DMA_Start_IT+0x68>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a18:	6823      	ldr	r3, [r4, #0]
 8001a1a:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a1e:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 8001a20:	682b      	ldr	r3, [r5, #0]
 8001a22:	f043 0301 	orr.w	r3, r3, #1
 8001a26:	602b      	str	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001a28:	2000      	movs	r0, #0
 8001a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a2c:	6823      	ldr	r3, [r4, #0]
 8001a2e:	f023 0304 	bic.w	r3, r3, #4
 8001a32:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001a34:	6823      	ldr	r3, [r4, #0]
 8001a36:	f043 030a 	orr.w	r3, r3, #10
 8001a3a:	e7f0      	b.n	8001a1e <HAL_DMA_Start_IT+0x5a>
    __HAL_UNLOCK(hdma);
 8001a3c:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8001a40:	2002      	movs	r0, #2
}
 8001a42:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001a44 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a44:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8001a48:	2a02      	cmp	r2, #2
{
 8001a4a:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001a4c:	d003      	beq.n	8001a56 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a4e:	2204      	movs	r2, #4
 8001a50:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8001a52:	2001      	movs	r0, #1
 8001a54:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a56:	6802      	ldr	r2, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a58:	6c04      	ldr	r4, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a5a:	6811      	ldr	r1, [r2, #0]
    if(hdma->XferAbortCallback != NULL)
 8001a5c:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001a5e:	f021 010e 	bic.w	r1, r1, #14
 8001a62:	6011      	str	r1, [r2, #0]
    __HAL_DMA_DISABLE(hdma);
 8001a64:	6811      	ldr	r1, [r2, #0]
 8001a66:	f021 0101 	bic.w	r1, r1, #1
 8001a6a:	6011      	str	r1, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001a6c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8001a6e:	2101      	movs	r1, #1
 8001a70:	f002 021c 	and.w	r2, r2, #28
 8001a74:	fa01 f202 	lsl.w	r2, r1, r2
 8001a78:	6062      	str	r2, [r4, #4]
    __HAL_UNLOCK(hdma);
 8001a7a:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 8001a7c:	f880 1025 	strb.w	r1, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001a80:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if(hdma->XferAbortCallback != NULL)
 8001a84:	b113      	cbz	r3, 8001a8c <HAL_DMA_Abort_IT+0x48>
      hdma->XferAbortCallback(hdma);
 8001a86:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8001a88:	4620      	mov	r0, r4
 8001a8a:	bd10      	pop	{r4, pc}
 8001a8c:	4618      	mov	r0, r3
}
 8001a8e:	bd10      	pop	{r4, pc}

08001a90 <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a90:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a92:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8001a94:	6803      	ldr	r3, [r0, #0]
{
 8001a96:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001a98:	f002 021c 	and.w	r2, r2, #28
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a9c:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8001a9e:	681d      	ldr	r5, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8001aa0:	2404      	movs	r4, #4
 8001aa2:	4094      	lsls	r4, r2
 8001aa4:	4226      	tst	r6, r4
 8001aa6:	d00e      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x36>
 8001aa8:	f015 0f04 	tst.w	r5, #4
 8001aac:	d00b      	beq.n	8001ac6 <HAL_DMA_IRQHandler+0x36>
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aae:	681a      	ldr	r2, [r3, #0]
 8001ab0:	0692      	lsls	r2, r2, #26
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001ab2:	bf5e      	ittt	pl
 8001ab4:	681a      	ldrpl	r2, [r3, #0]
 8001ab6:	f022 0204 	bicpl.w	r2, r2, #4
 8001aba:	601a      	strpl	r2, [r3, #0]
      if(hdma->XferHalfCpltCallback != NULL)
 8001abc:	6b03      	ldr	r3, [r0, #48]	; 0x30
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8001abe:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8001ac0:	b373      	cbz	r3, 8001b20 <HAL_DMA_IRQHandler+0x90>
}
 8001ac2:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8001ac4:	4718      	bx	r3
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8001ac6:	2402      	movs	r4, #2
 8001ac8:	4094      	lsls	r4, r2
 8001aca:	4226      	tst	r6, r4
 8001acc:	d012      	beq.n	8001af4 <HAL_DMA_IRQHandler+0x64>
 8001ace:	f015 0f02 	tst.w	r5, #2
 8001ad2:	d00f      	beq.n	8001af4 <HAL_DMA_IRQHandler+0x64>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	0695      	lsls	r5, r2, #26
 8001ad8:	d406      	bmi.n	8001ae8 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8001ada:	681a      	ldr	r2, [r3, #0]
 8001adc:	f022 020a 	bic.w	r2, r2, #10
 8001ae0:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001ae2:	2301      	movs	r3, #1
 8001ae4:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001ae8:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8001aea:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8001aec:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if(hdma->XferCpltCallback != NULL)
 8001af0:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8001af2:	e7e5      	b.n	8001ac0 <HAL_DMA_IRQHandler+0x30>
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8001af4:	2408      	movs	r4, #8
 8001af6:	4094      	lsls	r4, r2
 8001af8:	4234      	tst	r4, r6
 8001afa:	d011      	beq.n	8001b20 <HAL_DMA_IRQHandler+0x90>
 8001afc:	072c      	lsls	r4, r5, #28
 8001afe:	d50f      	bpl.n	8001b20 <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001b00:	681c      	ldr	r4, [r3, #0]
 8001b02:	f024 040e 	bic.w	r4, r4, #14
 8001b06:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8001b08:	2301      	movs	r3, #1
 8001b0a:	fa03 f202 	lsl.w	r2, r3, r2
 8001b0e:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b10:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 8001b12:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8001b16:	2300      	movs	r3, #0
 8001b18:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8001b1c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001b1e:	e7cf      	b.n	8001ac0 <HAL_DMA_IRQHandler+0x30>
}
 8001b20:	bc70      	pop	{r4, r5, r6}
 8001b22:	4770      	bx	lr

08001b24 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001b28:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b2a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b2c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8001cd8 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001b30:	4c67      	ldr	r4, [pc, #412]	; (8001cd0 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b32:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8001b34:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b36:	9a01      	ldr	r2, [sp, #4]
 8001b38:	40da      	lsrs	r2, r3
 8001b3a:	d102      	bne.n	8001b42 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 8001b3c:	b005      	add	sp, #20
 8001b3e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b42:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8001b44:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001b46:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8001b48:	ea12 0e06 	ands.w	lr, r2, r6
 8001b4c:	f000 80b1 	beq.w	8001cb2 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001b50:	684a      	ldr	r2, [r1, #4]
 8001b52:	f022 0710 	bic.w	r7, r2, #16
 8001b56:	2f02      	cmp	r7, #2
 8001b58:	d116      	bne.n	8001b88 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 8001b5a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 8001b5e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b62:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8001b66:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001b6a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 8001b6e:	f04f 0c0f 	mov.w	ip, #15
 8001b72:	fa0c fc0a 	lsl.w	ip, ip, sl
 8001b76:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001b7a:	690d      	ldr	r5, [r1, #16]
 8001b7c:	fa05 f50a 	lsl.w	r5, r5, sl
 8001b80:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8001b84:	f8c9 5020 	str.w	r5, [r9, #32]
 8001b88:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b8c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8001b8e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b92:	fa05 f50c 	lsl.w	r5, r5, ip
 8001b96:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001b98:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001b9c:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ba0:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001ba4:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001ba6:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001baa:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8001bac:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001bb0:	d811      	bhi.n	8001bd6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 8001bb2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001bb4:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001bb8:	68cf      	ldr	r7, [r1, #12]
 8001bba:	fa07 f70c 	lsl.w	r7, r7, ip
 8001bbe:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 8001bc2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 8001bc4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001bc6:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001bca:	f3c2 1700 	ubfx	r7, r2, #4, #1
 8001bce:	409f      	lsls	r7, r3
 8001bd0:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 8001bd4:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001bd6:	f1ba 0f03 	cmp.w	sl, #3
 8001bda:	d107      	bne.n	8001bec <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 8001bdc:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001bde:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8001be2:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 8001be6:	409f      	lsls	r7, r3
 8001be8:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 8001bea:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 8001bec:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001bee:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001bf0:	688e      	ldr	r6, [r1, #8]
 8001bf2:	fa06 f60c 	lsl.w	r6, r6, ip
 8001bf6:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8001bf8:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001bfa:	00d5      	lsls	r5, r2, #3
 8001bfc:	d559      	bpl.n	8001cb2 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bfe:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001c02:	f045 0501 	orr.w	r5, r5, #1
 8001c06:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 8001c0a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8001c0e:	f023 0603 	bic.w	r6, r3, #3
 8001c12:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8001c16:	f005 0501 	and.w	r5, r5, #1
 8001c1a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 8001c1e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c20:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c24:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8001c26:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c28:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8001c2c:	270f      	movs	r7, #15
 8001c2e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c32:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001c36:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001c3a:	d03c      	beq.n	8001cb6 <HAL_GPIO_Init+0x192>
 8001c3c:	4d25      	ldr	r5, [pc, #148]	; (8001cd4 <HAL_GPIO_Init+0x1b0>)
 8001c3e:	42a8      	cmp	r0, r5
 8001c40:	d03b      	beq.n	8001cba <HAL_GPIO_Init+0x196>
 8001c42:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c46:	42a8      	cmp	r0, r5
 8001c48:	d039      	beq.n	8001cbe <HAL_GPIO_Init+0x19a>
 8001c4a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c4e:	42a8      	cmp	r0, r5
 8001c50:	d037      	beq.n	8001cc2 <HAL_GPIO_Init+0x19e>
 8001c52:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c56:	42a8      	cmp	r0, r5
 8001c58:	d035      	beq.n	8001cc6 <HAL_GPIO_Init+0x1a2>
 8001c5a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c5e:	42a8      	cmp	r0, r5
 8001c60:	d033      	beq.n	8001cca <HAL_GPIO_Init+0x1a6>
 8001c62:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001c66:	42a8      	cmp	r0, r5
 8001c68:	bf14      	ite	ne
 8001c6a:	2507      	movne	r5, #7
 8001c6c:	2506      	moveq	r5, #6
 8001c6e:	fa05 f50c 	lsl.w	r5, r5, ip
 8001c72:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001c74:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8001c76:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8001c78:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001c7c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 8001c7e:	bf54      	ite	pl
 8001c80:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c82:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8001c86:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8001c88:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001c8a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 8001c8c:	bf54      	ite	pl
 8001c8e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c90:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 8001c94:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 8001c96:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001c98:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 8001c9a:	bf54      	ite	pl
 8001c9c:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001c9e:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 8001ca2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 8001ca4:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ca6:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 8001ca8:	bf54      	ite	pl
 8001caa:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8001cac:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 8001cb0:	60e5      	str	r5, [r4, #12]
    position++;
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	e73f      	b.n	8001b36 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001cb6:	2500      	movs	r5, #0
 8001cb8:	e7d9      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cba:	2501      	movs	r5, #1
 8001cbc:	e7d7      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cbe:	2502      	movs	r5, #2
 8001cc0:	e7d5      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cc2:	2503      	movs	r5, #3
 8001cc4:	e7d3      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cc6:	2504      	movs	r5, #4
 8001cc8:	e7d1      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cca:	2505      	movs	r5, #5
 8001ccc:	e7cf      	b.n	8001c6e <HAL_GPIO_Init+0x14a>
 8001cce:	bf00      	nop
 8001cd0:	40010400 	.word	0x40010400
 8001cd4:	48000400 	.word	0x48000400
 8001cd8:	40021000 	.word	0x40021000

08001cdc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001cdc:	b508      	push	{r3, lr}
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001cde:	4b04      	ldr	r3, [pc, #16]	; (8001cf0 <HAL_GPIO_EXTI_IRQHandler+0x14>)
 8001ce0:	6959      	ldr	r1, [r3, #20]
 8001ce2:	4201      	tst	r1, r0
 8001ce4:	d002      	beq.n	8001cec <HAL_GPIO_EXTI_IRQHandler+0x10>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001ce6:	6158      	str	r0, [r3, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001ce8:	f002 fe22 	bl	8004930 <HAL_GPIO_EXTI_Callback>
 8001cec:	bd08      	pop	{r3, pc}
 8001cee:	bf00      	nop
 8001cf0:	40010400 	.word	0x40010400

08001cf4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001cf4:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001cf6:	4604      	mov	r4, r0
 8001cf8:	2800      	cmp	r0, #0
 8001cfa:	d04a      	beq.n	8001d92 <HAL_I2C_Init+0x9e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001cfc:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8001d00:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001d04:	b91b      	cbnz	r3, 8001d0e <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001d06:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001d0a:	f002 fa8b 	bl	8004224 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001d0e:	2324      	movs	r3, #36	; 0x24
 8001d10:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001d14:	6823      	ldr	r3, [r4, #0]
  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d16:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8001d18:	681a      	ldr	r2, [r3, #0]
 8001d1a:	f022 0201 	bic.w	r2, r2, #1
 8001d1e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001d20:	6862      	ldr	r2, [r4, #4]
 8001d22:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001d26:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d28:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d2a:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001d2c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d30:	609a      	str	r2, [r3, #8]
 8001d32:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d34:	d124      	bne.n	8001d80 <HAL_I2C_Init+0x8c>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001d36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d3a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d3c:	685a      	ldr	r2, [r3, #4]
  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d3e:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001d40:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8001d44:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001d48:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001d4a:	68da      	ldr	r2, [r3, #12]
 8001d4c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001d50:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8001d52:	6922      	ldr	r2, [r4, #16]
 8001d54:	430a      	orrs	r2, r1
 8001d56:	69a1      	ldr	r1, [r4, #24]
 8001d58:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001d5c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001d5e:	6a21      	ldr	r1, [r4, #32]
 8001d60:	69e2      	ldr	r2, [r4, #28]
 8001d62:	430a      	orrs	r2, r1
 8001d64:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	f042 0201 	orr.w	r2, r2, #1
 8001d6c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d6e:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8001d70:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001d72:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001d74:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001d78:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001d7a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
 8001d7e:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d80:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001d84:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001d86:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8001d88:	bf04      	itt	eq
 8001d8a:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8001d8e:	605a      	streq	r2, [r3, #4]
 8001d90:	e7d4      	b.n	8001d3c <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8001d92:	2001      	movs	r0, #1
}
 8001d94:	bd10      	pop	{r4, pc}

08001d96 <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001d96:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8001d9a:	b2d2      	uxtb	r2, r2
 8001d9c:	2a20      	cmp	r2, #32
{
 8001d9e:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8001da0:	d11d      	bne.n	8001dde <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001da2:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001da6:	2b01      	cmp	r3, #1
 8001da8:	d019      	beq.n	8001dde <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001daa:	2324      	movs	r3, #36	; 0x24
 8001dac:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001db0:	6803      	ldr	r3, [r0, #0]
 8001db2:	681c      	ldr	r4, [r3, #0]
 8001db4:	f024 0401 	bic.w	r4, r4, #1
 8001db8:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8001dba:	681c      	ldr	r4, [r3, #0]
 8001dbc:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8001dc0:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8001dc2:	681c      	ldr	r4, [r3, #0]
 8001dc4:	4321      	orrs	r1, r4
 8001dc6:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001dc8:	6819      	ldr	r1, [r3, #0]
 8001dca:	f041 0101 	orr.w	r1, r1, #1
 8001dce:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001dd0:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001dd2:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001dd6:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001dda:	4618      	mov	r0, r3
 8001ddc:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001dde:	2002      	movs	r0, #2
  }
}
 8001de0:	bd10      	pop	{r4, pc}

08001de2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8001de2:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001de4:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8001de8:	b2e4      	uxtb	r4, r4
 8001dea:	2c20      	cmp	r4, #32
 8001dec:	d11c      	bne.n	8001e28 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001dee:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8001df2:	2b01      	cmp	r3, #1
 8001df4:	d018      	beq.n	8001e28 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8001df6:	2324      	movs	r3, #36	; 0x24
 8001df8:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8001dfc:	6803      	ldr	r3, [r0, #0]
 8001dfe:	681a      	ldr	r2, [r3, #0]
 8001e00:	f022 0201 	bic.w	r2, r2, #1
 8001e04:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8001e06:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8001e08:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8001e0c:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8001e10:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8001e12:	681a      	ldr	r2, [r3, #0]
 8001e14:	f042 0201 	orr.w	r2, r2, #1
 8001e18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001e1a:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8001e1c:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8001e20:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8001e28:	2002      	movs	r0, #2
  }
}
 8001e2a:	bd10      	pop	{r4, pc}

08001e2c <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8001e2c:	4b02      	ldr	r3, [pc, #8]	; (8001e38 <HAL_PWREx_GetVoltageRange+0xc>)
 8001e2e:	6818      	ldr	r0, [r3, #0]
#endif
}
 8001e30:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	40007000 	.word	0x40007000

08001e3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001e3c:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e3e:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e40:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e44:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e48:	d11c      	bne.n	8001e84 <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8001e4a:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8001e4e:	d015      	beq.n	8001e7c <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001e50:	681a      	ldr	r2, [r3, #0]
 8001e52:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8001e56:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e5a:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001e5c:	4a10      	ldr	r2, [pc, #64]	; (8001ea0 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8001e5e:	6811      	ldr	r1, [r2, #0]
 8001e60:	2232      	movs	r2, #50	; 0x32
 8001e62:	434a      	muls	r2, r1
 8001e64:	490f      	ldr	r1, [pc, #60]	; (8001ea4 <HAL_PWREx_ControlVoltageScaling+0x68>)
 8001e66:	fbb2 f2f1 	udiv	r2, r2, r1
 8001e6a:	4619      	mov	r1, r3
 8001e6c:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001e6e:	6958      	ldr	r0, [r3, #20]
 8001e70:	0540      	lsls	r0, r0, #21
 8001e72:	d500      	bpl.n	8001e76 <HAL_PWREx_ControlVoltageScaling+0x3a>
 8001e74:	b922      	cbnz	r2, 8001e80 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001e76:	694b      	ldr	r3, [r1, #20]
 8001e78:	055b      	lsls	r3, r3, #21
 8001e7a:	d40d      	bmi.n	8001e98 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	4770      	bx	lr
        wait_loop_index--;
 8001e80:	3a01      	subs	r2, #1
 8001e82:	e7f4      	b.n	8001e6e <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8001e84:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001e88:	bf1f      	itttt	ne
 8001e8a:	681a      	ldrne	r2, [r3, #0]
 8001e8c:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8001e90:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8001e94:	601a      	strne	r2, [r3, #0]
 8001e96:	e7f1      	b.n	8001e7c <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8001e98:	2003      	movs	r0, #3
}
 8001e9a:	4770      	bx	lr
 8001e9c:	40007000 	.word	0x40007000
 8001ea0:	2000001c 	.word	0x2000001c
 8001ea4:	000f4240 	.word	0x000f4240

08001ea8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001ea8:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eaa:	4d1e      	ldr	r5, [pc, #120]	; (8001f24 <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8001eac:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001eae:	00da      	lsls	r2, r3, #3
{
 8001eb0:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001eb2:	d518      	bpl.n	8001ee6 <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001eb4:	f7ff ffba 	bl	8001e2c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001eb8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8001ebc:	d123      	bne.n	8001f06 <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001ebe:	2c80      	cmp	r4, #128	; 0x80
 8001ec0:	d929      	bls.n	8001f16 <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001ec2:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001ec4:	bf8c      	ite	hi
 8001ec6:	2002      	movhi	r0, #2
 8001ec8:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001eca:	4a17      	ldr	r2, [pc, #92]	; (8001f28 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8001ecc:	6813      	ldr	r3, [r2, #0]
 8001ece:	f023 0307 	bic.w	r3, r3, #7
 8001ed2:	4303      	orrs	r3, r0
 8001ed4:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001ed6:	6813      	ldr	r3, [r2, #0]
 8001ed8:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8001edc:	1a18      	subs	r0, r3, r0
 8001ede:	bf18      	it	ne
 8001ee0:	2001      	movne	r0, #1
 8001ee2:	b003      	add	sp, #12
 8001ee4:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8001ee6:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001ee8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eec:	65ab      	str	r3, [r5, #88]	; 0x58
 8001eee:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001ef0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8001ef8:	f7ff ff98 	bl	8001e2c <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8001efc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8001efe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001f02:	65ab      	str	r3, [r5, #88]	; 0x58
 8001f04:	e7d8      	b.n	8001eb8 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8001f06:	2c80      	cmp	r4, #128	; 0x80
 8001f08:	d807      	bhi.n	8001f1a <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8001f0a:	d008      	beq.n	8001f1e <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8001f0c:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8001f10:	4258      	negs	r0, r3
 8001f12:	4158      	adcs	r0, r3
 8001f14:	e7d9      	b.n	8001eca <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001f16:	2000      	movs	r0, #0
 8001f18:	e7d7      	b.n	8001eca <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8001f1a:	2003      	movs	r0, #3
 8001f1c:	e7d5      	b.n	8001eca <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8001f1e:	2002      	movs	r0, #2
 8001f20:	e7d3      	b.n	8001eca <RCC_SetFlashLatencyFromMSIRange+0x22>
 8001f22:	bf00      	nop
 8001f24:	40021000 	.word	0x40021000
 8001f28:	40022000 	.word	0x40022000

08001f2c <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001f2c:	4b22      	ldr	r3, [pc, #136]	; (8001fb8 <HAL_RCC_GetSysClockFreq+0x8c>)
 8001f2e:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f30:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001f32:	f012 020c 	ands.w	r2, r2, #12
 8001f36:	d005      	beq.n	8001f44 <HAL_RCC_GetSysClockFreq+0x18>
 8001f38:	2a0c      	cmp	r2, #12
 8001f3a:	d115      	bne.n	8001f68 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001f3c:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001f40:	2901      	cmp	r1, #1
 8001f42:	d118      	bne.n	8001f76 <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f44:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8001f46:	481d      	ldr	r0, [pc, #116]	; (8001fbc <HAL_RCC_GetSysClockFreq+0x90>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001f48:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f4a:	bf55      	itete	pl
 8001f4c:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f50:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001f52:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001f56:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8001f5a:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001f5e:	b34a      	cbz	r2, 8001fb4 <HAL_RCC_GetSysClockFreq+0x88>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001f60:	2a0c      	cmp	r2, #12
 8001f62:	d009      	beq.n	8001f78 <HAL_RCC_GetSysClockFreq+0x4c>
 8001f64:	2000      	movs	r0, #0
  return sysclockfreq;
 8001f66:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001f68:	2a04      	cmp	r2, #4
 8001f6a:	d022      	beq.n	8001fb2 <HAL_RCC_GetSysClockFreq+0x86>
 8001f6c:	2a08      	cmp	r2, #8
 8001f6e:	4814      	ldr	r0, [pc, #80]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f70:	bf18      	it	ne
 8001f72:	2000      	movne	r0, #0
 8001f74:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001f76:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f78:	68da      	ldr	r2, [r3, #12]
 8001f7a:	f002 0203 	and.w	r2, r2, #3
    switch (pllsource)
 8001f7e:	2a02      	cmp	r2, #2
 8001f80:	d015      	beq.n	8001fae <HAL_RCC_GetSysClockFreq+0x82>
      pllvco = HSE_VALUE;
 8001f82:	490f      	ldr	r1, [pc, #60]	; (8001fc0 <HAL_RCC_GetSysClockFreq+0x94>)
 8001f84:	2a03      	cmp	r2, #3
 8001f86:	bf08      	it	eq
 8001f88:	4608      	moveq	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f8a:	68da      	ldr	r2, [r3, #12]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f8c:	68d9      	ldr	r1, [r3, #12]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	f3c3 6341 	ubfx	r3, r3, #25, #2
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f94:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f98:	f3c2 1202 	ubfx	r2, r2, #4, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f9c:	3301      	adds	r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001f9e:	4348      	muls	r0, r1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fa0:	3201      	adds	r2, #1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001fa2:	005b      	lsls	r3, r3, #1
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001fa4:	fbb0 f0f2 	udiv	r0, r0, r2
    sysclockfreq = pllvco / pllr;
 8001fa8:	fbb0 f0f3 	udiv	r0, r0, r3
 8001fac:	4770      	bx	lr
      pllvco = HSI_VALUE;
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x98>)
 8001fb0:	e7eb      	b.n	8001f8a <HAL_RCC_GetSysClockFreq+0x5e>
    sysclockfreq = HSI_VALUE;
 8001fb2:	4804      	ldr	r0, [pc, #16]	; (8001fc4 <HAL_RCC_GetSysClockFreq+0x98>)
}
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	40021000 	.word	0x40021000
 8001fbc:	0800aa84 	.word	0x0800aa84
 8001fc0:	007a1200 	.word	0x007a1200
 8001fc4:	00f42400 	.word	0x00f42400

08001fc8 <HAL_RCC_OscConfig>:
{
 8001fc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001fcc:	4605      	mov	r5, r0
 8001fce:	b908      	cbnz	r0, 8001fd4 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001fd0:	2001      	movs	r0, #1
 8001fd2:	e047      	b.n	8002064 <HAL_RCC_OscConfig+0x9c>
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fd4:	4ca6      	ldr	r4, [pc, #664]	; (8002270 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fd6:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fd8:	68a6      	ldr	r6, [r4, #8]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fda:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fdc:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001fde:	f006 060c 	and.w	r6, r6, #12
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001fe2:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001fe6:	d573      	bpl.n	80020d0 <HAL_RCC_OscConfig+0x108>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001fe8:	b11e      	cbz	r6, 8001ff2 <HAL_RCC_OscConfig+0x2a>
 8001fea:	2e0c      	cmp	r6, #12
 8001fec:	d152      	bne.n	8002094 <HAL_RCC_OscConfig+0xcc>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8001fee:	2f01      	cmp	r7, #1
 8001ff0:	d150      	bne.n	8002094 <HAL_RCC_OscConfig+0xcc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001ff2:	6823      	ldr	r3, [r4, #0]
 8001ff4:	0798      	lsls	r0, r3, #30
 8001ff6:	d502      	bpl.n	8001ffe <HAL_RCC_OscConfig+0x36>
 8001ff8:	69ab      	ldr	r3, [r5, #24]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d0e8      	beq.n	8001fd0 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001ffe:	6823      	ldr	r3, [r4, #0]
 8002000:	6a28      	ldr	r0, [r5, #32]
 8002002:	0719      	lsls	r1, r3, #28
 8002004:	bf56      	itet	pl
 8002006:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 800200a:	6823      	ldrmi	r3, [r4, #0]
 800200c:	091b      	lsrpl	r3, r3, #4
 800200e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002012:	4283      	cmp	r3, r0
 8002014:	d229      	bcs.n	800206a <HAL_RCC_OscConfig+0xa2>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002016:	f7ff ff47 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 800201a:	2800      	cmp	r0, #0
 800201c:	d1d8      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	f043 0308 	orr.w	r3, r3, #8
 8002024:	6023      	str	r3, [r4, #0]
 8002026:	6823      	ldr	r3, [r4, #0]
 8002028:	6a2a      	ldr	r2, [r5, #32]
 800202a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800202e:	4313      	orrs	r3, r2
 8002030:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002032:	6863      	ldr	r3, [r4, #4]
 8002034:	69ea      	ldr	r2, [r5, #28]
 8002036:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800203a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800203e:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002040:	f7ff ff74 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
 8002044:	68a3      	ldr	r3, [r4, #8]
 8002046:	4a8b      	ldr	r2, [pc, #556]	; (8002274 <HAL_RCC_OscConfig+0x2ac>)
 8002048:	f3c3 1303 	ubfx	r3, r3, #4, #4
 800204c:	5cd3      	ldrb	r3, [r2, r3]
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	40d8      	lsrs	r0, r3
 8002054:	4b88      	ldr	r3, [pc, #544]	; (8002278 <HAL_RCC_OscConfig+0x2b0>)
 8002056:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick(uwTickPrio);
 8002058:	4b88      	ldr	r3, [pc, #544]	; (800227c <HAL_RCC_OscConfig+0x2b4>)
 800205a:	6818      	ldr	r0, [r3, #0]
 800205c:	f7ff f812 	bl	8001084 <HAL_InitTick>
        if(status != HAL_OK)
 8002060:	2800      	cmp	r0, #0
 8002062:	d035      	beq.n	80020d0 <HAL_RCC_OscConfig+0x108>
}
 8002064:	b003      	add	sp, #12
 8002066:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800206a:	6823      	ldr	r3, [r4, #0]
 800206c:	f043 0308 	orr.w	r3, r3, #8
 8002070:	6023      	str	r3, [r4, #0]
 8002072:	6823      	ldr	r3, [r4, #0]
 8002074:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002078:	4303      	orrs	r3, r0
 800207a:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800207c:	6863      	ldr	r3, [r4, #4]
 800207e:	69ea      	ldr	r2, [r5, #28]
 8002080:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002084:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002088:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800208a:	f7ff ff0d 	bl	8001ea8 <RCC_SetFlashLatencyFromMSIRange>
 800208e:	2800      	cmp	r0, #0
 8002090:	d0d6      	beq.n	8002040 <HAL_RCC_OscConfig+0x78>
 8002092:	e79d      	b.n	8001fd0 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002094:	69ab      	ldr	r3, [r5, #24]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d036      	beq.n	8002108 <HAL_RCC_OscConfig+0x140>
        __HAL_RCC_MSI_ENABLE();
 800209a:	6823      	ldr	r3, [r4, #0]
 800209c:	f043 0301 	orr.w	r3, r3, #1
 80020a0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80020a2:	f7ff f837 	bl	8001114 <HAL_GetTick>
 80020a6:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80020a8:	6823      	ldr	r3, [r4, #0]
 80020aa:	079a      	lsls	r2, r3, #30
 80020ac:	d524      	bpl.n	80020f8 <HAL_RCC_OscConfig+0x130>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80020ae:	6823      	ldr	r3, [r4, #0]
 80020b0:	f043 0308 	orr.w	r3, r3, #8
 80020b4:	6023      	str	r3, [r4, #0]
 80020b6:	6823      	ldr	r3, [r4, #0]
 80020b8:	6a2a      	ldr	r2, [r5, #32]
 80020ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80020be:	4313      	orrs	r3, r2
 80020c0:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80020c2:	6863      	ldr	r3, [r4, #4]
 80020c4:	69ea      	ldr	r2, [r5, #28]
 80020c6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80020ca:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80020ce:	6063      	str	r3, [r4, #4]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020d0:	682b      	ldr	r3, [r5, #0]
 80020d2:	07d8      	lsls	r0, r3, #31
 80020d4:	d429      	bmi.n	800212a <HAL_RCC_OscConfig+0x162>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80020d6:	682b      	ldr	r3, [r5, #0]
 80020d8:	0799      	lsls	r1, r3, #30
 80020da:	d467      	bmi.n	80021ac <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020dc:	682b      	ldr	r3, [r5, #0]
 80020de:	0718      	lsls	r0, r3, #28
 80020e0:	f100 809c 	bmi.w	800221c <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020e4:	682b      	ldr	r3, [r5, #0]
 80020e6:	0759      	lsls	r1, r3, #29
 80020e8:	f100 80ca 	bmi.w	8002280 <HAL_RCC_OscConfig+0x2b8>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80020ec:	6aa8      	ldr	r0, [r5, #40]	; 0x28
 80020ee:	2800      	cmp	r0, #0
 80020f0:	f040 8133 	bne.w	800235a <HAL_RCC_OscConfig+0x392>
  return HAL_OK;
 80020f4:	2000      	movs	r0, #0
 80020f6:	e7b5      	b.n	8002064 <HAL_RCC_OscConfig+0x9c>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80020f8:	f7ff f80c 	bl	8001114 <HAL_GetTick>
 80020fc:	eba0 0008 	sub.w	r0, r0, r8
 8002100:	2802      	cmp	r0, #2
 8002102:	d9d1      	bls.n	80020a8 <HAL_RCC_OscConfig+0xe0>
            return HAL_TIMEOUT;
 8002104:	2003      	movs	r0, #3
 8002106:	e7ad      	b.n	8002064 <HAL_RCC_OscConfig+0x9c>
        __HAL_RCC_MSI_DISABLE();
 8002108:	6823      	ldr	r3, [r4, #0]
 800210a:	f023 0301 	bic.w	r3, r3, #1
 800210e:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002110:	f7ff f800 	bl	8001114 <HAL_GetTick>
 8002114:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002116:	6823      	ldr	r3, [r4, #0]
 8002118:	079b      	lsls	r3, r3, #30
 800211a:	d5d9      	bpl.n	80020d0 <HAL_RCC_OscConfig+0x108>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800211c:	f7fe fffa 	bl	8001114 <HAL_GetTick>
 8002120:	eba0 0008 	sub.w	r0, r0, r8
 8002124:	2802      	cmp	r0, #2
 8002126:	d9f6      	bls.n	8002116 <HAL_RCC_OscConfig+0x14e>
 8002128:	e7ec      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800212a:	2e08      	cmp	r6, #8
 800212c:	d003      	beq.n	8002136 <HAL_RCC_OscConfig+0x16e>
 800212e:	2e0c      	cmp	r6, #12
 8002130:	d108      	bne.n	8002144 <HAL_RCC_OscConfig+0x17c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002132:	2f03      	cmp	r7, #3
 8002134:	d106      	bne.n	8002144 <HAL_RCC_OscConfig+0x17c>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002136:	6823      	ldr	r3, [r4, #0]
 8002138:	039a      	lsls	r2, r3, #14
 800213a:	d5cc      	bpl.n	80020d6 <HAL_RCC_OscConfig+0x10e>
 800213c:	686b      	ldr	r3, [r5, #4]
 800213e:	2b00      	cmp	r3, #0
 8002140:	d1c9      	bne.n	80020d6 <HAL_RCC_OscConfig+0x10e>
 8002142:	e745      	b.n	8001fd0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002144:	686b      	ldr	r3, [r5, #4]
 8002146:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800214a:	d110      	bne.n	800216e <HAL_RCC_OscConfig+0x1a6>
 800214c:	6823      	ldr	r3, [r4, #0]
 800214e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002152:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002154:	f7fe ffde 	bl	8001114 <HAL_GetTick>
 8002158:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800215a:	6823      	ldr	r3, [r4, #0]
 800215c:	039b      	lsls	r3, r3, #14
 800215e:	d4ba      	bmi.n	80020d6 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002160:	f7fe ffd8 	bl	8001114 <HAL_GetTick>
 8002164:	eba0 0008 	sub.w	r0, r0, r8
 8002168:	2864      	cmp	r0, #100	; 0x64
 800216a:	d9f6      	bls.n	800215a <HAL_RCC_OscConfig+0x192>
 800216c:	e7ca      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800216e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002172:	d104      	bne.n	800217e <HAL_RCC_OscConfig+0x1b6>
 8002174:	6823      	ldr	r3, [r4, #0]
 8002176:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800217a:	6023      	str	r3, [r4, #0]
 800217c:	e7e6      	b.n	800214c <HAL_RCC_OscConfig+0x184>
 800217e:	6822      	ldr	r2, [r4, #0]
 8002180:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002184:	6022      	str	r2, [r4, #0]
 8002186:	6822      	ldr	r2, [r4, #0]
 8002188:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800218c:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800218e:	2b00      	cmp	r3, #0
 8002190:	d1e0      	bne.n	8002154 <HAL_RCC_OscConfig+0x18c>
        tickstart = HAL_GetTick();
 8002192:	f7fe ffbf 	bl	8001114 <HAL_GetTick>
 8002196:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002198:	6823      	ldr	r3, [r4, #0]
 800219a:	0398      	lsls	r0, r3, #14
 800219c:	d59b      	bpl.n	80020d6 <HAL_RCC_OscConfig+0x10e>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800219e:	f7fe ffb9 	bl	8001114 <HAL_GetTick>
 80021a2:	eba0 0008 	sub.w	r0, r0, r8
 80021a6:	2864      	cmp	r0, #100	; 0x64
 80021a8:	d9f6      	bls.n	8002198 <HAL_RCC_OscConfig+0x1d0>
 80021aa:	e7ab      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80021ac:	2e04      	cmp	r6, #4
 80021ae:	d003      	beq.n	80021b8 <HAL_RCC_OscConfig+0x1f0>
 80021b0:	2e0c      	cmp	r6, #12
 80021b2:	d110      	bne.n	80021d6 <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80021b4:	2f02      	cmp	r7, #2
 80021b6:	d10e      	bne.n	80021d6 <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	0559      	lsls	r1, r3, #21
 80021bc:	d503      	bpl.n	80021c6 <HAL_RCC_OscConfig+0x1fe>
 80021be:	68eb      	ldr	r3, [r5, #12]
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	f43f af05 	beq.w	8001fd0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c6:	6863      	ldr	r3, [r4, #4]
 80021c8:	692a      	ldr	r2, [r5, #16]
 80021ca:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80021ce:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80021d2:	6063      	str	r3, [r4, #4]
 80021d4:	e782      	b.n	80020dc <HAL_RCC_OscConfig+0x114>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80021d6:	68eb      	ldr	r3, [r5, #12]
 80021d8:	b17b      	cbz	r3, 80021fa <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 80021da:	6823      	ldr	r3, [r4, #0]
 80021dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80021e0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80021e2:	f7fe ff97 	bl	8001114 <HAL_GetTick>
 80021e6:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80021e8:	6823      	ldr	r3, [r4, #0]
 80021ea:	055a      	lsls	r2, r3, #21
 80021ec:	d4eb      	bmi.n	80021c6 <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ee:	f7fe ff91 	bl	8001114 <HAL_GetTick>
 80021f2:	1bc0      	subs	r0, r0, r7
 80021f4:	2802      	cmp	r0, #2
 80021f6:	d9f7      	bls.n	80021e8 <HAL_RCC_OscConfig+0x220>
 80021f8:	e784      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
        __HAL_RCC_HSI_DISABLE();
 80021fa:	6823      	ldr	r3, [r4, #0]
 80021fc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002200:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002202:	f7fe ff87 	bl	8001114 <HAL_GetTick>
 8002206:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002208:	6823      	ldr	r3, [r4, #0]
 800220a:	055b      	lsls	r3, r3, #21
 800220c:	f57f af66 	bpl.w	80020dc <HAL_RCC_OscConfig+0x114>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002210:	f7fe ff80 	bl	8001114 <HAL_GetTick>
 8002214:	1bc0      	subs	r0, r0, r7
 8002216:	2802      	cmp	r0, #2
 8002218:	d9f6      	bls.n	8002208 <HAL_RCC_OscConfig+0x240>
 800221a:	e773      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800221c:	696b      	ldr	r3, [r5, #20]
 800221e:	b19b      	cbz	r3, 8002248 <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 8002220:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002224:	f043 0301 	orr.w	r3, r3, #1
 8002228:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 800222c:	f7fe ff72 	bl	8001114 <HAL_GetTick>
 8002230:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002232:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 8002236:	079a      	lsls	r2, r3, #30
 8002238:	f53f af54 	bmi.w	80020e4 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223c:	f7fe ff6a 	bl	8001114 <HAL_GetTick>
 8002240:	1bc0      	subs	r0, r0, r7
 8002242:	2802      	cmp	r0, #2
 8002244:	d9f5      	bls.n	8002232 <HAL_RCC_OscConfig+0x26a>
 8002246:	e75d      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
      __HAL_RCC_LSI_DISABLE();
 8002248:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800224c:	f023 0301 	bic.w	r3, r3, #1
 8002250:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 8002254:	f7fe ff5e 	bl	8001114 <HAL_GetTick>
 8002258:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800225a:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800225e:	079b      	lsls	r3, r3, #30
 8002260:	f57f af40 	bpl.w	80020e4 <HAL_RCC_OscConfig+0x11c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002264:	f7fe ff56 	bl	8001114 <HAL_GetTick>
 8002268:	1bc0      	subs	r0, r0, r7
 800226a:	2802      	cmp	r0, #2
 800226c:	d9f5      	bls.n	800225a <HAL_RCC_OscConfig+0x292>
 800226e:	e749      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
 8002270:	40021000 	.word	0x40021000
 8002274:	0800aa6b 	.word	0x0800aa6b
 8002278:	2000001c 	.word	0x2000001c
 800227c:	20000004 	.word	0x20000004
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002280:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002282:	00d8      	lsls	r0, r3, #3
 8002284:	d429      	bmi.n	80022da <HAL_RCC_OscConfig+0x312>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002286:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002288:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800228c:	65a3      	str	r3, [r4, #88]	; 0x58
 800228e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002290:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002294:	9301      	str	r3, [sp, #4]
 8002296:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002298:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800229c:	4f79      	ldr	r7, [pc, #484]	; (8002484 <HAL_RCC_OscConfig+0x4bc>)
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	05d9      	lsls	r1, r3, #23
 80022a2:	d51d      	bpl.n	80022e0 <HAL_RCC_OscConfig+0x318>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80022a4:	68ab      	ldr	r3, [r5, #8]
 80022a6:	2b01      	cmp	r3, #1
 80022a8:	d12b      	bne.n	8002302 <HAL_RCC_OscConfig+0x33a>
 80022aa:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80022ae:	f043 0301 	orr.w	r3, r3, #1
 80022b2:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 80022b6:	f7fe ff2d 	bl	8001114 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80022ba:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80022be:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80022c0:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80022c4:	079b      	lsls	r3, r3, #30
 80022c6:	d542      	bpl.n	800234e <HAL_RCC_OscConfig+0x386>
    if(pwrclkchanged == SET)
 80022c8:	f1b8 0f00 	cmp.w	r8, #0
 80022cc:	f43f af0e 	beq.w	80020ec <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_PWR_CLK_DISABLE();
 80022d0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80022d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80022d6:	65a3      	str	r3, [r4, #88]	; 0x58
 80022d8:	e708      	b.n	80020ec <HAL_RCC_OscConfig+0x124>
    FlagStatus       pwrclkchanged = RESET;
 80022da:	f04f 0800 	mov.w	r8, #0
 80022de:	e7dd      	b.n	800229c <HAL_RCC_OscConfig+0x2d4>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e6:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80022e8:	f7fe ff14 	bl	8001114 <HAL_GetTick>
 80022ec:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	05da      	lsls	r2, r3, #23
 80022f2:	d4d7      	bmi.n	80022a4 <HAL_RCC_OscConfig+0x2dc>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022f4:	f7fe ff0e 	bl	8001114 <HAL_GetTick>
 80022f8:	eba0 0009 	sub.w	r0, r0, r9
 80022fc:	2802      	cmp	r0, #2
 80022fe:	d9f6      	bls.n	80022ee <HAL_RCC_OscConfig+0x326>
 8002300:	e700      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002302:	2b05      	cmp	r3, #5
 8002304:	d106      	bne.n	8002314 <HAL_RCC_OscConfig+0x34c>
 8002306:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800230a:	f043 0304 	orr.w	r3, r3, #4
 800230e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8002312:	e7ca      	b.n	80022aa <HAL_RCC_OscConfig+0x2e2>
 8002314:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002318:	f022 0201 	bic.w	r2, r2, #1
 800231c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8002320:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8002324:	f022 0204 	bic.w	r2, r2, #4
 8002328:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800232c:	2b00      	cmp	r3, #0
 800232e:	d1c2      	bne.n	80022b6 <HAL_RCC_OscConfig+0x2ee>
      tickstart = HAL_GetTick();
 8002330:	f7fe fef0 	bl	8001114 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002334:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002338:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800233a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800233e:	0798      	lsls	r0, r3, #30
 8002340:	d5c2      	bpl.n	80022c8 <HAL_RCC_OscConfig+0x300>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002342:	f7fe fee7 	bl	8001114 <HAL_GetTick>
 8002346:	1bc0      	subs	r0, r0, r7
 8002348:	4548      	cmp	r0, r9
 800234a:	d9f6      	bls.n	800233a <HAL_RCC_OscConfig+0x372>
 800234c:	e6da      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800234e:	f7fe fee1 	bl	8001114 <HAL_GetTick>
 8002352:	1bc0      	subs	r0, r0, r7
 8002354:	4548      	cmp	r0, r9
 8002356:	d9b3      	bls.n	80022c0 <HAL_RCC_OscConfig+0x2f8>
 8002358:	e6d4      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800235a:	2e0c      	cmp	r6, #12
 800235c:	d05c      	beq.n	8002418 <HAL_RCC_OscConfig+0x450>
        __HAL_RCC_PLL_DISABLE();
 800235e:	6823      	ldr	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002360:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002362:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002366:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002368:	d13b      	bne.n	80023e2 <HAL_RCC_OscConfig+0x41a>
        tickstart = HAL_GetTick();
 800236a:	f7fe fed3 	bl	8001114 <HAL_GetTick>
 800236e:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002370:	6823      	ldr	r3, [r4, #0]
 8002372:	0199      	lsls	r1, r3, #6
 8002374:	d42f      	bmi.n	80023d6 <HAL_RCC_OscConfig+0x40e>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002376:	68e2      	ldr	r2, [r4, #12]
 8002378:	4b43      	ldr	r3, [pc, #268]	; (8002488 <HAL_RCC_OscConfig+0x4c0>)
 800237a:	4013      	ands	r3, r2
 800237c:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 800237e:	4313      	orrs	r3, r2
 8002380:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8002382:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002386:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8002388:	3a01      	subs	r2, #1
 800238a:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800238e:	6baa      	ldr	r2, [r5, #56]	; 0x38
 8002390:	0912      	lsrs	r2, r2, #4
 8002392:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8002396:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8002398:	0852      	lsrs	r2, r2, #1
 800239a:	3a01      	subs	r2, #1
 800239c:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 80023a0:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 80023a2:	0852      	lsrs	r2, r2, #1
 80023a4:	3a01      	subs	r2, #1
 80023a6:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 80023aa:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 80023ac:	6823      	ldr	r3, [r4, #0]
 80023ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023b2:	6023      	str	r3, [r4, #0]
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80023b4:	68e3      	ldr	r3, [r4, #12]
 80023b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80023ba:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80023bc:	f7fe feaa 	bl	8001114 <HAL_GetTick>
 80023c0:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80023c2:	6823      	ldr	r3, [r4, #0]
 80023c4:	019a      	lsls	r2, r3, #6
 80023c6:	f53f ae95 	bmi.w	80020f4 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023ca:	f7fe fea3 	bl	8001114 <HAL_GetTick>
 80023ce:	1b40      	subs	r0, r0, r5
 80023d0:	2802      	cmp	r0, #2
 80023d2:	d9f6      	bls.n	80023c2 <HAL_RCC_OscConfig+0x3fa>
 80023d4:	e696      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80023d6:	f7fe fe9d 	bl	8001114 <HAL_GetTick>
 80023da:	1b80      	subs	r0, r0, r6
 80023dc:	2802      	cmp	r0, #2
 80023de:	d9c7      	bls.n	8002370 <HAL_RCC_OscConfig+0x3a8>
 80023e0:	e690      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 80023e2:	6823      	ldr	r3, [r4, #0]
 80023e4:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80023e8:	bf02      	ittt	eq
 80023ea:	68e3      	ldreq	r3, [r4, #12]
 80023ec:	f023 0303 	biceq.w	r3, r3, #3
 80023f0:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80023f2:	68e3      	ldr	r3, [r4, #12]
 80023f4:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80023f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80023fc:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 80023fe:	f7fe fe89 	bl	8001114 <HAL_GetTick>
 8002402:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002404:	6823      	ldr	r3, [r4, #0]
 8002406:	019b      	lsls	r3, r3, #6
 8002408:	f57f ae74 	bpl.w	80020f4 <HAL_RCC_OscConfig+0x12c>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800240c:	f7fe fe82 	bl	8001114 <HAL_GetTick>
 8002410:	1b40      	subs	r0, r0, r5
 8002412:	2802      	cmp	r0, #2
 8002414:	d9f6      	bls.n	8002404 <HAL_RCC_OscConfig+0x43c>
 8002416:	e675      	b.n	8002104 <HAL_RCC_OscConfig+0x13c>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002418:	2801      	cmp	r0, #1
 800241a:	f43f ae23 	beq.w	8002064 <HAL_RCC_OscConfig+0x9c>
        pll_config = RCC->PLLCFGR;
 800241e:	68e3      	ldr	r3, [r4, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002420:	6aea      	ldr	r2, [r5, #44]	; 0x2c
 8002422:	f003 0103 	and.w	r1, r3, #3
 8002426:	4291      	cmp	r1, r2
 8002428:	f47f add2 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800242c:	6b29      	ldr	r1, [r5, #48]	; 0x30
 800242e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8002432:	3901      	subs	r1, #1
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002434:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 8002438:	f47f adca 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800243c:	6b69      	ldr	r1, [r5, #52]	; 0x34
 800243e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002442:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 8002446:	f47f adc3 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800244a:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800244c:	3a07      	subs	r2, #7
 800244e:	f403 3100 	and.w	r1, r3, #131072	; 0x20000
 8002452:	bf18      	it	ne
 8002454:	2201      	movne	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002456:	4291      	cmp	r1, r2
 8002458:	f47f adba 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800245c:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 800245e:	0852      	lsrs	r2, r2, #1
 8002460:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 8002464:	3a01      	subs	r2, #1
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002466:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 800246a:	f47f adb1 	bne.w	8001fd0 <HAL_RCC_OscConfig+0x8>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800246e:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 8002470:	0852      	lsrs	r2, r2, #1
 8002472:	3a01      	subs	r2, #1
 8002474:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002478:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
    return HAL_ERROR;
 800247c:	bf14      	ite	ne
 800247e:	2001      	movne	r0, #1
 8002480:	2000      	moveq	r0, #0
 8002482:	e5ef      	b.n	8002064 <HAL_RCC_OscConfig+0x9c>
 8002484:	40007000 	.word	0x40007000
 8002488:	f99d808c 	.word	0xf99d808c

0800248c <HAL_RCC_ClockConfig>:
{
 800248c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002490:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 8002492:	4604      	mov	r4, r0
 8002494:	b910      	cbnz	r0, 800249c <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002496:	2001      	movs	r0, #1
 8002498:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800249c:	4a41      	ldr	r2, [pc, #260]	; (80025a4 <HAL_RCC_ClockConfig+0x118>)
 800249e:	6813      	ldr	r3, [r2, #0]
 80024a0:	f003 0307 	and.w	r3, r3, #7
 80024a4:	428b      	cmp	r3, r1
 80024a6:	d32a      	bcc.n	80024fe <HAL_RCC_ClockConfig+0x72>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80024a8:	6823      	ldr	r3, [r4, #0]
 80024aa:	07d9      	lsls	r1, r3, #31
 80024ac:	d432      	bmi.n	8002514 <HAL_RCC_ClockConfig+0x88>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80024ae:	6821      	ldr	r1, [r4, #0]
 80024b0:	078a      	lsls	r2, r1, #30
 80024b2:	d45c      	bmi.n	800256e <HAL_RCC_ClockConfig+0xe2>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80024b4:	4a3b      	ldr	r2, [pc, #236]	; (80025a4 <HAL_RCC_ClockConfig+0x118>)
 80024b6:	6813      	ldr	r3, [r2, #0]
 80024b8:	f003 0307 	and.w	r3, r3, #7
 80024bc:	429e      	cmp	r6, r3
 80024be:	d35e      	bcc.n	800257e <HAL_RCC_ClockConfig+0xf2>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024c0:	f011 0f04 	tst.w	r1, #4
 80024c4:	4d38      	ldr	r5, [pc, #224]	; (80025a8 <HAL_RCC_ClockConfig+0x11c>)
 80024c6:	d165      	bne.n	8002594 <HAL_RCC_ClockConfig+0x108>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024c8:	070b      	lsls	r3, r1, #28
 80024ca:	d506      	bpl.n	80024da <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80024cc:	68ab      	ldr	r3, [r5, #8]
 80024ce:	6922      	ldr	r2, [r4, #16]
 80024d0:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80024d4:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80024d8:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024da:	f7ff fd27 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
 80024de:	68ab      	ldr	r3, [r5, #8]
 80024e0:	4a32      	ldr	r2, [pc, #200]	; (80025ac <HAL_RCC_ClockConfig+0x120>)
 80024e2:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80024e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80024ea:	5cd3      	ldrb	r3, [r2, r3]
 80024ec:	f003 031f 	and.w	r3, r3, #31
 80024f0:	40d8      	lsrs	r0, r3
 80024f2:	4b2f      	ldr	r3, [pc, #188]	; (80025b0 <HAL_RCC_ClockConfig+0x124>)
 80024f4:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick(uwTickPrio);
 80024f6:	4b2f      	ldr	r3, [pc, #188]	; (80025b4 <HAL_RCC_ClockConfig+0x128>)
 80024f8:	6818      	ldr	r0, [r3, #0]
 80024fa:	f7fe bdc3 	b.w	8001084 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024fe:	6813      	ldr	r3, [r2, #0]
 8002500:	f023 0307 	bic.w	r3, r3, #7
 8002504:	430b      	orrs	r3, r1
 8002506:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002508:	6813      	ldr	r3, [r2, #0]
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	4299      	cmp	r1, r3
 8002510:	d1c1      	bne.n	8002496 <HAL_RCC_ClockConfig+0xa>
 8002512:	e7c9      	b.n	80024a8 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002514:	6862      	ldr	r2, [r4, #4]
 8002516:	4d24      	ldr	r5, [pc, #144]	; (80025a8 <HAL_RCC_ClockConfig+0x11c>)
 8002518:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800251a:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800251c:	d11b      	bne.n	8002556 <HAL_RCC_ClockConfig+0xca>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800251e:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002522:	d0b8      	beq.n	8002496 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002524:	68ab      	ldr	r3, [r5, #8]
 8002526:	f023 0303 	bic.w	r3, r3, #3
 800252a:	4313      	orrs	r3, r2
 800252c:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 800252e:	f7fe fdf1 	bl	8001114 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002532:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8002536:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002538:	68ab      	ldr	r3, [r5, #8]
 800253a:	6862      	ldr	r2, [r4, #4]
 800253c:	f003 030c 	and.w	r3, r3, #12
 8002540:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8002544:	d0b3      	beq.n	80024ae <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002546:	f7fe fde5 	bl	8001114 <HAL_GetTick>
 800254a:	1bc0      	subs	r0, r0, r7
 800254c:	4540      	cmp	r0, r8
 800254e:	d9f3      	bls.n	8002538 <HAL_RCC_ClockConfig+0xac>
        return HAL_TIMEOUT;
 8002550:	2003      	movs	r0, #3
}
 8002552:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002556:	2a02      	cmp	r2, #2
 8002558:	d102      	bne.n	8002560 <HAL_RCC_ClockConfig+0xd4>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800255a:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 800255e:	e7e0      	b.n	8002522 <HAL_RCC_ClockConfig+0x96>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002560:	b912      	cbnz	r2, 8002568 <HAL_RCC_ClockConfig+0xdc>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002562:	f013 0f02 	tst.w	r3, #2
 8002566:	e7dc      	b.n	8002522 <HAL_RCC_ClockConfig+0x96>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002568:	f413 6f80 	tst.w	r3, #1024	; 0x400
 800256c:	e7d9      	b.n	8002522 <HAL_RCC_ClockConfig+0x96>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800256e:	4a0e      	ldr	r2, [pc, #56]	; (80025a8 <HAL_RCC_ClockConfig+0x11c>)
 8002570:	68a0      	ldr	r0, [r4, #8]
 8002572:	6893      	ldr	r3, [r2, #8]
 8002574:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002578:	4303      	orrs	r3, r0
 800257a:	6093      	str	r3, [r2, #8]
 800257c:	e79a      	b.n	80024b4 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 800257e:	6813      	ldr	r3, [r2, #0]
 8002580:	f023 0307 	bic.w	r3, r3, #7
 8002584:	4333      	orrs	r3, r6
 8002586:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002588:	6813      	ldr	r3, [r2, #0]
 800258a:	f003 0307 	and.w	r3, r3, #7
 800258e:	429e      	cmp	r6, r3
 8002590:	d181      	bne.n	8002496 <HAL_RCC_ClockConfig+0xa>
 8002592:	e795      	b.n	80024c0 <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002594:	68ab      	ldr	r3, [r5, #8]
 8002596:	68e2      	ldr	r2, [r4, #12]
 8002598:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800259c:	4313      	orrs	r3, r2
 800259e:	60ab      	str	r3, [r5, #8]
 80025a0:	e792      	b.n	80024c8 <HAL_RCC_ClockConfig+0x3c>
 80025a2:	bf00      	nop
 80025a4:	40022000 	.word	0x40022000
 80025a8:	40021000 	.word	0x40021000
 80025ac:	0800aa6b 	.word	0x0800aa6b
 80025b0:	2000001c 	.word	0x2000001c
 80025b4:	20000004 	.word	0x20000004

080025b8 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80025b8:	4b05      	ldr	r3, [pc, #20]	; (80025d0 <HAL_RCC_GetPCLK1Freq+0x18>)
 80025ba:	4a06      	ldr	r2, [pc, #24]	; (80025d4 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80025c2:	5cd3      	ldrb	r3, [r2, r3]
 80025c4:	4a04      	ldr	r2, [pc, #16]	; (80025d8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80025c6:	6810      	ldr	r0, [r2, #0]
 80025c8:	f003 031f 	and.w	r3, r3, #31
}
 80025cc:	40d8      	lsrs	r0, r3
 80025ce:	4770      	bx	lr
 80025d0:	40021000 	.word	0x40021000
 80025d4:	0800aa7b 	.word	0x0800aa7b
 80025d8:	2000001c 	.word	0x2000001c

080025dc <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80025dc:	4b05      	ldr	r3, [pc, #20]	; (80025f4 <HAL_RCC_GetPCLK2Freq+0x18>)
 80025de:	4a06      	ldr	r2, [pc, #24]	; (80025f8 <HAL_RCC_GetPCLK2Freq+0x1c>)
 80025e0:	689b      	ldr	r3, [r3, #8]
 80025e2:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80025e6:	5cd3      	ldrb	r3, [r2, r3]
 80025e8:	4a04      	ldr	r2, [pc, #16]	; (80025fc <HAL_RCC_GetPCLK2Freq+0x20>)
 80025ea:	6810      	ldr	r0, [r2, #0]
 80025ec:	f003 031f 	and.w	r3, r3, #31
}
 80025f0:	40d8      	lsrs	r0, r3
 80025f2:	4770      	bx	lr
 80025f4:	40021000 	.word	0x40021000
 80025f8:	0800aa7b 	.word	0x0800aa7b
 80025fc:	2000001c 	.word	0x2000001c

08002600 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8002600:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002602:	4b45      	ldr	r3, [pc, #276]	; (8002718 <RCCEx_PLLSAI1_Config+0x118>)
 8002604:	68da      	ldr	r2, [r3, #12]
 8002606:	f012 0f03 	tst.w	r2, #3
{
 800260a:	4605      	mov	r5, r0
 800260c:	460e      	mov	r6, r1
 800260e:	461c      	mov	r4, r3
 8002610:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8002612:	d02a      	beq.n	800266a <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8002614:	68da      	ldr	r2, [r3, #12]
 8002616:	f002 0203 	and.w	r2, r2, #3
 800261a:	4282      	cmp	r2, r0
 800261c:	d13c      	bne.n	8002698 <RCCEx_PLLSAI1_Config+0x98>
       ||
 800261e:	2a00      	cmp	r2, #0
 8002620:	d03a      	beq.n	8002698 <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002622:	68db      	ldr	r3, [r3, #12]
       ||
 8002624:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8002626:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800262a:	3301      	adds	r3, #1
       ||
 800262c:	4293      	cmp	r3, r2
 800262e:	d133      	bne.n	8002698 <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8002630:	6823      	ldr	r3, [r4, #0]
 8002632:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002636:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002638:	f7fe fd6c 	bl	8001114 <HAL_GetTick>
 800263c:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800263e:	6823      	ldr	r3, [r4, #0]
 8002640:	011a      	lsls	r2, r3, #4
 8002642:	d432      	bmi.n	80026aa <RCCEx_PLLSAI1_Config+0xaa>
 8002644:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002646:	2e00      	cmp	r6, #0
 8002648:	d036      	beq.n	80026b8 <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800264a:	2e01      	cmp	r6, #1
 800264c:	d150      	bne.n	80026f0 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800264e:	6922      	ldr	r2, [r4, #16]
 8002650:	6928      	ldr	r0, [r5, #16]
 8002652:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 8002656:	0840      	lsrs	r0, r0, #1
 8002658:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 800265c:	3801      	subs	r0, #1
 800265e:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8002662:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 8002666:	6122      	str	r2, [r4, #16]
 8002668:	e032      	b.n	80026d0 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800266a:	2802      	cmp	r0, #2
 800266c:	d010      	beq.n	8002690 <RCCEx_PLLSAI1_Config+0x90>
 800266e:	2803      	cmp	r0, #3
 8002670:	d014      	beq.n	800269c <RCCEx_PLLSAI1_Config+0x9c>
 8002672:	2801      	cmp	r0, #1
 8002674:	d110      	bne.n	8002698 <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	079f      	lsls	r7, r3, #30
 800267a:	d538      	bpl.n	80026ee <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800267c:	68e3      	ldr	r3, [r4, #12]
 800267e:	686a      	ldr	r2, [r5, #4]
 8002680:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8002684:	3a01      	subs	r2, #1
 8002686:	4318      	orrs	r0, r3
 8002688:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800268c:	60e0      	str	r0, [r4, #12]
 800268e:	e7cf      	b.n	8002630 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8002696:	d1f1      	bne.n	800267c <RCCEx_PLLSAI1_Config+0x7c>
 8002698:	2001      	movs	r0, #1
 800269a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	0391      	lsls	r1, r2, #14
 80026a0:	d4ec      	bmi.n	800267c <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80026a8:	e7f5      	b.n	8002696 <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80026aa:	f7fe fd33 	bl	8001114 <HAL_GetTick>
 80026ae:	1bc0      	subs	r0, r0, r7
 80026b0:	2802      	cmp	r0, #2
 80026b2:	d9c4      	bls.n	800263e <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80026b4:	2003      	movs	r0, #3
 80026b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026b8:	6921      	ldr	r1, [r4, #16]
 80026ba:	68eb      	ldr	r3, [r5, #12]
 80026bc:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80026c0:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80026c4:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80026ce:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80026d0:	6823      	ldr	r3, [r4, #0]
 80026d2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80026d6:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d8:	f7fe fd1c 	bl	8001114 <HAL_GetTick>
 80026dc:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80026de:	6823      	ldr	r3, [r4, #0]
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	d513      	bpl.n	800270c <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80026e4:	6923      	ldr	r3, [r4, #16]
 80026e6:	69aa      	ldr	r2, [r5, #24]
 80026e8:	4313      	orrs	r3, r2
 80026ea:	6123      	str	r3, [r4, #16]
 80026ec:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80026ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80026f0:	6923      	ldr	r3, [r4, #16]
 80026f2:	6968      	ldr	r0, [r5, #20]
 80026f4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80026f8:	0840      	lsrs	r0, r0, #1
 80026fa:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80026fe:	3801      	subs	r0, #1
 8002700:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8002704:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 8002708:	6123      	str	r3, [r4, #16]
 800270a:	e7e1      	b.n	80026d0 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800270c:	f7fe fd02 	bl	8001114 <HAL_GetTick>
 8002710:	1b80      	subs	r0, r0, r6
 8002712:	2802      	cmp	r0, #2
 8002714:	d9e3      	bls.n	80026de <RCCEx_PLLSAI1_Config+0xde>
 8002716:	e7cd      	b.n	80026b4 <RCCEx_PLLSAI1_Config+0xb4>
 8002718:	40021000 	.word	0x40021000

0800271c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 800271c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800271e:	4b3d      	ldr	r3, [pc, #244]	; (8002814 <RCCEx_PLLSAI2_Config+0xf8>)
 8002720:	68da      	ldr	r2, [r3, #12]
 8002722:	f012 0f03 	tst.w	r2, #3
{
 8002726:	4605      	mov	r5, r0
 8002728:	460e      	mov	r6, r1
 800272a:	461c      	mov	r4, r3
 800272c:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800272e:	d028      	beq.n	8002782 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8002730:	68da      	ldr	r2, [r3, #12]
 8002732:	f002 0203 	and.w	r2, r2, #3
 8002736:	4282      	cmp	r2, r0
 8002738:	d13a      	bne.n	80027b0 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800273a:	2a00      	cmp	r2, #0
 800273c:	d038      	beq.n	80027b0 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800273e:	68db      	ldr	r3, [r3, #12]
       ||
 8002740:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8002742:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002746:	3301      	adds	r3, #1
       ||
 8002748:	4293      	cmp	r3, r2
 800274a:	d131      	bne.n	80027b0 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002752:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002754:	f7fe fcde 	bl	8001114 <HAL_GetTick>
 8002758:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800275a:	6823      	ldr	r3, [r4, #0]
 800275c:	009a      	lsls	r2, r3, #2
 800275e:	d430      	bmi.n	80027c2 <RCCEx_PLLSAI2_Config+0xa6>
 8002760:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8002762:	2e00      	cmp	r6, #0
 8002764:	d034      	beq.n	80027d0 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8002766:	6963      	ldr	r3, [r4, #20]
 8002768:	6929      	ldr	r1, [r5, #16]
 800276a:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800276e:	0849      	lsrs	r1, r1, #1
 8002770:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002774:	3901      	subs	r1, #1
 8002776:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800277a:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 800277e:	6163      	str	r3, [r4, #20]
 8002780:	e032      	b.n	80027e8 <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8002782:	2802      	cmp	r0, #2
 8002784:	d010      	beq.n	80027a8 <RCCEx_PLLSAI2_Config+0x8c>
 8002786:	2803      	cmp	r0, #3
 8002788:	d014      	beq.n	80027b4 <RCCEx_PLLSAI2_Config+0x98>
 800278a:	2801      	cmp	r0, #1
 800278c:	d110      	bne.n	80027b0 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	079f      	lsls	r7, r3, #30
 8002792:	d538      	bpl.n	8002806 <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8002794:	68e3      	ldr	r3, [r4, #12]
 8002796:	686a      	ldr	r2, [r5, #4]
 8002798:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 800279c:	3a01      	subs	r2, #1
 800279e:	4318      	orrs	r0, r3
 80027a0:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80027a4:	60e0      	str	r0, [r4, #12]
 80027a6:	e7d1      	b.n	800274c <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027ae:	d1f1      	bne.n	8002794 <RCCEx_PLLSAI2_Config+0x78>
 80027b0:	2001      	movs	r0, #1
 80027b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80027b4:	681a      	ldr	r2, [r3, #0]
 80027b6:	0391      	lsls	r1, r2, #14
 80027b8:	d4ec      	bmi.n	8002794 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80027c0:	e7f5      	b.n	80027ae <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80027c2:	f7fe fca7 	bl	8001114 <HAL_GetTick>
 80027c6:	1bc0      	subs	r0, r0, r7
 80027c8:	2802      	cmp	r0, #2
 80027ca:	d9c6      	bls.n	800275a <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80027cc:	2003      	movs	r0, #3
 80027ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80027d0:	6962      	ldr	r2, [r4, #20]
 80027d2:	68eb      	ldr	r3, [r5, #12]
 80027d4:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80027d8:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80027dc:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80027e0:	091b      	lsrs	r3, r3, #4
 80027e2:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80027e6:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80027e8:	6823      	ldr	r3, [r4, #0]
 80027ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027ee:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027f0:	f7fe fc90 	bl	8001114 <HAL_GetTick>
 80027f4:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80027f6:	6823      	ldr	r3, [r4, #0]
 80027f8:	009b      	lsls	r3, r3, #2
 80027fa:	d505      	bpl.n	8002808 <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80027fc:	6963      	ldr	r3, [r4, #20]
 80027fe:	696a      	ldr	r2, [r5, #20]
 8002800:	4313      	orrs	r3, r2
 8002802:	6163      	str	r3, [r4, #20]
 8002804:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 8002806:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8002808:	f7fe fc84 	bl	8001114 <HAL_GetTick>
 800280c:	1b80      	subs	r0, r0, r6
 800280e:	2802      	cmp	r0, #2
 8002810:	d9f1      	bls.n	80027f6 <RCCEx_PLLSAI2_Config+0xda>
 8002812:	e7db      	b.n	80027cc <RCCEx_PLLSAI2_Config+0xb0>
 8002814:	40021000 	.word	0x40021000

08002818 <HAL_RCCEx_PeriphCLKConfig>:
{
 8002818:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800281c:	6806      	ldr	r6, [r0, #0]
 800281e:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8002822:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002824:	d024      	beq.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002826:	6e41      	ldr	r1, [r0, #100]	; 0x64
 8002828:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 800282c:	d02c      	beq.n	8002888 <HAL_RCCEx_PeriphCLKConfig+0x70>
 800282e:	d802      	bhi.n	8002836 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8002830:	b1c1      	cbz	r1, 8002864 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8002832:	2601      	movs	r6, #1
 8002834:	e01c      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 8002836:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800283a:	d00d      	beq.n	8002858 <HAL_RCCEx_PeriphCLKConfig+0x40>
 800283c:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8002840:	d1f7      	bne.n	8002832 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002842:	4a4d      	ldr	r2, [pc, #308]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002844:	6e61      	ldr	r1, [r4, #100]	; 0x64
 8002846:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800284a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800284e:	430b      	orrs	r3, r1
 8002850:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8002854:	2600      	movs	r6, #0
 8002856:	e00b      	b.n	8002870 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002858:	4a47      	ldr	r2, [pc, #284]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800285a:	68d3      	ldr	r3, [r2, #12]
 800285c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002860:	60d3      	str	r3, [r2, #12]
      break;
 8002862:	e7ee      	b.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002864:	3004      	adds	r0, #4
 8002866:	f7ff fecb 	bl	8002600 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800286a:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 800286c:	2800      	cmp	r0, #0
 800286e:	d0e8      	beq.n	8002842 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8002870:	6823      	ldr	r3, [r4, #0]
 8002872:	04d8      	lsls	r0, r3, #19
 8002874:	d506      	bpl.n	8002884 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002876:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 8002878:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 800287c:	d074      	beq.n	8002968 <HAL_RCCEx_PeriphCLKConfig+0x150>
 800287e:	d808      	bhi.n	8002892 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8002880:	b1a9      	cbz	r1, 80028ae <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8002882:	2601      	movs	r6, #1
 8002884:	4635      	mov	r5, r6
 8002886:	e021      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002888:	2100      	movs	r1, #0
 800288a:	3020      	adds	r0, #32
 800288c:	f7ff ff46 	bl	800271c <RCCEx_PLLSAI2_Config>
 8002890:	e7eb      	b.n	800286a <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8002892:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 8002896:	d004      	beq.n	80028a2 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 8002898:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 800289c:	d1f1      	bne.n	8002882 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800289e:	4635      	mov	r5, r6
 80028a0:	e009      	b.n	80028b6 <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80028a2:	4a35      	ldr	r2, [pc, #212]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028a4:	68d3      	ldr	r3, [r2, #12]
 80028a6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80028aa:	60d3      	str	r3, [r2, #12]
 80028ac:	e7f7      	b.n	800289e <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80028ae:	1d20      	adds	r0, r4, #4
 80028b0:	f7ff fea6 	bl	8002600 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80028b4:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80028b6:	2d00      	cmp	r5, #0
 80028b8:	d15c      	bne.n	8002974 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80028ba:	4a2f      	ldr	r2, [pc, #188]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028bc:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80028be:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80028c2:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80028c6:	430b      	orrs	r3, r1
 80028c8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80028cc:	6823      	ldr	r3, [r4, #0]
 80028ce:	0399      	lsls	r1, r3, #14
 80028d0:	f140 814f 	bpl.w	8002b72 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80028d4:	4f28      	ldr	r7, [pc, #160]	; (8002978 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80028d6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80028d8:	00da      	lsls	r2, r3, #3
 80028da:	f140 8176 	bpl.w	8002bca <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80028de:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80028e2:	f8df 9098 	ldr.w	r9, [pc, #152]	; 800297c <HAL_RCCEx_PeriphCLKConfig+0x164>
 80028e6:	f8d9 3000 	ldr.w	r3, [r9]
 80028ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80028ee:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80028f2:	f7fe fc0f 	bl	8001114 <HAL_GetTick>
 80028f6:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80028f8:	f8d9 3000 	ldr.w	r3, [r9]
 80028fc:	05db      	lsls	r3, r3, #23
 80028fe:	d53f      	bpl.n	8002980 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8002900:	2d00      	cmp	r5, #0
 8002902:	d144      	bne.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8002904:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8002908:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 800290c:	d015      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x122>
 800290e:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8002912:	4293      	cmp	r3, r2
 8002914:	d011      	beq.n	800293a <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8002916:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800291a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 800291e:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002922:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8002926:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800292a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 800292e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002932:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8002936:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800293a:	07d8      	lsls	r0, r3, #31
 800293c:	d509      	bpl.n	8002952 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 800293e:	f7fe fbe9 	bl	8001114 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002942:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002946:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002948:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800294c:	0799      	lsls	r1, r3, #30
 800294e:	f140 8109 	bpl.w	8002b64 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002952:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002956:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800295a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800295e:	4313      	orrs	r3, r2
 8002960:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002964:	4635      	mov	r5, r6
 8002966:	e012      	b.n	800298e <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8002968:	2100      	movs	r1, #0
 800296a:	f104 0020 	add.w	r0, r4, #32
 800296e:	f7ff fed5 	bl	800271c <RCCEx_PLLSAI2_Config>
 8002972:	e79f      	b.n	80028b4 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8002974:	462e      	mov	r6, r5
 8002976:	e7a9      	b.n	80028cc <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002978:	40021000 	.word	0x40021000
 800297c:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002980:	f7fe fbc8 	bl	8001114 <HAL_GetTick>
 8002984:	eba0 000a 	sub.w	r0, r0, sl
 8002988:	2802      	cmp	r0, #2
 800298a:	d9b5      	bls.n	80028f8 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 800298c:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 800298e:	f1b8 0f00 	cmp.w	r8, #0
 8002992:	d003      	beq.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002994:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002996:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800299a:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800299c:	6823      	ldr	r3, [r4, #0]
 800299e:	07da      	lsls	r2, r3, #31
 80029a0:	d508      	bpl.n	80029b4 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80029a2:	4990      	ldr	r1, [pc, #576]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029a4:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80029a6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80029aa:	f022 0203 	bic.w	r2, r2, #3
 80029ae:	4302      	orrs	r2, r0
 80029b0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80029b4:	079f      	lsls	r7, r3, #30
 80029b6:	d508      	bpl.n	80029ca <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80029b8:	498a      	ldr	r1, [pc, #552]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029ba:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80029bc:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80029c0:	f022 020c 	bic.w	r2, r2, #12
 80029c4:	4302      	orrs	r2, r0
 80029c6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80029ca:	075e      	lsls	r6, r3, #29
 80029cc:	d508      	bpl.n	80029e0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80029ce:	4985      	ldr	r1, [pc, #532]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029d0:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80029d2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80029d6:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80029da:	4302      	orrs	r2, r0
 80029dc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80029e0:	0718      	lsls	r0, r3, #28
 80029e2:	d508      	bpl.n	80029f6 <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80029e4:	497f      	ldr	r1, [pc, #508]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029e6:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80029e8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80029ec:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80029f0:	4302      	orrs	r2, r0
 80029f2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80029f6:	06d9      	lsls	r1, r3, #27
 80029f8:	d508      	bpl.n	8002a0c <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80029fa:	497a      	ldr	r1, [pc, #488]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80029fc:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 80029fe:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a02:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002a06:	4302      	orrs	r2, r0
 8002a08:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8002a0c:	069a      	lsls	r2, r3, #26
 8002a0e:	d508      	bpl.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8002a10:	4974      	ldr	r1, [pc, #464]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a12:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8002a14:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a18:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8002a1c:	4302      	orrs	r2, r0
 8002a1e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002a22:	059f      	lsls	r7, r3, #22
 8002a24:	d508      	bpl.n	8002a38 <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002a26:	496f      	ldr	r1, [pc, #444]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a28:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8002a2a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a2e:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8002a32:	4302      	orrs	r2, r0
 8002a34:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8002a38:	055e      	lsls	r6, r3, #21
 8002a3a:	d508      	bpl.n	8002a4e <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8002a3c:	4969      	ldr	r1, [pc, #420]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a3e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8002a40:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a44:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8002a48:	4302      	orrs	r2, r0
 8002a4a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002a4e:	0658      	lsls	r0, r3, #25
 8002a50:	d508      	bpl.n	8002a64 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002a52:	4964      	ldr	r1, [pc, #400]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a54:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8002a56:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a5a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8002a5e:	4302      	orrs	r2, r0
 8002a60:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002a64:	0619      	lsls	r1, r3, #24
 8002a66:	d508      	bpl.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002a68:	495e      	ldr	r1, [pc, #376]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a6a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002a6c:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a70:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8002a74:	4302      	orrs	r2, r0
 8002a76:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002a7a:	05da      	lsls	r2, r3, #23
 8002a7c:	d508      	bpl.n	8002a90 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002a7e:	4959      	ldr	r1, [pc, #356]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002a82:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8002a86:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8002a8a:	4302      	orrs	r2, r0
 8002a8c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8002a90:	049b      	lsls	r3, r3, #18
 8002a92:	d50f      	bpl.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002a94:	4a53      	ldr	r2, [pc, #332]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002a96:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8002a98:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002a9c:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002aa0:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002aa2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002aa6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8002aaa:	d164      	bne.n	8002b76 <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002aac:	68d3      	ldr	r3, [r2, #12]
 8002aae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ab2:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	031f      	lsls	r7, r3, #12
 8002ab8:	d50f      	bpl.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002aba:	4a4a      	ldr	r2, [pc, #296]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002abc:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8002abe:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ac2:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002ac6:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ac8:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8002ad0:	d15c      	bne.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002ad2:	68d3      	ldr	r3, [r2, #12]
 8002ad4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002ad8:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8002ada:	6823      	ldr	r3, [r4, #0]
 8002adc:	035e      	lsls	r6, r3, #13
 8002ade:	d50f      	bpl.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002ae0:	4a40      	ldr	r2, [pc, #256]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002ae2:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002ae4:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002ae8:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8002aec:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002aee:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8002af2:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8002af6:	d154      	bne.n	8002ba2 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8002af8:	68d3      	ldr	r3, [r2, #12]
 8002afa:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002afe:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002b00:	6823      	ldr	r3, [r4, #0]
 8002b02:	0458      	lsls	r0, r3, #17
 8002b04:	d512      	bpl.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b06:	4937      	ldr	r1, [pc, #220]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b08:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8002b0a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002b0e:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8002b12:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b14:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002b18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8002b1c:	d14c      	bne.n	8002bb8 <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8002b1e:	2102      	movs	r1, #2
 8002b20:	1d20      	adds	r0, r4, #4
 8002b22:	f7ff fd6d 	bl	8002600 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002b26:	2800      	cmp	r0, #0
 8002b28:	bf18      	it	ne
 8002b2a:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8002b2c:	6822      	ldr	r2, [r4, #0]
 8002b2e:	0411      	lsls	r1, r2, #16
 8002b30:	d508      	bpl.n	8002b44 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8002b32:	492c      	ldr	r1, [pc, #176]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b34:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8002b36:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8002b3a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b3e:	4303      	orrs	r3, r0
 8002b40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002b44:	03d3      	lsls	r3, r2, #15
 8002b46:	d509      	bpl.n	8002b5c <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002b48:	4a26      	ldr	r2, [pc, #152]	; (8002be4 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8002b4a:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8002b4e:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8002b52:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002b56:	430b      	orrs	r3, r1
 8002b58:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8002b5c:	4628      	mov	r0, r5
 8002b5e:	b002      	add	sp, #8
 8002b60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b64:	f7fe fad6 	bl	8001114 <HAL_GetTick>
 8002b68:	1b40      	subs	r0, r0, r5
 8002b6a:	4548      	cmp	r0, r9
 8002b6c:	f67f aeec 	bls.w	8002948 <HAL_RCCEx_PeriphCLKConfig+0x130>
 8002b70:	e70c      	b.n	800298c <HAL_RCCEx_PeriphCLKConfig+0x174>
 8002b72:	4635      	mov	r5, r6
 8002b74:	e712      	b.n	800299c <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8002b76:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002b7a:	d19b      	bne.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b7c:	2101      	movs	r1, #1
 8002b7e:	1d20      	adds	r0, r4, #4
 8002b80:	f7ff fd3e 	bl	8002600 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8002b84:	2800      	cmp	r0, #0
 8002b86:	bf18      	it	ne
 8002b88:	4605      	movne	r5, r0
 8002b8a:	e793      	b.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8002b8c:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002b90:	d1a3      	bne.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002b92:	2101      	movs	r1, #1
 8002b94:	1d20      	adds	r0, r4, #4
 8002b96:	f7ff fd33 	bl	8002600 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002b9a:	2800      	cmp	r0, #0
 8002b9c:	bf18      	it	ne
 8002b9e:	4605      	movne	r5, r0
 8002ba0:	e79b      	b.n	8002ada <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8002ba2:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8002ba6:	d1ab      	bne.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8002ba8:	2101      	movs	r1, #1
 8002baa:	1d20      	adds	r0, r4, #4
 8002bac:	f7ff fd28 	bl	8002600 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8002bb0:	2800      	cmp	r0, #0
 8002bb2:	bf18      	it	ne
 8002bb4:	4605      	movne	r5, r0
 8002bb6:	e7a3      	b.n	8002b00 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8002bb8:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8002bbc:	d1b6      	bne.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8002bbe:	2102      	movs	r1, #2
 8002bc0:	f104 0020 	add.w	r0, r4, #32
 8002bc4:	f7ff fdaa 	bl	800271c <RCCEx_PLLSAI2_Config>
 8002bc8:	e7ad      	b.n	8002b26 <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8002bca:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bcc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002bd0:	65bb      	str	r3, [r7, #88]	; 0x58
 8002bd2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002bd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002bd8:	9301      	str	r3, [sp, #4]
 8002bda:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8002bdc:	f04f 0801 	mov.w	r8, #1
 8002be0:	e67f      	b.n	80028e2 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8002be2:	bf00      	nop
 8002be4:	40021000 	.word	0x40021000

08002be8 <HAL_TIM_Base_Start>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002be8:	2302      	movs	r3, #2

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bea:	6802      	ldr	r2, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8002bec:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002bf0:	6891      	ldr	r1, [r2, #8]
 8002bf2:	4b08      	ldr	r3, [pc, #32]	; (8002c14 <HAL_TIM_Base_Start+0x2c>)
 8002bf4:	400b      	ands	r3, r1
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002bf6:	2b06      	cmp	r3, #6
 8002bf8:	d006      	beq.n	8002c08 <HAL_TIM_Base_Start+0x20>
 8002bfa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  {
    __HAL_TIM_ENABLE(htim);
 8002bfe:	bf1e      	ittt	ne
 8002c00:	6813      	ldrne	r3, [r2, #0]
 8002c02:	f043 0301 	orrne.w	r3, r3, #1
 8002c06:	6013      	strne	r3, [r2, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002c08:	2301      	movs	r3, #1
 8002c0a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
}
 8002c0e:	2000      	movs	r0, #0
 8002c10:	4770      	bx	lr
 8002c12:	bf00      	nop
 8002c14:	00010007 	.word	0x00010007

08002c18 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c18:	4a30      	ldr	r2, [pc, #192]	; (8002cdc <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8002c1a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002c1c:	4290      	cmp	r0, r2
 8002c1e:	d012      	beq.n	8002c46 <TIM_Base_SetConfig+0x2e>
 8002c20:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c24:	d00f      	beq.n	8002c46 <TIM_Base_SetConfig+0x2e>
 8002c26:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002c2a:	4290      	cmp	r0, r2
 8002c2c:	d00b      	beq.n	8002c46 <TIM_Base_SetConfig+0x2e>
 8002c2e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c32:	4290      	cmp	r0, r2
 8002c34:	d007      	beq.n	8002c46 <TIM_Base_SetConfig+0x2e>
 8002c36:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c3a:	4290      	cmp	r0, r2
 8002c3c:	d003      	beq.n	8002c46 <TIM_Base_SetConfig+0x2e>
 8002c3e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002c42:	4290      	cmp	r0, r2
 8002c44:	d119      	bne.n	8002c7a <TIM_Base_SetConfig+0x62>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 8002c46:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002c4c:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002c4e:	4a23      	ldr	r2, [pc, #140]	; (8002cdc <TIM_Base_SetConfig+0xc4>)
 8002c50:	4290      	cmp	r0, r2
 8002c52:	d01d      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c54:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002c58:	d01a      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c5a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002c5e:	4290      	cmp	r0, r2
 8002c60:	d016      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c62:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c66:	4290      	cmp	r0, r2
 8002c68:	d012      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c6a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c6e:	4290      	cmp	r0, r2
 8002c70:	d00e      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c72:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8002c76:	4290      	cmp	r0, r2
 8002c78:	d00a      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c7a:	4a19      	ldr	r2, [pc, #100]	; (8002ce0 <TIM_Base_SetConfig+0xc8>)
 8002c7c:	4290      	cmp	r0, r2
 8002c7e:	d007      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c80:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c84:	4290      	cmp	r0, r2
 8002c86:	d003      	beq.n	8002c90 <TIM_Base_SetConfig+0x78>
 8002c88:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002c8c:	4290      	cmp	r0, r2
 8002c8e:	d103      	bne.n	8002c98 <TIM_Base_SetConfig+0x80>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c90:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c92:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c96:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c98:	694a      	ldr	r2, [r1, #20]
 8002c9a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002c9e:	4313      	orrs	r3, r2

  TIMx->CR1 = tmpcr1;
 8002ca0:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002ca2:	688b      	ldr	r3, [r1, #8]
 8002ca4:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002ca6:	680b      	ldr	r3, [r1, #0]
 8002ca8:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002caa:	4b0c      	ldr	r3, [pc, #48]	; (8002cdc <TIM_Base_SetConfig+0xc4>)
 8002cac:	4298      	cmp	r0, r3
 8002cae:	d00f      	beq.n	8002cd0 <TIM_Base_SetConfig+0xb8>
 8002cb0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8002cb4:	4298      	cmp	r0, r3
 8002cb6:	d00b      	beq.n	8002cd0 <TIM_Base_SetConfig+0xb8>
 8002cb8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 8002cbc:	4298      	cmp	r0, r3
 8002cbe:	d007      	beq.n	8002cd0 <TIM_Base_SetConfig+0xb8>
 8002cc0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002cc4:	4298      	cmp	r0, r3
 8002cc6:	d003      	beq.n	8002cd0 <TIM_Base_SetConfig+0xb8>
 8002cc8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ccc:	4298      	cmp	r0, r3
 8002cce:	d101      	bne.n	8002cd4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002cd0:	690b      	ldr	r3, [r1, #16]
 8002cd2:	6303      	str	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	6143      	str	r3, [r0, #20]
 8002cd8:	4770      	bx	lr
 8002cda:	bf00      	nop
 8002cdc:	40012c00 	.word	0x40012c00
 8002ce0:	40014000 	.word	0x40014000

08002ce4 <HAL_TIM_Base_Init>:
{
 8002ce4:	b510      	push	{r4, lr}
  if (htim == NULL)
 8002ce6:	4604      	mov	r4, r0
 8002ce8:	b1a0      	cbz	r0, 8002d14 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 8002cea:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002cee:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002cf2:	b91b      	cbnz	r3, 8002cfc <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8002cf4:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002cf8:	f001 ff0c 	bl	8004b14 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d02:	6820      	ldr	r0, [r4, #0]
 8002d04:	1d21      	adds	r1, r4, #4
 8002d06:	f7ff ff87 	bl	8002c18 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8002d10:	2000      	movs	r0, #0
 8002d12:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002d14:	2001      	movs	r0, #1
}
 8002d16:	bd10      	pop	{r4, pc}

08002d18 <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d18:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002d1c:	2b01      	cmp	r3, #1
{
 8002d1e:	b530      	push	{r4, r5, lr}
 8002d20:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8002d24:	d01f      	beq.n	8002d66 <HAL_TIMEx_MasterConfigSynchronization+0x4e>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d26:	6802      	ldr	r2, [r0, #0]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d28:	4d10      	ldr	r5, [pc, #64]	; (8002d6c <HAL_TIMEx_MasterConfigSynchronization+0x54>)
  htim->State = HAL_TIM_STATE_BUSY;
 8002d2a:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d2e:	42aa      	cmp	r2, r5
  tmpcr2 = htim->Instance->CR2;
 8002d30:	6853      	ldr	r3, [r2, #4]
  tmpsmcr = htim->Instance->SMCR;
 8002d32:	6894      	ldr	r4, [r2, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002d34:	d003      	beq.n	8002d3e <HAL_TIMEx_MasterConfigSynchronization+0x26>
 8002d36:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8002d3a:	42aa      	cmp	r2, r5
 8002d3c:	d103      	bne.n	8002d46 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d3e:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002d40:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002d44:	432b      	orrs	r3, r5
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d46:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d48:	6889      	ldr	r1, [r1, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 8002d4a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002d4e:	432b      	orrs	r3, r5
  tmpsmcr &= ~TIM_SMCR_MSM;
 8002d50:	f024 0480 	bic.w	r4, r4, #128	; 0x80

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002d54:	6053      	str	r3, [r2, #4]
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002d56:	4321      	orrs	r1, r4

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002d58:	2301      	movs	r3, #1
  htim->Instance->SMCR = tmpsmcr;
 8002d5a:	6091      	str	r1, [r2, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002d5c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002d60:	2300      	movs	r3, #0
 8002d62:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002d66:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002d68:	bd30      	pop	{r4, r5, pc}
 8002d6a:	bf00      	nop
 8002d6c:	40012c00 	.word	0x40012c00

08002d70 <UART_EndRxTransfer>:
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d70:	6803      	ldr	r3, [r0, #0]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002d78:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d7a:	689a      	ldr	r2, [r3, #8]
 8002d7c:	f022 0201 	bic.w	r2, r2, #1
 8002d80:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002d82:	2320      	movs	r3, #32
 8002d84:	6783      	str	r3, [r0, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8002d86:	2300      	movs	r3, #0
 8002d88:	6603      	str	r3, [r0, #96]	; 0x60
 8002d8a:	4770      	bx	lr

08002d8c <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002d8c:	6f83      	ldr	r3, [r0, #120]	; 0x78
 8002d8e:	2b20      	cmp	r3, #32
 8002d90:	d149      	bne.n	8002e26 <HAL_UART_Receive_IT+0x9a>
    if ((pData == NULL) || (Size == 0U))
 8002d92:	2900      	cmp	r1, #0
 8002d94:	d045      	beq.n	8002e22 <HAL_UART_Receive_IT+0x96>
 8002d96:	2a00      	cmp	r2, #0
 8002d98:	d043      	beq.n	8002e22 <HAL_UART_Receive_IT+0x96>
    __HAL_LOCK(huart);
 8002d9a:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d041      	beq.n	8002e26 <HAL_UART_Receive_IT+0x9a>
 8002da2:	2301      	movs	r3, #1
 8002da4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    UART_MASK_COMPUTATION(huart);
 8002da8:	6883      	ldr	r3, [r0, #8]
    huart->RxXferSize  = Size;
 8002daa:	f8a0 2058 	strh.w	r2, [r0, #88]	; 0x58
    huart->RxXferCount = Size;
 8002dae:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a
    UART_MASK_COMPUTATION(huart);
 8002db2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->RxISR       = NULL;
 8002db6:	f04f 0200 	mov.w	r2, #0
    huart->pRxBuffPtr  = pData;
 8002dba:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxISR       = NULL;
 8002dbc:	6602      	str	r2, [r0, #96]	; 0x60
    UART_MASK_COMPUTATION(huart);
 8002dbe:	d120      	bne.n	8002e02 <HAL_UART_Receive_IT+0x76>
 8002dc0:	6902      	ldr	r2, [r0, #16]
 8002dc2:	b9e2      	cbnz	r2, 8002dfe <HAL_UART_Receive_IT+0x72>
 8002dc4:	f240 12ff 	movw	r2, #511	; 0x1ff
 8002dc8:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002dcc:	2200      	movs	r2, #0
 8002dce:	67c2      	str	r2, [r0, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002dd0:	2222      	movs	r2, #34	; 0x22
 8002dd2:	6782      	str	r2, [r0, #120]	; 0x78
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002dd4:	6802      	ldr	r2, [r0, #0]
 8002dd6:	6891      	ldr	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dd8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ddc:	f041 0101 	orr.w	r1, r1, #1
 8002de0:	6091      	str	r1, [r2, #8]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002de2:	d11c      	bne.n	8002e1e <HAL_UART_Receive_IT+0x92>
 8002de4:	6903      	ldr	r3, [r0, #16]
 8002de6:	b9d3      	cbnz	r3, 8002e1e <HAL_UART_Receive_IT+0x92>
      huart->RxISR = UART_RxISR_16BIT;
 8002de8:	4b10      	ldr	r3, [pc, #64]	; (8002e2c <HAL_UART_Receive_IT+0xa0>)
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002dea:	6811      	ldr	r1, [r2, #0]
      huart->RxISR = UART_RxISR_8BIT;
 8002dec:	6603      	str	r3, [r0, #96]	; 0x60
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002dee:	f441 7190 	orr.w	r1, r1, #288	; 0x120
    __HAL_UNLOCK(huart);
 8002df2:	2300      	movs	r3, #0
 8002df4:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8002df8:	6011      	str	r1, [r2, #0]
    return HAL_OK;
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	4770      	bx	lr
    UART_MASK_COMPUTATION(huart);
 8002dfe:	22ff      	movs	r2, #255	; 0xff
 8002e00:	e7e2      	b.n	8002dc8 <HAL_UART_Receive_IT+0x3c>
 8002e02:	b923      	cbnz	r3, 8002e0e <HAL_UART_Receive_IT+0x82>
 8002e04:	6902      	ldr	r2, [r0, #16]
 8002e06:	2a00      	cmp	r2, #0
 8002e08:	d0f9      	beq.n	8002dfe <HAL_UART_Receive_IT+0x72>
 8002e0a:	227f      	movs	r2, #127	; 0x7f
 8002e0c:	e7dc      	b.n	8002dc8 <HAL_UART_Receive_IT+0x3c>
 8002e0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002e12:	d1d9      	bne.n	8002dc8 <HAL_UART_Receive_IT+0x3c>
 8002e14:	6902      	ldr	r2, [r0, #16]
 8002e16:	2a00      	cmp	r2, #0
 8002e18:	d0f7      	beq.n	8002e0a <HAL_UART_Receive_IT+0x7e>
 8002e1a:	223f      	movs	r2, #63	; 0x3f
 8002e1c:	e7d4      	b.n	8002dc8 <HAL_UART_Receive_IT+0x3c>
      huart->RxISR = UART_RxISR_8BIT;
 8002e1e:	4b04      	ldr	r3, [pc, #16]	; (8002e30 <HAL_UART_Receive_IT+0xa4>)
 8002e20:	e7e3      	b.n	8002dea <HAL_UART_Receive_IT+0x5e>
      return HAL_ERROR;
 8002e22:	2001      	movs	r0, #1
 8002e24:	4770      	bx	lr
    return HAL_BUSY;
 8002e26:	2002      	movs	r0, #2
}
 8002e28:	4770      	bx	lr
 8002e2a:	bf00      	nop
 8002e2c:	08002f4b 	.word	0x08002f4b
 8002e30:	08002ef1 	.word	0x08002ef1

08002e34 <HAL_UART_Transmit_DMA>:
{
 8002e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e36:	4604      	mov	r4, r0
 8002e38:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8002e3a:	6f67      	ldr	r7, [r4, #116]	; 0x74
 8002e3c:	2f20      	cmp	r7, #32
 8002e3e:	d131      	bne.n	8002ea4 <HAL_UART_Transmit_DMA+0x70>
    if ((pData == NULL) || (Size == 0U))
 8002e40:	b319      	cbz	r1, 8002e8a <HAL_UART_Transmit_DMA+0x56>
 8002e42:	b312      	cbz	r2, 8002e8a <HAL_UART_Transmit_DMA+0x56>
    __HAL_LOCK(huart);
 8002e44:	f894 2070 	ldrb.w	r2, [r4, #112]	; 0x70
 8002e48:	2a01      	cmp	r2, #1
 8002e4a:	d02b      	beq.n	8002ea4 <HAL_UART_Transmit_DMA+0x70>
    if (huart->hdmatx != NULL)
 8002e4c:	6ea0      	ldr	r0, [r4, #104]	; 0x68
    huart->TxXferCount = Size;
 8002e4e:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
    __HAL_LOCK(huart);
 8002e52:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e54:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e56:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002e58:	67e6      	str	r6, [r4, #124]	; 0x7c
    __HAL_LOCK(huart);
 8002e5a:	f884 5070 	strb.w	r5, [r4, #112]	; 0x70
    huart->pTxBuffPtr  = pData;
 8002e5e:	64e1      	str	r1, [r4, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8002e60:	f8a4 3050 	strh.w	r3, [r4, #80]	; 0x50
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002e64:	6762      	str	r2, [r4, #116]	; 0x74
    if (huart->hdmatx != NULL)
 8002e66:	b190      	cbz	r0, 8002e8e <HAL_UART_Transmit_DMA+0x5a>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8002e68:	4a0f      	ldr	r2, [pc, #60]	; (8002ea8 <HAL_UART_Transmit_DMA+0x74>)
 8002e6a:	62c2      	str	r2, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8002e6c:	4a0f      	ldr	r2, [pc, #60]	; (8002eac <HAL_UART_Transmit_DMA+0x78>)
 8002e6e:	6302      	str	r2, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8002e70:	4a0f      	ldr	r2, [pc, #60]	; (8002eb0 <HAL_UART_Transmit_DMA+0x7c>)
 8002e72:	6342      	str	r2, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002e74:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferAbortCallback = NULL;
 8002e76:	6386      	str	r6, [r0, #56]	; 0x38
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8002e78:	3228      	adds	r2, #40	; 0x28
 8002e7a:	f7fe fda3 	bl	80019c4 <HAL_DMA_Start_IT>
 8002e7e:	b130      	cbz	r0, 8002e8e <HAL_UART_Transmit_DMA+0x5a>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8002e80:	2310      	movs	r3, #16
 8002e82:	67e3      	str	r3, [r4, #124]	; 0x7c
        __HAL_UNLOCK(huart);
 8002e84:	f884 6070 	strb.w	r6, [r4, #112]	; 0x70
        huart->gState = HAL_UART_STATE_READY;
 8002e88:	6767      	str	r7, [r4, #116]	; 0x74
      return HAL_ERROR;
 8002e8a:	2001      	movs	r0, #1
 8002e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8002e8e:	6823      	ldr	r3, [r4, #0]
 8002e90:	2240      	movs	r2, #64	; 0x40
 8002e92:	621a      	str	r2, [r3, #32]
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002e94:	689a      	ldr	r2, [r3, #8]
    __HAL_UNLOCK(huart);
 8002e96:	2000      	movs	r0, #0
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002e98:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    __HAL_UNLOCK(huart);
 8002e9c:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002ea0:	609a      	str	r2, [r3, #8]
    return HAL_OK;
 8002ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002ea4:	2002      	movs	r0, #2
}
 8002ea6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002ea8:	08002eb7 	.word	0x08002eb7
 8002eac:	08002ee7 	.word	0x08002ee7
 8002eb0:	08002fa3 	.word	0x08002fa3

08002eb4 <HAL_UART_TxCpltCallback>:
 8002eb4:	4770      	bx	lr

08002eb6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8002eb6:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002eb8:	6803      	ldr	r3, [r0, #0]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002eba:	6a82      	ldr	r2, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f013 0320 	ands.w	r3, r3, #32
 8002ec2:	d10b      	bne.n	8002edc <UART_DMATransmitCplt+0x26>
  {
    huart->TxXferCount = 0U;
 8002ec4:	f8a2 3052 	strh.w	r3, [r2, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8002ec8:	6813      	ldr	r3, [r2, #0]
 8002eca:	689a      	ldr	r2, [r3, #8]
 8002ecc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002ed0:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002ed8:	601a      	str	r2, [r3, #0]
 8002eda:	bd08      	pop	{r3, pc}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Tx complete callback*/
    huart->TxCpltCallback(huart);
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
 8002edc:	4610      	mov	r0, r2
 8002ede:	f7ff ffe9 	bl	8002eb4 <HAL_UART_TxCpltCallback>
 8002ee2:	bd08      	pop	{r3, pc}

08002ee4 <HAL_UART_TxHalfCpltCallback>:
 8002ee4:	4770      	bx	lr

08002ee6 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002ee6:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8002ee8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8002eea:	f7ff fffb 	bl	8002ee4 <HAL_UART_TxHalfCpltCallback>
 8002eee:	bd08      	pop	{r3, pc}

08002ef0 <UART_RxISR_8BIT>:
{
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ef0:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8002ef2:	2a22      	cmp	r2, #34	; 0x22
{
 8002ef4:	b510      	push	{r4, lr}
 8002ef6:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002ef8:	d121      	bne.n	8002f3e <UART_RxISR_8BIT+0x4e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002efa:	8c92      	ldrh	r2, [r2, #36]	; 0x24
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8002efc:	f890 405c 	ldrb.w	r4, [r0, #92]	; 0x5c
 8002f00:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002f02:	4022      	ands	r2, r4
 8002f04:	700a      	strb	r2, [r1, #0]
    huart->pRxBuffPtr++;
 8002f06:	6d42      	ldr	r2, [r0, #84]	; 0x54
 8002f08:	3201      	adds	r2, #1
 8002f0a:	6542      	str	r2, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002f0c:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002f10:	3a01      	subs	r2, #1
 8002f12:	b292      	uxth	r2, r2
 8002f14:	f8a0 205a 	strh.w	r2, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002f18:	f8b0 205a 	ldrh.w	r2, [r0, #90]	; 0x5a
 8002f1c:	b292      	uxth	r2, r2
 8002f1e:	b99a      	cbnz	r2, 8002f48 <UART_RxISR_8BIT+0x58>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f20:	6801      	ldr	r1, [r0, #0]
 8002f22:	680c      	ldr	r4, [r1, #0]
 8002f24:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002f28:	600c      	str	r4, [r1, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f2a:	688c      	ldr	r4, [r1, #8]
 8002f2c:	f024 0401 	bic.w	r4, r4, #1
 8002f30:	608c      	str	r4, [r1, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f32:	2120      	movs	r1, #32
 8002f34:	6781      	str	r1, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002f36:	6602      	str	r2, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002f38:	f001 fcfc 	bl	8004934 <HAL_UART_RxCpltCallback>
 8002f3c:	bd10      	pop	{r4, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f3e:	8b13      	ldrh	r3, [r2, #24]
 8002f40:	b29b      	uxth	r3, r3
 8002f42:	f043 0308 	orr.w	r3, r3, #8
 8002f46:	8313      	strh	r3, [r2, #24]
 8002f48:	bd10      	pop	{r4, pc}

08002f4a <UART_RxISR_16BIT>:
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f4a:	6f82      	ldr	r2, [r0, #120]	; 0x78
 8002f4c:	2a22      	cmp	r2, #34	; 0x22
{
 8002f4e:	b510      	push	{r4, lr}
 8002f50:	6802      	ldr	r2, [r0, #0]
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002f52:	d11f      	bne.n	8002f94 <UART_RxISR_16BIT+0x4a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8002f54:	8c94      	ldrh	r4, [r2, #36]	; 0x24
    tmp = (uint16_t *) huart->pRxBuffPtr ;
    *tmp = (uint16_t)(uhdata & uhMask);
 8002f56:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8002f5a:	400c      	ands	r4, r1
 8002f5c:	6d41      	ldr	r1, [r0, #84]	; 0x54
 8002f5e:	f821 4b02 	strh.w	r4, [r1], #2
    huart->pRxBuffPtr += 2U;
 8002f62:	6541      	str	r1, [r0, #84]	; 0x54
    huart->RxXferCount--;
 8002f64:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8002f68:	3901      	subs	r1, #1
 8002f6a:	b289      	uxth	r1, r1
 8002f6c:	f8a0 105a 	strh.w	r1, [r0, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8002f70:	f8b0 105a 	ldrh.w	r1, [r0, #90]	; 0x5a
 8002f74:	b289      	uxth	r1, r1
 8002f76:	b991      	cbnz	r1, 8002f9e <UART_RxISR_16BIT+0x54>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f78:	6814      	ldr	r4, [r2, #0]
 8002f7a:	f424 7490 	bic.w	r4, r4, #288	; 0x120
 8002f7e:	6014      	str	r4, [r2, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f80:	6894      	ldr	r4, [r2, #8]
 8002f82:	f024 0401 	bic.w	r4, r4, #1
 8002f86:	6094      	str	r4, [r2, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002f88:	2220      	movs	r2, #32
 8002f8a:	6782      	str	r2, [r0, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8002f8c:	6601      	str	r1, [r0, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8002f8e:	f001 fcd1 	bl	8004934 <HAL_UART_RxCpltCallback>
 8002f92:	bd10      	pop	{r4, pc}
    }
  }
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8002f94:	8b13      	ldrh	r3, [r2, #24]
 8002f96:	b29b      	uxth	r3, r3
 8002f98:	f043 0308 	orr.w	r3, r3, #8
 8002f9c:	8313      	strh	r3, [r2, #24]
 8002f9e:	bd10      	pop	{r4, pc}

08002fa0 <HAL_UART_ErrorCallback>:
 8002fa0:	4770      	bx	lr

08002fa2 <UART_DMAError>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8002fa2:	6a81      	ldr	r1, [r0, #40]	; 0x28
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002fa4:	680b      	ldr	r3, [r1, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8002fa6:	6f4a      	ldr	r2, [r1, #116]	; 0x74
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8002fa8:	6f88      	ldr	r0, [r1, #120]	; 0x78
{
 8002faa:	b510      	push	{r4, lr}
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8002fac:	689c      	ldr	r4, [r3, #8]
 8002fae:	0624      	lsls	r4, r4, #24
 8002fb0:	d50a      	bpl.n	8002fc8 <UART_DMAError+0x26>
 8002fb2:	2a21      	cmp	r2, #33	; 0x21
 8002fb4:	d108      	bne.n	8002fc8 <UART_DMAError+0x26>
    huart->TxXferCount = 0U;
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f8a1 2052 	strh.w	r2, [r1, #82]	; 0x52
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8002fbc:	681a      	ldr	r2, [r3, #0]
 8002fbe:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8002fc2:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8002fc4:	2220      	movs	r2, #32
 8002fc6:	674a      	str	r2, [r1, #116]	; 0x74
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	065b      	lsls	r3, r3, #25
 8002fcc:	d507      	bpl.n	8002fde <UART_DMAError+0x3c>
 8002fce:	2822      	cmp	r0, #34	; 0x22
 8002fd0:	d105      	bne.n	8002fde <UART_DMAError+0x3c>
    huart->RxXferCount = 0U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	f8a1 305a 	strh.w	r3, [r1, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8002fd8:	4608      	mov	r0, r1
 8002fda:	f7ff fec9 	bl	8002d70 <UART_EndRxTransfer>
  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8002fde:	6fcb      	ldr	r3, [r1, #124]	; 0x7c
 8002fe0:	f043 0310 	orr.w	r3, r3, #16
 8002fe4:	67cb      	str	r3, [r1, #124]	; 0x7c
  HAL_UART_ErrorCallback(huart);
 8002fe6:	4608      	mov	r0, r1
 8002fe8:	f7ff ffda 	bl	8002fa0 <HAL_UART_ErrorCallback>
 8002fec:	bd10      	pop	{r4, pc}
	...

08002ff0 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8002ff0:	6803      	ldr	r3, [r0, #0]
 8002ff2:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002ff4:	6819      	ldr	r1, [r3, #0]
{
 8002ff6:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == 0U)
 8002ff8:	0716      	lsls	r6, r2, #28
{
 8002ffa:	4604      	mov	r4, r0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002ffc:	689d      	ldr	r5, [r3, #8]
  if (errorflags == 0U)
 8002ffe:	d10a      	bne.n	8003016 <HAL_UART_IRQHandler+0x26>
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8003000:	0696      	lsls	r6, r2, #26
 8003002:	d564      	bpl.n	80030ce <HAL_UART_IRQHandler+0xde>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003004:	068e      	lsls	r6, r1, #26
 8003006:	d562      	bpl.n	80030ce <HAL_UART_IRQHandler+0xde>
      if (huart->RxISR != NULL)
 8003008:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800300a:	2b00      	cmp	r3, #0
 800300c:	f000 8082 	beq.w	8003114 <HAL_UART_IRQHandler+0x124>
}
 8003010:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      huart->TxISR(huart);
 8003014:	4718      	bx	r3
      && (((cr3its & USART_CR3_EIE) != 0U)
 8003016:	f015 0001 	ands.w	r0, r5, #1
 800301a:	d102      	bne.n	8003022 <HAL_UART_IRQHandler+0x32>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800301c:	f411 7f90 	tst.w	r1, #288	; 0x120
 8003020:	d055      	beq.n	80030ce <HAL_UART_IRQHandler+0xde>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8003022:	07d5      	lsls	r5, r2, #31
 8003024:	d507      	bpl.n	8003036 <HAL_UART_IRQHandler+0x46>
 8003026:	05ce      	lsls	r6, r1, #23
 8003028:	d505      	bpl.n	8003036 <HAL_UART_IRQHandler+0x46>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800302a:	2501      	movs	r5, #1
 800302c:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800302e:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8003030:	f045 0501 	orr.w	r5, r5, #1
 8003034:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003036:	0795      	lsls	r5, r2, #30
 8003038:	d506      	bpl.n	8003048 <HAL_UART_IRQHandler+0x58>
 800303a:	b128      	cbz	r0, 8003048 <HAL_UART_IRQHandler+0x58>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800303c:	2502      	movs	r5, #2
 800303e:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003040:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8003042:	f045 0504 	orr.w	r5, r5, #4
 8003046:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8003048:	0756      	lsls	r6, r2, #29
 800304a:	d506      	bpl.n	800305a <HAL_UART_IRQHandler+0x6a>
 800304c:	b128      	cbz	r0, 800305a <HAL_UART_IRQHandler+0x6a>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800304e:	2504      	movs	r5, #4
 8003050:	621d      	str	r5, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003052:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
 8003054:	f045 0502 	orr.w	r5, r5, #2
 8003058:	67e5      	str	r5, [r4, #124]	; 0x7c
    if (((isrflags & USART_ISR_ORE) != 0U)
 800305a:	0715      	lsls	r5, r2, #28
 800305c:	d507      	bpl.n	800306e <HAL_UART_IRQHandler+0x7e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800305e:	068e      	lsls	r6, r1, #26
 8003060:	d400      	bmi.n	8003064 <HAL_UART_IRQHandler+0x74>
 8003062:	b120      	cbz	r0, 800306e <HAL_UART_IRQHandler+0x7e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003064:	2008      	movs	r0, #8
 8003066:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003068:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 800306a:	4303      	orrs	r3, r0
 800306c:	67e3      	str	r3, [r4, #124]	; 0x7c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800306e:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 8003070:	2b00      	cmp	r3, #0
 8003072:	d04f      	beq.n	8003114 <HAL_UART_IRQHandler+0x124>
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8003074:	0695      	lsls	r5, r2, #26
 8003076:	d505      	bpl.n	8003084 <HAL_UART_IRQHandler+0x94>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8003078:	0688      	lsls	r0, r1, #26
 800307a:	d503      	bpl.n	8003084 <HAL_UART_IRQHandler+0x94>
        if (huart->RxISR != NULL)
 800307c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 800307e:	b10b      	cbz	r3, 8003084 <HAL_UART_IRQHandler+0x94>
          huart->RxISR(huart);
 8003080:	4620      	mov	r0, r4
 8003082:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003084:	6822      	ldr	r2, [r4, #0]
      errorcode = huart->ErrorCode;
 8003086:	6fe5      	ldr	r5, [r4, #124]	; 0x7c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8003088:	6892      	ldr	r2, [r2, #8]
 800308a:	0651      	lsls	r1, r2, #25
        UART_EndRxTransfer(huart);
 800308c:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800308e:	d402      	bmi.n	8003096 <HAL_UART_IRQHandler+0xa6>
 8003090:	f015 0508 	ands.w	r5, r5, #8
 8003094:	d017      	beq.n	80030c6 <HAL_UART_IRQHandler+0xd6>
        UART_EndRxTransfer(huart);
 8003096:	f7ff fe6b 	bl	8002d70 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800309a:	6823      	ldr	r3, [r4, #0]
 800309c:	689a      	ldr	r2, [r3, #8]
 800309e:	0652      	lsls	r2, r2, #25
 80030a0:	d50d      	bpl.n	80030be <HAL_UART_IRQHandler+0xce>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030a2:	689a      	ldr	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80030a4:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80030a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80030aa:	609a      	str	r2, [r3, #8]
          if (huart->hdmarx != NULL)
 80030ac:	b138      	cbz	r0, 80030be <HAL_UART_IRQHandler+0xce>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80030ae:	4b1a      	ldr	r3, [pc, #104]	; (8003118 <HAL_UART_IRQHandler+0x128>)
 80030b0:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80030b2:	f7fe fcc7 	bl	8001a44 <HAL_DMA_Abort_IT>
 80030b6:	b368      	cbz	r0, 8003114 <HAL_UART_IRQHandler+0x124>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80030b8:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 80030ba:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80030bc:	e7a8      	b.n	8003010 <HAL_UART_IRQHandler+0x20>
            HAL_UART_ErrorCallback(huart);
 80030be:	4620      	mov	r0, r4
 80030c0:	f7ff ff6e 	bl	8002fa0 <HAL_UART_ErrorCallback>
 80030c4:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 80030c6:	f7ff ff6b 	bl	8002fa0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030ca:	67e5      	str	r5, [r4, #124]	; 0x7c
 80030cc:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80030ce:	02d6      	lsls	r6, r2, #11
 80030d0:	d509      	bpl.n	80030e6 <HAL_UART_IRQHandler+0xf6>
 80030d2:	0268      	lsls	r0, r5, #9
 80030d4:	d507      	bpl.n	80030e6 <HAL_UART_IRQHandler+0xf6>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030d6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 80030da:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80030dc:	621a      	str	r2, [r3, #32]
}
 80030de:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    HAL_UARTEx_WakeupCallback(huart);
 80030e2:	f000 baf5 	b.w	80036d0 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE) != 0U)
 80030e6:	0616      	lsls	r6, r2, #24
 80030e8:	d505      	bpl.n	80030f6 <HAL_UART_IRQHandler+0x106>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80030ea:	060d      	lsls	r5, r1, #24
 80030ec:	d503      	bpl.n	80030f6 <HAL_UART_IRQHandler+0x106>
    if (huart->TxISR != NULL)
 80030ee:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80030f0:	b183      	cbz	r3, 8003114 <HAL_UART_IRQHandler+0x124>
      huart->TxISR(huart);
 80030f2:	4620      	mov	r0, r4
 80030f4:	e78c      	b.n	8003010 <HAL_UART_IRQHandler+0x20>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80030f6:	0650      	lsls	r0, r2, #25
 80030f8:	d50c      	bpl.n	8003114 <HAL_UART_IRQHandler+0x124>
 80030fa:	064a      	lsls	r2, r1, #25
 80030fc:	d50a      	bpl.n	8003114 <HAL_UART_IRQHandler+0x124>
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80030fe:	681a      	ldr	r2, [r3, #0]
 8003100:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003104:	601a      	str	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003106:	2320      	movs	r3, #32
 8003108:	6763      	str	r3, [r4, #116]	; 0x74
  huart->TxISR = NULL;
 800310a:	2300      	movs	r3, #0
 800310c:	6663      	str	r3, [r4, #100]	; 0x64
  HAL_UART_TxCpltCallback(huart);
 800310e:	4620      	mov	r0, r4
 8003110:	f7ff fed0 	bl	8002eb4 <HAL_UART_TxCpltCallback>
 8003114:	bd70      	pop	{r4, r5, r6, pc}
 8003116:	bf00      	nop
 8003118:	0800311d 	.word	0x0800311d

0800311c <UART_DMAAbortOnError>:
{
 800311c:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800311e:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8003120:	2300      	movs	r3, #0
 8003122:	f8a0 305a 	strh.w	r3, [r0, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8003126:	f8a0 3052 	strh.w	r3, [r0, #82]	; 0x52
  HAL_UART_ErrorCallback(huart);
 800312a:	f7ff ff39 	bl	8002fa0 <HAL_UART_ErrorCallback>
 800312e:	bd08      	pop	{r3, pc}

08003130 <UART_SetConfig>:
  if (UART_INSTANCE_LOWPOWER(huart))
 8003130:	6802      	ldr	r2, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003132:	69c1      	ldr	r1, [r0, #28]
{
 8003134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003136:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003138:	6883      	ldr	r3, [r0, #8]
 800313a:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800313c:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800313e:	4303      	orrs	r3, r0
 8003140:	6960      	ldr	r0, [r4, #20]
 8003142:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003144:	48ba      	ldr	r0, [pc, #744]	; (8003430 <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003146:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003148:	4028      	ands	r0, r5
 800314a:	4303      	orrs	r3, r0
 800314c:	6013      	str	r3, [r2, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800314e:	6853      	ldr	r3, [r2, #4]
 8003150:	68e0      	ldr	r0, [r4, #12]
 8003152:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003156:	4303      	orrs	r3, r0
 8003158:	6053      	str	r3, [r2, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800315a:	4bb6      	ldr	r3, [pc, #728]	; (8003434 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800315c:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800315e:	429a      	cmp	r2, r3
    tmpreg |= huart->Init.OneBitSampling;
 8003160:	bf1c      	itt	ne
 8003162:	6a23      	ldrne	r3, [r4, #32]
 8003164:	4318      	orrne	r0, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003166:	6893      	ldr	r3, [r2, #8]
 8003168:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800316c:	4303      	orrs	r3, r0
 800316e:	6093      	str	r3, [r2, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003170:	4bb1      	ldr	r3, [pc, #708]	; (8003438 <UART_SetConfig+0x308>)
 8003172:	429a      	cmp	r2, r3
 8003174:	d119      	bne.n	80031aa <UART_SetConfig+0x7a>
 8003176:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 800317a:	4ab0      	ldr	r2, [pc, #704]	; (800343c <UART_SetConfig+0x30c>)
 800317c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003180:	f003 0303 	and.w	r3, r3, #3
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003184:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003188:	5cd3      	ldrb	r3, [r2, r3]
 800318a:	f040 8138 	bne.w	80033fe <UART_SetConfig+0x2ce>
    switch (clocksource)
 800318e:	2b08      	cmp	r3, #8
 8003190:	f200 808f 	bhi.w	80032b2 <UART_SetConfig+0x182>
 8003194:	e8df f013 	tbh	[pc, r3, lsl #1]
 8003198:	00ca011a 	.word	0x00ca011a
 800319c:	008d00f9 	.word	0x008d00f9
 80031a0:	008d0114 	.word	0x008d0114
 80031a4:	008d008d 	.word	0x008d008d
 80031a8:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031aa:	4ba5      	ldr	r3, [pc, #660]	; (8003440 <UART_SetConfig+0x310>)
 80031ac:	429a      	cmp	r2, r3
 80031ae:	d107      	bne.n	80031c0 <UART_SetConfig+0x90>
 80031b0:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 80031b4:	4aa3      	ldr	r2, [pc, #652]	; (8003444 <UART_SetConfig+0x314>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	f003 030c 	and.w	r3, r3, #12
 80031be:	e7e1      	b.n	8003184 <UART_SetConfig+0x54>
 80031c0:	4ba1      	ldr	r3, [pc, #644]	; (8003448 <UART_SetConfig+0x318>)
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d123      	bne.n	800320e <UART_SetConfig+0xde>
 80031c6:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 80031ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ce:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80031d2:	2b10      	cmp	r3, #16
 80031d4:	f000 80f1 	beq.w	80033ba <UART_SetConfig+0x28a>
 80031d8:	d80b      	bhi.n	80031f2 <UART_SetConfig+0xc2>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	f000 80f3 	beq.w	80033c6 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        ret = HAL_ERROR;
 80031e4:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 80031e8:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ec:	f000 80f8 	beq.w	80033e0 <UART_SetConfig+0x2b0>
 80031f0:	e0a8      	b.n	8003344 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80031f2:	2b20      	cmp	r3, #32
 80031f4:	f000 80c6 	beq.w	8003384 <UART_SetConfig+0x254>
 80031f8:	2b30      	cmp	r3, #48	; 0x30
 80031fa:	d1f1      	bne.n	80031e0 <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031fc:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003200:	f040 80b8 	bne.w	8003374 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003204:	6860      	ldr	r0, [r4, #4]
 8003206:	0843      	lsrs	r3, r0, #1
 8003208:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 800320c:	e0c3      	b.n	8003396 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800320e:	4b8f      	ldr	r3, [pc, #572]	; (800344c <UART_SetConfig+0x31c>)
 8003210:	429a      	cmp	r2, r3
 8003212:	d11e      	bne.n	8003252 <UART_SetConfig+0x122>
 8003214:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8003218:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800321c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8003220:	2b40      	cmp	r3, #64	; 0x40
 8003222:	f000 80bb 	beq.w	800339c <UART_SetConfig+0x26c>
 8003226:	d80a      	bhi.n	800323e <UART_SetConfig+0x10e>
 8003228:	b97b      	cbnz	r3, 800324a <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800322a:	4b82      	ldr	r3, [pc, #520]	; (8003434 <UART_SetConfig+0x304>)
 800322c:	429a      	cmp	r2, r3
 800322e:	f040 80ca 	bne.w	80033c6 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8003232:	f7ff f9c1 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
        break;
 8003236:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8003238:	bbb0      	cbnz	r0, 80032a8 <UART_SetConfig+0x178>
 800323a:	4602      	mov	r2, r0
 800323c:	e03a      	b.n	80032b4 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800323e:	2b80      	cmp	r3, #128	; 0x80
 8003240:	f000 809d 	beq.w	800337e <UART_SetConfig+0x24e>
 8003244:	2bc0      	cmp	r3, #192	; 0xc0
 8003246:	f000 80b0 	beq.w	80033aa <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 800324a:	4b7a      	ldr	r3, [pc, #488]	; (8003434 <UART_SetConfig+0x304>)
 800324c:	429a      	cmp	r2, r3
 800324e:	d1c7      	bne.n	80031e0 <UART_SetConfig+0xb0>
 8003250:	e02f      	b.n	80032b2 <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003252:	4b7f      	ldr	r3, [pc, #508]	; (8003450 <UART_SetConfig+0x320>)
 8003254:	429a      	cmp	r2, r3
 8003256:	d111      	bne.n	800327c <UART_SetConfig+0x14c>
 8003258:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 800325c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003260:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003264:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003268:	f000 8098 	beq.w	800339c <UART_SetConfig+0x26c>
 800326c:	d9dc      	bls.n	8003228 <UART_SetConfig+0xf8>
 800326e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003272:	f000 8084 	beq.w	800337e <UART_SetConfig+0x24e>
 8003276:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800327a:	e7e4      	b.n	8003246 <UART_SetConfig+0x116>
 800327c:	4b6d      	ldr	r3, [pc, #436]	; (8003434 <UART_SetConfig+0x304>)
 800327e:	429a      	cmp	r2, r3
 8003280:	d1ae      	bne.n	80031e0 <UART_SetConfig+0xb0>
 8003282:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 8003286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800328a:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800328e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003292:	f000 8083 	beq.w	800339c <UART_SetConfig+0x26c>
 8003296:	d9c7      	bls.n	8003228 <UART_SetConfig+0xf8>
 8003298:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800329c:	d06f      	beq.n	800337e <UART_SetConfig+0x24e>
 800329e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80032a2:	e7d0      	b.n	8003246 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80032a4:	486b      	ldr	r0, [pc, #428]	; (8003454 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 80032a6:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032a8:	6862      	ldr	r2, [r4, #4]
 80032aa:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 80032ae:	4281      	cmp	r1, r0
 80032b0:	d905      	bls.n	80032be <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 80032b2:	2201      	movs	r2, #1
  huart->RxISR = NULL;
 80032b4:	2300      	movs	r3, #0
 80032b6:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 80032b8:	6663      	str	r3, [r4, #100]	; 0x64
}
 80032ba:	4610      	mov	r0, r2
 80032bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80032be:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 80032c2:	d8f6      	bhi.n	80032b2 <UART_SetConfig+0x182>
        switch (clocksource)
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d82e      	bhi.n	8003326 <UART_SetConfig+0x1f6>
 80032c8:	e8df f003 	tbb	[pc, r3]
 80032cc:	2d1c2d05 	.word	0x2d1c2d05
 80032d0:	2d2d2d24 	.word	0x2d2d2d24
 80032d4:	27          	.byte	0x27
 80032d5:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80032d6:	f7ff f96f 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80032da:	6862      	ldr	r2, [r4, #4]
 80032dc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80032e0:	0856      	lsrs	r6, r2, #1
 80032e2:	2700      	movs	r7, #0
 80032e4:	fbe1 6700 	umlal	r6, r7, r1, r0
 80032e8:	2300      	movs	r3, #0
 80032ea:	4630      	mov	r0, r6
 80032ec:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80032ee:	f7fd fd07 	bl	8000d00 <__aeabi_uldivmod>
            break;
 80032f2:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80032f4:	4b58      	ldr	r3, [pc, #352]	; (8003458 <UART_SetConfig+0x328>)
 80032f6:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 80032fa:	4299      	cmp	r1, r3
 80032fc:	d8d9      	bhi.n	80032b2 <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 80032fe:	6823      	ldr	r3, [r4, #0]
 8003300:	60d8      	str	r0, [r3, #12]
 8003302:	e7d7      	b.n	80032b4 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8003304:	4855      	ldr	r0, [pc, #340]	; (800345c <UART_SetConfig+0x32c>)
 8003306:	0855      	lsrs	r5, r2, #1
 8003308:	2300      	movs	r3, #0
 800330a:	2100      	movs	r1, #0
 800330c:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800330e:	f141 0100 	adc.w	r1, r1, #0
 8003312:	e7ec      	b.n	80032ee <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003314:	f7fe fe0a 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
 8003318:	e7df      	b.n	80032da <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800331a:	0850      	lsrs	r0, r2, #1
 800331c:	2100      	movs	r1, #0
 800331e:	2300      	movs	r3, #0
 8003320:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8003324:	e7f3      	b.n	800330e <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8003326:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8003328:	2000      	movs	r0, #0
 800332a:	e7e3      	b.n	80032f4 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 800332c:	f7ff f956 	bl	80025dc <HAL_RCC_GetPCLK2Freq>
 8003330:	e04e      	b.n	80033d0 <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8003332:	f7ff f941 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8003336:	6862      	ldr	r2, [r4, #4]
 8003338:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 800333c:	fbb3 f3f2 	udiv	r3, r3, r2
 8003340:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 8003342:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003344:	f1a3 0010 	sub.w	r0, r3, #16
 8003348:	f64f 71ef 	movw	r1, #65519	; 0xffef
 800334c:	4288      	cmp	r0, r1
 800334e:	d8b0      	bhi.n	80032b2 <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 8003350:	6821      	ldr	r1, [r4, #0]
 8003352:	60cb      	str	r3, [r1, #12]
 8003354:	e7ae      	b.n	80032b4 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8003356:	f7ff f941 	bl	80025dc <HAL_RCC_GetPCLK2Freq>
 800335a:	e7ec      	b.n	8003336 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800335c:	6860      	ldr	r0, [r4, #4]
 800335e:	0843      	lsrs	r3, r0, #1
 8003360:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 8003364:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003368:	fbb3 f3f0 	udiv	r3, r3, r0
 800336c:	e7e8      	b.n	8003340 <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800336e:	f7fe fddd 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
 8003372:	e7e0      	b.n	8003336 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8003374:	6860      	ldr	r0, [r4, #4]
 8003376:	0843      	lsrs	r3, r0, #1
 8003378:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800337c:	e7f4      	b.n	8003368 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 800337e:	4b2d      	ldr	r3, [pc, #180]	; (8003434 <UART_SetConfig+0x304>)
 8003380:	429a      	cmp	r2, r3
 8003382:	d08f      	beq.n	80032a4 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003384:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8003388:	d1e8      	bne.n	800335c <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800338a:	6860      	ldr	r0, [r4, #4]
 800338c:	0843      	lsrs	r3, r0, #1
 800338e:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 8003392:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8003396:	fbb3 f3f0 	udiv	r3, r3, r0
 800339a:	e01f      	b.n	80033dc <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 800339c:	4b25      	ldr	r3, [pc, #148]	; (8003434 <UART_SetConfig+0x304>)
 800339e:	429a      	cmp	r2, r3
 80033a0:	d10b      	bne.n	80033ba <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80033a2:	f7fe fdc3 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
        break;
 80033a6:	2304      	movs	r3, #4
 80033a8:	e746      	b.n	8003238 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 80033aa:	4b22      	ldr	r3, [pc, #136]	; (8003434 <UART_SetConfig+0x304>)
 80033ac:	429a      	cmp	r2, r3
 80033ae:	f47f af25 	bne.w	80031fc <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80033b2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 80033b6:	2308      	movs	r3, #8
 80033b8:	e776      	b.n	80032a8 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033ba:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80033be:	d1d6      	bne.n	800336e <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033c0:	f7fe fdb4 	bl	8001f2c <HAL_RCC_GetSysClockFreq>
 80033c4:	e004      	b.n	80033d0 <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80033c6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80033ca:	d1b2      	bne.n	8003332 <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 80033cc:	f7ff f8f4 	bl	80025b8 <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80033d0:	6861      	ldr	r1, [r4, #4]
 80033d2:	084a      	lsrs	r2, r1, #1
 80033d4:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 80033d8:	fbb3 f3f1 	udiv	r3, r3, r1
 80033dc:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 80033de:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80033e0:	f1a3 0010 	sub.w	r0, r3, #16
 80033e4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80033e8:	4288      	cmp	r0, r1
 80033ea:	f63f af62 	bhi.w	80032b2 <UART_SetConfig+0x182>
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80033ee:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 80033f2:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80033f4:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 80033f8:	430b      	orrs	r3, r1
 80033fa:	60c3      	str	r3, [r0, #12]
 80033fc:	e75a      	b.n	80032b4 <UART_SetConfig+0x184>
    switch (clocksource)
 80033fe:	2b08      	cmp	r3, #8
 8003400:	f63f af57 	bhi.w	80032b2 <UART_SetConfig+0x182>
 8003404:	a201      	add	r2, pc, #4	; (adr r2, 800340c <UART_SetConfig+0x2dc>)
 8003406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800340a:	bf00      	nop
 800340c:	08003333 	.word	0x08003333
 8003410:	08003357 	.word	0x08003357
 8003414:	0800335d 	.word	0x0800335d
 8003418:	080032b3 	.word	0x080032b3
 800341c:	0800336f 	.word	0x0800336f
 8003420:	080032b3 	.word	0x080032b3
 8003424:	080032b3 	.word	0x080032b3
 8003428:	080032b3 	.word	0x080032b3
 800342c:	08003375 	.word	0x08003375
 8003430:	efff69f3 	.word	0xefff69f3
 8003434:	40008000 	.word	0x40008000
 8003438:	40013800 	.word	0x40013800
 800343c:	0800aa28 	.word	0x0800aa28
 8003440:	40004400 	.word	0x40004400
 8003444:	0800aa2c 	.word	0x0800aa2c
 8003448:	40004800 	.word	0x40004800
 800344c:	40004c00 	.word	0x40004c00
 8003450:	40005000 	.word	0x40005000
 8003454:	00f42400 	.word	0x00f42400
 8003458:	000ffcff 	.word	0x000ffcff
 800345c:	f4240000 	.word	0xf4240000

08003460 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003460:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8003462:	07da      	lsls	r2, r3, #31
{
 8003464:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003466:	d506      	bpl.n	8003476 <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003468:	6801      	ldr	r1, [r0, #0]
 800346a:	6a84      	ldr	r4, [r0, #40]	; 0x28
 800346c:	684a      	ldr	r2, [r1, #4]
 800346e:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8003472:	4322      	orrs	r2, r4
 8003474:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003476:	079c      	lsls	r4, r3, #30
 8003478:	d506      	bpl.n	8003488 <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800347a:	6801      	ldr	r1, [r0, #0]
 800347c:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 800347e:	684a      	ldr	r2, [r1, #4]
 8003480:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8003484:	4322      	orrs	r2, r4
 8003486:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003488:	0759      	lsls	r1, r3, #29
 800348a:	d506      	bpl.n	800349a <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800348c:	6801      	ldr	r1, [r0, #0]
 800348e:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8003490:	684a      	ldr	r2, [r1, #4]
 8003492:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003496:	4322      	orrs	r2, r4
 8003498:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800349a:	071a      	lsls	r2, r3, #28
 800349c:	d506      	bpl.n	80034ac <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800349e:	6801      	ldr	r1, [r0, #0]
 80034a0:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80034a2:	684a      	ldr	r2, [r1, #4]
 80034a4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80034a8:	4322      	orrs	r2, r4
 80034aa:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80034ac:	06dc      	lsls	r4, r3, #27
 80034ae:	d506      	bpl.n	80034be <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80034b0:	6801      	ldr	r1, [r0, #0]
 80034b2:	6b84      	ldr	r4, [r0, #56]	; 0x38
 80034b4:	688a      	ldr	r2, [r1, #8]
 80034b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80034ba:	4322      	orrs	r2, r4
 80034bc:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80034be:	0699      	lsls	r1, r3, #26
 80034c0:	d506      	bpl.n	80034d0 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80034c2:	6801      	ldr	r1, [r0, #0]
 80034c4:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 80034c6:	688a      	ldr	r2, [r1, #8]
 80034c8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80034cc:	4322      	orrs	r2, r4
 80034ce:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80034d0:	065a      	lsls	r2, r3, #25
 80034d2:	d50f      	bpl.n	80034f4 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034d4:	6801      	ldr	r1, [r0, #0]
 80034d6:	6c04      	ldr	r4, [r0, #64]	; 0x40
 80034d8:	684a      	ldr	r2, [r1, #4]
 80034da:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 80034de:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034e0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80034e4:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80034e6:	d105      	bne.n	80034f4 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80034e8:	684a      	ldr	r2, [r1, #4]
 80034ea:	6c44      	ldr	r4, [r0, #68]	; 0x44
 80034ec:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80034f0:	4322      	orrs	r2, r4
 80034f2:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80034f4:	061b      	lsls	r3, r3, #24
 80034f6:	d506      	bpl.n	8003506 <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034f8:	6802      	ldr	r2, [r0, #0]
 80034fa:	6c81      	ldr	r1, [r0, #72]	; 0x48
 80034fc:	6853      	ldr	r3, [r2, #4]
 80034fe:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 8003502:	430b      	orrs	r3, r1
 8003504:	6053      	str	r3, [r2, #4]
 8003506:	bd10      	pop	{r4, pc}

08003508 <UART_WaitOnFlagUntilTimeout>:
{
 8003508:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800350c:	9d06      	ldr	r5, [sp, #24]
 800350e:	4604      	mov	r4, r0
 8003510:	460f      	mov	r7, r1
 8003512:	4616      	mov	r6, r2
 8003514:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003516:	6821      	ldr	r1, [r4, #0]
 8003518:	69ca      	ldr	r2, [r1, #28]
 800351a:	ea37 0302 	bics.w	r3, r7, r2
 800351e:	bf0c      	ite	eq
 8003520:	2201      	moveq	r2, #1
 8003522:	2200      	movne	r2, #0
 8003524:	42b2      	cmp	r2, r6
 8003526:	d002      	beq.n	800352e <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 8003528:	2000      	movs	r0, #0
}
 800352a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800352e:	1c6b      	adds	r3, r5, #1
 8003530:	d0f2      	beq.n	8003518 <UART_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003532:	f7fd fdef 	bl	8001114 <HAL_GetTick>
 8003536:	eba0 0008 	sub.w	r0, r0, r8
 800353a:	4285      	cmp	r5, r0
 800353c:	d301      	bcc.n	8003542 <UART_WaitOnFlagUntilTimeout+0x3a>
 800353e:	2d00      	cmp	r5, #0
 8003540:	d1e9      	bne.n	8003516 <UART_WaitOnFlagUntilTimeout+0xe>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003542:	6823      	ldr	r3, [r4, #0]
 8003544:	681a      	ldr	r2, [r3, #0]
 8003546:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800354a:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800354c:	689a      	ldr	r2, [r3, #8]
 800354e:	f022 0201 	bic.w	r2, r2, #1
 8003552:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 8003554:	2320      	movs	r3, #32
 8003556:	6763      	str	r3, [r4, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8003558:	67a3      	str	r3, [r4, #120]	; 0x78
        __HAL_UNLOCK(huart);
 800355a:	2300      	movs	r3, #0
 800355c:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 8003560:	2003      	movs	r0, #3
 8003562:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08003566 <HAL_UART_Transmit>:
{
 8003566:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800356a:	4698      	mov	r8, r3
  if (huart->gState == HAL_UART_STATE_READY)
 800356c:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800356e:	2b20      	cmp	r3, #32
{
 8003570:	4604      	mov	r4, r0
 8003572:	460e      	mov	r6, r1
 8003574:	4691      	mov	r9, r2
  if (huart->gState == HAL_UART_STATE_READY)
 8003576:	d14b      	bne.n	8003610 <HAL_UART_Transmit+0xaa>
    if ((pData == NULL) || (Size == 0U))
 8003578:	2900      	cmp	r1, #0
 800357a:	d047      	beq.n	800360c <HAL_UART_Transmit+0xa6>
 800357c:	2a00      	cmp	r2, #0
 800357e:	d045      	beq.n	800360c <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8003580:	f890 3070 	ldrb.w	r3, [r0, #112]	; 0x70
 8003584:	2b01      	cmp	r3, #1
 8003586:	d043      	beq.n	8003610 <HAL_UART_Transmit+0xaa>
 8003588:	2301      	movs	r3, #1
 800358a:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800358e:	2500      	movs	r5, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003590:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003592:	67c5      	str	r5, [r0, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003594:	6743      	str	r3, [r0, #116]	; 0x74
    tickstart = HAL_GetTick();
 8003596:	f7fd fdbd 	bl	8001114 <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800359a:	68a3      	ldr	r3, [r4, #8]
    huart->TxXferSize  = Size;
 800359c:	f8a4 9050 	strh.w	r9, [r4, #80]	; 0x50
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    tickstart = HAL_GetTick();
 80035a4:	4607      	mov	r7, r0
    huart->TxXferCount = Size;
 80035a6:	f8a4 9052 	strh.w	r9, [r4, #82]	; 0x52
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80035aa:	d103      	bne.n	80035b4 <HAL_UART_Transmit+0x4e>
 80035ac:	6923      	ldr	r3, [r4, #16]
 80035ae:	b90b      	cbnz	r3, 80035b4 <HAL_UART_Transmit+0x4e>
 80035b0:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80035b2:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 80035b4:	f8b4 2052 	ldrh.w	r2, [r4, #82]	; 0x52
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035b8:	f8cd 8000 	str.w	r8, [sp]
    while (huart->TxXferCount > 0U)
 80035bc:	b292      	uxth	r2, r2
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035be:	463b      	mov	r3, r7
    while (huart->TxXferCount > 0U)
 80035c0:	b94a      	cbnz	r2, 80035d6 <HAL_UART_Transmit+0x70>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80035c2:	2140      	movs	r1, #64	; 0x40
 80035c4:	4620      	mov	r0, r4
 80035c6:	f7ff ff9f 	bl	8003508 <UART_WaitOnFlagUntilTimeout>
 80035ca:	b950      	cbnz	r0, 80035e2 <HAL_UART_Transmit+0x7c>
    huart->gState = HAL_UART_STATE_READY;
 80035cc:	2320      	movs	r3, #32
 80035ce:	6763      	str	r3, [r4, #116]	; 0x74
    __HAL_UNLOCK(huart);
 80035d0:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
    return HAL_OK;
 80035d4:	e006      	b.n	80035e4 <HAL_UART_Transmit+0x7e>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80035d6:	2200      	movs	r2, #0
 80035d8:	2180      	movs	r1, #128	; 0x80
 80035da:	4620      	mov	r0, r4
 80035dc:	f7ff ff94 	bl	8003508 <UART_WaitOnFlagUntilTimeout>
 80035e0:	b118      	cbz	r0, 80035ea <HAL_UART_Transmit+0x84>
        return HAL_TIMEOUT;
 80035e2:	2003      	movs	r0, #3
}
 80035e4:	b003      	add	sp, #12
 80035e6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80035ea:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 80035ec:	b95e      	cbnz	r6, 8003606 <HAL_UART_Transmit+0xa0>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80035ee:	f835 3b02 	ldrh.w	r3, [r5], #2
 80035f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80035f6:	8513      	strh	r3, [r2, #40]	; 0x28
      huart->TxXferCount--;
 80035f8:	f8b4 3052 	ldrh.w	r3, [r4, #82]	; 0x52
 80035fc:	3b01      	subs	r3, #1
 80035fe:	b29b      	uxth	r3, r3
 8003600:	f8a4 3052 	strh.w	r3, [r4, #82]	; 0x52
 8003604:	e7d6      	b.n	80035b4 <HAL_UART_Transmit+0x4e>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003606:	f816 3b01 	ldrb.w	r3, [r6], #1
 800360a:	e7f4      	b.n	80035f6 <HAL_UART_Transmit+0x90>
      return  HAL_ERROR;
 800360c:	2001      	movs	r0, #1
 800360e:	e7e9      	b.n	80035e4 <HAL_UART_Transmit+0x7e>
    return HAL_BUSY;
 8003610:	2002      	movs	r0, #2
 8003612:	e7e7      	b.n	80035e4 <HAL_UART_Transmit+0x7e>

08003614 <UART_CheckIdleState>:
{
 8003614:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8003616:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003618:	2600      	movs	r6, #0
 800361a:	67c6      	str	r6, [r0, #124]	; 0x7c
  tickstart = HAL_GetTick();
 800361c:	f7fd fd7a 	bl	8001114 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003620:	6823      	ldr	r3, [r4, #0]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 8003626:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003628:	d415      	bmi.n	8003656 <UART_CheckIdleState+0x42>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800362a:	6823      	ldr	r3, [r4, #0]
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	075b      	lsls	r3, r3, #29
 8003630:	d50a      	bpl.n	8003648 <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003632:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8003636:	9300      	str	r3, [sp, #0]
 8003638:	2200      	movs	r2, #0
 800363a:	462b      	mov	r3, r5
 800363c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8003640:	4620      	mov	r0, r4
 8003642:	f7ff ff61 	bl	8003508 <UART_WaitOnFlagUntilTimeout>
 8003646:	b990      	cbnz	r0, 800366e <UART_CheckIdleState+0x5a>
  huart->gState = HAL_UART_STATE_READY;
 8003648:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 800364a:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 800364c:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UNLOCK(huart);
 800364e:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8003652:	67a3      	str	r3, [r4, #120]	; 0x78
  return HAL_OK;
 8003654:	e00c      	b.n	8003670 <UART_CheckIdleState+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003656:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800365a:	9300      	str	r3, [sp, #0]
 800365c:	4632      	mov	r2, r6
 800365e:	4603      	mov	r3, r0
 8003660:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8003664:	4620      	mov	r0, r4
 8003666:	f7ff ff4f 	bl	8003508 <UART_WaitOnFlagUntilTimeout>
 800366a:	2800      	cmp	r0, #0
 800366c:	d0dd      	beq.n	800362a <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 800366e:	2003      	movs	r0, #3
}
 8003670:	b002      	add	sp, #8
 8003672:	bd70      	pop	{r4, r5, r6, pc}

08003674 <HAL_UART_Init>:
{
 8003674:	b510      	push	{r4, lr}
  if (huart == NULL)
 8003676:	4604      	mov	r4, r0
 8003678:	b340      	cbz	r0, 80036cc <HAL_UART_Init+0x58>
  if (huart->gState == HAL_UART_STATE_RESET)
 800367a:	6f43      	ldr	r3, [r0, #116]	; 0x74
 800367c:	b91b      	cbnz	r3, 8003686 <HAL_UART_Init+0x12>
    huart->Lock = HAL_UNLOCKED;
 800367e:	f880 3070 	strb.w	r3, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 8003682:	f001 fa97 	bl	8004bb4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8003686:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003688:	2324      	movs	r3, #36	; 0x24
 800368a:	6763      	str	r3, [r4, #116]	; 0x74
  __HAL_UART_DISABLE(huart);
 800368c:	6813      	ldr	r3, [r2, #0]
 800368e:	f023 0301 	bic.w	r3, r3, #1
 8003692:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003694:	4620      	mov	r0, r4
 8003696:	f7ff fd4b 	bl	8003130 <UART_SetConfig>
 800369a:	2801      	cmp	r0, #1
 800369c:	d016      	beq.n	80036cc <HAL_UART_Init+0x58>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800369e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80036a0:	b113      	cbz	r3, 80036a8 <HAL_UART_Init+0x34>
    UART_AdvFeatureConfig(huart);
 80036a2:	4620      	mov	r0, r4
 80036a4:	f7ff fedc 	bl	8003460 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80036a8:	6823      	ldr	r3, [r4, #0]
 80036aa:	685a      	ldr	r2, [r3, #4]
 80036ac:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80036b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80036b2:	689a      	ldr	r2, [r3, #8]
 80036b4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80036b8:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 80036ba:	681a      	ldr	r2, [r3, #0]
 80036bc:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 80036c0:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 80036c2:	601a      	str	r2, [r3, #0]
}
 80036c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 80036c8:	f7ff bfa4 	b.w	8003614 <UART_CheckIdleState>
}
 80036cc:	2001      	movs	r0, #1
 80036ce:	bd10      	pop	{r4, pc}

080036d0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 80036d0:	4770      	bx	lr

080036d2 <MX_X_CUBE_AI_Init>:
/*************************************************************************
  *
  */
void MX_X_CUBE_AI_Init(void)
{
    MX_UARTx_Init();
 80036d2:	f001 ba51 	b.w	8004b78 <MX_USART2_UART_Init>

080036d6 <MX_X_CUBE_AI_Process>:
#endif
    /* USER CODE END 0 */
}

void MX_X_CUBE_AI_Process(void)
{
 80036d6:	4770      	bx	lr

080036d8 <MX_CRC_Init>:

/* CRC init function */
void MX_CRC_Init(void)
{

  hcrc.Instance = CRC;
 80036d8:	4809      	ldr	r0, [pc, #36]	; (8003700 <MX_CRC_Init+0x28>)
{
 80036da:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 80036dc:	4b09      	ldr	r3, [pc, #36]	; (8003704 <MX_CRC_Init+0x2c>)
 80036de:	6003      	str	r3, [r0, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 80036e0:	2300      	movs	r3, #0
 80036e2:	7103      	strb	r3, [r0, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 80036e4:	7143      	strb	r3, [r0, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 80036e6:	6143      	str	r3, [r0, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80036e8:	6183      	str	r3, [r0, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80036ea:	2301      	movs	r3, #1
 80036ec:	6203      	str	r3, [r0, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80036ee:	f7fd fd95 	bl	800121c <HAL_CRC_Init>
 80036f2:	b118      	cbz	r0, 80036fc <MX_CRC_Init+0x24>
  {
    Error_Handler();
  }

}
 80036f4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80036f8:	f001 b94a 	b.w	8004990 <Error_Handler>
 80036fc:	bd08      	pop	{r3, pc}
 80036fe:	bf00      	nop
 8003700:	2000b60c 	.word	0x2000b60c
 8003704:	40023000 	.word	0x40023000

08003708 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{

  if(crcHandle->Instance==CRC)
 8003708:	6802      	ldr	r2, [r0, #0]
 800370a:	4b08      	ldr	r3, [pc, #32]	; (800372c <HAL_CRC_MspInit+0x24>)
 800370c:	429a      	cmp	r2, r3
{
 800370e:	b082      	sub	sp, #8
  if(crcHandle->Instance==CRC)
 8003710:	d10a      	bne.n	8003728 <HAL_CRC_MspInit+0x20>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003712:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8003716:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003718:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800371c:	649a      	str	r2, [r3, #72]	; 0x48
 800371e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003720:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003724:	9301      	str	r3, [sp, #4]
 8003726:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8003728:	b002      	add	sp, #8
 800372a:	4770      	bx	lr
 800372c:	40023000 	.word	0x40023000

08003730 <MX_DAC1_Init>:
DMA_HandleTypeDef hdma_dac_ch1;
DMA_HandleTypeDef hdma_dac_ch2;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8003730:	b510      	push	{r4, lr}
 8003732:	b08a      	sub	sp, #40	; 0x28
  DAC_ChannelConfTypeDef sConfig = {0};
 8003734:	2224      	movs	r2, #36	; 0x24
 8003736:	2100      	movs	r1, #0
 8003738:	a801      	add	r0, sp, #4
 800373a:	f003 f880 	bl	800683e <memset>

  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 800373e:	4811      	ldr	r0, [pc, #68]	; (8003784 <MX_DAC1_Init+0x54>)
 8003740:	4b11      	ldr	r3, [pc, #68]	; (8003788 <MX_DAC1_Init+0x58>)
 8003742:	6003      	str	r3, [r0, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8003744:	f7fd fdc6 	bl	80012d4 <HAL_DAC_Init>
 8003748:	b108      	cbz	r0, 800374e <MX_DAC1_Init+0x1e>
  {
    Error_Handler();
 800374a:	f001 f921 	bl	8004990 <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800374e:	2400      	movs	r4, #0
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 8003750:	2304      	movs	r3, #4
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003752:	4622      	mov	r2, r4
 8003754:	eb0d 0103 	add.w	r1, sp, r3
 8003758:	480a      	ldr	r0, [pc, #40]	; (8003784 <MX_DAC1_Init+0x54>)
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 800375a:	9401      	str	r4, [sp, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T6_TRGO;
 800375c:	9302      	str	r3, [sp, #8]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800375e:	9403      	str	r4, [sp, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003760:	9404      	str	r4, [sp, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003762:	9405      	str	r4, [sp, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003764:	f7fd fe7a 	bl	800145c <HAL_DAC_ConfigChannel>
 8003768:	b108      	cbz	r0, 800376e <MX_DAC1_Init+0x3e>
  {
    Error_Handler();
 800376a:	f001 f911 	bl	8004990 <Error_Handler>
  }
  /** DAC channel OUT2 config 
  */
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800376e:	2210      	movs	r2, #16
 8003770:	a901      	add	r1, sp, #4
 8003772:	4804      	ldr	r0, [pc, #16]	; (8003784 <MX_DAC1_Init+0x54>)
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8003774:	9404      	str	r4, [sp, #16]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003776:	f7fd fe71 	bl	800145c <HAL_DAC_ConfigChannel>
 800377a:	b108      	cbz	r0, 8003780 <MX_DAC1_Init+0x50>
  {
    Error_Handler();
 800377c:	f001 f908 	bl	8004990 <Error_Handler>
  }

}
 8003780:	b00a      	add	sp, #40	; 0x28
 8003782:	bd10      	pop	{r4, pc}
 8003784:	2000b630 	.word	0x2000b630
 8003788:	40007400 	.word	0x40007400

0800378c <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 800378c:	b530      	push	{r4, r5, lr}
 800378e:	4605      	mov	r5, r0
 8003790:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003792:	2214      	movs	r2, #20
 8003794:	2100      	movs	r1, #0
 8003796:	a803      	add	r0, sp, #12
 8003798:	f003 f851 	bl	800683e <memset>
  if(dacHandle->Instance==DAC1)
 800379c:	682a      	ldr	r2, [r5, #0]
 800379e:	4b2e      	ldr	r3, [pc, #184]	; (8003858 <HAL_DAC_MspInit+0xcc>)
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d156      	bne.n	8003852 <HAL_DAC_MspInit+0xc6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 80037a4:	f503 33ce 	add.w	r3, r3, #105472	; 0x19c00
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* DAC1 DMA Init */
    /* DAC_CH1 Init */
    hdma_dac_ch1.Instance = DMA1_Channel3;
 80037a8:	4c2c      	ldr	r4, [pc, #176]	; (800385c <HAL_DAC_MspInit+0xd0>)
    __HAL_RCC_DAC1_CLK_ENABLE();
 80037aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037ac:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80037b0:	659a      	str	r2, [r3, #88]	; 0x58
 80037b2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80037b4:	f002 5200 	and.w	r2, r2, #536870912	; 0x20000000
 80037b8:	9201      	str	r2, [sp, #4]
 80037ba:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80037bc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80037be:	f042 0201 	orr.w	r2, r2, #1
 80037c2:	64da      	str	r2, [r3, #76]	; 0x4c
 80037c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80037c6:	f003 0301 	and.w	r3, r3, #1
 80037ca:	9302      	str	r3, [sp, #8]
 80037cc:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80037ce:	2330      	movs	r3, #48	; 0x30
 80037d0:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037d6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037d8:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80037da:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037dc:	f7fe f9a2 	bl	8001b24 <HAL_GPIO_Init>
    hdma_dac_ch1.Init.Request = DMA_REQUEST_6;
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80037e0:	2280      	movs	r2, #128	; 0x80
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037e2:	4b1f      	ldr	r3, [pc, #124]	; (8003860 <HAL_DAC_MspInit+0xd4>)
    hdma_dac_ch1.Init.MemInc = DMA_MINC_ENABLE;
 80037e4:	6122      	str	r2, [r4, #16]
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037e6:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037ea:	f04f 0c06 	mov.w	ip, #6
 80037ee:	f04f 0e10 	mov.w	lr, #16
    hdma_dac_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80037f2:	6162      	str	r2, [r4, #20]
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_dac_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80037f8:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_dac_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80037fc:	61a2      	str	r2, [r4, #24]
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 80037fe:	2300      	movs	r3, #0
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8003800:	2220      	movs	r2, #32
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 8003802:	4620      	mov	r0, r4
    hdma_dac_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003804:	60e3      	str	r3, [r4, #12]
    hdma_dac_ch1.Init.Mode = DMA_CIRCULAR;
 8003806:	61e2      	str	r2, [r4, #28]
    hdma_dac_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8003808:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dac_ch1) != HAL_OK)
 800380a:	f7fe f879 	bl	8001900 <HAL_DMA_Init>
 800380e:	b108      	cbz	r0, 8003814 <HAL_DAC_MspInit+0x88>
    {
      Error_Handler();
 8003810:	f001 f8be 	bl	8004990 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac_ch1);
 8003814:	60ac      	str	r4, [r5, #8]
 8003816:	62a5      	str	r5, [r4, #40]	; 0x28

    /* DAC_CH2 Init */
    hdma_dac_ch2.Instance = DMA2_Channel5;
 8003818:	4c12      	ldr	r4, [pc, #72]	; (8003864 <HAL_DAC_MspInit+0xd8>)
    hdma_dac_ch2.Init.Request = DMA_REQUEST_3;
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800381a:	4b13      	ldr	r3, [pc, #76]	; (8003868 <HAL_DAC_MspInit+0xdc>)
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dac_ch2.Init.MemInc = DMA_MINC_ENABLE;
 800381c:	2280      	movs	r2, #128	; 0x80
 800381e:	6122      	str	r2, [r4, #16]
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003820:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003824:	f04f 0c03 	mov.w	ip, #3
 8003828:	f04f 0e10 	mov.w	lr, #16
    hdma_dac_ch2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800382c:	6162      	str	r2, [r4, #20]
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800382e:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_dac_ch2.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003832:	e884 5008 	stmia.w	r4, {r3, ip, lr}
    hdma_dac_ch2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003836:	61a2      	str	r2, [r4, #24]
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003838:	2300      	movs	r3, #0
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 800383a:	2220      	movs	r2, #32
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 800383c:	4620      	mov	r0, r4
    hdma_dac_ch2.Init.PeriphInc = DMA_PINC_DISABLE;
 800383e:	60e3      	str	r3, [r4, #12]
    hdma_dac_ch2.Init.Mode = DMA_CIRCULAR;
 8003840:	61e2      	str	r2, [r4, #28]
    hdma_dac_ch2.Init.Priority = DMA_PRIORITY_LOW;
 8003842:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dac_ch2) != HAL_OK)
 8003844:	f7fe f85c 	bl	8001900 <HAL_DMA_Init>
 8003848:	b108      	cbz	r0, 800384e <HAL_DAC_MspInit+0xc2>
    {
      Error_Handler();
 800384a:	f001 f8a1 	bl	8004990 <Error_Handler>
    }

    __HAL_LINKDMA(dacHandle,DMA_Handle2,hdma_dac_ch2);
 800384e:	60ec      	str	r4, [r5, #12]
 8003850:	62a5      	str	r5, [r4, #40]	; 0x28

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8003852:	b009      	add	sp, #36	; 0x24
 8003854:	bd30      	pop	{r4, r5, pc}
 8003856:	bf00      	nop
 8003858:	40007400 	.word	0x40007400
 800385c:	2000b644 	.word	0x2000b644
 8003860:	40020030 	.word	0x40020030
 8003864:	2000b68c 	.word	0x2000b68c
 8003868:	40020458 	.word	0x40020458
 800386c:	00000000 	.word	0x00000000

08003870 <dct2_init_f32>:
 * @brief  Initialization function for the DCT2.
 * @param[in]     *S         points to an instance of floating-point DCT2 structure.
 * @param[in]     width      length of the DCT2.
 * @return        none.
 */
void dct2_init_f32(dct2_instance_f32 *S, uint16_t width) {
 8003870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003874:	ed2d 8b04 	vpush	{d8-d9}
 8003878:	460d      	mov	r5, r1
 800387a:	b083      	sub	sp, #12
 800387c:	4604      	mov	r4, r0
  float32_t *pDataW = NULL;
  float32_t *pDataW_I = NULL;
  float32_t *pDataX = NULL;
  S->width = width;

  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 800387e:	2300      	movs	r3, #0
  S->width = width;
 8003880:	f820 1b04 	strh.w	r1, [r0], #4
  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 8003884:	2201      	movs	r2, #1

  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 8003886:	fb05 f605 	mul.w	r6, r5, r5
  arm_mat_init_f32(&(S->Y), width, 1, NULL);
 800388a:	f002 f855 	bl	8005938 <arm_mat_init_f32>
  pDataW = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 800388e:	2104      	movs	r1, #4
 8003890:	4630      	mov	r0, r6
 8003892:	f002 ff97 	bl	80067c4 <calloc>
  arm_mat_init_f32(&(S->W), width, width, pDataW);
 8003896:	462a      	mov	r2, r5
 8003898:	4603      	mov	r3, r0
 800389a:	4629      	mov	r1, r5
 800389c:	f104 000c 	add.w	r0, r4, #12
 80038a0:	f002 f84a 	bl	8005938 <arm_mat_init_f32>

  pDataW_I = (float32_t *) (calloc(width * width, sizeof(float32_t)));
 80038a4:	2104      	movs	r1, #4
 80038a6:	4630      	mov	r0, r6
 80038a8:	f002 ff8c 	bl	80067c4 <calloc>
  arm_mat_init_f32(&(S->W_I), width, width, pDataW_I);
 80038ac:	462a      	mov	r2, r5
 80038ae:	4603      	mov	r3, r0
 80038b0:	4629      	mov	r1, r5
 80038b2:	f104 0014 	add.w	r0, r4, #20
 80038b6:	f002 f83f 	bl	8005938 <arm_mat_init_f32>

  pDataX = (float32_t *) (calloc(width, sizeof(float32_t)));
 80038ba:	2104      	movs	r1, #4
 80038bc:	4628      	mov	r0, r5
 80038be:	f002 ff81 	bl	80067c4 <calloc>
  arm_mat_init_f32(&(S->X), width, 1, pDataX);
 80038c2:	4629      	mov	r1, r5
 80038c4:	4603      	mov	r3, r0
 80038c6:	2201      	movs	r2, #1
 80038c8:	f104 001c 	add.w	r0, r4, #28
 80038cc:	f002 f834 	bl	8005938 <arm_mat_init_f32>

  for (int k = 0; k < S->width; k++) {
 80038d0:	2500      	movs	r5, #0
 80038d2:	8823      	ldrh	r3, [r4, #0]
 80038d4:	429d      	cmp	r5, r3
 80038d6:	db37      	blt.n	8003948 <dct2_init_f32+0xd8>
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 80038d8:	ed9f 9a3b 	vldr	s18, [pc, #236]	; 80039c8 <dct2_init_f32+0x158>
 80038dc:	2600      	movs	r6, #0
      S->W.pData[k * S->width + n] = arm_cos_f32(
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
    }
  }

  for (int n = 0; n < S->width; n++) {
 80038de:	8823      	ldrh	r3, [r4, #0]
 80038e0:	429e      	cmp	r6, r3
 80038e2:	da68      	bge.n	80039b6 <dct2_init_f32+0x146>
 80038e4:	0073      	lsls	r3, r6, #1
 80038e6:	3301      	adds	r3, #1
 80038e8:	2700      	movs	r7, #0
 80038ea:	9301      	str	r3, [sp, #4]
 80038ec:	463d      	mov	r5, r7
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 80038ee:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 80038f2:	e05a      	b.n	80039aa <dct2_init_f32+0x13a>
      S->W.pData[k * S->width + n] = arm_cos_f32(
 80038f4:	6923      	ldr	r3, [r4, #16]
 80038f6:	fb0a 6b05 	mla	fp, sl, r5, r6
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
 80038fa:	4638      	mov	r0, r7
      S->W.pData[k * S->width + n] = arm_cos_f32(
 80038fc:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
          (k * (2 * n + 1) * M_PI) / (2 * S->width));
 8003900:	f7fc fe70 	bl	80005e4 <__aeabi_i2d>
 8003904:	a32e      	add	r3, pc, #184	; (adr r3, 80039c0 <dct2_init_f32+0x150>)
 8003906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390a:	f7fc fed1 	bl	80006b0 <__aeabi_dmul>
 800390e:	4680      	mov	r8, r0
 8003910:	ea4f 004a 	mov.w	r0, sl, lsl #1
 8003914:	4689      	mov	r9, r1
 8003916:	f7fc fe65 	bl	80005e4 <__aeabi_i2d>
 800391a:	460b      	mov	r3, r1
 800391c:	4602      	mov	r2, r0
 800391e:	4649      	mov	r1, r9
 8003920:	4640      	mov	r0, r8
 8003922:	f7fc ffef 	bl	8000904 <__aeabi_ddiv>
      S->W.pData[k * S->width + n] = arm_cos_f32(
 8003926:	f7fd f99b 	bl	8000c60 <__aeabi_d2f>
 800392a:	ee00 0a10 	vmov	s0, r0
 800392e:	f002 fb65 	bl	8005ffc <arm_cos_f32>
 8003932:	9b01      	ldr	r3, [sp, #4]
 8003934:	ed8b 0a00 	vstr	s0, [fp]
    for (int n = 0; n < S->width; n++) {
 8003938:	3601      	adds	r6, #1
 800393a:	441f      	add	r7, r3
 800393c:	f8b4 a000 	ldrh.w	sl, [r4]
 8003940:	4556      	cmp	r6, sl
 8003942:	dbd7      	blt.n	80038f4 <dct2_init_f32+0x84>
  for (int k = 0; k < S->width; k++) {
 8003944:	3501      	adds	r5, #1
 8003946:	e7c4      	b.n	80038d2 <dct2_init_f32+0x62>
 8003948:	006b      	lsls	r3, r5, #1
 800394a:	462f      	mov	r7, r5
 800394c:	9301      	str	r3, [sp, #4]
 800394e:	2600      	movs	r6, #0
 8003950:	e7f4      	b.n	800393c <dct2_init_f32+0xcc>
    for (int k = 0; k < S->width; k++) {
      S->W_I.pData[n * S->width + k] = c_k(k)
 8003952:	69a3      	ldr	r3, [r4, #24]
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 8003954:	2d00      	cmp	r5, #0
      S->W_I.pData[n * S->width + k] = c_k(k)
 8003956:	fb0a 5b06 	mla	fp, sl, r6, r5
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 800395a:	4638      	mov	r0, r7
  return (k == 0) ? 1.0 / sqrt(2.0) : 1.0;
 800395c:	bf14      	ite	ne
 800395e:	eeb0 8a68 	vmovne.f32	s16, s17
 8003962:	eeb0 8a49 	vmoveq.f32	s16, s18
      S->W_I.pData[n * S->width + k] = c_k(k)
 8003966:	eb03 0b8b 	add.w	fp, r3, fp, lsl #2
          * arm_cos_f32((k * (2 * n + 1) * M_PI) / (2 * S->width));
 800396a:	f7fc fe3b 	bl	80005e4 <__aeabi_i2d>
 800396e:	a314      	add	r3, pc, #80	; (adr r3, 80039c0 <dct2_init_f32+0x150>)
 8003970:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003974:	f7fc fe9c 	bl	80006b0 <__aeabi_dmul>
 8003978:	4680      	mov	r8, r0
 800397a:	ea4f 004a 	mov.w	r0, sl, lsl #1
 800397e:	4689      	mov	r9, r1
 8003980:	f7fc fe30 	bl	80005e4 <__aeabi_i2d>
 8003984:	460b      	mov	r3, r1
 8003986:	4602      	mov	r2, r0
 8003988:	4649      	mov	r1, r9
 800398a:	4640      	mov	r0, r8
 800398c:	f7fc ffba 	bl	8000904 <__aeabi_ddiv>
 8003990:	f7fd f966 	bl	8000c60 <__aeabi_d2f>
 8003994:	ee00 0a10 	vmov	s0, r0
 8003998:	f002 fb30 	bl	8005ffc <arm_cos_f32>
 800399c:	9b01      	ldr	r3, [sp, #4]
 800399e:	ee28 0a00 	vmul.f32	s0, s16, s0
    for (int k = 0; k < S->width; k++) {
 80039a2:	3501      	adds	r5, #1
      S->W_I.pData[n * S->width + k] = c_k(k)
 80039a4:	ed8b 0a00 	vstr	s0, [fp]
 80039a8:	441f      	add	r7, r3
    for (int k = 0; k < S->width; k++) {
 80039aa:	f8b4 a000 	ldrh.w	sl, [r4]
 80039ae:	4555      	cmp	r5, sl
 80039b0:	dbcf      	blt.n	8003952 <dct2_init_f32+0xe2>
  for (int n = 0; n < S->width; n++) {
 80039b2:	3601      	adds	r6, #1
 80039b4:	e793      	b.n	80038de <dct2_init_f32+0x6e>
    }
  }

}
 80039b6:	b003      	add	sp, #12
 80039b8:	ecbd 8b04 	vpop	{d8-d9}
 80039bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80039c0:	54442d18 	.word	0x54442d18
 80039c4:	400921fb 	.word	0x400921fb
 80039c8:	3f3504f3 	.word	0x3f3504f3

080039cc <dct2_f32>:
 * @param[out]    *pDst      points to the output buffer.
 * @param[in]     idctFlag   DCT if flag is 0, IDCT if flag is 1.
 * @return        none.
 */
void dct2_f32(dct2_instance_f32 *S, float32_t *pSrc, float32_t *pDst,
    uint8_t idctFlag) {
 80039cc:	b538      	push	{r3, r4, r5, lr}
 80039ce:	4604      	mov	r4, r0

  S->X.pData = pSrc;
 80039d0:	6201      	str	r1, [r0, #32]
    uint8_t idctFlag) {
 80039d2:	4615      	mov	r5, r2
  S->Y.pData = pDst;
 80039d4:	60a2      	str	r2, [r4, #8]
 80039d6:	f100 011c 	add.w	r1, r0, #28
 80039da:	1d02      	adds	r2, r0, #4

  if (idctFlag == 0) {
 80039dc:	bb33      	cbnz	r3, 8003a2c <dct2_f32+0x60>
    arm_mat_mult_f32(&(S->W), &(S->X), &(S->Y));
 80039de:	300c      	adds	r0, #12
 80039e0:	f001 ff04 	bl	80057ec <arm_mat_mult_f32>
    pDst[0] = pDst[0] * c_k(0);
 80039e4:	edd5 7a00 	vldr	s15, [r5]
 80039e8:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8003a34 <dct2_f32+0x68>
 80039ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80039f0:	edc5 7a00 	vstr	s15, [r5]
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
  } else {
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 80039f4:	8820      	ldrh	r0, [r4, #0]
 80039f6:	f7fc fdf5 	bl	80005e4 <__aeabi_i2d>
 80039fa:	4602      	mov	r2, r0
 80039fc:	460b      	mov	r3, r1
 80039fe:	2000      	movs	r0, #0
 8003a00:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003a04:	f7fc ff7e 	bl	8000904 <__aeabi_ddiv>
 8003a08:	ec41 0b10 	vmov	d0, r0, r1
 8003a0c:	f005 fdb4 	bl	8009578 <sqrt>
 8003a10:	ec51 0b10 	vmov	r0, r1, d0
 8003a14:	f7fd f924 	bl	8000c60 <__aeabi_d2f>
 8003a18:	8824      	ldrh	r4, [r4, #0]
 8003a1a:	4629      	mov	r1, r5
 8003a1c:	4622      	mov	r2, r4
 8003a1e:	ee00 0a10 	vmov	s0, r0
 8003a22:	4628      	mov	r0, r5
  }
}
 8003a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    arm_scale_f32(pDst, (float32_t) (sqrt(2.0 / S->width)), pDst, S->width);
 8003a28:	f002 bb28 	b.w	800607c <arm_scale_f32>
    arm_mat_mult_f32(&(S->W_I), &(S->X), &(S->Y));
 8003a2c:	3014      	adds	r0, #20
 8003a2e:	f001 fedd 	bl	80057ec <arm_mat_mult_f32>
 8003a32:	e7df      	b.n	80039f4 <dct2_f32+0x28>
 8003a34:	3f3504f3 	.word	0x3f3504f3

08003a38 <MX_DFSDM1_Init>:

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{

  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 8003a38:	481c      	ldr	r0, [pc, #112]	; (8003aac <MX_DFSDM1_Init+0x74>)
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003a3a:	4a1d      	ldr	r2, [pc, #116]	; (8003ab0 <MX_DFSDM1_Init+0x78>)
{
 8003a3c:	b508      	push	{r3, lr}
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 8003a3e:	2300      	movs	r3, #0
 8003a40:	e880 000c 	stmia.w	r0, {r2, r3}
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003a44:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003a48:	2301      	movs	r3, #1
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC3_ORDER;
 8003a4a:	61c2      	str	r2, [r0, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 128;
 8003a4c:	2280      	movs	r2, #128	; 0x80
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 8003a4e:	7203      	strb	r3, [r0, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 8003a50:	7243      	strb	r3, [r0, #9]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 128;
 8003a52:	6202      	str	r2, [r0, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 8003a54:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8003a56:	f7fd fe73 	bl	8001740 <HAL_DFSDM_FilterInit>
 8003a5a:	b108      	cbz	r0, 8003a60 <MX_DFSDM1_Init+0x28>
  {
    Error_Handler();
 8003a5c:	f000 ff98 	bl	8004990 <Error_Handler>
  }
  hdfsdm1_channel2.Instance = DFSDM1_Channel2;
 8003a60:	4814      	ldr	r0, [pc, #80]	; (8003ab4 <MX_DFSDM1_Init+0x7c>)
 8003a62:	4b15      	ldr	r3, [pc, #84]	; (8003ab8 <MX_DFSDM1_Init+0x80>)
 8003a64:	6003      	str	r3, [r0, #0]
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
  hdfsdm1_channel2.Init.OutputClock.Divider = 32;
 8003a66:	2120      	movs	r1, #32
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003a68:	2300      	movs	r3, #0
  hdfsdm1_channel2.Init.OutputClock.Divider = 32;
 8003a6a:	60c1      	str	r1, [r0, #12]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003a6c:	f44f 7180 	mov.w	r1, #256	; 0x100
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003a70:	2201      	movs	r2, #1
  hdfsdm1_channel2.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 8003a72:	6083      	str	r3, [r0, #8]
  hdfsdm1_channel2.Init.Input.Multiplexer = DFSDM_CHANNEL_EXTERNAL_INPUTS;
 8003a74:	6103      	str	r3, [r0, #16]
  hdfsdm1_channel2.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8003a76:	6143      	str	r3, [r0, #20]
  hdfsdm1_channel2.Init.Input.Pins = DFSDM_CHANNEL_FOLLOWING_CHANNEL_PINS;
 8003a78:	6181      	str	r1, [r0, #24]
  hdfsdm1_channel2.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 8003a7a:	61c3      	str	r3, [r0, #28]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003a7c:	2104      	movs	r1, #4
  hdfsdm1_channel2.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8003a7e:	6243      	str	r3, [r0, #36]	; 0x24
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
  hdfsdm1_channel2.Init.Offset = 0;
 8003a80:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdfsdm1_channel2.Init.RightBitShift = 0x06;
 8003a82:	2306      	movs	r3, #6
  hdfsdm1_channel2.Init.OutputClock.Activation = ENABLE;
 8003a84:	7102      	strb	r2, [r0, #4]
  hdfsdm1_channel2.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_INTERNAL;
 8003a86:	6201      	str	r1, [r0, #32]
  hdfsdm1_channel2.Init.Awd.Oversampling = 1;
 8003a88:	6282      	str	r2, [r0, #40]	; 0x28
  hdfsdm1_channel2.Init.RightBitShift = 0x06;
 8003a8a:	6303      	str	r3, [r0, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel2) != HAL_OK)
 8003a8c:	f7fd fde4 	bl	8001658 <HAL_DFSDM_ChannelInit>
 8003a90:	b108      	cbz	r0, 8003a96 <MX_DFSDM1_Init+0x5e>
  {
    Error_Handler();
 8003a92:	f000 ff7d 	bl	8004990 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_2, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8003a96:	2201      	movs	r2, #1
 8003a98:	4908      	ldr	r1, [pc, #32]	; (8003abc <MX_DFSDM1_Init+0x84>)
 8003a9a:	4804      	ldr	r0, [pc, #16]	; (8003aac <MX_DFSDM1_Init+0x74>)
 8003a9c:	f7fd fec2 	bl	8001824 <HAL_DFSDM_FilterConfigRegChannel>
 8003aa0:	b118      	cbz	r0, 8003aaa <MX_DFSDM1_Init+0x72>
  {
    Error_Handler();
  }

}
 8003aa2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8003aa6:	f000 bf73 	b.w	8004990 <Error_Handler>
 8003aaa:	bd08      	pop	{r3, pc}
 8003aac:	2000b6d4 	.word	0x2000b6d4
 8003ab0:	40016100 	.word	0x40016100
 8003ab4:	2000b770 	.word	0x2000b770
 8003ab8:	40016040 	.word	0x40016040
 8003abc:	00020004 	.word	0x00020004

08003ac0 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8003ac0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8003ac2:	4c29      	ldr	r4, [pc, #164]	; (8003b68 <HAL_DFSDM_FilterMspInit+0xa8>)
{
 8003ac4:	b089      	sub	sp, #36	; 0x24
 8003ac6:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ac8:	2214      	movs	r2, #20
 8003aca:	2100      	movs	r1, #0
 8003acc:	a803      	add	r0, sp, #12
 8003ace:	f002 feb6 	bl	800683e <memset>
  if(DFSDM1_Init == 0)
 8003ad2:	6823      	ldr	r3, [r4, #0]
 8003ad4:	bb2b      	cbnz	r3, 8003b22 <HAL_DFSDM_FilterMspInit+0x62>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003ad6:	4a25      	ldr	r2, [pc, #148]	; (8003b6c <HAL_DFSDM_FilterMspInit+0xac>)
 8003ad8:	6813      	ldr	r3, [r2, #0]
 8003ada:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003adc:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003ade:	6013      	str	r3, [r2, #0]
 8003ae0:	4b23      	ldr	r3, [pc, #140]	; (8003b70 <HAL_DFSDM_FilterMspInit+0xb0>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003ae2:	d108      	bne.n	8003af6 <HAL_DFSDM_FilterMspInit+0x36>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003ae4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ae6:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003aea:	661a      	str	r2, [r3, #96]	; 0x60
 8003aec:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003aee:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003af2:	9201      	str	r2, [sp, #4]
 8003af4:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003af6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003af8:	481e      	ldr	r0, [pc, #120]	; (8003b74 <HAL_DFSDM_FilterMspInit+0xb4>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003afa:	f042 0204 	orr.w	r2, r2, #4
 8003afe:	64da      	str	r2, [r3, #76]	; 0x4c
 8003b00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003b02:	f003 0304 	and.w	r3, r3, #4
 8003b06:	9302      	str	r3, [sp, #8]
 8003b08:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 8003b0a:	2384      	movs	r3, #132	; 0x84
 8003b0c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b0e:	2302      	movs	r3, #2
 8003b10:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b12:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003b14:	2306      	movs	r3, #6
 8003b16:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003b18:	f7fe f804 	bl	8001b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003b1c:	6823      	ldr	r3, [r4, #0]
 8003b1e:	3301      	adds	r3, #1
 8003b20:	6023      	str	r3, [r4, #0]
  }
  
    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 8003b22:	682a      	ldr	r2, [r5, #0]
 8003b24:	4b14      	ldr	r3, [pc, #80]	; (8003b78 <HAL_DFSDM_FilterMspInit+0xb8>)
 8003b26:	429a      	cmp	r2, r3
 8003b28:	d11c      	bne.n	8003b64 <HAL_DFSDM_FilterMspInit+0xa4>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003b2a:	4c14      	ldr	r4, [pc, #80]	; (8003b7c <HAL_DFSDM_FilterMspInit+0xbc>)
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003b2c:	2280      	movs	r2, #128	; 0x80
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003b2e:	f503 431f 	add.w	r3, r3, #40704	; 0x9f00
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 8003b32:	6122      	str	r2, [r4, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b34:	f44f 7200 	mov.w	r2, #512	; 0x200
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003b38:	3344      	adds	r3, #68	; 0x44
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b3a:	6162      	str	r2, [r4, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b3c:	f44f 6200 	mov.w	r2, #2048	; 0x800
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8003b40:	6023      	str	r3, [r4, #0]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b42:	61a2      	str	r2, [r4, #24]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8003b44:	2300      	movs	r3, #0
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8003b46:	2220      	movs	r2, #32
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8003b48:	4620      	mov	r0, r4
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_0;
 8003b4a:	6063      	str	r3, [r4, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b4c:	60a3      	str	r3, [r4, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b4e:	60e3      	str	r3, [r4, #12]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8003b50:	61e2      	str	r2, [r4, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_LOW;
 8003b52:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8003b54:	f7fd fed4 	bl	8001900 <HAL_DMA_Init>
 8003b58:	b108      	cbz	r0, 8003b5e <HAL_DFSDM_FilterMspInit+0x9e>
    {
      Error_Handler();
 8003b5a:	f000 ff19 	bl	8004990 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8003b5e:	62a5      	str	r5, [r4, #40]	; 0x28
 8003b60:	62ec      	str	r4, [r5, #44]	; 0x2c
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 8003b62:	62ac      	str	r4, [r5, #40]	; 0x28
  }

}
 8003b64:	b009      	add	sp, #36	; 0x24
 8003b66:	bd30      	pop	{r4, r5, pc}
 8003b68:	20000234 	.word	0x20000234
 8003b6c:	20000238 	.word	0x20000238
 8003b70:	40021000 	.word	0x40021000
 8003b74:	48000800 	.word	0x48000800
 8003b78:	40016100 	.word	0x40016100
 8003b7c:	2000b728 	.word	0x2000b728

08003b80 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8003b80:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(DFSDM1_Init == 0)
 8003b82:	4c18      	ldr	r4, [pc, #96]	; (8003be4 <HAL_DFSDM_ChannelMspInit+0x64>)
{
 8003b84:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b86:	2214      	movs	r2, #20
 8003b88:	2100      	movs	r1, #0
 8003b8a:	a803      	add	r0, sp, #12
 8003b8c:	f002 fe57 	bl	800683e <memset>
  if(DFSDM1_Init == 0)
 8003b90:	6823      	ldr	r3, [r4, #0]
 8003b92:	bb2b      	cbnz	r3, 8003be0 <HAL_DFSDM_ChannelMspInit+0x60>
  {
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003b94:	4a14      	ldr	r2, [pc, #80]	; (8003be8 <HAL_DFSDM_ChannelMspInit+0x68>)
 8003b96:	6813      	ldr	r3, [r2, #0]
 8003b98:	3301      	adds	r3, #1
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003b9a:	2b01      	cmp	r3, #1
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 8003b9c:	6013      	str	r3, [r2, #0]
 8003b9e:	4b13      	ldr	r3, [pc, #76]	; (8003bec <HAL_DFSDM_ChannelMspInit+0x6c>)
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 8003ba0:	d108      	bne.n	8003bb4 <HAL_DFSDM_ChannelMspInit+0x34>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 8003ba2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003ba4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 8003ba8:	661a      	str	r2, [r3, #96]	; 0x60
 8003baa:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bac:	f002 7280 	and.w	r2, r2, #16777216	; 0x1000000
 8003bb0:	9201      	str	r2, [sp, #4]
 8003bb2:	9a01      	ldr	r2, [sp, #4]
    }
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bb6:	480e      	ldr	r0, [pc, #56]	; (8003bf0 <HAL_DFSDM_ChannelMspInit+0x70>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003bb8:	f042 0204 	orr.w	r2, r2, #4
 8003bbc:	64da      	str	r2, [r3, #76]	; 0x4c
 8003bbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003bc0:	f003 0304 	and.w	r3, r3, #4
 8003bc4:	9302      	str	r3, [sp, #8]
 8003bc6:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_7;
 8003bc8:	2384      	movs	r3, #132	; 0x84
 8003bca:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003bcc:	2302      	movs	r3, #2
 8003bce:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bd0:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8003bd2:	2306      	movs	r3, #6
 8003bd4:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003bd6:	f7fd ffa5 	bl	8001b24 <HAL_GPIO_Init>

  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8003bda:	6823      	ldr	r3, [r4, #0]
 8003bdc:	3301      	adds	r3, #1
 8003bde:	6023      	str	r3, [r4, #0]
  }
}
 8003be0:	b008      	add	sp, #32
 8003be2:	bd10      	pop	{r4, pc}
 8003be4:	20000234 	.word	0x20000234
 8003be8:	20000238 	.word	0x20000238
 8003bec:	40021000 	.word	0x40021000
 8003bf0:	48000800 	.word	0x48000800

08003bf4 <MX_DMA_Init>:
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003bf4:	4b1b      	ldr	r3, [pc, #108]	; (8003c64 <MX_DMA_Init+0x70>)
{
 8003bf6:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003bf8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	649a      	str	r2, [r3, #72]	; 0x48
 8003c00:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c02:	f002 0201 	and.w	r2, r2, #1
 8003c06:	9200      	str	r2, [sp, #0]
 8003c08:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c0a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003c0c:	f042 0202 	orr.w	r2, r2, #2
 8003c10:	649a      	str	r2, [r3, #72]	; 0x48
 8003c12:	6c9b      	ldr	r3, [r3, #72]	; 0x48

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c14:	2200      	movs	r2, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c16:	f003 0302 	and.w	r3, r3, #2
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c1a:	4611      	mov	r1, r2
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c1c:	9301      	str	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c1e:	200d      	movs	r0, #13
  __HAL_RCC_DMA2_CLK_ENABLE();
 8003c20:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003c22:	f7fd faa3 	bl	800116c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003c26:	200d      	movs	r0, #13
 8003c28:	f7fd fad4 	bl	80011d4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003c2c:	2200      	movs	r2, #0
 8003c2e:	4611      	mov	r1, r2
 8003c30:	200e      	movs	r0, #14
 8003c32:	f7fd fa9b 	bl	800116c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8003c36:	200e      	movs	r0, #14
 8003c38:	f7fd facc 	bl	80011d4 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8003c3c:	2200      	movs	r2, #0
 8003c3e:	4611      	mov	r1, r2
 8003c40:	2011      	movs	r0, #17
 8003c42:	f7fd fa93 	bl	800116c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8003c46:	2011      	movs	r0, #17
 8003c48:	f7fd fac4 	bl	80011d4 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	4611      	mov	r1, r2
 8003c50:	203c      	movs	r0, #60	; 0x3c
 8003c52:	f7fd fa8b 	bl	800116c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8003c56:	203c      	movs	r0, #60	; 0x3c
 8003c58:	f7fd fabc 	bl	80011d4 <HAL_NVIC_EnableIRQ>

}
 8003c5c:	b003      	add	sp, #12
 8003c5e:	f85d fb04 	ldr.w	pc, [sp], #4
 8003c62:	bf00      	nop
 8003c64:	40021000 	.word	0x40021000

08003c68 <log10_approx>:
 *  reference: https://community.arm.com/tools/f/discussions/4292/cmsis-dsp-new-functionality-proposal
 */
const float32_t C[4] = { 1.23149591368684f, -4.11852516267426f,
    6.02197014179219f, -3.13396450166353f };
const float32_t LOG10_2 = log10(2.0f);
float32_t log10_approx(float32_t x) {
 8003c68:	b507      	push	{r0, r1, r2, lr}
  float32_t f, l;
  int e;
  f = frexpf(fabsf(x), &e);
 8003c6a:	eeb0 0ac0 	vabs.f32	s0, s0
 8003c6e:	a801      	add	r0, sp, #4
 8003c70:	f003 fb66 	bl	8007340 <frexpf>
  l = LOG10_2 * (C[0] * f * f * f + C[1] * f * f + C[2] * f + C[3] + e);
 8003c74:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003cbc <log10_approx+0x54>
 8003c78:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8003cc0 <log10_approx+0x58>
 8003c7c:	ee60 7a27 	vmul.f32	s15, s0, s15
 8003c80:	ee20 7a07 	vmul.f32	s14, s0, s14
 8003c84:	ee67 7a80 	vmul.f32	s15, s15, s0
 8003c88:	ee27 7a00 	vmul.f32	s14, s14, s0
 8003c8c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003c90:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8003cc4 <log10_approx+0x5c>
 8003c94:	eee0 7a07 	vfma.f32	s15, s0, s14
 8003c98:	ed9f 0a0b 	vldr	s0, [pc, #44]	; 8003cc8 <log10_approx+0x60>
 8003c9c:	ed9d 7a01 	vldr	s14, [sp, #4]
 8003ca0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8003ca4:	eeb8 0ac7 	vcvt.f32.s32	s0, s14
 8003ca8:	ee77 7a80 	vadd.f32	s15, s15, s0
  return l;
  //return (l >= 0.0) ? l : 0.0;  // regard a negative value as featureless
}
 8003cac:	ed9f 0a07 	vldr	s0, [pc, #28]	; 8003ccc <log10_approx+0x64>
 8003cb0:	ee27 0a80 	vmul.f32	s0, s15, s0
 8003cb4:	b003      	add	sp, #12
 8003cb6:	f85d fb04 	ldr.w	pc, [sp], #4
 8003cba:	bf00      	nop
 8003cbc:	c083caf5 	.word	0xc083caf5
 8003cc0:	3f9da1a8 	.word	0x3f9da1a8
 8003cc4:	40c0b3fb 	.word	0x40c0b3fb
 8003cc8:	404892e0 	.word	0x404892e0
 8003ccc:	3e9a209b 	.word	0x3e9a209b

08003cd0 <hann>:

// Hann window generation
void hann(int num) {
 8003cd0:	b570      	push	{r4, r5, r6, lr}
  arm_fill_f32(0.0f, hann_window, NN);
 8003cd2:	f44f 7100 	mov.w	r1, #512	; 0x200
void hann(int num) {
 8003cd6:	ed2d 8b02 	vpush	{d8}
 8003cda:	4605      	mov	r5, r0
  arm_fill_f32(0.0f, hann_window, NN);
 8003cdc:	ed9f 0a12 	vldr	s0, [pc, #72]	; 8003d28 <hann+0x58>
 8003ce0:	4812      	ldr	r0, [pc, #72]	; (8003d2c <hann+0x5c>)
 8003ce2:	4e12      	ldr	r6, [pc, #72]	; (8003d2c <hann+0x5c>)
 8003ce4:	f001 f812 	bl	8004d0c <arm_fill_f32>
  float32_t scale = 2.0f * PI / (float32_t) num;
 8003ce8:	ee07 5a90 	vmov	s15, r5
 8003cec:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8003d30 <hann+0x60>
 8003cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  for (int n = 0; n < num; n++) {
 8003cf4:	2400      	movs	r4, #0
  float32_t scale = 2.0f * PI / (float32_t) num;
 8003cf6:	eec7 8a27 	vdiv.f32	s17, s14, s15
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8003cfa:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
  for (int n = 0; n < num; n++) {
 8003cfe:	42ac      	cmp	r4, r5
 8003d00:	db02      	blt.n	8003d08 <hann+0x38>
  }
}
 8003d02:	ecbd 8b02 	vpop	{d8}
 8003d06:	bd70      	pop	{r4, r5, r6, pc}
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8003d08:	ee07 4a90 	vmov	s15, r4
 8003d0c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
  for (int n = 0; n < num; n++) {
 8003d10:	3401      	adds	r4, #1
    hann_window[n] = 0.5f - 0.5f * arm_cos_f32((float) n * scale);
 8003d12:	ee20 0a28 	vmul.f32	s0, s0, s17
 8003d16:	f002 f971 	bl	8005ffc <arm_cos_f32>
 8003d1a:	eef0 7a48 	vmov.f32	s15, s16
 8003d1e:	eee0 7a48 	vfms.f32	s15, s0, s16
 8003d22:	ece6 7a01 	vstmia	r6!, {s15}
 8003d26:	e7ea      	b.n	8003cfe <hann+0x2e>
 8003d28:	00000000 	.word	0x00000000
 8003d2c:	20001740 	.word	0x20001740
 8003d30:	40c90fdb 	.word	0x40c90fdb
 8003d34:	00000000 	.word	0x00000000

08003d38 <freq2mel>:

// Frequency in Hz to Mel-scale
float32_t freq2mel(float32_t hz) {
  return 2595.0f * log10(hz / 700.0f + 1.0f);
 8003d38:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003d80 <freq2mel+0x48>
 8003d3c:	ee80 0a27 	vdiv.f32	s0, s0, s15
float32_t freq2mel(float32_t hz) {
 8003d40:	b508      	push	{r3, lr}
  return 2595.0f * log10(hz / 700.0f + 1.0f);
 8003d42:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8003d46:	ee70 7a27 	vadd.f32	s15, s0, s15
 8003d4a:	ee17 0a90 	vmov	r0, s15
 8003d4e:	f7fc fc5b 	bl	8000608 <__aeabi_f2d>
 8003d52:	ec41 0b10 	vmov	d0, r0, r1
 8003d56:	f005 fa17 	bl	8009188 <log10>
 8003d5a:	a307      	add	r3, pc, #28	; (adr r3, 8003d78 <freq2mel+0x40>)
 8003d5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d60:	ec51 0b10 	vmov	r0, r1, d0
 8003d64:	f7fc fca4 	bl	80006b0 <__aeabi_dmul>
 8003d68:	f7fc ff7a 	bl	8000c60 <__aeabi_d2f>
}
 8003d6c:	ee00 0a10 	vmov	s0, r0
 8003d70:	bd08      	pop	{r3, pc}
 8003d72:	bf00      	nop
 8003d74:	f3af 8000 	nop.w
 8003d78:	00000000 	.word	0x00000000
 8003d7c:	40a44600 	.word	0x40a44600
 8003d80:	442f0000 	.word	0x442f0000
 8003d84:	00000000 	.word	0x00000000

08003d88 <mel2freq>:

// Mel-scale to Frequency in Hz
float32_t mel2freq(float32_t mel) {
  return 700.0 * (pow(10.0, (mel / 2595.0f)) - 1.0f);
 8003d88:	eddf 7a11 	vldr	s15, [pc, #68]	; 8003dd0 <mel2freq+0x48>
 8003d8c:	ee80 7a27 	vdiv.f32	s14, s0, s15
float32_t mel2freq(float32_t mel) {
 8003d90:	b508      	push	{r3, lr}
  return 700.0 * (pow(10.0, (mel / 2595.0f)) - 1.0f);
 8003d92:	ee17 0a10 	vmov	r0, s14
 8003d96:	f7fc fc37 	bl	8000608 <__aeabi_f2d>
 8003d9a:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 8003dc8 <mel2freq+0x40>
 8003d9e:	ec41 0b11 	vmov	d1, r0, r1
 8003da2:	f005 fa71 	bl	8009288 <pow>
 8003da6:	2200      	movs	r2, #0
 8003da8:	ec51 0b10 	vmov	r0, r1, d0
 8003dac:	4b09      	ldr	r3, [pc, #36]	; (8003dd4 <mel2freq+0x4c>)
 8003dae:	f7fc facb 	bl	8000348 <__aeabi_dsub>
 8003db2:	2200      	movs	r2, #0
 8003db4:	4b08      	ldr	r3, [pc, #32]	; (8003dd8 <mel2freq+0x50>)
 8003db6:	f7fc fc7b 	bl	80006b0 <__aeabi_dmul>
 8003dba:	f7fc ff51 	bl	8000c60 <__aeabi_d2f>
}
 8003dbe:	ee00 0a10 	vmov	s0, r0
 8003dc2:	bd08      	pop	{r3, pc}
 8003dc4:	f3af 8000 	nop.w
 8003dc8:	00000000 	.word	0x00000000
 8003dcc:	40240000 	.word	0x40240000
 8003dd0:	45223000 	.word	0x45223000
 8003dd4:	3ff00000 	.word	0x3ff00000
 8003dd8:	4085e000 	.word	0x4085e000

08003ddc <generate_filters>:

// Generate Mel filter bank
void generate_filters(void) {
 8003ddc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8003de0:	ed2d 8b02 	vpush	{d8}
  const float32_t mel_min = 0.0f;
  float32_t mel_points[NUM_FILTERS + 2];
  float32_t hz_points[NUM_FILTERS + 2];
  float32_t f[NUM_FILTERS + 2];
  float32_t f_minus, f_center, f_plus;
  float32_t mel_max = freq2mel(nyq_fs);
 8003de4:	4b44      	ldr	r3, [pc, #272]	; (8003ef8 <generate_filters+0x11c>)
  float32_t delta_mel = (mel_max - mel_min) / (NUM_FILTERS + 2);
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
    mel_points[m] = delta_mel * m;
    hz_points[m] = mel2freq(mel_points[m]);
    f[m] = floor((NN + 1) * hz_points[m] / fs);
 8003de6:	ed9f 8a45 	vldr	s16, [pc, #276]	; 8003efc <generate_filters+0x120>
  float32_t mel_max = freq2mel(nyq_fs);
 8003dea:	ed93 0a00 	vldr	s0, [r3]
    f[m] = floor((NN + 1) * hz_points[m] / fs);
 8003dee:	4f44      	ldr	r7, [pc, #272]	; (8003f00 <generate_filters+0x124>)
void generate_filters(void) {
 8003df0:	b0ab      	sub	sp, #172	; 0xac
  float32_t mel_max = freq2mel(nyq_fs);
 8003df2:	f7ff ffa1 	bl	8003d38 <freq2mel>
  float32_t delta_mel = (mel_max - mel_min) / (NUM_FILTERS + 2);
 8003df6:	eddf 7a43 	vldr	s15, [pc, #268]	; 8003f04 <generate_filters+0x128>
 8003dfa:	eec0 8a27 	vdiv.f32	s17, s0, s15
 8003dfe:	466d      	mov	r5, sp
 8003e00:	466e      	mov	r6, sp
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003e02:	2400      	movs	r4, #0
    mel_points[m] = delta_mel * m;
 8003e04:	ee07 4a90 	vmov	s15, r4
 8003e08:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003e0c:	3401      	adds	r4, #1
    hz_points[m] = mel2freq(mel_points[m]);
 8003e0e:	ee20 0a28 	vmul.f32	s0, s0, s17
 8003e12:	f7ff ffb9 	bl	8003d88 <mel2freq>
    f[m] = floor((NN + 1) * hz_points[m] / fs);
 8003e16:	edd7 7a00 	vldr	s15, [r7]
 8003e1a:	ee20 0a08 	vmul.f32	s0, s0, s16
 8003e1e:	ee80 7a27 	vdiv.f32	s14, s0, s15
 8003e22:	ee17 0a10 	vmov	r0, s14
 8003e26:	f7fc fbef 	bl	8000608 <__aeabi_f2d>
 8003e2a:	ec41 0b10 	vmov	d0, r0, r1
 8003e2e:	f005 f927 	bl	8009080 <floor>
 8003e32:	ec51 0b10 	vmov	r0, r1, d0
 8003e36:	f7fc ff13 	bl	8000c60 <__aeabi_d2f>
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003e3a:	2c2a      	cmp	r4, #42	; 0x2a
    f[m] = floor((NN + 1) * hz_points[m] / fs);
 8003e3c:	f846 0b04 	str.w	r0, [r6], #4
  for (int m = 0; m < NUM_FILTERS + 2; m++) {
 8003e40:	d1e0      	bne.n	8003e04 <generate_filters+0x28>
 8003e42:	f8df e0c8 	ldr.w	lr, [pc, #200]	; 8003f0c <generate_filters+0x130>
 8003e46:	4e30      	ldr	r6, [pc, #192]	; (8003f08 <generate_filters+0x12c>)
 8003e48:	2380      	movs	r3, #128	; 0x80
 8003e4a:	f06f 0c03 	mvn.w	ip, #3
 8003e4e:	46f0      	mov	r8, lr
  }
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
    for (int k = 1; k < NN / 2; k++) {
      f_minus = f[m - 1];
 8003e50:	ed95 6a00 	vldr	s12, [r5]
      f_center = f[m];
 8003e54:	3504      	adds	r5, #4
      f_plus = f[m + 1];
      for (int k = f_minus; k < f_center; k++) {
 8003e56:	eefd 6ac6 	vcvt.s32.f32	s13, s12
      f_plus = f[m + 1];
 8003e5a:	edd5 7a01 	vldr	s15, [r5, #4]
      f_center = f[m];
 8003e5e:	ed95 7a00 	vldr	s14, [r5]
      for (int k = f_minus; k < f_center; k++) {
 8003e62:	ee16 4a90 	vmov	r4, s13
      }
      for (int k = f_center; k <= f_plus; k++) {
        filterbank[m][k - (int) f_minus] = (f_plus - k) / (f_plus - f_center);
      }
      k_range[m][0] = (int) f_minus;
      k_range[m][1] = (int) f_plus - (int) f_minus + 1;
 8003e66:	eefd 6ae7 	vcvt.s32.f32	s13, s15
      for (int k = f_center; k <= f_plus; k++) {
 8003e6a:	eefd 5ac7 	vcvt.s32.f32	s11, s14
      k_range[m][1] = (int) f_plus - (int) f_minus + 1;
 8003e6e:	ee16 2a90 	vmov	r2, s13
 8003e72:	1b12      	subs	r2, r2, r4
 8003e74:	3201      	adds	r2, #1
 8003e76:	fb0c 3904 	mla	r9, ip, r4, r3
 8003e7a:	20ff      	movs	r0, #255	; 0xff
 8003e7c:	eb0e 0703 	add.w	r7, lr, r3
      for (int k = f_minus; k < f_center; k++) {
 8003e80:	4621      	mov	r1, r4
 8003e82:	ee06 1a90 	vmov	s13, r1
 8003e86:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003e8a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8003e8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003e92:	dc19      	bgt.n	8003ec8 <generate_filters+0xec>
 8003e94:	ee15 1a90 	vmov	r1, s11
      for (int k = f_center; k <= f_plus; k++) {
 8003e98:	ee06 1a90 	vmov	s13, r1
 8003e9c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8003ea0:	eef4 7ae6 	vcmpe.f32	s15, s13
 8003ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ea8:	da18      	bge.n	8003edc <generate_filters+0x100>
    for (int k = 1; k < NN / 2; k++) {
 8003eaa:	3801      	subs	r0, #1
      k_range[m][0] = (int) f_minus;
 8003eac:	60b4      	str	r4, [r6, #8]
      k_range[m][1] = (int) f_plus - (int) f_minus + 1;
 8003eae:	60f2      	str	r2, [r6, #12]
    for (int k = 1; k < NN / 2; k++) {
 8003eb0:	d1e4      	bne.n	8003e7c <generate_filters+0xa0>
 8003eb2:	3380      	adds	r3, #128	; 0x80
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 8003eb4:	f5b3 5fa4 	cmp.w	r3, #5248	; 0x1480
 8003eb8:	f106 0608 	add.w	r6, r6, #8
 8003ebc:	d1c8      	bne.n	8003e50 <generate_filters+0x74>
    }
  }
}
 8003ebe:	b02b      	add	sp, #172	; 0xac
 8003ec0:	ecbd 8b02 	vpop	{d8}
 8003ec4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
        filterbank[m][k - (int) f_minus] = (k - f_minus) / (f_center - f_minus);
 8003ec8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8003ecc:	ee77 4a46 	vsub.f32	s9, s14, s12
      for (int k = f_minus; k < f_center; k++) {
 8003ed0:	3101      	adds	r1, #1
        filterbank[m][k - (int) f_minus] = (k - f_minus) / (f_center - f_minus);
 8003ed2:	ee86 5aa4 	vdiv.f32	s10, s13, s9
 8003ed6:	eca7 5a01 	vstmia	r7!, {s10}
 8003eda:	e7d2      	b.n	8003e82 <generate_filters+0xa6>
        filterbank[m][k - (int) f_minus] = (f_plus - k) / (f_plus - f_center);
 8003edc:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8003ee0:	ee77 4ac7 	vsub.f32	s9, s15, s14
 8003ee4:	eb09 0781 	add.w	r7, r9, r1, lsl #2
 8003ee8:	ee86 5aa4 	vdiv.f32	s10, s13, s9
 8003eec:	4447      	add	r7, r8
      for (int k = f_center; k <= f_plus; k++) {
 8003eee:	3101      	adds	r1, #1
        filterbank[m][k - (int) f_minus] = (f_plus - k) / (f_plus - f_center);
 8003ef0:	ed87 5a00 	vstr	s10, [r7]
 8003ef4:	e7d0      	b.n	8003e98 <generate_filters+0xbc>
 8003ef6:	bf00      	nop
 8003ef8:	200020d0 	.word	0x200020d0
 8003efc:	44004000 	.word	0x44004000
 8003f00:	2000173c 	.word	0x2000173c
 8003f04:	42280000 	.word	0x42280000
 8003f08:	20001f40 	.word	0x20001f40
 8003f0c:	2000023c 	.word	0x2000023c

08003f10 <init_dsp>:

/*
 * DSP pipeline initialization
 */
void init_dsp(float32_t f_s) {
 8003f10:	b510      	push	{r4, lr}
 8003f12:	ed2d 8b02 	vpush	{d8}
  // Generate Hanning window
  hann(NN);
 8003f16:	f44f 7000 	mov.w	r0, #512	; 0x200
void init_dsp(float32_t f_s) {
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	eeb0 8a40 	vmov.f32	s16, s0
  hann(NN);
 8003f20:	f7ff fed6 	bl	8003cd0 <hann>
  fs = f_s;
 8003f24:	4b14      	ldr	r3, [pc, #80]	; (8003f78 <init_dsp+0x68>)
  nyq_fs = f_s / 2.0;
  arm_rfft_fast_init_f32(&S, NN);
 8003f26:	4815      	ldr	r0, [pc, #84]	; (8003f7c <init_dsp+0x6c>)
  fs = f_s;
 8003f28:	ed83 8a00 	vstr	s16, [r3]
  nyq_fs = f_s / 2.0;
 8003f2c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8003f30:	ee28 8a00 	vmul.f32	s16, s16, s0
 8003f34:	4b12      	ldr	r3, [pc, #72]	; (8003f80 <init_dsp+0x70>)
  arm_fir_init_f32(&S_PRE, 2, fir_coefficients, state_buf, NN);
 8003f36:	f44f 7400 	mov.w	r4, #512	; 0x200
  arm_rfft_fast_init_f32(&S, NN);
 8003f3a:	f44f 7100 	mov.w	r1, #512	; 0x200
  nyq_fs = f_s / 2.0;
 8003f3e:	ed83 8a00 	vstr	s16, [r3]
  arm_rfft_fast_init_f32(&S, NN);
 8003f42:	f000 ff65 	bl	8004e10 <arm_rfft_fast_init_f32>
  arm_fir_init_f32(&S_PRE, 2, fir_coefficients, state_buf, NN);
 8003f46:	9400      	str	r4, [sp, #0]
 8003f48:	4b0e      	ldr	r3, [pc, #56]	; (8003f84 <init_dsp+0x74>)
 8003f4a:	4a0f      	ldr	r2, [pc, #60]	; (8003f88 <init_dsp+0x78>)
 8003f4c:	480f      	ldr	r0, [pc, #60]	; (8003f8c <init_dsp+0x7c>)
 8003f4e:	2102      	movs	r1, #2
 8003f50:	f001 fcf6 	bl	8005940 <arm_fir_init_f32>
  arm_fir_init_f32(&S_WPRE, 2, fir_w_coefficients, state_w_buf, NN);
 8003f54:	4b0e      	ldr	r3, [pc, #56]	; (8003f90 <init_dsp+0x80>)
 8003f56:	4a0f      	ldr	r2, [pc, #60]	; (8003f94 <init_dsp+0x84>)
 8003f58:	480f      	ldr	r0, [pc, #60]	; (8003f98 <init_dsp+0x88>)
 8003f5a:	9400      	str	r4, [sp, #0]
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	f001 fcef 	bl	8005940 <arm_fir_init_f32>
  generate_filters();
 8003f62:	f7ff ff3b 	bl	8003ddc <generate_filters>
#ifndef FEATURE_MFSC
  dct2_init_f32(&S_DCT, NUM_FILTERS);
 8003f66:	480d      	ldr	r0, [pc, #52]	; (8003f9c <init_dsp+0x8c>)
 8003f68:	2128      	movs	r1, #40	; 0x28
#endif
}
 8003f6a:	b002      	add	sp, #8
 8003f6c:	ecbd 8b02 	vpop	{d8}
 8003f70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  dct2_init_f32(&S_DCT, NUM_FILTERS);
 8003f74:	f7ff bc7c 	b.w	8003870 <dct2_init_f32>
 8003f78:	2000173c 	.word	0x2000173c
 8003f7c:	2000b7d8 	.word	0x2000b7d8
 8003f80:	200020d0 	.word	0x200020d0
 8003f84:	200028d4 	.word	0x200028d4
 8003f88:	20000008 	.word	0x20000008
 8003f8c:	2000b7f0 	.word	0x2000b7f0
 8003f90:	200030d8 	.word	0x200030d8
 8003f94:	20000010 	.word	0x20000010
 8003f98:	2000b7cc 	.word	0x2000b7cc
 8003f9c:	2000b7a8 	.word	0x2000b7a8

08003fa0 <apply_pre_emphasis>:

//--- DSP pipeline functions -----------------------------//

// Apply pre-emphasis
void apply_pre_emphasis(float32_t *signal) {
 8003fa0:	4602      	mov	r2, r0
  arm_fir_f32(&S_PRE, signal, signal, NN);
 8003fa2:	4601      	mov	r1, r0
 8003fa4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003fa8:	4801      	ldr	r0, [pc, #4]	; (8003fb0 <apply_pre_emphasis+0x10>)
 8003faa:	f001 bcdb 	b.w	8005964 <arm_fir_f32>
 8003fae:	bf00      	nop
 8003fb0:	2000b7f0 	.word	0x2000b7f0

08003fb4 <apply_ac_coupling>:
void apply_weak_pre_emphasis(float32_t *signal) {
  arm_fir_f32(&S_WPRE, signal, signal, NN);
}

// AC coupling (to remove DC)
void apply_ac_coupling(float32_t *signal) {
 8003fb4:	b537      	push	{r0, r1, r2, r4, r5, lr}
  float32_t mean;
  static float32_t mean_hist[NUM_MEANS] = { 0.0f };
  arm_copy_f32(mean_hist + 1, mean_hist, NUM_MEANS - 1);
 8003fb6:	4d0f      	ldr	r5, [pc, #60]	; (8003ff4 <apply_ac_coupling+0x40>)
void apply_ac_coupling(float32_t *signal) {
 8003fb8:	4604      	mov	r4, r0
  arm_copy_f32(mean_hist + 1, mean_hist, NUM_MEANS - 1);
 8003fba:	4629      	mov	r1, r5
 8003fbc:	1d28      	adds	r0, r5, #4
 8003fbe:	220f      	movs	r2, #15
 8003fc0:	f000 fec2 	bl	8004d48 <arm_copy_f32>
  arm_mean_f32(signal, NN, mean_hist + NUM_MEANS - 1);
 8003fc4:	f105 023c 	add.w	r2, r5, #60	; 0x3c
 8003fc8:	4620      	mov	r0, r4
 8003fca:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003fce:	f000 feeb 	bl	8004da8 <arm_mean_f32>
  arm_mean_f32(signal, NUM_MEANS, &mean);
 8003fd2:	aa01      	add	r2, sp, #4
 8003fd4:	4620      	mov	r0, r4
 8003fd6:	2110      	movs	r1, #16
 8003fd8:	f000 fee6 	bl	8004da8 <arm_mean_f32>
  arm_offset_f32(signal, -mean, signal, NN);
 8003fdc:	ed9d 0a01 	vldr	s0, [sp, #4]
 8003fe0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003fe4:	4621      	mov	r1, r4
 8003fe6:	eeb1 0a40 	vneg.f32	s0, s0
 8003fea:	4620      	mov	r0, r4
 8003fec:	f002 f87c 	bl	80060e8 <arm_offset_f32>
}
 8003ff0:	b003      	add	sp, #12
 8003ff2:	bd30      	pop	{r4, r5, pc}
 8003ff4:	20002090 	.word	0x20002090

08003ff8 <apply_hann>:

// Apply Hann window
void apply_hann(float32_t *signal) {
  arm_mult_f32(signal, hann_window, signal, NN);
 8003ff8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003ffc:	4602      	mov	r2, r0
 8003ffe:	4901      	ldr	r1, [pc, #4]	; (8004004 <apply_hann+0xc>)
 8004000:	f002 b8a8 	b.w	8006154 <arm_mult_f32>
 8004004:	20001740 	.word	0x20001740

08004008 <apply_fft>:
}

// FFT
void apply_fft(float32_t *signal) {
 8004008:	b538      	push	{r3, r4, r5, lr}
  // Caution: arm_rfft_fast_f32() rewrites the 2nd arg (signal)
  arm_rfft_fast_f32(&S, signal, signal_buf, 0);
 800400a:	4c08      	ldr	r4, [pc, #32]	; (800402c <apply_fft+0x24>)
void apply_fft(float32_t *signal) {
 800400c:	4605      	mov	r5, r0
  arm_rfft_fast_f32(&S, signal, signal_buf, 0);
 800400e:	4622      	mov	r2, r4
 8004010:	4601      	mov	r1, r0
 8004012:	2300      	movs	r3, #0
 8004014:	4806      	ldr	r0, [pc, #24]	; (8004030 <apply_fft+0x28>)
 8004016:	f000 ff7d 	bl	8004f14 <arm_rfft_fast_f32>
  arm_copy_f32(signal_buf, signal, NN);
 800401a:	4629      	mov	r1, r5
 800401c:	4620      	mov	r0, r4
 800401e:	f44f 7200 	mov.w	r2, #512	; 0x200
}
 8004022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  arm_copy_f32(signal_buf, signal, NN);
 8004026:	f000 be8f 	b.w	8004d48 <arm_copy_f32>
 800402a:	bf00      	nop
 800402c:	200020d4 	.word	0x200020d4
 8004030:	2000b7d8 	.word	0x2000b7d8

08004034 <apply_psd>:

// PSD
void apply_psd(float32_t *signal) {
 8004034:	b538      	push	{r3, r4, r5, lr}
  arm_cmplx_mag_f32(signal, signal_buf, NN / 2);
 8004036:	4c08      	ldr	r4, [pc, #32]	; (8004058 <apply_psd+0x24>)
void apply_psd(float32_t *signal) {
 8004038:	4605      	mov	r5, r0
  arm_cmplx_mag_f32(signal, signal_buf, NN / 2);
 800403a:	4621      	mov	r1, r4
 800403c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004040:	f001 fef4 	bl	8005e2c <arm_cmplx_mag_f32>
  arm_scale_f32(signal_buf, RECIPROCAL_NN, signal, NN / 2);
 8004044:	4629      	mov	r1, r5
 8004046:	4620      	mov	r0, r4
 8004048:	f44f 7280 	mov.w	r2, #256	; 0x100
 800404c:	ed9f 0a03 	vldr	s0, [pc, #12]	; 800405c <apply_psd+0x28>
}
 8004050:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  arm_scale_f32(signal_buf, RECIPROCAL_NN, signal, NN / 2);
 8004054:	f002 b812 	b.w	800607c <arm_scale_f32>
 8004058:	200020d4 	.word	0x200020d4
 800405c:	3b000000 	.word	0x3b000000

08004060 <apply_psd_logscale>:

// PSD in logscale
void apply_psd_logscale(float32_t *signal) {
 8004060:	b538      	push	{r3, r4, r5, lr}
 8004062:	4604      	mov	r4, r0
 8004064:	ed2d 8b02 	vpush	{d8}
 8004068:	f500 6580 	add.w	r5, r0, #1024	; 0x400
  for (int n = 0; n < NN / 2; n++) {
    signal[n] = 20.0 * log10_approx(signal[n]);
 800406c:	eeb3 8a04 	vmov.f32	s16, #52	; 0x41a00000  20.0
 8004070:	ed94 0a00 	vldr	s0, [r4]
 8004074:	f7ff fdf8 	bl	8003c68 <log10_approx>
 8004078:	ee20 0a08 	vmul.f32	s0, s0, s16
 800407c:	eca4 0a01 	vstmia	r4!, {s0}
  for (int n = 0; n < NN / 2; n++) {
 8004080:	42ac      	cmp	r4, r5
 8004082:	d1f5      	bne.n	8004070 <apply_psd_logscale+0x10>
  }
}
 8004084:	ecbd 8b02 	vpop	{d8}
 8004088:	bd38      	pop	{r3, r4, r5, pc}
	...

0800408c <apply_filterbank>:

// Apply mel filter bank
void apply_filterbank(float32_t *signal) {
 800408c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  float32_t sum = 0.0f;
 8004090:	ed9f 0a16 	vldr	s0, [pc, #88]	; 80040ec <apply_filterbank+0x60>
 8004094:	4f16      	ldr	r7, [pc, #88]	; (80040f0 <apply_filterbank+0x64>)
  int left_k, len;
  arm_fill_f32(0.0f, signal_buf, NN / 2);
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
    left_k = k_range[m][0];
    len = k_range[m][1];
 8004096:	f8df 805c 	ldr.w	r8, [pc, #92]	; 80040f4 <apply_filterbank+0x68>
    arm_dot_prod_f32(&signal[left_k], filterbank[m], len, &sum);
 800409a:	f8df 905c 	ldr.w	r9, [pc, #92]	; 80040f8 <apply_filterbank+0x6c>
void apply_filterbank(float32_t *signal) {
 800409e:	4606      	mov	r6, r0
  float32_t sum = 0.0f;
 80040a0:	ad02      	add	r5, sp, #8
  arm_fill_f32(0.0f, signal_buf, NN / 2);
 80040a2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80040a6:	4812      	ldr	r0, [pc, #72]	; (80040f0 <apply_filterbank+0x64>)
  float32_t sum = 0.0f;
 80040a8:	ed25 0a01 	vstmdb	r5!, {s0}
  arm_fill_f32(0.0f, signal_buf, NN / 2);
 80040ac:	f000 fe2e 	bl	8004d0c <arm_fill_f32>
  for (int m = 1; m < NUM_FILTERS + 1; m++) {
 80040b0:	2400      	movs	r4, #0
 80040b2:	3408      	adds	r4, #8
 80040b4:	f5b4 7fa4 	cmp.w	r4, #328	; 0x148
 80040b8:	d107      	bne.n	80040ca <apply_filterbank+0x3e>
    signal_buf[m - 1] = sum;
  }
  arm_copy_f32(signal_buf, signal, NUM_FILTERS);
 80040ba:	2228      	movs	r2, #40	; 0x28
 80040bc:	4631      	mov	r1, r6
 80040be:	480c      	ldr	r0, [pc, #48]	; (80040f0 <apply_filterbank+0x64>)
 80040c0:	f000 fe42 	bl	8004d48 <arm_copy_f32>
}
 80040c4:	b003      	add	sp, #12
 80040c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    arm_dot_prod_f32(&signal[left_k], filterbank[m], len, &sum);
 80040ca:	f854 0008 	ldr.w	r0, [r4, r8]
    len = k_range[m][1];
 80040ce:	eb08 0204 	add.w	r2, r8, r4
    arm_dot_prod_f32(&signal[left_k], filterbank[m], len, &sum);
 80040d2:	462b      	mov	r3, r5
 80040d4:	6852      	ldr	r2, [r2, #4]
 80040d6:	eb09 1104 	add.w	r1, r9, r4, lsl #4
 80040da:	eb06 0080 	add.w	r0, r6, r0, lsl #2
 80040de:	f7fc ff97 	bl	8001010 <arm_dot_prod_f32>
    signal_buf[m - 1] = sum;
 80040e2:	9b01      	ldr	r3, [sp, #4]
 80040e4:	f847 3b04 	str.w	r3, [r7], #4
 80040e8:	e7e3      	b.n	80040b2 <apply_filterbank+0x26>
 80040ea:	bf00      	nop
 80040ec:	00000000 	.word	0x00000000
 80040f0:	200020d4 	.word	0x200020d4
 80040f4:	20001f40 	.word	0x20001f40
 80040f8:	2000023c 	.word	0x2000023c

080040fc <apply_filterbank_logscale>:

// Filtered PSD in logscale
void apply_filterbank_logscale(float32_t *signal) {
 80040fc:	b538      	push	{r3, r4, r5, lr}
 80040fe:	4604      	mov	r4, r0
 8004100:	ed2d 8b02 	vpush	{d8}
 8004104:	f100 05a0 	add.w	r5, r0, #160	; 0xa0
  for (int n = 0; n < NUM_FILTERS; n++) {
    signal[n] = 20.0 * log10_approx(signal[n]);
 8004108:	eeb3 8a04 	vmov.f32	s16, #52	; 0x41a00000  20.0
  for (int n = 0; n < NUM_FILTERS; n++) {
 800410c:	42ac      	cmp	r4, r5
 800410e:	d102      	bne.n	8004116 <apply_filterbank_logscale+0x1a>
  }
}
 8004110:	ecbd 8b02 	vpop	{d8}
 8004114:	bd38      	pop	{r3, r4, r5, pc}
    signal[n] = 20.0 * log10_approx(signal[n]);
 8004116:	ed94 0a00 	vldr	s0, [r4]
 800411a:	f7ff fda5 	bl	8003c68 <log10_approx>
 800411e:	ee20 0a08 	vmul.f32	s0, s0, s16
 8004122:	eca4 0a01 	vstmia	r4!, {s0}
 8004126:	e7f1      	b.n	800410c <apply_filterbank_logscale+0x10>

08004128 <apply_dct2>:

#ifndef FEATURE_MFSC
// DCT Type-II
void apply_dct2(float32_t *signal) {
 8004128:	b538      	push	{r3, r4, r5, lr}
  arm_copy_f32(signal, signal_buf, NUM_FILTERS);
 800412a:	4d07      	ldr	r5, [pc, #28]	; (8004148 <apply_dct2+0x20>)
void apply_dct2(float32_t *signal) {
 800412c:	4604      	mov	r4, r0
  arm_copy_f32(signal, signal_buf, NUM_FILTERS);
 800412e:	2228      	movs	r2, #40	; 0x28
 8004130:	4629      	mov	r1, r5
 8004132:	f000 fe09 	bl	8004d48 <arm_copy_f32>
  // DCT Type-II
  dct2_f32(&S_DCT, signal_buf, signal, 0);
 8004136:	2300      	movs	r3, #0
 8004138:	4622      	mov	r2, r4
 800413a:	4629      	mov	r1, r5
 800413c:	4803      	ldr	r0, [pc, #12]	; (800414c <apply_dct2+0x24>)
 800413e:	f7ff fc45 	bl	80039cc <dct2_f32>
  signal[0] = 0.0;  // Remove DC
 8004142:	2300      	movs	r3, #0
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	200020d4 	.word	0x200020d4
 800414c:	2000b7a8 	.word	0x2000b7a8

08004150 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004150:	b500      	push	{lr}
 8004152:	b089      	sub	sp, #36	; 0x24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004154:	2214      	movs	r2, #20
 8004156:	2100      	movs	r1, #0
 8004158:	a803      	add	r0, sp, #12
 800415a:	f002 fb70 	bl	800683e <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800415e:	4b18      	ldr	r3, [pc, #96]	; (80041c0 <MX_GPIO_Init+0x70>)

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004160:	4818      	ldr	r0, [pc, #96]	; (80041c4 <MX_GPIO_Init+0x74>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004162:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004164:	f042 0204 	orr.w	r2, r2, #4
 8004168:	64da      	str	r2, [r3, #76]	; 0x4c
 800416a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800416c:	f002 0204 	and.w	r2, r2, #4
 8004170:	9200      	str	r2, [sp, #0]
 8004172:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004174:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004176:	f042 0201 	orr.w	r2, r2, #1
 800417a:	64da      	str	r2, [r3, #76]	; 0x4c
 800417c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800417e:	f002 0201 	and.w	r2, r2, #1
 8004182:	9201      	str	r2, [sp, #4]
 8004184:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004186:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004188:	f042 0202 	orr.w	r2, r2, #2
 800418c:	64da      	str	r2, [r3, #76]	; 0x4c
 800418e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004190:	f003 0302 	and.w	r3, r3, #2
 8004194:	9302      	str	r3, [sp, #8]
 8004196:	9b02      	ldr	r3, [sp, #8]
  GPIO_InitStruct.Pin = B1_Pin;
 8004198:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800419c:	9303      	str	r3, [sp, #12]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800419e:	a903      	add	r1, sp, #12
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80041a0:	4b09      	ldr	r3, [pc, #36]	; (80041c8 <MX_GPIO_Init+0x78>)
 80041a2:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80041a4:	f7fd fcbe 	bl	8001b24 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80041a8:	2200      	movs	r2, #0
 80041aa:	4611      	mov	r1, r2
 80041ac:	2028      	movs	r0, #40	; 0x28
 80041ae:	f7fc ffdd 	bl	800116c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80041b2:	2028      	movs	r0, #40	; 0x28
 80041b4:	f7fd f80e 	bl	80011d4 <HAL_NVIC_EnableIRQ>

}
 80041b8:	b009      	add	sp, #36	; 0x24
 80041ba:	f85d fb04 	ldr.w	pc, [sp], #4
 80041be:	bf00      	nop
 80041c0:	40021000 	.word	0x40021000
 80041c4:	48000800 	.word	0x48000800
 80041c8:	10210000 	.word	0x10210000

080041cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80041cc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80041ce:	4812      	ldr	r0, [pc, #72]	; (8004218 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10909CEC;
 80041d0:	4b12      	ldr	r3, [pc, #72]	; (800421c <MX_I2C1_Init+0x50>)
 80041d2:	4913      	ldr	r1, [pc, #76]	; (8004220 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041d4:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10909CEC;
 80041d6:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80041da:	2300      	movs	r3, #0
 80041dc:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80041de:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80041e0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80041e2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80041e4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80041e6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80041e8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80041ea:	f7fd fd83 	bl	8001cf4 <HAL_I2C_Init>
 80041ee:	b108      	cbz	r0, 80041f4 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 80041f0:	f000 fbce 	bl	8004990 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80041f4:	2100      	movs	r1, #0
 80041f6:	4808      	ldr	r0, [pc, #32]	; (8004218 <MX_I2C1_Init+0x4c>)
 80041f8:	f7fd fdcd 	bl	8001d96 <HAL_I2CEx_ConfigAnalogFilter>
 80041fc:	b108      	cbz	r0, 8004202 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 80041fe:	f000 fbc7 	bl	8004990 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004202:	2100      	movs	r1, #0
 8004204:	4804      	ldr	r0, [pc, #16]	; (8004218 <MX_I2C1_Init+0x4c>)
 8004206:	f7fd fdec 	bl	8001de2 <HAL_I2CEx_ConfigDigitalFilter>
 800420a:	b118      	cbz	r0, 8004214 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 800420c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004210:	f000 bbbe 	b.w	8004990 <Error_Handler>
 8004214:	bd08      	pop	{r3, pc}
 8004216:	bf00      	nop
 8004218:	2000b7fc 	.word	0x2000b7fc
 800421c:	10909cec 	.word	0x10909cec
 8004220:	40005400 	.word	0x40005400

08004224 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004224:	b510      	push	{r4, lr}
 8004226:	4604      	mov	r4, r0
 8004228:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800422a:	2214      	movs	r2, #20
 800422c:	2100      	movs	r1, #0
 800422e:	a803      	add	r0, sp, #12
 8004230:	f002 fb05 	bl	800683e <memset>
  if(i2cHandle->Instance==I2C1)
 8004234:	6822      	ldr	r2, [r4, #0]
 8004236:	4b13      	ldr	r3, [pc, #76]	; (8004284 <HAL_I2C_MspInit+0x60>)
 8004238:	429a      	cmp	r2, r3
 800423a:	d121      	bne.n	8004280 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800423c:	4c12      	ldr	r4, [pc, #72]	; (8004288 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800423e:	4813      	ldr	r0, [pc, #76]	; (800428c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004240:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004242:	f043 0302 	orr.w	r3, r3, #2
 8004246:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004248:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800424a:	f003 0302 	and.w	r3, r3, #2
 800424e:	9301      	str	r3, [sp, #4]
 8004250:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004252:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004256:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004258:	2312      	movs	r3, #18
 800425a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800425c:	2301      	movs	r3, #1
 800425e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004260:	2303      	movs	r3, #3
 8004262:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004264:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004266:	2304      	movs	r3, #4
 8004268:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800426a:	f7fd fc5b 	bl	8001b24 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800426e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004270:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004274:	65a3      	str	r3, [r4, #88]	; 0x58
 8004276:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004278:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800427c:	9302      	str	r3, [sp, #8]
 800427e:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004280:	b008      	add	sp, #32
 8004282:	bd10      	pop	{r4, pc}
 8004284:	40005400 	.word	0x40005400
 8004288:	40021000 	.word	0x40021000
 800428c:	48000400 	.word	0x48000400

08004290 <uart_tx>:
  static int length = 0;
  static int idx = 0;

  static char uart_buf[NUM_FILTERS * 200 * 2] = { 0 };

  if (cnt == 0) {
 8004290:	4b5e      	ldr	r3, [pc, #376]	; (800440c <uart_tx+0x17c>)
bool uart_tx(float32_t *in, mode mode, bool dma_start) {
 8004292:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004296:	4614      	mov	r4, r2
  if (cnt == 0) {
 8004298:	681a      	ldr	r2, [r3, #0]
 800429a:	2a00      	cmp	r2, #0
 800429c:	d144      	bne.n	8004328 <uart_tx+0x98>
    idx = 0;
 800429e:	4d5c      	ldr	r5, [pc, #368]	; (8004410 <uart_tx+0x180>)
 80042a0:	602a      	str	r2, [r5, #0]

    switch (mode) {
 80042a2:	1e4a      	subs	r2, r1, #1
 80042a4:	2a03      	cmp	r2, #3
 80042a6:	d83c      	bhi.n	8004322 <uart_tx+0x92>
 80042a8:	e8df f002 	tbb	[pc, r2]
 80042ac:	42352302 	.word	0x42352302

    case RAW_WAVE:
      length = NN;
 80042b0:	4a58      	ldr	r2, [pc, #352]	; (8004414 <uart_tx+0x184>)
 80042b2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80042b6:	6011      	str	r1, [r2, #0]
      cnt = 1;
 80042b8:	2201      	movs	r2, #1
 80042ba:	601a      	str	r2, [r3, #0]
 80042bc:	4e54      	ldr	r6, [pc, #336]	; (8004410 <uart_tx+0x180>)
    }
  }

  // Quantization: convert float into int
  if (mode == RAW_WAVE) {
    for (int n = 0; n < length; n++) {
 80042be:	4a55      	ldr	r2, [pc, #340]	; (8004414 <uart_tx+0x184>)
 80042c0:	6837      	ldr	r7, [r6, #0]
 80042c2:	4d55      	ldr	r5, [pc, #340]	; (8004418 <uart_tx+0x188>)
 80042c4:	f8d2 e000 	ldr.w	lr, [r2]
 80042c8:	2100      	movs	r1, #0
 80042ca:	460a      	mov	r2, r1
 80042cc:	443d      	add	r5, r7
 80042ce:	4572      	cmp	r2, lr
 80042d0:	db5a      	blt.n	8004388 <uart_tx+0xf8>
 80042d2:	ea2e 72ee 	bic.w	r2, lr, lr, asr #31
 80042d6:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 80042da:	b101      	cbz	r1, 80042de <uart_tx+0x4e>
 80042dc:	6032      	str	r2, [r6, #0]

  // memory-to-peripheral DMA to UART
  if (mode == FEATURES) {
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, NUM_FILTERS * 200 * 2);
    printing = false;
  } else if (--cnt == 0) {
 80042de:	681d      	ldr	r5, [r3, #0]
 80042e0:	3d01      	subs	r5, #1
 80042e2:	601d      	str	r5, [r3, #0]
 80042e4:	2d00      	cmp	r5, #0
 80042e6:	f040 8084 	bne.w	80043f2 <uart_tx+0x162>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, idx);
 80042ea:	4b49      	ldr	r3, [pc, #292]	; (8004410 <uart_tx+0x180>)
 80042ec:	494a      	ldr	r1, [pc, #296]	; (8004418 <uart_tx+0x188>)
 80042ee:	881a      	ldrh	r2, [r3, #0]
 80042f0:	e043      	b.n	800437a <uart_tx+0xea>
      length = NN / 2;
 80042f2:	4a48      	ldr	r2, [pc, #288]	; (8004414 <uart_tx+0x184>)
 80042f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80042f8:	6011      	str	r1, [r2, #0]
      cnt = 1;
 80042fa:	2201      	movs	r2, #1
      cnt = 200;
 80042fc:	601a      	str	r2, [r3, #0]
    for (int n = 0; n < length; n++) {
 80042fe:	4a45      	ldr	r2, [pc, #276]	; (8004414 <uart_tx+0x184>)
 8004300:	4943      	ldr	r1, [pc, #268]	; (8004410 <uart_tx+0x180>)
 8004302:	f8d2 e000 	ldr.w	lr, [r2]
      uart_buf[idx++] = (int8_t) in[n];
 8004306:	4e44      	ldr	r6, [pc, #272]	; (8004418 <uart_tx+0x188>)
 8004308:	680a      	ldr	r2, [r1, #0]
      if (in[n] < -128.0f) in[n] = -128.0f;
 800430a:	ed9f 7a44 	vldr	s14, [pc, #272]	; 800441c <uart_tx+0x18c>
    for (int n = 0; n < length; n++) {
 800430e:	2700      	movs	r7, #0
 8004310:	463d      	mov	r5, r7
      uart_buf[idx++] = (int8_t) in[n];
 8004312:	4416      	add	r6, r2
 8004314:	e062      	b.n	80043dc <uart_tx+0x14c>
      length = NN / 2;
 8004316:	4a3f      	ldr	r2, [pc, #252]	; (8004414 <uart_tx+0x184>)
 8004318:	f44f 7180 	mov.w	r1, #256	; 0x100
 800431c:	6011      	str	r1, [r2, #0]
      cnt = 200;
 800431e:	22c8      	movs	r2, #200	; 0xc8
 8004320:	e7ec      	b.n	80042fc <uart_tx+0x6c>
      length = 0;
 8004322:	4a3c      	ldr	r2, [pc, #240]	; (8004414 <uart_tx+0x184>)
 8004324:	2500      	movs	r5, #0
 8004326:	6015      	str	r5, [r2, #0]
  if (mode == RAW_WAVE) {
 8004328:	2901      	cmp	r1, #1
 800432a:	d0c7      	beq.n	80042bc <uart_tx+0x2c>
  } else if (mode == FEATURES) {
 800432c:	2904      	cmp	r1, #4
 800432e:	d1e6      	bne.n	80042fe <uart_tx+0x6e>
    a = pos * NUM_FILTERS;
 8004330:	4b3b      	ldr	r3, [pc, #236]	; (8004420 <uart_tx+0x190>)
    memcpy(uart_buf + b, mfsc_buffer, a);
 8004332:	4d39      	ldr	r5, [pc, #228]	; (8004418 <uart_tx+0x188>)
    a = pos * NUM_FILTERS;
 8004334:	681b      	ldr	r3, [r3, #0]
    memcpy(uart_buf + b, mfsc_buffer, a);
 8004336:	4f3b      	ldr	r7, [pc, #236]	; (8004424 <uart_tx+0x194>)
    a = pos * NUM_FILTERS;
 8004338:	2428      	movs	r4, #40	; 0x28
 800433a:	fb04 f603 	mul.w	r6, r4, r3
    b = (200 - pos) * NUM_FILTERS;
 800433e:	f1c3 03c8 	rsb	r3, r3, #200	; 0xc8
 8004342:	435c      	muls	r4, r3
    memcpy(uart_buf + b, mfsc_buffer, a);
 8004344:	4639      	mov	r1, r7
 8004346:	4632      	mov	r2, r6
 8004348:	1928      	adds	r0, r5, r4
 800434a:	f002 fa6d 	bl	8006828 <memcpy>
    memcpy(uart_buf, mfsc_buffer + a, b);
 800434e:	19b9      	adds	r1, r7, r6
 8004350:	4622      	mov	r2, r4
    memcpy(uart_buf + b + c, mfcc_buffer, a);
 8004352:	4f35      	ldr	r7, [pc, #212]	; (8004428 <uart_tx+0x198>)
    memcpy(uart_buf, mfsc_buffer + a, b);
 8004354:	4628      	mov	r0, r5
 8004356:	f002 fa67 	bl	8006828 <memcpy>
    memcpy(uart_buf + b + c, mfcc_buffer, a);
 800435a:	f504 50fa 	add.w	r0, r4, #8000	; 0x1f40
 800435e:	4632      	mov	r2, r6
 8004360:	4639      	mov	r1, r7
 8004362:	4428      	add	r0, r5
 8004364:	f002 fa60 	bl	8006828 <memcpy>
    memcpy(uart_buf + c, mfcc_buffer + a, b);
 8004368:	4622      	mov	r2, r4
 800436a:	19b9      	adds	r1, r7, r6
 800436c:	f505 50fa 	add.w	r0, r5, #8000	; 0x1f40
 8004370:	f002 fa5a 	bl	8006828 <memcpy>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, NUM_FILTERS * 200 * 2);
 8004374:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004378:	4629      	mov	r1, r5
 800437a:	482c      	ldr	r0, [pc, #176]	; (800442c <uart_tx+0x19c>)
 800437c:	f7fe fd5a 	bl	8002e34 <HAL_UART_Transmit_DMA>
    printing = false;
 8004380:	2400      	movs	r4, #0
  } else {
    printing = true;
  }

  return printing;
}
 8004382:	4620      	mov	r0, r4
 8004384:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004388:	4680      	mov	r8, r0
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n]) >> 8);      // MSB
 800438a:	ecf0 7a01 	vldmia	r0!, {s15}
 800438e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));  // LSB
 8004392:	eb05 0c42 	add.w	ip, r5, r2, lsl #1
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n]) >> 8);      // MSB
 8004396:	ee17 1a90 	vmov	r1, s15
 800439a:	f341 2107 	sbfx	r1, r1, #8, #8
 800439e:	f805 1012 	strb.w	r1, [r5, r2, lsl #1]
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));  // LSB
 80043a2:	edd8 7a00 	vldr	s15, [r8]
 80043a6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
    for (int n = 0; n < length; n++) {
 80043aa:	3201      	adds	r2, #1
      uart_buf[idx++] = (uint8_t) (((int16_t) in[n] & 0x00ff));  // LSB
 80043ac:	ee17 1a90 	vmov	r1, s15
 80043b0:	f88c 1001 	strb.w	r1, [ip, #1]
 80043b4:	2101      	movs	r1, #1
 80043b6:	e78a      	b.n	80042ce <uart_tx+0x3e>
      if (in[n] < -128.0f) in[n] = -128.0f;
 80043b8:	edd0 7a00 	vldr	s15, [r0]
 80043bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043c4:	bf48      	it	mi
 80043c6:	ed80 7a00 	vstrmi	s14, [r0]
      uart_buf[idx++] = (int8_t) in[n];
 80043ca:	ecf0 7a01 	vldmia	r0!, {s15}
 80043ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80043d2:	ee17 7a90 	vmov	r7, s15
 80043d6:	5577      	strb	r7, [r6, r5]
    for (int n = 0; n < length; n++) {
 80043d8:	3501      	adds	r5, #1
 80043da:	2701      	movs	r7, #1
 80043dc:	4575      	cmp	r5, lr
 80043de:	dbeb      	blt.n	80043b8 <uart_tx+0x128>
 80043e0:	f1be 0f00 	cmp.w	lr, #0
 80043e4:	bfa8      	it	ge
 80043e6:	4472      	addge	r2, lr
 80043e8:	2f00      	cmp	r7, #0
 80043ea:	f43f af78 	beq.w	80042de <uart_tx+0x4e>
 80043ee:	600a      	str	r2, [r1, #0]
 80043f0:	e775      	b.n	80042de <uart_tx+0x4e>
  } else if (dma_start) {
 80043f2:	b144      	cbz	r4, 8004406 <uart_tx+0x176>
    HAL_UART_Transmit_DMA(&huart2, (uint8_t *) uart_buf, idx);
 80043f4:	4d06      	ldr	r5, [pc, #24]	; (8004410 <uart_tx+0x180>)
 80043f6:	4908      	ldr	r1, [pc, #32]	; (8004418 <uart_tx+0x188>)
 80043f8:	882a      	ldrh	r2, [r5, #0]
 80043fa:	480c      	ldr	r0, [pc, #48]	; (800442c <uart_tx+0x19c>)
 80043fc:	f7fe fd1a 	bl	8002e34 <HAL_UART_Transmit_DMA>
    idx = 0;
 8004400:	2300      	movs	r3, #0
 8004402:	602b      	str	r3, [r5, #0]
 8004404:	e7bd      	b.n	8004382 <uart_tx+0xf2>
    printing = true;
 8004406:	2401      	movs	r4, #1
  return printing;
 8004408:	e7bb      	b.n	8004382 <uart_tx+0xf2>
 800440a:	bf00      	nop
 800440c:	200038dc 	.word	0x200038dc
 8004410:	200038e8 	.word	0x200038e8
 8004414:	200038ec 	.word	0x200038ec
 8004418:	20007779 	.word	0x20007779
 800441c:	c3000000 	.word	0xc3000000
 8004420:	20007774 	.word	0x20007774
 8004424:	20005830 	.word	0x20005830
 8004428:	200038f0 	.word	0x200038f0
 800442c:	2000b954 	.word	0x2000b954

08004430 <dsp>:
#endif

/*
 * DSP pipeline
 */
void dsp(float32_t *s1, mode mode) {
 8004430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004434:	460e      	mov	r6, r1
 8004436:	4604      	mov	r4, r0
  static int activity_cnt = 0;
  float32_t max_value;
  uint32_t max_index;
#endif

  start = HAL_GetTick();
 8004438:	f7fc fe6c 	bl	8001114 <HAL_GetTick>
 800443c:	4607      	mov	r7, r0

  apply_ac_coupling(s1);  // remove DC
 800443e:	4620      	mov	r0, r4
 8004440:	f7ff fdb8 	bl	8003fb4 <apply_ac_coupling>

  if (mode >= FFT) {
 8004444:	2e01      	cmp	r6, #1
 8004446:	4d23      	ldr	r5, [pc, #140]	; (80044d4 <dsp+0xa4>)
 8004448:	d90d      	bls.n	8004466 <dsp+0x36>
    apply_hann(s1);
 800444a:	4620      	mov	r0, r4
 800444c:	f7ff fdd4 	bl	8003ff8 <apply_hann>
    apply_fft(s1);
 8004450:	4620      	mov	r0, r4
 8004452:	f7ff fdd9 	bl	8004008 <apply_fft>
    apply_psd(s1);
 8004456:	4620      	mov	r0, r4
 8004458:	f7ff fdec 	bl	8004034 <apply_psd>
    if (mode < FEATURES) {
 800445c:	2e03      	cmp	r6, #3
      apply_psd_logscale(s1);
 800445e:	4620      	mov	r0, r4
    if (mode < FEATURES) {
 8004460:	d80e      	bhi.n	8004480 <dsp+0x50>
      apply_psd_logscale(s1);
 8004462:	f7ff fdfd 	bl	8004060 <apply_psd_logscale>
        mfcc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
      }
#endif
    }
  }
  if (++pos >= 200)
 8004466:	682b      	ldr	r3, [r5, #0]
 8004468:	3301      	adds	r3, #1
 800446a:	2bc7      	cmp	r3, #199	; 0xc7
    pos = 0;
 800446c:	bfc8      	it	gt
 800446e:	2300      	movgt	r3, #0
 8004470:	602b      	str	r3, [r5, #0]

  end = HAL_GetTick();
 8004472:	f7fc fe4f 	bl	8001114 <HAL_GetTick>
  elapsed_time = end - start;
 8004476:	4b18      	ldr	r3, [pc, #96]	; (80044d8 <dsp+0xa8>)
 8004478:	1bc0      	subs	r0, r0, r7
 800447a:	6018      	str	r0, [r3, #0]
 800447c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      apply_filterbank(s1);
 8004480:	f7ff fe04 	bl	800408c <apply_filterbank>
      apply_filterbank_logscale(s1);
 8004484:	4620      	mov	r0, r4
 8004486:	f7ff fe39 	bl	80040fc <apply_filterbank_logscale>
        mfsc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 800448a:	682b      	ldr	r3, [r5, #0]
 800448c:	4a13      	ldr	r2, [pc, #76]	; (80044dc <dsp+0xac>)
 800448e:	2028      	movs	r0, #40	; 0x28
 8004490:	46a0      	mov	r8, r4
 8004492:	4621      	mov	r1, r4
      for (int i = 0; i < NUM_FILTERS; i++) {
 8004494:	2600      	movs	r6, #0
        mfsc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 8004496:	fb00 2303 	mla	r3, r0, r3, r2
 800449a:	ecf1 7a01 	vldmia	r1!, {s15}
 800449e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044a2:	ee17 2a90 	vmov	r2, s15
 80044a6:	559a      	strb	r2, [r3, r6]
      for (int i = 0; i < NUM_FILTERS; i++) {
 80044a8:	3601      	adds	r6, #1
 80044aa:	2e28      	cmp	r6, #40	; 0x28
 80044ac:	d1f5      	bne.n	800449a <dsp+0x6a>
      apply_dct2(s1);
 80044ae:	4620      	mov	r0, r4
 80044b0:	f7ff fe3a 	bl	8004128 <apply_dct2>
        mfcc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 80044b4:	682a      	ldr	r2, [r5, #0]
 80044b6:	490a      	ldr	r1, [pc, #40]	; (80044e0 <dsp+0xb0>)
      for (int i = 0; i < NUM_FILTERS; i++) {
 80044b8:	2300      	movs	r3, #0
        mfcc_buffer[pos * NUM_FILTERS + i] = (int8_t) s1[i];
 80044ba:	fb06 1602 	mla	r6, r6, r2, r1
 80044be:	ecf8 7a01 	vldmia	r8!, {s15}
 80044c2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044c6:	ee17 2a90 	vmov	r2, s15
 80044ca:	54f2      	strb	r2, [r6, r3]
      for (int i = 0; i < NUM_FILTERS; i++) {
 80044cc:	3301      	adds	r3, #1
 80044ce:	2b28      	cmp	r3, #40	; 0x28
 80044d0:	d1f5      	bne.n	80044be <dsp+0x8e>
 80044d2:	e7c8      	b.n	8004466 <dsp+0x36>
 80044d4:	20007774 	.word	0x20007774
 80044d8:	200038e4 	.word	0x200038e4
 80044dc:	20005830 	.word	0x20005830
 80044e0:	200038f0 	.word	0x200038f0

080044e4 <overlap_dsp>:
 *       [a1|b0]      b(1/2) ... 13.2msec
 *          [b0|b1]   b(2/2) ... 13.2msec
 * --- overlap dsp -------------
 *             :
 */
void overlap_dsp(float32_t *buf, mode mode) {
 80044e4:	b570      	push	{r4, r5, r6, lr}
 80044e6:	f5ad 6d00 	sub.w	sp, sp, #2048	; 0x800
 80044ea:	4606      	mov	r6, r0
 80044ec:	460d      	mov	r5, r1

  float32_t signal[NN] = { 0.0f };
 80044ee:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80044f2:	2100      	movs	r1, #0
 80044f4:	4668      	mov	r0, sp
 80044f6:	f002 f9a2 	bl	800683e <memset>

  arm_copy_f32(buf, signal, NN);
  dsp(signal, mode);  // (1/2)
#ifndef INFERENCE
  if (printing) {
 80044fa:	4c14      	ldr	r4, [pc, #80]	; (800454c <overlap_dsp+0x68>)
  arm_copy_f32(buf, signal, NN);
 80044fc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004500:	4669      	mov	r1, sp
 8004502:	4630      	mov	r0, r6
 8004504:	f000 fc20 	bl	8004d48 <arm_copy_f32>
  dsp(signal, mode);  // (1/2)
 8004508:	4629      	mov	r1, r5
 800450a:	4668      	mov	r0, sp
 800450c:	f7ff ff90 	bl	8004430 <dsp>
  if (printing) {
 8004510:	7823      	ldrb	r3, [r4, #0]
 8004512:	b12b      	cbz	r3, 8004520 <overlap_dsp+0x3c>
    printing = uart_tx(signal, mode, false);  // false: UART output pending
 8004514:	2200      	movs	r2, #0
 8004516:	4629      	mov	r1, r5
 8004518:	4668      	mov	r0, sp
 800451a:	f7ff feb9 	bl	8004290 <uart_tx>
 800451e:	7020      	strb	r0, [r4, #0]
  }
#endif

  arm_copy_f32(buf + NN_HALF, signal, NN);
 8004520:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004524:	4669      	mov	r1, sp
 8004526:	f506 6080 	add.w	r0, r6, #1024	; 0x400
 800452a:	f000 fc0d 	bl	8004d48 <arm_copy_f32>
  dsp(signal, mode);  // (2/2)
 800452e:	4629      	mov	r1, r5
 8004530:	4668      	mov	r0, sp
 8004532:	f7ff ff7d 	bl	8004430 <dsp>
#ifndef INFERENCE
  if (printing) {
 8004536:	7823      	ldrb	r3, [r4, #0]
 8004538:	b12b      	cbz	r3, 8004546 <overlap_dsp+0x62>
    printing = uart_tx(signal, mode, true);  // true: UART output
 800453a:	2201      	movs	r2, #1
 800453c:	4629      	mov	r1, r5
 800453e:	4668      	mov	r0, sp
 8004540:	f7ff fea6 	bl	8004290 <uart_tx>
 8004544:	7020      	strb	r0, [r4, #0]
  }
#endif
}
 8004546:	f50d 6d00 	add.w	sp, sp, #2048	; 0x800
 800454a:	bd70      	pop	{r4, r5, r6, pc}
 800454c:	20007778 	.word	0x20007778

08004550 <dump>:

/*
 * Dump debug info
 */
void dump(void) {
 8004550:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  if (debug_output != DISABLED) {
 8004554:	4d1e      	ldr	r5, [pc, #120]	; (80045d0 <dump+0x80>)
 8004556:	782b      	ldrb	r3, [r5, #0]
 8004558:	b13b      	cbz	r3, 800456a <dump+0x1a>
    switch (debug_output) {
 800455a:	782b      	ldrb	r3, [r5, #0]
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b01      	cmp	r3, #1
 8004560:	d005      	beq.n	800456e <dump+0x1e>
 8004562:	2b02      	cmp	r3, #2
 8004564:	d02b      	beq.n	80045be <dump+0x6e>
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
      break;
    default:
      break;
    }
    debug_output = DISABLED;
 8004566:	2300      	movs	r3, #0
 8004568:	702b      	strb	r3, [r5, #0]
 800456a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
        printf("%d:%d,", k_range[m][0], k_range[m][1]);
 800456e:	4f19      	ldr	r7, [pc, #100]	; (80045d4 <dump+0x84>)
 8004570:	f8df a074 	ldr.w	sl, [pc, #116]	; 80045e8 <dump+0x98>
 8004574:	f8df 9074 	ldr.w	r9, [pc, #116]	; 80045ec <dump+0x9c>
    switch (debug_output) {
 8004578:	2400      	movs	r4, #0
        printf("%d:%d,", k_range[m][0], k_range[m][1]);
 800457a:	19e3      	adds	r3, r4, r7
 800457c:	59e1      	ldr	r1, [r4, r7]
 800457e:	685a      	ldr	r2, [r3, #4]
          printf("%.3f,", filterbank[m][n]);
 8004580:	f8df b06c 	ldr.w	fp, [pc, #108]	; 80045f0 <dump+0xa0>
        printf("%d:%d,", k_range[m][0], k_range[m][1]);
 8004584:	4650      	mov	r0, sl
 8004586:	f002 fe3b 	bl	8007200 <iprintf>
 800458a:	eb09 1804 	add.w	r8, r9, r4, lsl #4
        for (int n = 0; n < FILTER_LENGTH; n++) {
 800458e:	2600      	movs	r6, #0
          printf("%.3f,", filterbank[m][n]);
 8004590:	f858 0b04 	ldr.w	r0, [r8], #4
 8004594:	f7fc f838 	bl	8000608 <__aeabi_f2d>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 8004598:	3601      	adds	r6, #1
          printf("%.3f,", filterbank[m][n]);
 800459a:	4602      	mov	r2, r0
 800459c:	460b      	mov	r3, r1
 800459e:	4658      	mov	r0, fp
 80045a0:	f002 fe2e 	bl	8007200 <iprintf>
        for (int n = 0; n < FILTER_LENGTH; n++) {
 80045a4:	2e20      	cmp	r6, #32
 80045a6:	d1f3      	bne.n	8004590 <dump+0x40>
        printf("\n");
 80045a8:	200a      	movs	r0, #10
 80045aa:	3408      	adds	r4, #8
 80045ac:	f002 fe40 	bl	8007230 <putchar>
      for (int m = 0; m < NUM_FILTERS + 2; m++) {
 80045b0:	f5b4 7fa8 	cmp.w	r4, #336	; 0x150
 80045b4:	d1e1      	bne.n	800457a <dump+0x2a>
      printf("e\n");
 80045b6:	4808      	ldr	r0, [pc, #32]	; (80045d8 <dump+0x88>)
 80045b8:	f002 feaa 	bl	8007310 <puts>
 80045bc:	e7d3      	b.n	8004566 <dump+0x16>
      printf("mode: %d, elapsed_time: %lu(msec)\n", output_mode, elapsed_time);
 80045be:	4b07      	ldr	r3, [pc, #28]	; (80045dc <dump+0x8c>)
 80045c0:	4807      	ldr	r0, [pc, #28]	; (80045e0 <dump+0x90>)
 80045c2:	7819      	ldrb	r1, [r3, #0]
 80045c4:	4b07      	ldr	r3, [pc, #28]	; (80045e4 <dump+0x94>)
 80045c6:	681a      	ldr	r2, [r3, #0]
 80045c8:	f002 fe1a 	bl	8007200 <iprintf>
 80045cc:	e7cb      	b.n	8004566 <dump+0x16>
 80045ce:	bf00      	nop
 80045d0:	200038e0 	.word	0x200038e0
 80045d4:	20001f40 	.word	0x20001f40
 80045d8:	0800aa46 	.word	0x0800aa46
 80045dc:	20000018 	.word	0x20000018
 80045e0:	0800aa48 	.word	0x0800aa48
 80045e4:	200038e4 	.word	0x200038e4
 80045e8:	0800aa39 	.word	0x0800aa39
 80045ec:	2000023c 	.word	0x2000023c
 80045f0:	0800aa40 	.word	0x0800aa40

080045f4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80045f4:	b500      	push	{lr}
 80045f6:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80045f8:	2244      	movs	r2, #68	; 0x44
 80045fa:	2100      	movs	r1, #0
 80045fc:	a805      	add	r0, sp, #20
 80045fe:	f002 f91e 	bl	800683e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004602:	2214      	movs	r2, #20
 8004604:	2100      	movs	r1, #0
 8004606:	4668      	mov	r0, sp
 8004608:	f002 f919 	bl	800683e <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800460c:	2288      	movs	r2, #136	; 0x88
 800460e:	2100      	movs	r1, #0
 8004610:	a816      	add	r0, sp, #88	; 0x58
 8004612:	f002 f914 	bl	800683e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004616:	f44f 7280 	mov.w	r2, #256	; 0x100
 800461a:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800461c:	2210      	movs	r2, #16
 800461e:	9209      	str	r2, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004620:	2201      	movs	r2, #1
 8004622:	9211      	str	r2, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004624:	220a      	movs	r2, #10
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004626:	2302      	movs	r3, #2
  RCC_OscInitStruct.PLL.PLLN = 10;
 8004628:	9212      	str	r2, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800462a:	a805      	add	r0, sp, #20
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800462c:	2207      	movs	r2, #7
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800462e:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004630:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004632:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004634:	9213      	str	r2, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004636:	9314      	str	r3, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004638:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800463a:	f7fd fcc5 	bl	8001fc8 <HAL_RCC_OscConfig>
 800463e:	b100      	cbz	r0, 8004642 <SystemClock_Config+0x4e>
 8004640:	e7fe      	b.n	8004640 <SystemClock_Config+0x4c>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004642:	220f      	movs	r2, #15
 8004644:	2303      	movs	r3, #3
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004646:	9002      	str	r0, [sp, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004648:	9003      	str	r0, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800464a:	9004      	str	r0, [sp, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800464c:	2104      	movs	r1, #4
 800464e:	4668      	mov	r0, sp
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004650:	e88d 000c 	stmia.w	sp, {r2, r3}
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004654:	f7fd ff1a 	bl	800248c <HAL_RCC_ClockConfig>
 8004658:	b100      	cbz	r0, 800465c <SystemClock_Config+0x68>
 800465a:	e7fe      	b.n	800465a <SystemClock_Config+0x66>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 800465c:	4b09      	ldr	r3, [pc, #36]	; (8004684 <SystemClock_Config+0x90>)
                              |RCC_PERIPHCLK_I2C1|RCC_PERIPHCLK_DFSDM1;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800465e:	9024      	str	r0, [sp, #144]	; 0x90
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004660:	9025      	str	r0, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004662:	902a      	str	r0, [sp, #168]	; 0xa8
  PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 8004664:	9036      	str	r0, [sp, #216]	; 0xd8
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004666:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 8004668:	9316      	str	r3, [sp, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800466a:	f7fe f8d5 	bl	8002818 <HAL_RCCEx_PeriphCLKConfig>
 800466e:	b100      	cbz	r0, 8004672 <SystemClock_Config+0x7e>
 8004670:	e7fe      	b.n	8004670 <SystemClock_Config+0x7c>
  {
    Error_Handler();
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004672:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004676:	f7fd fbe1 	bl	8001e3c <HAL_PWREx_ControlVoltageScaling>
 800467a:	b100      	cbz	r0, 800467e <SystemClock_Config+0x8a>
 800467c:	e7fe      	b.n	800467c <SystemClock_Config+0x88>
  {
    Error_Handler();
  }
}
 800467e:	b039      	add	sp, #228	; 0xe4
 8004680:	f85d fb04 	ldr.w	pc, [sp], #4
 8004684:	00010043 	.word	0x00010043

08004688 <main>:
{
 8004688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800468c:	f5ad 5d30 	sub.w	sp, sp, #11264	; 0x2c00
 8004690:	b082      	sub	sp, #8
  int32_t input_buf_l[NN * 2] = { 0 };
 8004692:	f50d 55e0 	add.w	r5, sp, #7168	; 0x1c00
 8004696:	3508      	adds	r5, #8
 8004698:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800469c:	2100      	movs	r1, #0
  volatile uint16_t dac_out_buf_a[NN * 2] = { 0 };
 800469e:	ac02      	add	r4, sp, #8
  int32_t input_buf_l[NN * 2] = { 0 };
 80046a0:	4628      	mov	r0, r5
 80046a2:	f002 f8cc 	bl	800683e <memset>
  volatile uint16_t dac_out_buf_b[NN * 2] = { 0 };
 80046a6:	f60d 0608 	addw	r6, sp, #2056	; 0x808
  volatile uint16_t dac_out_buf_a[NN * 2] = { 0 };
 80046aa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046ae:	2100      	movs	r1, #0
 80046b0:	4620      	mov	r0, r4
 80046b2:	f002 f8c4 	bl	800683e <memset>
  volatile uint16_t dac_out_buf_b[NN * 2] = { 0 };
 80046b6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80046ba:	2100      	movs	r1, #0
 80046bc:	4630      	mov	r0, r6
 80046be:	f002 f8be 	bl	800683e <memset>
  float32_t signal_buf[NN + NN / 2] = { 0.0f };  // NN/2 overlap
 80046c2:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 80046c6:	2100      	movs	r1, #0
 80046c8:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80046cc:	3008      	adds	r0, #8
 80046ce:	f002 f8b6 	bl	800683e <memset>
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 80046d2:	4f78      	ldr	r7, [pc, #480]	; (80048b4 <main+0x22c>)
  HAL_Init();
 80046d4:	f7fc fcfc 	bl	80010d0 <HAL_Init>
  SystemClock_Config();
 80046d8:	f7ff ff8c 	bl	80045f4 <SystemClock_Config>
  MX_GPIO_Init();
 80046dc:	f7ff fd38 	bl	8004150 <MX_GPIO_Init>
  MX_DMA_Init();
 80046e0:	f7ff fa88 	bl	8003bf4 <MX_DMA_Init>
  MX_DAC1_Init();
 80046e4:	f7ff f824 	bl	8003730 <MX_DAC1_Init>
  MX_TIM6_Init();
 80046e8:	f000 f9f0 	bl	8004acc <MX_TIM6_Init>
  MX_DFSDM1_Init();
 80046ec:	f7ff f9a4 	bl	8003a38 <MX_DFSDM1_Init>
  MX_CRC_Init();
 80046f0:	f7fe fff2 	bl	80036d8 <MX_CRC_Init>
  MX_I2C1_Init();
 80046f4:	f7ff fd6a 	bl	80041cc <MX_I2C1_Init>
  MX_USART1_UART_Init();
 80046f8:	f000 fa20 	bl	8004b3c <MX_USART1_UART_Init>
  MX_X_CUBE_AI_Init();
 80046fc:	f7fe ffe9 	bl	80036d2 <MX_X_CUBE_AI_Init>
  f_s = SystemCoreClock / hdfsdm1_channel2.Init.OutputClock.Divider
 8004700:	4b6d      	ldr	r3, [pc, #436]	; (80048b8 <main+0x230>)
 8004702:	4a6e      	ldr	r2, [pc, #440]	; (80048bc <main+0x234>)
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	68d2      	ldr	r2, [r2, #12]
 8004708:	fbb3 f3f2 	udiv	r3, r3, r2
      / hdfsdm1_filter0.Init.FilterParam.Oversampling
 800470c:	6a3a      	ldr	r2, [r7, #32]
 800470e:	fbb3 f3f2 	udiv	r3, r3, r2
      / hdfsdm1_filter0.Init.FilterParam.IntOversampling;
 8004712:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004714:	fbb3 f3f2 	udiv	r3, r3, r2
 8004718:	ee00 3a10 	vmov	s0, r3
  init_dsp(f_s);
 800471c:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8004720:	f7ff fbf6 	bl	8003f10 <init_dsp>
  HAL_TIM_Base_Start(&htim6);
 8004724:	4866      	ldr	r0, [pc, #408]	; (80048c0 <main+0x238>)
 8004726:	f7fe fa5f 	bl	8002be8 <HAL_TIM_Base_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) dac_out_buf_a, NN * 2,
 800472a:	f04f 0800 	mov.w	r8, #0
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_1);
 800472e:	2100      	movs	r1, #0
 8004730:	4864      	ldr	r0, [pc, #400]	; (80048c4 <main+0x23c>)
 8004732:	f7fc fde2 	bl	80012fa <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, (uint32_t*) dac_out_buf_a, NN * 2,
 8004736:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800473a:	4622      	mov	r2, r4
 800473c:	4641      	mov	r1, r8
 800473e:	f8cd 8000 	str.w	r8, [sp]
 8004742:	4860      	ldr	r0, [pc, #384]	; (80048c4 <main+0x23c>)
 8004744:	f7fc fe02 	bl	800134c <HAL_DAC_Start_DMA>
  HAL_DAC_Start(&hdac1, DAC_CHANNEL_2);
 8004748:	2110      	movs	r1, #16
 800474a:	485e      	ldr	r0, [pc, #376]	; (80048c4 <main+0x23c>)
 800474c:	f7fc fdd5 	bl	80012fa <HAL_DAC_Start>
  HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_2, (uint32_t*) dac_out_buf_b, NN * 2,
 8004750:	4632      	mov	r2, r6
 8004752:	2110      	movs	r1, #16
 8004754:	f8cd 8000 	str.w	r8, [sp]
 8004758:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800475c:	4859      	ldr	r0, [pc, #356]	; (80048c4 <main+0x23c>)
 800475e:	f7fc fdf5 	bl	800134c <HAL_DAC_Start_DMA>
  if (HAL_DFSDM_FilterRegularStart_DMA(&hdfsdm1_filter0, input_buf_l, NN * 2) != HAL_OK) {
 8004762:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004766:	4629      	mov	r1, r5
 8004768:	4638      	mov	r0, r7
 800476a:	f7fd f879 	bl	8001860 <HAL_DFSDM_FilterRegularStart_DMA>
 800476e:	b100      	cbz	r0, 8004772 <main+0xea>
 8004770:	e7fe      	b.n	8004770 <main+0xe8>
  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 8004772:	2201      	movs	r2, #1
 8004774:	4954      	ldr	r1, [pc, #336]	; (80048c8 <main+0x240>)
 8004776:	4855      	ldr	r0, [pc, #340]	; (80048cc <main+0x244>)
    if (new_pcm_data_a) {  // 1st half of the buffer
 8004778:	4f55      	ldr	r7, [pc, #340]	; (80048d0 <main+0x248>)
      if (pre_emphasis_enabled) {
 800477a:	f8df 815c 	ldr.w	r8, [pc, #348]	; 80048d8 <main+0x250>
  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 800477e:	f7fe fb05 	bl	8002d8c <HAL_UART_Receive_IT>
 8004782:	46ba      	mov	sl, r7
    if (new_pcm_data_a) {  // 1st half of the buffer
 8004784:	783b      	ldrb	r3, [r7, #0]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d043      	beq.n	8004812 <main+0x18a>
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 800478a:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 800478e:	f50d 50c0 	add.w	r0, sp, #6144	; 0x1800
 8004792:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004796:	3108      	adds	r1, #8
 8004798:	3008      	adds	r0, #8
 800479a:	f000 fad5 	bl	8004d48 <arm_copy_f32>
 800479e:	f50d 51a0 	add.w	r1, sp, #5120	; 0x1400
 80047a2:	3108      	adds	r1, #8
      for (uint32_t n = 0; n < NN; n++) {
 80047a4:	2200      	movs	r2, #0
 80047a6:	4608      	mov	r0, r1
        signal_buf[n+NN_HALF] = (float32_t) (input_buf_l[n] >> 9);
 80047a8:	f855 3022 	ldr.w	r3, [r5, r2, lsl #2]
 80047ac:	125b      	asrs	r3, r3, #9
 80047ae:	ee07 3a90 	vmov	s15, r3
      for (uint32_t n = 0; n < NN; n++) {
 80047b2:	3201      	adds	r2, #1
        signal_buf[n+NN_HALF] = (float32_t) (input_buf_l[n] >> 9);
 80047b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      for (uint32_t n = 0; n < NN; n++) {
 80047b8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
        signal_buf[n+NN_HALF] = (float32_t) (input_buf_l[n] >> 9);
 80047bc:	ece1 7a01 	vstmia	r1!, {s15}
      for (uint32_t n = 0; n < NN; n++) {
 80047c0:	d1f2      	bne.n	80047a8 <main+0x120>
      if (pre_emphasis_enabled) {
 80047c2:	f898 3000 	ldrb.w	r3, [r8]
 80047c6:	b10b      	cbz	r3, 80047cc <main+0x144>
        apply_pre_emphasis(signal_buf + NN_HALF);
 80047c8:	f7ff fbea 	bl	8003fa0 <apply_pre_emphasis>
      overlap_dsp(signal_buf, output_mode);
 80047cc:	4b41      	ldr	r3, [pc, #260]	; (80048d4 <main+0x24c>)
 80047ce:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 80047d2:	7819      	ldrb	r1, [r3, #0]
 80047d4:	3008      	adds	r0, #8
 80047d6:	f7ff fe85 	bl	80044e4 <overlap_dsp>
 80047da:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 80047de:	3108      	adds	r1, #8
      for (uint32_t n = 0; n < NN; n++) {
 80047e0:	2200      	movs	r2, #0
        dac_out_buf_a[n] = (uint16_t) (((int32_t) signal_buf[n] >> 4) + 2048); // 12bit quantization
 80047e2:	ecf1 7a01 	vldmia	r1!, {s15}
 80047e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80047ea:	ee17 3a90 	vmov	r3, s15
 80047ee:	111b      	asrs	r3, r3, #4
 80047f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80047f4:	b29b      	uxth	r3, r3
 80047f6:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
        dac_out_buf_b[n] = dac_out_buf_a[n];
 80047fa:	f834 3012 	ldrh.w	r3, [r4, r2, lsl #1]
 80047fe:	b29b      	uxth	r3, r3
 8004800:	f826 3012 	strh.w	r3, [r6, r2, lsl #1]
      for (uint32_t n = 0; n < NN; n++) {
 8004804:	3201      	adds	r2, #1
 8004806:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 800480a:	d1ea      	bne.n	80047e2 <main+0x15a>
      new_pcm_data_a = false;
 800480c:	2300      	movs	r3, #0
 800480e:	f88a 3000 	strb.w	r3, [sl]
    if (new_pcm_data_b) {  // 2nd half of the buffer
 8004812:	f8df 90c8 	ldr.w	r9, [pc, #200]	; 80048dc <main+0x254>
 8004816:	f899 3000 	ldrb.w	r3, [r9]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d045      	beq.n	80048aa <main+0x222>
      arm_copy_f32(signal_buf + NN, signal_buf, NN_HALF);
 800481e:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 8004822:	f50d 50c0 	add.w	r0, sp, #6144	; 0x1800
 8004826:	f44f 7280 	mov.w	r2, #256	; 0x100
 800482a:	3108      	adds	r1, #8
 800482c:	3008      	adds	r0, #8
 800482e:	f000 fa8b 	bl	8004d48 <arm_copy_f32>
 8004832:	f50d 51a0 	add.w	r1, sp, #5120	; 0x1400
 8004836:	3108      	adds	r1, #8
 8004838:	2200      	movs	r2, #0
 800483a:	4608      	mov	r0, r1
        signal_buf[n+NN_HALF] = (float32_t) (input_buf_l[NN+n] >> 9);
 800483c:	18ab      	adds	r3, r5, r2
 800483e:	3204      	adds	r2, #4
 8004840:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8004844:	125b      	asrs	r3, r3, #9
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
      for (uint32_t n = 0; n < NN; n++) {
 800484e:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
        signal_buf[n+NN_HALF] = (float32_t) (input_buf_l[NN+n] >> 9);
 8004852:	ece1 7a01 	vstmia	r1!, {s15}
      for (uint32_t n = 0; n < NN; n++) {
 8004856:	d1f1      	bne.n	800483c <main+0x1b4>
      if (pre_emphasis_enabled) {
 8004858:	f898 3000 	ldrb.w	r3, [r8]
 800485c:	b10b      	cbz	r3, 8004862 <main+0x1da>
        apply_pre_emphasis(signal_buf + NN_HALF);
 800485e:	f7ff fb9f 	bl	8003fa0 <apply_pre_emphasis>
      overlap_dsp(signal_buf, output_mode);
 8004862:	4b1c      	ldr	r3, [pc, #112]	; (80048d4 <main+0x24c>)
 8004864:	f50d 5080 	add.w	r0, sp, #4096	; 0x1000
 8004868:	7819      	ldrb	r1, [r3, #0]
 800486a:	3008      	adds	r0, #8
 800486c:	f7ff fe3a 	bl	80044e4 <overlap_dsp>
 8004870:	f50d 5180 	add.w	r1, sp, #4096	; 0x1000
 8004874:	3108      	adds	r1, #8
 8004876:	f44f 7200 	mov.w	r2, #512	; 0x200
            (uint16_t) (((int32_t) signal_buf[n] >> 4) + 2048); // 12bit quantization
 800487a:	ecf1 7a01 	vldmia	r1!, {s15}
 800487e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8004882:	ee17 3a90 	vmov	r3, s15
 8004886:	111b      	asrs	r3, r3, #4
 8004888:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800488c:	b29b      	uxth	r3, r3
        dac_out_buf_a[n_nn] =
 800488e:	f824 3012 	strh.w	r3, [r4, r2, lsl #1]
        dac_out_buf_b[n_nn] = dac_out_buf_a[n_nn];
 8004892:	f834 3012 	ldrh.w	r3, [r4, r2, lsl #1]
 8004896:	b29b      	uxth	r3, r3
 8004898:	f826 3012 	strh.w	r3, [r6, r2, lsl #1]
 800489c:	3201      	adds	r2, #1
      for (uint32_t n = 0; n < NN; n++) {
 800489e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80048a2:	d1ea      	bne.n	800487a <main+0x1f2>
      new_pcm_data_b = false;
 80048a4:	2300      	movs	r3, #0
 80048a6:	f889 3000 	strb.w	r3, [r9]
    dump();
 80048aa:	f7ff fe51 	bl	8004550 <dump>
  MX_X_CUBE_AI_Process();
 80048ae:	f7fe ff12 	bl	80036d6 <MX_X_CUBE_AI_Process>
    if (new_pcm_data_a) {  // 1st half of the buffer
 80048b2:	e767      	b.n	8004784 <main+0xfc>
 80048b4:	2000b6d4 	.word	0x2000b6d4
 80048b8:	2000001c 	.word	0x2000001c
 80048bc:	2000b770 	.word	0x2000b770
 80048c0:	2000b84c 	.word	0x2000b84c
 80048c4:	2000b630 	.word	0x2000b630
 80048c8:	2000b848 	.word	0x2000b848
 80048cc:	2000b954 	.word	0x2000b954
 80048d0:	20007770 	.word	0x20007770
 80048d4:	20000018 	.word	0x20000018
 80048d8:	20000019 	.word	0x20000019
 80048dc:	20007771 	.word	0x20007771

080048e0 <HAL_DFSDM_FilterRegConvHalfCpltCallback>:
 * @param  hdfsdm_filter DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvHalfCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
  if (!new_pcm_data_a && (hdfsdm_filter == &hdfsdm1_filter0)) {
 80048e0:	4b04      	ldr	r3, [pc, #16]	; (80048f4 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x14>)
 80048e2:	781a      	ldrb	r2, [r3, #0]
 80048e4:	b922      	cbnz	r2, 80048f0 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x10>
 80048e6:	4a04      	ldr	r2, [pc, #16]	; (80048f8 <HAL_DFSDM_FilterRegConvHalfCpltCallback+0x18>)
 80048e8:	4290      	cmp	r0, r2
    new_pcm_data_a = true;  // ready for 1st half of the buffer
 80048ea:	bf04      	itt	eq
 80048ec:	2201      	moveq	r2, #1
 80048ee:	701a      	strbeq	r2, [r3, #0]
 80048f0:	4770      	bx	lr
 80048f2:	bf00      	nop
 80048f4:	20007770 	.word	0x20007770
 80048f8:	2000b6d4 	.word	0x2000b6d4

080048fc <HAL_DFSDM_FilterRegConvCpltCallback>:
 * @param  hdfsdm_filter : DFSDM filter handle.
 * @retval None
 */
void HAL_DFSDM_FilterRegConvCpltCallback(
    DFSDM_Filter_HandleTypeDef *hdfsdm_filter) {
  if (!new_pcm_data_b && (hdfsdm_filter == &hdfsdm1_filter0)) {
 80048fc:	4b04      	ldr	r3, [pc, #16]	; (8004910 <HAL_DFSDM_FilterRegConvCpltCallback+0x14>)
 80048fe:	781a      	ldrb	r2, [r3, #0]
 8004900:	b922      	cbnz	r2, 800490c <HAL_DFSDM_FilterRegConvCpltCallback+0x10>
 8004902:	4a04      	ldr	r2, [pc, #16]	; (8004914 <HAL_DFSDM_FilterRegConvCpltCallback+0x18>)
 8004904:	4290      	cmp	r0, r2
    new_pcm_data_b = true;  // ready for 2nd half of the buffer
 8004906:	bf04      	itt	eq
 8004908:	2201      	moveq	r2, #1
 800490a:	701a      	strbeq	r2, [r3, #0]
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	20007771 	.word	0x20007771
 8004914:	2000b6d4 	.word	0x2000b6d4

08004918 <_write>:
/**
 * @brief  Retargets the C library printf function to the USART.
 * @param  None
 * @retval None
 */
int _write(int file, char *ptr, int len) {
 8004918:	b510      	push	{r4, lr}
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
 800491a:	f04f 33ff 	mov.w	r3, #4294967295
int _write(int file, char *ptr, int len) {
 800491e:	4614      	mov	r4, r2
  HAL_UART_Transmit(&huart2, (uint8_t *) ptr, (uint16_t) len, 0xFFFFFFFF);
 8004920:	4802      	ldr	r0, [pc, #8]	; (800492c <_write+0x14>)
 8004922:	b292      	uxth	r2, r2
 8004924:	f7fe fe1f 	bl	8003566 <HAL_UART_Transmit>
  return len;
}
 8004928:	4620      	mov	r0, r4
 800492a:	bd10      	pop	{r4, pc}
 800492c:	2000b954 	.word	0x2000b954

08004930 <HAL_GPIO_EXTI_Callback>:

//  (This func is commented out: for a debug purpose only)
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8004930:	4770      	bx	lr
	...

08004934 <HAL_UART_RxCpltCallback>:
 * One-byte command reception from an application processor
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
  char cmd;

  cmd = rxbuf[0];
 8004934:	4b10      	ldr	r3, [pc, #64]	; (8004978 <HAL_UART_RxCpltCallback+0x44>)
 8004936:	781b      	ldrb	r3, [r3, #0]

  switch (cmd) {
 8004938:	2b66      	cmp	r3, #102	; 0x66
 800493a:	d019      	beq.n	8004970 <HAL_UART_RxCpltCallback+0x3c>
 800493c:	d808      	bhi.n	8004950 <HAL_UART_RxCpltCallback+0x1c>
 800493e:	2b50      	cmp	r3, #80	; 0x50
 8004940:	d00c      	beq.n	800495c <HAL_UART_RxCpltCallback+0x28>
  case 't':
    debug_output = ELAPSED_TIME;
    break;
    // The others
  default:
    output_mode = (mode) (cmd - 0x30);
 8004942:	4a0e      	ldr	r2, [pc, #56]	; (800497c <HAL_UART_RxCpltCallback+0x48>)
 8004944:	3b30      	subs	r3, #48	; 0x30
 8004946:	b2db      	uxtb	r3, r3
 8004948:	7013      	strb	r3, [r2, #0]
    printing = true;
 800494a:	2201      	movs	r2, #1
 800494c:	4b0c      	ldr	r3, [pc, #48]	; (8004980 <HAL_UART_RxCpltCallback+0x4c>)
 800494e:	e007      	b.n	8004960 <HAL_UART_RxCpltCallback+0x2c>
  switch (cmd) {
 8004950:	2b70      	cmp	r3, #112	; 0x70
 8004952:	d00b      	beq.n	800496c <HAL_UART_RxCpltCallback+0x38>
 8004954:	2b74      	cmp	r3, #116	; 0x74
 8004956:	d1f4      	bne.n	8004942 <HAL_UART_RxCpltCallback+0xe>
    debug_output = ELAPSED_TIME;
 8004958:	2202      	movs	r2, #2
 800495a:	e00a      	b.n	8004972 <HAL_UART_RxCpltCallback+0x3e>
    pre_emphasis_enabled = true;
 800495c:	2201      	movs	r2, #1
    pre_emphasis_enabled = false;
 800495e:	4b09      	ldr	r3, [pc, #36]	; (8004984 <HAL_UART_RxCpltCallback+0x50>)
    printing = true;
 8004960:	701a      	strb	r2, [r3, #0]
    break;
  }

  HAL_UART_Receive_IT(&huart2, rxbuf, 1);
 8004962:	4905      	ldr	r1, [pc, #20]	; (8004978 <HAL_UART_RxCpltCallback+0x44>)
 8004964:	4808      	ldr	r0, [pc, #32]	; (8004988 <HAL_UART_RxCpltCallback+0x54>)
 8004966:	2201      	movs	r2, #1
 8004968:	f7fe ba10 	b.w	8002d8c <HAL_UART_Receive_IT>
    pre_emphasis_enabled = false;
 800496c:	2200      	movs	r2, #0
 800496e:	e7f6      	b.n	800495e <HAL_UART_RxCpltCallback+0x2a>
    debug_output = FILTERBANK;
 8004970:	2201      	movs	r2, #1
    debug_output = ELAPSED_TIME;
 8004972:	4b06      	ldr	r3, [pc, #24]	; (800498c <HAL_UART_RxCpltCallback+0x58>)
 8004974:	e7f4      	b.n	8004960 <HAL_UART_RxCpltCallback+0x2c>
 8004976:	bf00      	nop
 8004978:	2000b848 	.word	0x2000b848
 800497c:	20000018 	.word	0x20000018
 8004980:	20007778 	.word	0x20007778
 8004984:	20000019 	.word	0x20000019
 8004988:	2000b954 	.word	0x2000b954
 800498c:	200038e0 	.word	0x200038e0

08004990 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004990:	e7fe      	b.n	8004990 <Error_Handler>
	...

08004994 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004994:	4b0a      	ldr	r3, [pc, #40]	; (80049c0 <HAL_MspInit+0x2c>)
 8004996:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004998:	f042 0201 	orr.w	r2, r2, #1
 800499c:	661a      	str	r2, [r3, #96]	; 0x60
 800499e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 80049a0:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80049a2:	f002 0201 	and.w	r2, r2, #1
 80049a6:	9200      	str	r2, [sp, #0]
 80049a8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80049aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80049ac:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80049b0:	659a      	str	r2, [r3, #88]	; 0x58
 80049b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b8:	9301      	str	r3, [sp, #4]
 80049ba:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80049bc:	b002      	add	sp, #8
 80049be:	4770      	bx	lr
 80049c0:	40021000 	.word	0x40021000

080049c4 <SVC_Handler>:
 80049c4:	4770      	bx	lr

080049c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80049c6:	4770      	bx	lr

080049c8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80049c8:	f7fc bb98 	b.w	80010fc <HAL_IncTick>

080049cc <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch1);
 80049cc:	4801      	ldr	r0, [pc, #4]	; (80049d4 <DMA1_Channel3_IRQHandler+0x8>)
 80049ce:	f7fd b85f 	b.w	8001a90 <HAL_DMA_IRQHandler>
 80049d2:	bf00      	nop
 80049d4:	2000b644 	.word	0x2000b644

080049d8 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80049d8:	4801      	ldr	r0, [pc, #4]	; (80049e0 <DMA1_Channel4_IRQHandler+0x8>)
 80049da:	f7fd b859 	b.w	8001a90 <HAL_DMA_IRQHandler>
 80049de:	bf00      	nop
 80049e0:	2000b728 	.word	0x2000b728

080049e4 <DMA1_Channel7_IRQHandler>:
void DMA1_Channel7_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 80049e4:	4801      	ldr	r0, [pc, #4]	; (80049ec <DMA1_Channel7_IRQHandler+0x8>)
 80049e6:	f7fd b853 	b.w	8001a90 <HAL_DMA_IRQHandler>
 80049ea:	bf00      	nop
 80049ec:	2000b88c 	.word	0x2000b88c

080049f0 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80049f0:	4801      	ldr	r0, [pc, #4]	; (80049f8 <USART1_IRQHandler+0x8>)
 80049f2:	f7fe bafd 	b.w	8002ff0 <HAL_UART_IRQHandler>
 80049f6:	bf00      	nop
 80049f8:	2000b8d4 	.word	0x2000b8d4

080049fc <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80049fc:	4801      	ldr	r0, [pc, #4]	; (8004a04 <USART2_IRQHandler+0x8>)
 80049fe:	f7fe baf7 	b.w	8002ff0 <HAL_UART_IRQHandler>
 8004a02:	bf00      	nop
 8004a04:	2000b954 	.word	0x2000b954

08004a08 <EXTI15_10_IRQHandler>:
void EXTI15_10_IRQHandler(void)
{
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8004a08:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004a0c:	f7fd b966 	b.w	8001cdc <HAL_GPIO_EXTI_IRQHandler>

08004a10 <DMA2_Channel5_IRQHandler>:
void DMA2_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac_ch2);
 8004a10:	4801      	ldr	r0, [pc, #4]	; (8004a18 <DMA2_Channel5_IRQHandler+0x8>)
 8004a12:	f7fd b83d 	b.w	8001a90 <HAL_DMA_IRQHandler>
 8004a16:	bf00      	nop
 8004a18:	2000b68c 	.word	0x2000b68c

08004a1c <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004a1c:	b570      	push	{r4, r5, r6, lr}
 8004a1e:	460e      	mov	r6, r1
 8004a20:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a22:	460c      	mov	r4, r1
 8004a24:	1ba3      	subs	r3, r4, r6
 8004a26:	429d      	cmp	r5, r3
 8004a28:	dc01      	bgt.n	8004a2e <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8004a2e:	f3af 8000 	nop.w
 8004a32:	f804 0b01 	strb.w	r0, [r4], #1
 8004a36:	e7f5      	b.n	8004a24 <_read+0x8>

08004a38 <_sbrk>:
	}
	return len;
}

caddr_t _sbrk(int incr)
{
 8004a38:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8004a3a:	4b0a      	ldr	r3, [pc, #40]	; (8004a64 <_sbrk+0x2c>)
 8004a3c:	6819      	ldr	r1, [r3, #0]
{
 8004a3e:	4602      	mov	r2, r0
	if (heap_end == 0)
 8004a40:	b909      	cbnz	r1, 8004a46 <_sbrk+0xe>
		heap_end = &end;
 8004a42:	4909      	ldr	r1, [pc, #36]	; (8004a68 <_sbrk+0x30>)
 8004a44:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8004a46:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8004a48:	4669      	mov	r1, sp
 8004a4a:	4402      	add	r2, r0
 8004a4c:	428a      	cmp	r2, r1
 8004a4e:	d906      	bls.n	8004a5e <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8004a50:	f001 fec0 	bl	80067d4 <__errno>
 8004a54:	230c      	movs	r3, #12
 8004a56:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8004a58:	f04f 30ff 	mov.w	r0, #4294967295
 8004a5c:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8004a5e:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8004a60:	bd08      	pop	{r3, pc}
 8004a62:	bf00      	nop
 8004a64:	2000b5fc 	.word	0x2000b5fc
 8004a68:	2000b9d8 	.word	0x2000b9d8

08004a6c <_close>:

int _close(int file)
{
	return -1;
}
 8004a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8004a70:	4770      	bx	lr

08004a72 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8004a72:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a76:	604b      	str	r3, [r1, #4]
	return 0;
}
 8004a78:	2000      	movs	r0, #0
 8004a7a:	4770      	bx	lr

08004a7c <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8004a7c:	2001      	movs	r0, #1
 8004a7e:	4770      	bx	lr

08004a80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8004a80:	2000      	movs	r0, #0
 8004a82:	4770      	bx	lr

08004a84 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004a84:	490f      	ldr	r1, [pc, #60]	; (8004ac4 <SystemInit+0x40>)
 8004a86:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004a8a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004a8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004a92:	4b0d      	ldr	r3, [pc, #52]	; (8004ac8 <SystemInit+0x44>)
 8004a94:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004a96:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004a98:	f042 0201 	orr.w	r2, r2, #1
 8004a9c:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8004a9e:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004aa6:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004aaa:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004aac:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004ab0:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004ab2:	681a      	ldr	r2, [r3, #0]
 8004ab4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004ab8:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004aba:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004abc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004ac0:	608b      	str	r3, [r1, #8]
 8004ac2:	4770      	bx	lr
 8004ac4:	e000ed00 	.word	0xe000ed00
 8004ac8:	40021000 	.word	0x40021000

08004acc <MX_TIM6_Init>:

TIM_HandleTypeDef htim6;

/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004acc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim6.Instance = TIM6;
 8004ace:	480f      	ldr	r0, [pc, #60]	; (8004b0c <MX_TIM6_Init+0x40>)
 8004ad0:	4b0f      	ldr	r3, [pc, #60]	; (8004b10 <MX_TIM6_Init+0x44>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ad2:	2400      	movs	r4, #0
  htim6.Init.Prescaler = 0;
 8004ad4:	e880 0018 	stmia.w	r0, {r3, r4}
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim6.Init.Period = 4095;
 8004ad8:	f640 73ff 	movw	r3, #4095	; 0xfff
 8004adc:	60c3      	str	r3, [r0, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ade:	2380      	movs	r3, #128	; 0x80
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ae0:	9401      	str	r4, [sp, #4]
 8004ae2:	9402      	str	r4, [sp, #8]
 8004ae4:	9403      	str	r4, [sp, #12]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004ae6:	6084      	str	r4, [r0, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8004ae8:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8004aea:	f7fe f8fb 	bl	8002ce4 <HAL_TIM_Base_Init>
 8004aee:	b108      	cbz	r0, 8004af4 <MX_TIM6_Init+0x28>
  {
    Error_Handler();
 8004af0:	f7ff ff4e 	bl	8004990 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004af4:	2320      	movs	r3, #32
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004af6:	a901      	add	r1, sp, #4
 8004af8:	4804      	ldr	r0, [pc, #16]	; (8004b0c <MX_TIM6_Init+0x40>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004afa:	9301      	str	r3, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004afc:	9403      	str	r4, [sp, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8004afe:	f7fe f90b 	bl	8002d18 <HAL_TIMEx_MasterConfigSynchronization>
 8004b02:	b108      	cbz	r0, 8004b08 <MX_TIM6_Init+0x3c>
  {
    Error_Handler();
 8004b04:	f7ff ff44 	bl	8004990 <Error_Handler>
  }

}
 8004b08:	b004      	add	sp, #16
 8004b0a:	bd10      	pop	{r4, pc}
 8004b0c:	2000b84c 	.word	0x2000b84c
 8004b10:	40001000 	.word	0x40001000

08004b14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM6)
 8004b14:	6802      	ldr	r2, [r0, #0]
 8004b16:	4b08      	ldr	r3, [pc, #32]	; (8004b38 <HAL_TIM_Base_MspInit+0x24>)
 8004b18:	429a      	cmp	r2, r3
{
 8004b1a:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM6)
 8004b1c:	d10a      	bne.n	8004b34 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 8004b1e:	f503 3300 	add.w	r3, r3, #131072	; 0x20000
 8004b22:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004b24:	f042 0210 	orr.w	r2, r2, #16
 8004b28:	659a      	str	r2, [r3, #88]	; 0x58
 8004b2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	9301      	str	r3, [sp, #4]
 8004b32:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM6_MspInit 1 */

  /* USER CODE END TIM6_MspInit 1 */
  }
}
 8004b34:	b002      	add	sp, #8
 8004b36:	4770      	bx	lr
 8004b38:	40001000 	.word	0x40001000

08004b3c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004b3c:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
 8004b3e:	480c      	ldr	r0, [pc, #48]	; (8004b70 <MX_USART1_UART_Init+0x34>)
  huart1.Init.BaudRate = 115200;
 8004b40:	4b0c      	ldr	r3, [pc, #48]	; (8004b74 <MX_USART1_UART_Init+0x38>)
 8004b42:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004b46:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b4a:	220c      	movs	r2, #12
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004b4c:	2300      	movs	r3, #0
 8004b4e:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004b50:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004b52:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004b54:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b56:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b58:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b5a:	6203      	str	r3, [r0, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b5c:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004b5e:	f7fe fd89 	bl	8003674 <HAL_UART_Init>
 8004b62:	b118      	cbz	r0, 8004b6c <MX_USART1_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8004b64:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004b68:	f7ff bf12 	b.w	8004990 <Error_Handler>
 8004b6c:	bd08      	pop	{r3, pc}
 8004b6e:	bf00      	nop
 8004b70:	2000b8d4 	.word	0x2000b8d4
 8004b74:	40013800 	.word	0x40013800

08004b78 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004b78:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004b7a:	480c      	ldr	r0, [pc, #48]	; (8004bac <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 460800;
 8004b7c:	4b0c      	ldr	r3, [pc, #48]	; (8004bb0 <MX_USART2_UART_Init+0x38>)
 8004b7e:	f44f 2ee1 	mov.w	lr, #460800	; 0x70800
 8004b82:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b86:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004b88:	2300      	movs	r3, #0
 8004b8a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004b8c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004b8e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004b90:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004b92:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004b94:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004b96:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004b98:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004b9a:	f7fe fd6b 	bl	8003674 <HAL_UART_Init>
 8004b9e:	b118      	cbz	r0, 8004ba8 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8004ba0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004ba4:	f7ff bef4 	b.w	8004990 <Error_Handler>
 8004ba8:	bd08      	pop	{r3, pc}
 8004baa:	bf00      	nop
 8004bac:	2000b954 	.word	0x2000b954
 8004bb0:	40004400 	.word	0x40004400

08004bb4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004bb4:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bb6:	2214      	movs	r2, #20
{
 8004bb8:	b08a      	sub	sp, #40	; 0x28
 8004bba:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bbc:	2100      	movs	r1, #0
 8004bbe:	eb0d 0002 	add.w	r0, sp, r2
 8004bc2:	f001 fe3c 	bl	800683e <memset>
  if(uartHandle->Instance==USART1)
 8004bc6:	682b      	ldr	r3, [r5, #0]
 8004bc8:	4a36      	ldr	r2, [pc, #216]	; (8004ca4 <HAL_UART_MspInit+0xf0>)
 8004bca:	4293      	cmp	r3, r2
 8004bcc:	d12a      	bne.n	8004c24 <HAL_UART_MspInit+0x70>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004bce:	4b36      	ldr	r3, [pc, #216]	; (8004ca8 <HAL_UART_MspInit+0xf4>)
 8004bd0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004bd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004bd6:	661a      	str	r2, [r3, #96]	; 0x60
 8004bd8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004bda:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8004bde:	9201      	str	r2, [sp, #4]
 8004be0:	9a01      	ldr	r2, [sp, #4]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004be2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004be4:	f042 0201 	orr.w	r2, r2, #1
 8004be8:	64da      	str	r2, [r3, #76]	; 0x4c
 8004bea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bec:	f003 0301 	and.w	r3, r3, #1
 8004bf0:	9302      	str	r3, [sp, #8]
 8004bf2:	9b02      	ldr	r3, [sp, #8]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8004bf4:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8004bf8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bfe:	2303      	movs	r3, #3
 8004c00:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c02:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c04:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004c0a:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c0c:	f7fc ff8a 	bl	8001b24 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004c10:	2200      	movs	r2, #0
 8004c12:	2025      	movs	r0, #37	; 0x25
 8004c14:	4611      	mov	r1, r2
 8004c16:	f7fc faa9 	bl	800116c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004c1a:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004c1c:	f7fc fada 	bl	80011d4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004c20:	b00a      	add	sp, #40	; 0x28
 8004c22:	bd70      	pop	{r4, r5, r6, pc}
  else if(uartHandle->Instance==USART2)
 8004c24:	4a21      	ldr	r2, [pc, #132]	; (8004cac <HAL_UART_MspInit+0xf8>)
 8004c26:	4293      	cmp	r3, r2
 8004c28:	d1fa      	bne.n	8004c20 <HAL_UART_MspInit+0x6c>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c2a:	4b1f      	ldr	r3, [pc, #124]	; (8004ca8 <HAL_UART_MspInit+0xf4>)
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004c2c:	4c20      	ldr	r4, [pc, #128]	; (8004cb0 <HAL_UART_MspInit+0xfc>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004c2e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c30:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004c34:	659a      	str	r2, [r3, #88]	; 0x58
 8004c36:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004c38:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004c3c:	9203      	str	r2, [sp, #12]
 8004c3e:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c40:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004c42:	f042 0201 	orr.w	r2, r2, #1
 8004c46:	64da      	str	r2, [r3, #76]	; 0x4c
 8004c48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c4a:	f003 0301 	and.w	r3, r3, #1
 8004c4e:	9304      	str	r3, [sp, #16]
 8004c50:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004c52:	230c      	movs	r3, #12
 8004c54:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c56:	2303      	movs	r3, #3
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c58:	2602      	movs	r6, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c5a:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c60:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c62:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004c64:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c66:	9606      	str	r6, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c68:	f7fc ff5c 	bl	8001b24 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004c6c:	4b11      	ldr	r3, [pc, #68]	; (8004cb4 <HAL_UART_MspInit+0x100>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8004c6e:	e884 0048 	stmia.w	r4, {r3, r6}
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c72:	2310      	movs	r3, #16
 8004c74:	60a3      	str	r3, [r4, #8]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c76:	2280      	movs	r2, #128	; 0x80
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c78:	2300      	movs	r3, #0
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c7a:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c7c:	60e3      	str	r3, [r4, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c7e:	6122      	str	r2, [r4, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c80:	6163      	str	r3, [r4, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c82:	61a3      	str	r3, [r4, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004c84:	61e3      	str	r3, [r4, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8004c86:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004c88:	f7fc fe3a 	bl	8001900 <HAL_DMA_Init>
 8004c8c:	b108      	cbz	r0, 8004c92 <HAL_UART_MspInit+0xde>
      Error_Handler();
 8004c8e:	f7ff fe7f 	bl	8004990 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c92:	2200      	movs	r2, #0
 8004c94:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c96:	66ac      	str	r4, [r5, #104]	; 0x68
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c98:	4611      	mov	r1, r2
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8004c9a:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004c9c:	f7fc fa66 	bl	800116c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004ca0:	2026      	movs	r0, #38	; 0x26
 8004ca2:	e7bb      	b.n	8004c1c <HAL_UART_MspInit+0x68>
 8004ca4:	40013800 	.word	0x40013800
 8004ca8:	40021000 	.word	0x40021000
 8004cac:	40004400 	.word	0x40004400
 8004cb0:	2000b88c 	.word	0x2000b88c
 8004cb4:	40020080 	.word	0x40020080

08004cb8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004cb8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004cf0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8004cbc:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8004cbe:	e003      	b.n	8004cc8 <LoopCopyDataInit>

08004cc0 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8004cc0:	4b0c      	ldr	r3, [pc, #48]	; (8004cf4 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8004cc2:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8004cc4:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8004cc6:	3104      	adds	r1, #4

08004cc8 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8004cc8:	480b      	ldr	r0, [pc, #44]	; (8004cf8 <LoopForever+0xa>)
	ldr	r3, =_edata
 8004cca:	4b0c      	ldr	r3, [pc, #48]	; (8004cfc <LoopForever+0xe>)
	adds	r2, r0, r1
 8004ccc:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8004cce:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8004cd0:	d3f6      	bcc.n	8004cc0 <CopyDataInit>
	ldr	r2, =_sbss
 8004cd2:	4a0b      	ldr	r2, [pc, #44]	; (8004d00 <LoopForever+0x12>)
	b	LoopFillZerobss
 8004cd4:	e002      	b.n	8004cdc <LoopFillZerobss>

08004cd6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8004cd6:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8004cd8:	f842 3b04 	str.w	r3, [r2], #4

08004cdc <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8004cdc:	4b09      	ldr	r3, [pc, #36]	; (8004d04 <LoopForever+0x16>)
	cmp	r2, r3
 8004cde:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8004ce0:	d3f9      	bcc.n	8004cd6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004ce2:	f7ff fecf 	bl	8004a84 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004ce6:	f001 fd7b 	bl	80067e0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8004cea:	f7ff fccd 	bl	8004688 <main>

08004cee <LoopForever>:

LoopForever:
    b LoopForever
 8004cee:	e7fe      	b.n	8004cee <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8004cf0:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8004cf4:	0801ea38 	.word	0x0801ea38
	ldr	r0, =_sdata
 8004cf8:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8004cfc:	200001f4 	.word	0x200001f4
	ldr	r2, =_sbss
 8004d00:	200001f4 	.word	0x200001f4
	ldr	r3, = _ebss
 8004d04:	2000b9d8 	.word	0x2000b9d8

08004d08 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8004d08:	e7fe      	b.n	8004d08 <ADC1_2_IRQHandler>
	...

08004d0c <arm_fill_f32>:
 8004d0c:	b410      	push	{r4}
 8004d0e:	088c      	lsrs	r4, r1, #2
 8004d10:	d010      	beq.n	8004d34 <arm_fill_f32+0x28>
 8004d12:	f100 0310 	add.w	r3, r0, #16
 8004d16:	4622      	mov	r2, r4
 8004d18:	3a01      	subs	r2, #1
 8004d1a:	ed03 0a04 	vstr	s0, [r3, #-16]
 8004d1e:	ed03 0a03 	vstr	s0, [r3, #-12]
 8004d22:	ed03 0a02 	vstr	s0, [r3, #-8]
 8004d26:	ed03 0a01 	vstr	s0, [r3, #-4]
 8004d2a:	f103 0310 	add.w	r3, r3, #16
 8004d2e:	d1f3      	bne.n	8004d18 <arm_fill_f32+0xc>
 8004d30:	eb00 1004 	add.w	r0, r0, r4, lsl #4
 8004d34:	f011 0103 	ands.w	r1, r1, #3
 8004d38:	d003      	beq.n	8004d42 <arm_fill_f32+0x36>
 8004d3a:	3901      	subs	r1, #1
 8004d3c:	eca0 0a01 	vstmia	r0!, {s0}
 8004d40:	d1fb      	bne.n	8004d3a <arm_fill_f32+0x2e>
 8004d42:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004d46:	4770      	bx	lr

08004d48 <arm_copy_f32>:
 8004d48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d4c:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8004d50:	d01e      	beq.n	8004d90 <arm_copy_f32+0x48>
 8004d52:	f100 0410 	add.w	r4, r0, #16
 8004d56:	f101 0310 	add.w	r3, r1, #16
 8004d5a:	4645      	mov	r5, r8
 8004d5c:	f854 cc10 	ldr.w	ip, [r4, #-16]
 8004d60:	f854 ec0c 	ldr.w	lr, [r4, #-12]
 8004d64:	f854 7c08 	ldr.w	r7, [r4, #-8]
 8004d68:	f854 6c04 	ldr.w	r6, [r4, #-4]
 8004d6c:	f843 6c04 	str.w	r6, [r3, #-4]
 8004d70:	3d01      	subs	r5, #1
 8004d72:	f843 cc10 	str.w	ip, [r3, #-16]
 8004d76:	f843 ec0c 	str.w	lr, [r3, #-12]
 8004d7a:	f843 7c08 	str.w	r7, [r3, #-8]
 8004d7e:	f104 0410 	add.w	r4, r4, #16
 8004d82:	f103 0310 	add.w	r3, r3, #16
 8004d86:	d1e9      	bne.n	8004d5c <arm_copy_f32+0x14>
 8004d88:	ea4f 1808 	mov.w	r8, r8, lsl #4
 8004d8c:	4440      	add	r0, r8
 8004d8e:	4441      	add	r1, r8
 8004d90:	f012 0203 	ands.w	r2, r2, #3
 8004d94:	d005      	beq.n	8004da2 <arm_copy_f32+0x5a>
 8004d96:	f850 3b04 	ldr.w	r3, [r0], #4
 8004d9a:	f841 3b04 	str.w	r3, [r1], #4
 8004d9e:	3a01      	subs	r2, #1
 8004da0:	d1f9      	bne.n	8004d96 <arm_copy_f32+0x4e>
 8004da2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004da6:	bf00      	nop

08004da8 <arm_mean_f32>:
 8004da8:	b430      	push	{r4, r5}
 8004daa:	088d      	lsrs	r5, r1, #2
 8004dac:	eddf 7a17 	vldr	s15, [pc, #92]	; 8004e0c <arm_mean_f32+0x64>
 8004db0:	d018      	beq.n	8004de4 <arm_mean_f32+0x3c>
 8004db2:	f100 0310 	add.w	r3, r0, #16
 8004db6:	462c      	mov	r4, r5
 8004db8:	ed13 7a04 	vldr	s14, [r3, #-16]
 8004dbc:	ed53 5a03 	vldr	s11, [r3, #-12]
 8004dc0:	ed13 6a02 	vldr	s12, [r3, #-8]
 8004dc4:	ed53 6a01 	vldr	s13, [r3, #-4]
 8004dc8:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004dcc:	3c01      	subs	r4, #1
 8004dce:	ee77 7a25 	vadd.f32	s15, s14, s11
 8004dd2:	f103 0310 	add.w	r3, r3, #16
 8004dd6:	ee77 7a86 	vadd.f32	s15, s15, s12
 8004dda:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004dde:	d1eb      	bne.n	8004db8 <arm_mean_f32+0x10>
 8004de0:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 8004de4:	f011 0303 	ands.w	r3, r1, #3
 8004de8:	d005      	beq.n	8004df6 <arm_mean_f32+0x4e>
 8004dea:	ecb0 7a01 	vldmia	r0!, {s14}
 8004dee:	3b01      	subs	r3, #1
 8004df0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004df4:	d1f9      	bne.n	8004dea <arm_mean_f32+0x42>
 8004df6:	ee07 1a10 	vmov	s14, r1
 8004dfa:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8004dfe:	bc30      	pop	{r4, r5}
 8004e00:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8004e04:	edc2 6a00 	vstr	s13, [r2]
 8004e08:	4770      	bx	lr
 8004e0a:	bf00      	nop
 8004e0c:	00000000 	.word	0x00000000

08004e10 <arm_rfft_fast_init_f32>:
 8004e10:	084b      	lsrs	r3, r1, #1
 8004e12:	2b80      	cmp	r3, #128	; 0x80
 8004e14:	b410      	push	{r4}
 8004e16:	8201      	strh	r1, [r0, #16]
 8004e18:	8003      	strh	r3, [r0, #0]
 8004e1a:	d046      	beq.n	8004eaa <arm_rfft_fast_init_f32+0x9a>
 8004e1c:	d916      	bls.n	8004e4c <arm_rfft_fast_init_f32+0x3c>
 8004e1e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004e22:	d03c      	beq.n	8004e9e <arm_rfft_fast_init_f32+0x8e>
 8004e24:	d928      	bls.n	8004e78 <arm_rfft_fast_init_f32+0x68>
 8004e26:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004e2a:	d01f      	beq.n	8004e6c <arm_rfft_fast_init_f32+0x5c>
 8004e2c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004e30:	d112      	bne.n	8004e58 <arm_rfft_fast_init_f32+0x48>
 8004e32:	4920      	ldr	r1, [pc, #128]	; (8004eb4 <arm_rfft_fast_init_f32+0xa4>)
 8004e34:	4a20      	ldr	r2, [pc, #128]	; (8004eb8 <arm_rfft_fast_init_f32+0xa8>)
 8004e36:	4b21      	ldr	r3, [pc, #132]	; (8004ebc <arm_rfft_fast_init_f32+0xac>)
 8004e38:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 8004e3c:	8184      	strh	r4, [r0, #12]
 8004e3e:	6081      	str	r1, [r0, #8]
 8004e40:	6042      	str	r2, [r0, #4]
 8004e42:	6143      	str	r3, [r0, #20]
 8004e44:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e48:	2000      	movs	r0, #0
 8004e4a:	4770      	bx	lr
 8004e4c:	2b20      	cmp	r3, #32
 8004e4e:	d01c      	beq.n	8004e8a <arm_rfft_fast_init_f32+0x7a>
 8004e50:	2b40      	cmp	r3, #64	; 0x40
 8004e52:	d006      	beq.n	8004e62 <arm_rfft_fast_init_f32+0x52>
 8004e54:	2b10      	cmp	r3, #16
 8004e56:	d01d      	beq.n	8004e94 <arm_rfft_fast_init_f32+0x84>
 8004e58:	f04f 30ff 	mov.w	r0, #4294967295
 8004e5c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	2438      	movs	r4, #56	; 0x38
 8004e64:	4916      	ldr	r1, [pc, #88]	; (8004ec0 <arm_rfft_fast_init_f32+0xb0>)
 8004e66:	4a17      	ldr	r2, [pc, #92]	; (8004ec4 <arm_rfft_fast_init_f32+0xb4>)
 8004e68:	4b17      	ldr	r3, [pc, #92]	; (8004ec8 <arm_rfft_fast_init_f32+0xb8>)
 8004e6a:	e7e7      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004e6c:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 8004e70:	4916      	ldr	r1, [pc, #88]	; (8004ecc <arm_rfft_fast_init_f32+0xbc>)
 8004e72:	4a17      	ldr	r2, [pc, #92]	; (8004ed0 <arm_rfft_fast_init_f32+0xc0>)
 8004e74:	4b17      	ldr	r3, [pc, #92]	; (8004ed4 <arm_rfft_fast_init_f32+0xc4>)
 8004e76:	e7e1      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004e78:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e7c:	d1ec      	bne.n	8004e58 <arm_rfft_fast_init_f32+0x48>
 8004e7e:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 8004e82:	4915      	ldr	r1, [pc, #84]	; (8004ed8 <arm_rfft_fast_init_f32+0xc8>)
 8004e84:	4a15      	ldr	r2, [pc, #84]	; (8004edc <arm_rfft_fast_init_f32+0xcc>)
 8004e86:	4b16      	ldr	r3, [pc, #88]	; (8004ee0 <arm_rfft_fast_init_f32+0xd0>)
 8004e88:	e7d8      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004e8a:	2430      	movs	r4, #48	; 0x30
 8004e8c:	4915      	ldr	r1, [pc, #84]	; (8004ee4 <arm_rfft_fast_init_f32+0xd4>)
 8004e8e:	4a16      	ldr	r2, [pc, #88]	; (8004ee8 <arm_rfft_fast_init_f32+0xd8>)
 8004e90:	4b16      	ldr	r3, [pc, #88]	; (8004eec <arm_rfft_fast_init_f32+0xdc>)
 8004e92:	e7d3      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004e94:	2414      	movs	r4, #20
 8004e96:	4916      	ldr	r1, [pc, #88]	; (8004ef0 <arm_rfft_fast_init_f32+0xe0>)
 8004e98:	4a16      	ldr	r2, [pc, #88]	; (8004ef4 <arm_rfft_fast_init_f32+0xe4>)
 8004e9a:	4b17      	ldr	r3, [pc, #92]	; (8004ef8 <arm_rfft_fast_init_f32+0xe8>)
 8004e9c:	e7ce      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004e9e:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 8004ea2:	4916      	ldr	r1, [pc, #88]	; (8004efc <arm_rfft_fast_init_f32+0xec>)
 8004ea4:	4a16      	ldr	r2, [pc, #88]	; (8004f00 <arm_rfft_fast_init_f32+0xf0>)
 8004ea6:	4b17      	ldr	r3, [pc, #92]	; (8004f04 <arm_rfft_fast_init_f32+0xf4>)
 8004ea8:	e7c8      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004eaa:	24d0      	movs	r4, #208	; 0xd0
 8004eac:	4916      	ldr	r1, [pc, #88]	; (8004f08 <arm_rfft_fast_init_f32+0xf8>)
 8004eae:	4a17      	ldr	r2, [pc, #92]	; (8004f0c <arm_rfft_fast_init_f32+0xfc>)
 8004eb0:	4b17      	ldr	r3, [pc, #92]	; (8004f10 <arm_rfft_fast_init_f32+0x100>)
 8004eb2:	e7c3      	b.n	8004e3c <arm_rfft_fast_init_f32+0x2c>
 8004eb4:	0801a0c0 	.word	0x0801a0c0
 8004eb8:	0800aab4 	.word	0x0800aab4
 8004ebc:	08010c24 	.word	0x08010c24
 8004ec0:	0800ebb4 	.word	0x0800ebb4
 8004ec4:	0801be80 	.word	0x0801be80
 8004ec8:	0801e370 	.word	0x0801e370
 8004ecc:	080175a4 	.word	0x080175a4
 8004ed0:	080154a4 	.word	0x080154a4
 8004ed4:	0800ec24 	.word	0x0800ec24
 8004ed8:	0801e000 	.word	0x0801e000
 8004edc:	08014c24 	.word	0x08014c24
 8004ee0:	0801c080 	.word	0x0801c080
 8004ee4:	0801845c 	.word	0x0801845c
 8004ee8:	080174a4 	.word	0x080174a4
 8004eec:	0800eab4 	.word	0x0800eab4
 8004ef0:	080183b4 	.word	0x080183b4
 8004ef4:	08015424 	.word	0x08015424
 8004ef8:	080183dc 	.word	0x080183dc
 8004efc:	0801c880 	.word	0x0801c880
 8004f00:	080190c0 	.word	0x080190c0
 8004f04:	0801cc00 	.word	0x0801cc00
 8004f08:	0801e570 	.word	0x0801e570
 8004f0c:	08018cc0 	.word	0x08018cc0
 8004f10:	0801dc00 	.word	0x0801dc00

08004f14 <arm_rfft_fast_f32>:
 8004f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f18:	8a06      	ldrh	r6, [r0, #16]
 8004f1a:	0876      	lsrs	r6, r6, #1
 8004f1c:	4607      	mov	r7, r0
 8004f1e:	4615      	mov	r5, r2
 8004f20:	8006      	strh	r6, [r0, #0]
 8004f22:	460c      	mov	r4, r1
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d15c      	bne.n	8004fe2 <arm_rfft_fast_f32+0xce>
 8004f28:	461a      	mov	r2, r3
 8004f2a:	2301      	movs	r3, #1
 8004f2c:	f000 fbe4 	bl	80056f8 <arm_cfft_f32>
 8004f30:	edd4 7a00 	vldr	s15, [r4]
 8004f34:	ed94 7a01 	vldr	s14, [r4, #4]
 8004f38:	883e      	ldrh	r6, [r7, #0]
 8004f3a:	6978      	ldr	r0, [r7, #20]
 8004f3c:	ee37 7a07 	vadd.f32	s14, s14, s14
 8004f40:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8004f44:	eeb6 3a00 	vmov.f32	s6, #96	; 0x3f000000  0.5
 8004f48:	ee77 6a87 	vadd.f32	s13, s15, s14
 8004f4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004f50:	3e01      	subs	r6, #1
 8004f52:	ee26 7a83 	vmul.f32	s14, s13, s6
 8004f56:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004f5a:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 8004f5e:	ed85 7a00 	vstr	s14, [r5]
 8004f62:	edc5 7a01 	vstr	s15, [r5, #4]
 8004f66:	3010      	adds	r0, #16
 8004f68:	f105 0210 	add.w	r2, r5, #16
 8004f6c:	3b08      	subs	r3, #8
 8004f6e:	f104 0110 	add.w	r1, r4, #16
 8004f72:	ed93 7a02 	vldr	s14, [r3, #8]
 8004f76:	ed51 6a02 	vldr	s13, [r1, #-8]
 8004f7a:	ed10 6a02 	vldr	s12, [r0, #-8]
 8004f7e:	edd3 3a03 	vldr	s7, [r3, #12]
 8004f82:	ed11 5a01 	vldr	s10, [r1, #-4]
 8004f86:	ed50 5a01 	vldr	s11, [r0, #-4]
 8004f8a:	ee77 7a66 	vsub.f32	s15, s14, s13
 8004f8e:	ee77 4a26 	vadd.f32	s9, s14, s13
 8004f92:	ee33 4a85 	vadd.f32	s8, s7, s10
 8004f96:	ee66 6a27 	vmul.f32	s13, s12, s15
 8004f9a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004f9e:	ee35 5a63 	vsub.f32	s10, s10, s7
 8004fa2:	ee76 6aa4 	vadd.f32	s13, s13, s9
 8004fa6:	ee77 7a05 	vadd.f32	s15, s14, s10
 8004faa:	ee26 6a04 	vmul.f32	s12, s12, s8
 8004fae:	ee65 5a84 	vmul.f32	s11, s11, s8
 8004fb2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8004fb6:	ee36 7aa5 	vadd.f32	s14, s13, s11
 8004fba:	ee67 7a83 	vmul.f32	s15, s15, s6
 8004fbe:	ee27 7a03 	vmul.f32	s14, s14, s6
 8004fc2:	3e01      	subs	r6, #1
 8004fc4:	ed02 7a02 	vstr	s14, [r2, #-8]
 8004fc8:	ed42 7a01 	vstr	s15, [r2, #-4]
 8004fcc:	f1a3 0308 	sub.w	r3, r3, #8
 8004fd0:	f101 0108 	add.w	r1, r1, #8
 8004fd4:	f100 0008 	add.w	r0, r0, #8
 8004fd8:	f102 0208 	add.w	r2, r2, #8
 8004fdc:	d1c9      	bne.n	8004f72 <arm_rfft_fast_f32+0x5e>
 8004fde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004fe2:	edd1 7a00 	vldr	s15, [r1]
 8004fe6:	edd1 6a01 	vldr	s13, [r1, #4]
 8004fea:	6941      	ldr	r1, [r0, #20]
 8004fec:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8004ff0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8004ff4:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 8004ff8:	ee27 7a23 	vmul.f32	s14, s14, s7
 8004ffc:	ee67 7aa3 	vmul.f32	s15, s15, s7
 8005000:	3e01      	subs	r6, #1
 8005002:	ed82 7a00 	vstr	s14, [r2]
 8005006:	edc2 7a01 	vstr	s15, [r2, #4]
 800500a:	00f0      	lsls	r0, r6, #3
 800500c:	b3ee      	cbz	r6, 800508a <arm_rfft_fast_f32+0x176>
 800500e:	3808      	subs	r0, #8
 8005010:	f101 0e10 	add.w	lr, r1, #16
 8005014:	4420      	add	r0, r4
 8005016:	f104 0110 	add.w	r1, r4, #16
 800501a:	f102 0c10 	add.w	ip, r2, #16
 800501e:	ed90 7a02 	vldr	s14, [r0, #8]
 8005022:	ed51 6a02 	vldr	s13, [r1, #-8]
 8005026:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800502a:	ed90 4a03 	vldr	s8, [r0, #12]
 800502e:	ed11 5a01 	vldr	s10, [r1, #-4]
 8005032:	ed5e 5a01 	vldr	s11, [lr, #-4]
 8005036:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800503a:	ee74 4a05 	vadd.f32	s9, s8, s10
 800503e:	ee26 3a27 	vmul.f32	s6, s12, s15
 8005042:	ee77 6a26 	vadd.f32	s13, s14, s13
 8005046:	ee35 5a44 	vsub.f32	s10, s10, s8
 800504a:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800504e:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005052:	ee77 7a05 	vadd.f32	s15, s14, s10
 8005056:	ee26 6a24 	vmul.f32	s12, s12, s9
 800505a:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800505e:	ee77 7ac6 	vsub.f32	s15, s15, s12
 8005062:	ee36 7ae5 	vsub.f32	s14, s13, s11
 8005066:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800506a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800506e:	3e01      	subs	r6, #1
 8005070:	ed0c 7a02 	vstr	s14, [ip, #-8]
 8005074:	ed4c 7a01 	vstr	s15, [ip, #-4]
 8005078:	f1a0 0008 	sub.w	r0, r0, #8
 800507c:	f101 0108 	add.w	r1, r1, #8
 8005080:	f10e 0e08 	add.w	lr, lr, #8
 8005084:	f10c 0c08 	add.w	ip, ip, #8
 8005088:	d1c9      	bne.n	800501e <arm_rfft_fast_f32+0x10a>
 800508a:	461a      	mov	r2, r3
 800508c:	4629      	mov	r1, r5
 800508e:	4638      	mov	r0, r7
 8005090:	2301      	movs	r3, #1
 8005092:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005096:	f000 bb2f 	b.w	80056f8 <arm_cfft_f32>
 800509a:	bf00      	nop

0800509c <arm_cfft_radix8by2_f32>:
 800509c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050a0:	ed2d 8b08 	vpush	{d8-d11}
 80050a4:	4607      	mov	r7, r0
 80050a6:	4608      	mov	r0, r1
 80050a8:	f8b7 e000 	ldrh.w	lr, [r7]
 80050ac:	687a      	ldr	r2, [r7, #4]
 80050ae:	ea4f 015e 	mov.w	r1, lr, lsr #1
 80050b2:	eb00 088e 	add.w	r8, r0, lr, lsl #2
 80050b6:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 80050ba:	f000 80b0 	beq.w	800521e <arm_cfft_radix8by2_f32+0x182>
 80050be:	008b      	lsls	r3, r1, #2
 80050c0:	3310      	adds	r3, #16
 80050c2:	18c6      	adds	r6, r0, r3
 80050c4:	3210      	adds	r2, #16
 80050c6:	4443      	add	r3, r8
 80050c8:	f100 0510 	add.w	r5, r0, #16
 80050cc:	f108 0410 	add.w	r4, r8, #16
 80050d0:	ed54 1a04 	vldr	s3, [r4, #-16]
 80050d4:	ed54 6a03 	vldr	s13, [r4, #-12]
 80050d8:	ed13 4a04 	vldr	s8, [r3, #-16]
 80050dc:	ed53 3a03 	vldr	s7, [r3, #-12]
 80050e0:	ed53 5a02 	vldr	s11, [r3, #-8]
 80050e4:	ed13 5a01 	vldr	s10, [r3, #-4]
 80050e8:	ed14 0a02 	vldr	s0, [r4, #-8]
 80050ec:	ed54 7a01 	vldr	s15, [r4, #-4]
 80050f0:	ed16 2a04 	vldr	s4, [r6, #-16]
 80050f4:	ed56 2a03 	vldr	s5, [r6, #-12]
 80050f8:	ed15 6a03 	vldr	s12, [r5, #-12]
 80050fc:	ed15 7a01 	vldr	s14, [r5, #-4]
 8005100:	ed15 3a04 	vldr	s6, [r5, #-16]
 8005104:	ed56 0a02 	vldr	s1, [r6, #-8]
 8005108:	ed16 1a01 	vldr	s2, [r6, #-4]
 800510c:	ed55 4a02 	vldr	s9, [r5, #-8]
 8005110:	ee73 ba21 	vadd.f32	s23, s6, s3
 8005114:	ee36 ba26 	vadd.f32	s22, s12, s13
 8005118:	ee37 aa27 	vadd.f32	s20, s14, s15
 800511c:	ee72 9a04 	vadd.f32	s19, s4, s8
 8005120:	ee32 9aa3 	vadd.f32	s18, s5, s7
 8005124:	ee31 8a05 	vadd.f32	s16, s2, s10
 8005128:	ee74 aa80 	vadd.f32	s21, s9, s0
 800512c:	ee70 8aa5 	vadd.f32	s17, s1, s11
 8005130:	ed45 ba04 	vstr	s23, [r5, #-16]
 8005134:	ed05 ba03 	vstr	s22, [r5, #-12]
 8005138:	ed45 aa02 	vstr	s21, [r5, #-8]
 800513c:	ed05 aa01 	vstr	s20, [r5, #-4]
 8005140:	ed06 8a01 	vstr	s16, [r6, #-4]
 8005144:	ed46 9a04 	vstr	s19, [r6, #-16]
 8005148:	ed06 9a03 	vstr	s18, [r6, #-12]
 800514c:	ed46 8a02 	vstr	s17, [r6, #-8]
 8005150:	ee76 6a66 	vsub.f32	s13, s12, s13
 8005154:	ee73 3ae2 	vsub.f32	s7, s7, s5
 8005158:	ed12 6a03 	vldr	s12, [r2, #-12]
 800515c:	ed52 2a04 	vldr	s5, [r2, #-16]
 8005160:	ee33 3a61 	vsub.f32	s6, s6, s3
 8005164:	ee34 4a42 	vsub.f32	s8, s8, s4
 8005168:	ee26 8a86 	vmul.f32	s16, s13, s12
 800516c:	ee24 2a06 	vmul.f32	s4, s8, s12
 8005170:	ee63 1a22 	vmul.f32	s3, s6, s5
 8005174:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005178:	ee23 3a06 	vmul.f32	s6, s6, s12
 800517c:	ee66 6aa2 	vmul.f32	s13, s13, s5
 8005180:	ee23 6a86 	vmul.f32	s12, s7, s12
 8005184:	ee63 3aa2 	vmul.f32	s7, s7, s5
 8005188:	ee36 6a04 	vadd.f32	s12, s12, s8
 800518c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 8005190:	ee72 3a63 	vsub.f32	s7, s4, s7
 8005194:	ee71 2a88 	vadd.f32	s5, s3, s16
 8005198:	ed44 6a03 	vstr	s13, [r4, #-12]
 800519c:	ed44 2a04 	vstr	s5, [r4, #-16]
 80051a0:	ed43 3a04 	vstr	s7, [r3, #-16]
 80051a4:	ed03 6a03 	vstr	s12, [r3, #-12]
 80051a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80051ac:	ee75 6ae0 	vsub.f32	s13, s11, s1
 80051b0:	ed12 7a01 	vldr	s14, [r2, #-4]
 80051b4:	ed52 5a02 	vldr	s11, [r2, #-8]
 80051b8:	ee35 6a41 	vsub.f32	s12, s10, s2
 80051bc:	ee74 4ac0 	vsub.f32	s9, s9, s0
 80051c0:	ee67 3a87 	vmul.f32	s7, s15, s14
 80051c4:	ee26 5a87 	vmul.f32	s10, s13, s14
 80051c8:	ee24 4aa5 	vmul.f32	s8, s9, s11
 80051cc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80051d0:	ee64 4a87 	vmul.f32	s9, s9, s14
 80051d4:	ee66 6aa5 	vmul.f32	s13, s13, s11
 80051d8:	ee26 7a07 	vmul.f32	s14, s12, s14
 80051dc:	ee26 6a25 	vmul.f32	s12, s12, s11
 80051e0:	ee77 7ae4 	vsub.f32	s15, s15, s9
 80051e4:	ee74 5a23 	vadd.f32	s11, s8, s7
 80051e8:	ee35 6a46 	vsub.f32	s12, s10, s12
 80051ec:	ee37 7a26 	vadd.f32	s14, s14, s13
 80051f0:	f1be 0e01 	subs.w	lr, lr, #1
 80051f4:	ed44 5a02 	vstr	s11, [r4, #-8]
 80051f8:	f105 0510 	add.w	r5, r5, #16
 80051fc:	ed44 7a01 	vstr	s15, [r4, #-4]
 8005200:	f106 0610 	add.w	r6, r6, #16
 8005204:	ed03 6a02 	vstr	s12, [r3, #-8]
 8005208:	ed03 7a01 	vstr	s14, [r3, #-4]
 800520c:	f102 0210 	add.w	r2, r2, #16
 8005210:	f104 0410 	add.w	r4, r4, #16
 8005214:	f103 0310 	add.w	r3, r3, #16
 8005218:	f47f af5a 	bne.w	80050d0 <arm_cfft_radix8by2_f32+0x34>
 800521c:	687a      	ldr	r2, [r7, #4]
 800521e:	b28c      	uxth	r4, r1
 8005220:	4621      	mov	r1, r4
 8005222:	2302      	movs	r3, #2
 8005224:	f000 ffdc 	bl	80061e0 <arm_radix8_butterfly_f32>
 8005228:	ecbd 8b08 	vpop	{d8-d11}
 800522c:	4621      	mov	r1, r4
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	4640      	mov	r0, r8
 8005232:	2302      	movs	r3, #2
 8005234:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005238:	f000 bfd2 	b.w	80061e0 <arm_radix8_butterfly_f32>

0800523c <arm_cfft_radix8by4_f32>:
 800523c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005240:	ed2d 8b0a 	vpush	{d8-d12}
 8005244:	8802      	ldrh	r2, [r0, #0]
 8005246:	ed91 6a00 	vldr	s12, [r1]
 800524a:	b08f      	sub	sp, #60	; 0x3c
 800524c:	460f      	mov	r7, r1
 800524e:	0852      	lsrs	r2, r2, #1
 8005250:	6841      	ldr	r1, [r0, #4]
 8005252:	900c      	str	r0, [sp, #48]	; 0x30
 8005254:	0093      	lsls	r3, r2, #2
 8005256:	4638      	mov	r0, r7
 8005258:	4418      	add	r0, r3
 800525a:	4606      	mov	r6, r0
 800525c:	9009      	str	r0, [sp, #36]	; 0x24
 800525e:	4418      	add	r0, r3
 8005260:	edd0 6a00 	vldr	s13, [r0]
 8005264:	ed96 4a00 	vldr	s8, [r6]
 8005268:	edd6 2a01 	vldr	s5, [r6, #4]
 800526c:	edd0 7a01 	vldr	s15, [r0, #4]
 8005270:	900a      	str	r0, [sp, #40]	; 0x28
 8005272:	ee76 5a26 	vadd.f32	s11, s12, s13
 8005276:	4604      	mov	r4, r0
 8005278:	4625      	mov	r5, r4
 800527a:	441c      	add	r4, r3
 800527c:	edd4 4a00 	vldr	s9, [r4]
 8005280:	ed97 7a01 	vldr	s14, [r7, #4]
 8005284:	ed94 3a01 	vldr	s6, [r4, #4]
 8005288:	9401      	str	r4, [sp, #4]
 800528a:	ee35 5a84 	vadd.f32	s10, s11, s8
 800528e:	4630      	mov	r0, r6
 8005290:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005294:	463e      	mov	r6, r7
 8005296:	ee15 ea10 	vmov	lr, s10
 800529a:	ee76 6a66 	vsub.f32	s13, s12, s13
 800529e:	f846 eb08 	str.w	lr, [r6], #8
 80052a2:	ee37 6a27 	vadd.f32	s12, s14, s15
 80052a6:	ed90 5a01 	vldr	s10, [r0, #4]
 80052aa:	9605      	str	r6, [sp, #20]
 80052ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80052b0:	9e01      	ldr	r6, [sp, #4]
 80052b2:	9707      	str	r7, [sp, #28]
 80052b4:	ee76 3aa2 	vadd.f32	s7, s13, s5
 80052b8:	ed96 2a01 	vldr	s4, [r6, #4]
 80052bc:	ee36 7a05 	vadd.f32	s14, s12, s10
 80052c0:	ee75 5ac4 	vsub.f32	s11, s11, s8
 80052c4:	ee37 5ac4 	vsub.f32	s10, s15, s8
 80052c8:	ee77 7a84 	vadd.f32	s15, s15, s8
 80052cc:	ee33 4ac3 	vsub.f32	s8, s7, s6
 80052d0:	4604      	mov	r4, r0
 80052d2:	46a3      	mov	fp, r4
 80052d4:	ee37 7a02 	vadd.f32	s14, s14, s4
 80052d8:	ee35 5a24 	vadd.f32	s10, s10, s9
 80052dc:	ee14 8a10 	vmov	r8, s8
 80052e0:	46a4      	mov	ip, r4
 80052e2:	ee75 5ae4 	vsub.f32	s11, s11, s9
 80052e6:	ed87 7a01 	vstr	s14, [r7, #4]
 80052ea:	f84b 8b08 	str.w	r8, [fp], #8
 80052ee:	f1ac 0704 	sub.w	r7, ip, #4
 80052f2:	ed8c 5a01 	vstr	s10, [ip, #4]
 80052f6:	f101 0c08 	add.w	ip, r1, #8
 80052fa:	462c      	mov	r4, r5
 80052fc:	f8cd c010 	str.w	ip, [sp, #16]
 8005300:	ee15 ca90 	vmov	ip, s11
 8005304:	ee36 6a62 	vsub.f32	s12, s12, s5
 8005308:	f844 cb08 	str.w	ip, [r4], #8
 800530c:	ee76 6ae2 	vsub.f32	s13, s13, s5
 8005310:	ee36 6a43 	vsub.f32	s12, s12, s6
 8005314:	9406      	str	r4, [sp, #24]
 8005316:	ee76 6a83 	vadd.f32	s13, s13, s6
 800531a:	f101 0410 	add.w	r4, r1, #16
 800531e:	0852      	lsrs	r2, r2, #1
 8005320:	9402      	str	r4, [sp, #8]
 8005322:	ed85 6a01 	vstr	s12, [r5, #4]
 8005326:	462c      	mov	r4, r5
 8005328:	f101 0518 	add.w	r5, r1, #24
 800532c:	920b      	str	r2, [sp, #44]	; 0x2c
 800532e:	46b2      	mov	sl, r6
 8005330:	9503      	str	r5, [sp, #12]
 8005332:	ee77 7ae4 	vsub.f32	s15, s15, s9
 8005336:	3a02      	subs	r2, #2
 8005338:	ee16 5a90 	vmov	r5, s13
 800533c:	46b6      	mov	lr, r6
 800533e:	4630      	mov	r0, r6
 8005340:	0852      	lsrs	r2, r2, #1
 8005342:	f84a 5b08 	str.w	r5, [sl], #8
 8005346:	f1a0 0604 	sub.w	r6, r0, #4
 800534a:	edce 7a01 	vstr	s15, [lr, #4]
 800534e:	9208      	str	r2, [sp, #32]
 8005350:	f000 8130 	beq.w	80055b4 <arm_cfft_radix8by4_f32+0x378>
 8005354:	4691      	mov	r9, r2
 8005356:	9a07      	ldr	r2, [sp, #28]
 8005358:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800535c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8005360:	3b08      	subs	r3, #8
 8005362:	f102 0510 	add.w	r5, r2, #16
 8005366:	f101 0c20 	add.w	ip, r1, #32
 800536a:	f1a4 020c 	sub.w	r2, r4, #12
 800536e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 8005372:	4433      	add	r3, r6
 8005374:	3410      	adds	r4, #16
 8005376:	4650      	mov	r0, sl
 8005378:	4659      	mov	r1, fp
 800537a:	ed55 3a02 	vldr	s7, [r5, #-8]
 800537e:	ed14 5a02 	vldr	s10, [r4, #-8]
 8005382:	ed91 7a00 	vldr	s14, [r1]
 8005386:	edd0 7a00 	vldr	s15, [r0]
 800538a:	ed54 5a01 	vldr	s11, [r4, #-4]
 800538e:	ed15 4a01 	vldr	s8, [r5, #-4]
 8005392:	edd0 6a01 	vldr	s13, [r0, #4]
 8005396:	ed91 6a01 	vldr	s12, [r1, #4]
 800539a:	ee33 8a85 	vadd.f32	s16, s7, s10
 800539e:	ee34 0a25 	vadd.f32	s0, s8, s11
 80053a2:	ee78 4a07 	vadd.f32	s9, s16, s14
 80053a6:	ee74 5a65 	vsub.f32	s11, s8, s11
 80053aa:	ee74 4aa7 	vadd.f32	s9, s9, s15
 80053ae:	ee33 5ac5 	vsub.f32	s10, s7, s10
 80053b2:	ed45 4a02 	vstr	s9, [r5, #-8]
 80053b6:	edd1 4a01 	vldr	s9, [r1, #4]
 80053ba:	ed90 4a01 	vldr	s8, [r0, #4]
 80053be:	ee70 4a24 	vadd.f32	s9, s0, s9
 80053c2:	ee75 aa06 	vadd.f32	s21, s10, s12
 80053c6:	ee74 4a84 	vadd.f32	s9, s9, s8
 80053ca:	ee35 aac7 	vsub.f32	s20, s11, s14
 80053ce:	ed45 4a01 	vstr	s9, [r5, #-4]
 80053d2:	edd6 1a00 	vldr	s3, [r6]
 80053d6:	edd7 0a00 	vldr	s1, [r7]
 80053da:	ed92 4a02 	vldr	s8, [r2, #8]
 80053de:	edd3 3a02 	vldr	s7, [r3, #8]
 80053e2:	ed93 2a01 	vldr	s4, [r3, #4]
 80053e6:	ed16 1a01 	vldr	s2, [r6, #-4]
 80053ea:	edd2 2a01 	vldr	s5, [r2, #4]
 80053ee:	ed57 9a01 	vldr	s19, [r7, #-4]
 80053f2:	ee70 4aa1 	vadd.f32	s9, s1, s3
 80053f6:	ee39 3a81 	vadd.f32	s6, s19, s2
 80053fa:	ee74 8a84 	vadd.f32	s17, s9, s8
 80053fe:	ee70 1ae1 	vsub.f32	s3, s1, s3
 8005402:	ee78 8aa3 	vadd.f32	s17, s17, s7
 8005406:	ee7a aae6 	vsub.f32	s21, s21, s13
 800540a:	ee18 aa90 	vmov	sl, s17
 800540e:	f847 a908 	str.w	sl, [r7], #-8
 8005412:	edd2 8a01 	vldr	s17, [r2, #4]
 8005416:	ed93 9a01 	vldr	s18, [r3, #4]
 800541a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800541e:	ee3a aa27 	vadd.f32	s20, s20, s15
 8005422:	ee78 8a89 	vadd.f32	s17, s17, s18
 8005426:	ee74 0a63 	vsub.f32	s1, s8, s7
 800542a:	edc7 8a01 	vstr	s17, [r7, #4]
 800542e:	ed18 ba02 	vldr	s22, [r8, #-8]
 8005432:	ed58 8a01 	vldr	s17, [r8, #-4]
 8005436:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800543a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800543e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 8005442:	ee71 9ae2 	vsub.f32	s19, s3, s5
 8005446:	ee31 9a20 	vadd.f32	s18, s2, s1
 800544a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800544e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 8005452:	ee6a aaa8 	vmul.f32	s21, s21, s17
 8005456:	ee69 baa8 	vmul.f32	s23, s19, s17
 800545a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800545e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 8005462:	ee69 8a28 	vmul.f32	s17, s18, s17
 8005466:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800546a:	ee1c aa10 	vmov	sl, s24
 800546e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 8005472:	f841 ab08 	str.w	sl, [r1], #8
 8005476:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800547a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800547e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 8005482:	ee33 3a62 	vsub.f32	s6, s6, s5
 8005486:	ed01 aa01 	vstr	s20, [r1, #-4]
 800548a:	edc2 8a01 	vstr	s17, [r2, #4]
 800548e:	ed82 ba02 	vstr	s22, [r2, #8]
 8005492:	ed5c 4a04 	vldr	s9, [ip, #-16]
 8005496:	ee74 3a63 	vsub.f32	s7, s8, s7
 800549a:	ee38 8a47 	vsub.f32	s16, s16, s14
 800549e:	ed1c 4a03 	vldr	s8, [ip, #-12]
 80054a2:	ee30 0a46 	vsub.f32	s0, s0, s12
 80054a6:	ee33 3a42 	vsub.f32	s6, s6, s4
 80054aa:	ee38 8a67 	vsub.f32	s16, s16, s15
 80054ae:	ee30 0a66 	vsub.f32	s0, s0, s13
 80054b2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 80054b6:	ee63 8a04 	vmul.f32	s17, s6, s8
 80054ba:	ee28 aa24 	vmul.f32	s20, s16, s9
 80054be:	ee60 9a04 	vmul.f32	s19, s0, s8
 80054c2:	ee28 8a04 	vmul.f32	s16, s16, s8
 80054c6:	ee20 0a24 	vmul.f32	s0, s0, s9
 80054ca:	ee63 3a84 	vmul.f32	s7, s7, s8
 80054ce:	ee39 4a68 	vsub.f32	s8, s18, s17
 80054d2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 80054d6:	ee14 aa10 	vmov	sl, s8
 80054da:	ee30 0a48 	vsub.f32	s0, s0, s16
 80054de:	ee63 4a24 	vmul.f32	s9, s6, s9
 80054e2:	ed44 9a02 	vstr	s19, [r4, #-8]
 80054e6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 80054ea:	ed04 0a01 	vstr	s0, [r4, #-4]
 80054ee:	f846 a908 	str.w	sl, [r6], #-8
 80054f2:	ee35 6a46 	vsub.f32	s12, s10, s12
 80054f6:	ee35 7a87 	vadd.f32	s14, s11, s14
 80054fa:	edc6 3a01 	vstr	s7, [r6, #4]
 80054fe:	ee76 6a26 	vadd.f32	s13, s12, s13
 8005502:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005506:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800550a:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800550e:	ee67 5a86 	vmul.f32	s11, s15, s12
 8005512:	ee26 5a87 	vmul.f32	s10, s13, s14
 8005516:	ee72 2a62 	vsub.f32	s5, s4, s5
 800551a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800551e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 8005522:	ee75 5a25 	vadd.f32	s11, s10, s11
 8005526:	ee62 0a86 	vmul.f32	s1, s5, s12
 800552a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800552e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005532:	ee21 6a06 	vmul.f32	s12, s2, s12
 8005536:	ee62 2a87 	vmul.f32	s5, s5, s14
 800553a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800553e:	ee15 aa90 	vmov	sl, s11
 8005542:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005546:	f840 ab08 	str.w	sl, [r0], #8
 800554a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800554e:	ee76 2a22 	vadd.f32	s5, s12, s5
 8005552:	f1b9 0901 	subs.w	r9, r9, #1
 8005556:	ed40 7a01 	vstr	s15, [r0, #-4]
 800555a:	f105 0508 	add.w	r5, r5, #8
 800555e:	ed83 1a02 	vstr	s2, [r3, #8]
 8005562:	edc3 2a01 	vstr	s5, [r3, #4]
 8005566:	f108 0808 	add.w	r8, r8, #8
 800556a:	f1a2 0208 	sub.w	r2, r2, #8
 800556e:	f10c 0c10 	add.w	ip, ip, #16
 8005572:	f104 0408 	add.w	r4, r4, #8
 8005576:	f10e 0e18 	add.w	lr, lr, #24
 800557a:	f1a3 0308 	sub.w	r3, r3, #8
 800557e:	f47f aefc 	bne.w	800537a <arm_cfft_radix8by4_f32+0x13e>
 8005582:	9908      	ldr	r1, [sp, #32]
 8005584:	9802      	ldr	r0, [sp, #8]
 8005586:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800558a:	00cb      	lsls	r3, r1, #3
 800558c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 8005590:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 8005594:	9102      	str	r1, [sp, #8]
 8005596:	9905      	ldr	r1, [sp, #20]
 8005598:	4419      	add	r1, r3
 800559a:	9105      	str	r1, [sp, #20]
 800559c:	9904      	ldr	r1, [sp, #16]
 800559e:	4419      	add	r1, r3
 80055a0:	9104      	str	r1, [sp, #16]
 80055a2:	9906      	ldr	r1, [sp, #24]
 80055a4:	449b      	add	fp, r3
 80055a6:	4419      	add	r1, r3
 80055a8:	449a      	add	sl, r3
 80055aa:	9b03      	ldr	r3, [sp, #12]
 80055ac:	9106      	str	r1, [sp, #24]
 80055ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80055b2:	9303      	str	r3, [sp, #12]
 80055b4:	9a05      	ldr	r2, [sp, #20]
 80055b6:	9806      	ldr	r0, [sp, #24]
 80055b8:	ed92 4a00 	vldr	s8, [r2]
 80055bc:	ed90 7a00 	vldr	s14, [r0]
 80055c0:	ed9b 3a00 	vldr	s6, [fp]
 80055c4:	edda 3a00 	vldr	s7, [sl]
 80055c8:	edd2 4a01 	vldr	s9, [r2, #4]
 80055cc:	edd0 6a01 	vldr	s13, [r0, #4]
 80055d0:	ed9a 2a01 	vldr	s4, [sl, #4]
 80055d4:	eddb 7a01 	vldr	s15, [fp, #4]
 80055d8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 80055dc:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80055de:	ee34 6a07 	vadd.f32	s12, s8, s14
 80055e2:	ee74 5aa6 	vadd.f32	s11, s9, s13
 80055e6:	ee36 5a03 	vadd.f32	s10, s12, s6
 80055ea:	ee74 6ae6 	vsub.f32	s13, s9, s13
 80055ee:	ee35 5a23 	vadd.f32	s10, s10, s7
 80055f2:	ee34 7a47 	vsub.f32	s14, s8, s14
 80055f6:	ed82 5a00 	vstr	s10, [r2]
 80055fa:	ed9b 5a01 	vldr	s10, [fp, #4]
 80055fe:	edda 4a01 	vldr	s9, [sl, #4]
 8005602:	ee35 5a85 	vadd.f32	s10, s11, s10
 8005606:	ee37 4a27 	vadd.f32	s8, s14, s15
 800560a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800560e:	ee76 4ac3 	vsub.f32	s9, s13, s6
 8005612:	ed82 5a01 	vstr	s10, [r2, #4]
 8005616:	9a04      	ldr	r2, [sp, #16]
 8005618:	ee34 5aa3 	vadd.f32	s10, s9, s7
 800561c:	edd2 1a00 	vldr	s3, [r2]
 8005620:	edd2 2a01 	vldr	s5, [r2, #4]
 8005624:	9a02      	ldr	r2, [sp, #8]
 8005626:	ee34 4a42 	vsub.f32	s8, s8, s4
 800562a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800562e:	ee64 4a21 	vmul.f32	s9, s8, s3
 8005632:	ee24 4a22 	vmul.f32	s8, s8, s5
 8005636:	ee65 2a22 	vmul.f32	s5, s10, s5
 800563a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800563e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 8005642:	ee35 5a44 	vsub.f32	s10, s10, s8
 8005646:	ee75 5ae7 	vsub.f32	s11, s11, s15
 800564a:	edcb 2a00 	vstr	s5, [fp]
 800564e:	ed8b 5a01 	vstr	s10, [fp, #4]
 8005652:	ed92 4a01 	vldr	s8, [r2, #4]
 8005656:	ed92 5a00 	vldr	s10, [r2]
 800565a:	9a03      	ldr	r2, [sp, #12]
 800565c:	ee36 6a63 	vsub.f32	s12, s12, s7
 8005660:	ee75 5ac2 	vsub.f32	s11, s11, s4
 8005664:	ee66 4a05 	vmul.f32	s9, s12, s10
 8005668:	ee25 5a85 	vmul.f32	s10, s11, s10
 800566c:	ee26 6a04 	vmul.f32	s12, s12, s8
 8005670:	ee65 5a84 	vmul.f32	s11, s11, s8
 8005674:	ee35 6a46 	vsub.f32	s12, s10, s12
 8005678:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800567c:	ee76 6a83 	vadd.f32	s13, s13, s6
 8005680:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005684:	ed80 6a01 	vstr	s12, [r0, #4]
 8005688:	edc0 5a00 	vstr	s11, [r0]
 800568c:	edd2 5a01 	vldr	s11, [r2, #4]
 8005690:	9807      	ldr	r0, [sp, #28]
 8005692:	ee77 7a02 	vadd.f32	s15, s14, s4
 8005696:	ee36 7ae3 	vsub.f32	s14, s13, s7
 800569a:	edd2 6a00 	vldr	s13, [r2]
 800569e:	ee27 6aa6 	vmul.f32	s12, s15, s13
 80056a2:	ee67 6a26 	vmul.f32	s13, s14, s13
 80056a6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80056aa:	ee27 7a25 	vmul.f32	s14, s14, s11
 80056ae:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80056b2:	ee36 7a07 	vadd.f32	s14, s12, s14
 80056b6:	edca 7a01 	vstr	s15, [sl, #4]
 80056ba:	ed8a 7a00 	vstr	s14, [sl]
 80056be:	6872      	ldr	r2, [r6, #4]
 80056c0:	4621      	mov	r1, r4
 80056c2:	2304      	movs	r3, #4
 80056c4:	f000 fd8c 	bl	80061e0 <arm_radix8_butterfly_f32>
 80056c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80056ca:	6872      	ldr	r2, [r6, #4]
 80056cc:	4621      	mov	r1, r4
 80056ce:	2304      	movs	r3, #4
 80056d0:	f000 fd86 	bl	80061e0 <arm_radix8_butterfly_f32>
 80056d4:	980a      	ldr	r0, [sp, #40]	; 0x28
 80056d6:	6872      	ldr	r2, [r6, #4]
 80056d8:	4621      	mov	r1, r4
 80056da:	2304      	movs	r3, #4
 80056dc:	f000 fd80 	bl	80061e0 <arm_radix8_butterfly_f32>
 80056e0:	6872      	ldr	r2, [r6, #4]
 80056e2:	9801      	ldr	r0, [sp, #4]
 80056e4:	4621      	mov	r1, r4
 80056e6:	2304      	movs	r3, #4
 80056e8:	b00f      	add	sp, #60	; 0x3c
 80056ea:	ecbd 8b0a 	vpop	{d8-d12}
 80056ee:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056f2:	f000 bd75 	b.w	80061e0 <arm_radix8_butterfly_f32>
 80056f6:	bf00      	nop

080056f8 <arm_cfft_f32>:
 80056f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80056fc:	2a01      	cmp	r2, #1
 80056fe:	4606      	mov	r6, r0
 8005700:	4617      	mov	r7, r2
 8005702:	460c      	mov	r4, r1
 8005704:	4698      	mov	r8, r3
 8005706:	8805      	ldrh	r5, [r0, #0]
 8005708:	d054      	beq.n	80057b4 <arm_cfft_f32+0xbc>
 800570a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800570e:	d04c      	beq.n	80057aa <arm_cfft_f32+0xb2>
 8005710:	d916      	bls.n	8005740 <arm_cfft_f32+0x48>
 8005712:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 8005716:	d01a      	beq.n	800574e <arm_cfft_f32+0x56>
 8005718:	d95c      	bls.n	80057d4 <arm_cfft_f32+0xdc>
 800571a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800571e:	d044      	beq.n	80057aa <arm_cfft_f32+0xb2>
 8005720:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 8005724:	d105      	bne.n	8005732 <arm_cfft_f32+0x3a>
 8005726:	2301      	movs	r3, #1
 8005728:	6872      	ldr	r2, [r6, #4]
 800572a:	4629      	mov	r1, r5
 800572c:	4620      	mov	r0, r4
 800572e:	f000 fd57 	bl	80061e0 <arm_radix8_butterfly_f32>
 8005732:	f1b8 0f00 	cmp.w	r8, #0
 8005736:	d111      	bne.n	800575c <arm_cfft_f32+0x64>
 8005738:	2f01      	cmp	r7, #1
 800573a:	d016      	beq.n	800576a <arm_cfft_f32+0x72>
 800573c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005740:	2d20      	cmp	r5, #32
 8005742:	d032      	beq.n	80057aa <arm_cfft_f32+0xb2>
 8005744:	d94a      	bls.n	80057dc <arm_cfft_f32+0xe4>
 8005746:	2d40      	cmp	r5, #64	; 0x40
 8005748:	d0ed      	beq.n	8005726 <arm_cfft_f32+0x2e>
 800574a:	2d80      	cmp	r5, #128	; 0x80
 800574c:	d1f1      	bne.n	8005732 <arm_cfft_f32+0x3a>
 800574e:	4621      	mov	r1, r4
 8005750:	4630      	mov	r0, r6
 8005752:	f7ff fca3 	bl	800509c <arm_cfft_radix8by2_f32>
 8005756:	f1b8 0f00 	cmp.w	r8, #0
 800575a:	d0ed      	beq.n	8005738 <arm_cfft_f32+0x40>
 800575c:	68b2      	ldr	r2, [r6, #8]
 800575e:	89b1      	ldrh	r1, [r6, #12]
 8005760:	4620      	mov	r0, r4
 8005762:	f7fa fd35 	bl	80001d0 <arm_bitreversal_32>
 8005766:	2f01      	cmp	r7, #1
 8005768:	d1e8      	bne.n	800573c <arm_cfft_f32+0x44>
 800576a:	ee07 5a90 	vmov	s15, r5
 800576e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005772:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005776:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800577a:	2d00      	cmp	r5, #0
 800577c:	d0de      	beq.n	800573c <arm_cfft_f32+0x44>
 800577e:	f104 0108 	add.w	r1, r4, #8
 8005782:	2300      	movs	r3, #0
 8005784:	3301      	adds	r3, #1
 8005786:	429d      	cmp	r5, r3
 8005788:	f101 0108 	add.w	r1, r1, #8
 800578c:	ed11 7a04 	vldr	s14, [r1, #-16]
 8005790:	ed51 7a03 	vldr	s15, [r1, #-12]
 8005794:	ee27 7a26 	vmul.f32	s14, s14, s13
 8005798:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800579c:	ed01 7a04 	vstr	s14, [r1, #-16]
 80057a0:	ed41 7a03 	vstr	s15, [r1, #-12]
 80057a4:	d1ee      	bne.n	8005784 <arm_cfft_f32+0x8c>
 80057a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057aa:	4621      	mov	r1, r4
 80057ac:	4630      	mov	r0, r6
 80057ae:	f7ff fd45 	bl	800523c <arm_cfft_radix8by4_f32>
 80057b2:	e7be      	b.n	8005732 <arm_cfft_f32+0x3a>
 80057b4:	b1ad      	cbz	r5, 80057e2 <arm_cfft_f32+0xea>
 80057b6:	f101 030c 	add.w	r3, r1, #12
 80057ba:	2200      	movs	r2, #0
 80057bc:	ed53 7a02 	vldr	s15, [r3, #-8]
 80057c0:	3201      	adds	r2, #1
 80057c2:	eef1 7a67 	vneg.f32	s15, s15
 80057c6:	4295      	cmp	r5, r2
 80057c8:	ed43 7a02 	vstr	s15, [r3, #-8]
 80057cc:	f103 0308 	add.w	r3, r3, #8
 80057d0:	d1f4      	bne.n	80057bc <arm_cfft_f32+0xc4>
 80057d2:	e79a      	b.n	800570a <arm_cfft_f32+0x12>
 80057d4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 80057d8:	d0a5      	beq.n	8005726 <arm_cfft_f32+0x2e>
 80057da:	e7aa      	b.n	8005732 <arm_cfft_f32+0x3a>
 80057dc:	2d10      	cmp	r5, #16
 80057de:	d0b6      	beq.n	800574e <arm_cfft_f32+0x56>
 80057e0:	e7a7      	b.n	8005732 <arm_cfft_f32+0x3a>
 80057e2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 80057e6:	d894      	bhi.n	8005712 <arm_cfft_f32+0x1a>
 80057e8:	e7aa      	b.n	8005740 <arm_cfft_f32+0x48>
 80057ea:	bf00      	nop

080057ec <arm_mat_mult_f32>:
 80057ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f0:	8843      	ldrh	r3, [r0, #2]
 80057f2:	880d      	ldrh	r5, [r1, #0]
 80057f4:	8804      	ldrh	r4, [r0, #0]
 80057f6:	b087      	sub	sp, #28
 80057f8:	429d      	cmp	r5, r3
 80057fa:	9403      	str	r4, [sp, #12]
 80057fc:	f040 8094 	bne.w	8005928 <arm_mat_mult_f32+0x13c>
 8005800:	8813      	ldrh	r3, [r2, #0]
 8005802:	4626      	mov	r6, r4
 8005804:	42b3      	cmp	r3, r6
 8005806:	4614      	mov	r4, r2
 8005808:	f040 808e 	bne.w	8005928 <arm_mat_mult_f32+0x13c>
 800580c:	f8b1 8002 	ldrh.w	r8, [r1, #2]
 8005810:	8863      	ldrh	r3, [r4, #2]
 8005812:	4543      	cmp	r3, r8
 8005814:	f040 8088 	bne.w	8005928 <arm_mat_mult_f32+0x13c>
 8005818:	ea4f 0a95 	mov.w	sl, r5, lsr #2
 800581c:	f005 0303 	and.w	r3, r5, #3
 8005820:	461a      	mov	r2, r3
 8005822:	9301      	str	r3, [sp, #4]
 8005824:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005828:	f8d0 e004 	ldr.w	lr, [r0, #4]
 800582c:	6860      	ldr	r0, [r4, #4]
 800582e:	9004      	str	r0, [sp, #16]
 8005830:	b29b      	uxth	r3, r3
 8005832:	3301      	adds	r3, #1
 8005834:	ea4f 1b08 	mov.w	fp, r8, lsl #4
 8005838:	3a01      	subs	r2, #1
 800583a:	eb0e 1c03 	add.w	ip, lr, r3, lsl #4
 800583e:	fb03 fb0b 	mul.w	fp, r3, fp
 8005842:	00ab      	lsls	r3, r5, #2
 8005844:	b292      	uxth	r2, r2
 8005846:	9305      	str	r3, [sp, #20]
 8005848:	2300      	movs	r3, #0
 800584a:	3201      	adds	r2, #1
 800584c:	9302      	str	r3, [sp, #8]
 800584e:	460b      	mov	r3, r1
 8005850:	684c      	ldr	r4, [r1, #4]
 8005852:	ea4f 0982 	mov.w	r9, r2, lsl #2
 8005856:	4651      	mov	r1, sl
 8005858:	ea4f 0088 	mov.w	r0, r8, lsl #2
 800585c:	469a      	mov	sl, r3
 800585e:	9b04      	ldr	r3, [sp, #16]
 8005860:	9a02      	ldr	r2, [sp, #8]
 8005862:	2600      	movs	r6, #0
 8005864:	eb03 0782 	add.w	r7, r3, r2, lsl #2
 8005868:	f10c 0510 	add.w	r5, ip, #16
 800586c:	eddf 7a31 	vldr	s15, [pc, #196]	; 8005934 <arm_mat_mult_f32+0x148>
 8005870:	2900      	cmp	r1, #0
 8005872:	d057      	beq.n	8005924 <arm_mat_mult_f32+0x138>
 8005874:	f10e 0210 	add.w	r2, lr, #16
 8005878:	4623      	mov	r3, r4
 800587a:	ed93 5a00 	vldr	s10, [r3]
 800587e:	ed52 5a04 	vldr	s11, [r2, #-16]
 8005882:	ed12 7a03 	vldr	s14, [r2, #-12]
 8005886:	ed52 6a02 	vldr	s13, [r2, #-8]
 800588a:	ed12 6a01 	vldr	s12, [r2, #-4]
 800588e:	4403      	add	r3, r0
 8005890:	ee65 5a25 	vmul.f32	s11, s10, s11
 8005894:	ed93 5a00 	vldr	s10, [r3]
 8005898:	4403      	add	r3, r0
 800589a:	ee27 7a05 	vmul.f32	s14, s14, s10
 800589e:	ee75 7aa7 	vadd.f32	s15, s11, s15
 80058a2:	ed93 5a00 	vldr	s10, [r3]
 80058a6:	4403      	add	r3, r0
 80058a8:	ee77 5a27 	vadd.f32	s11, s14, s15
 80058ac:	ee65 7a26 	vmul.f32	s15, s10, s13
 80058b0:	edd3 6a00 	vldr	s13, [r3]
 80058b4:	ee37 7aa5 	vadd.f32	s14, s15, s11
 80058b8:	3210      	adds	r2, #16
 80058ba:	ee66 7a26 	vmul.f32	s15, s12, s13
 80058be:	42aa      	cmp	r2, r5
 80058c0:	4403      	add	r3, r0
 80058c2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058c6:	d1d8      	bne.n	800587a <arm_mat_mult_f32+0x8e>
 80058c8:	445c      	add	r4, fp
 80058ca:	4663      	mov	r3, ip
 80058cc:	9a01      	ldr	r2, [sp, #4]
 80058ce:	b162      	cbz	r2, 80058ea <arm_mat_mult_f32+0xfe>
 80058d0:	eb03 0209 	add.w	r2, r3, r9
 80058d4:	ecf3 6a01 	vldmia	r3!, {s13}
 80058d8:	ed94 7a00 	vldr	s14, [r4]
 80058dc:	ee26 7a87 	vmul.f32	s14, s13, s14
 80058e0:	4293      	cmp	r3, r2
 80058e2:	4404      	add	r4, r0
 80058e4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058e8:	d1f4      	bne.n	80058d4 <arm_mat_mult_f32+0xe8>
 80058ea:	ece7 7a01 	vstmia	r7!, {s15}
 80058ee:	3601      	adds	r6, #1
 80058f0:	b2b6      	uxth	r6, r6
 80058f2:	f8da 3004 	ldr.w	r3, [sl, #4]
 80058f6:	45b0      	cmp	r8, r6
 80058f8:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 80058fc:	d1b6      	bne.n	800586c <arm_mat_mult_f32+0x80>
 80058fe:	9a03      	ldr	r2, [sp, #12]
 8005900:	9c05      	ldr	r4, [sp, #20]
 8005902:	3a01      	subs	r2, #1
 8005904:	b292      	uxth	r2, r2
 8005906:	4615      	mov	r5, r2
 8005908:	9203      	str	r2, [sp, #12]
 800590a:	9a02      	ldr	r2, [sp, #8]
 800590c:	4442      	add	r2, r8
 800590e:	b292      	uxth	r2, r2
 8005910:	44a6      	add	lr, r4
 8005912:	44a4      	add	ip, r4
 8005914:	9202      	str	r2, [sp, #8]
 8005916:	461c      	mov	r4, r3
 8005918:	2d00      	cmp	r5, #0
 800591a:	d1a0      	bne.n	800585e <arm_mat_mult_f32+0x72>
 800591c:	4628      	mov	r0, r5
 800591e:	b007      	add	sp, #28
 8005920:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005924:	4673      	mov	r3, lr
 8005926:	e7d1      	b.n	80058cc <arm_mat_mult_f32+0xe0>
 8005928:	f06f 0002 	mvn.w	r0, #2
 800592c:	b007      	add	sp, #28
 800592e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005932:	bf00      	nop
 8005934:	00000000 	.word	0x00000000

08005938 <arm_mat_init_f32>:
 8005938:	8001      	strh	r1, [r0, #0]
 800593a:	8042      	strh	r2, [r0, #2]
 800593c:	6043      	str	r3, [r0, #4]
 800593e:	4770      	bx	lr

08005940 <arm_fir_init_f32>:
 8005940:	b570      	push	{r4, r5, r6, lr}
 8005942:	9c04      	ldr	r4, [sp, #16]
 8005944:	6082      	str	r2, [r0, #8]
 8005946:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
 800594a:	3c01      	subs	r4, #1
 800594c:	4605      	mov	r5, r0
 800594e:	440c      	add	r4, r1
 8005950:	8001      	strh	r1, [r0, #0]
 8005952:	461e      	mov	r6, r3
 8005954:	00a2      	lsls	r2, r4, #2
 8005956:	4618      	mov	r0, r3
 8005958:	2100      	movs	r1, #0
 800595a:	f000 ff70 	bl	800683e <memset>
 800595e:	606e      	str	r6, [r5, #4]
 8005960:	bd70      	pop	{r4, r5, r6, pc}
 8005962:	bf00      	nop

08005964 <arm_fir_f32>:
 8005964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005968:	ed2d 8b10 	vpush	{d8-d15}
 800596c:	b089      	sub	sp, #36	; 0x24
 800596e:	4605      	mov	r5, r0
 8005970:	9003      	str	r0, [sp, #12]
 8005972:	8800      	ldrh	r0, [r0, #0]
 8005974:	9304      	str	r3, [sp, #16]
 8005976:	461e      	mov	r6, r3
 8005978:	f8d5 c004 	ldr.w	ip, [r5, #4]
 800597c:	9001      	str	r0, [sp, #4]
 800597e:	f100 4380 	add.w	r3, r0, #1073741824	; 0x40000000
 8005982:	3b01      	subs	r3, #1
 8005984:	eb0c 0483 	add.w	r4, ip, r3, lsl #2
 8005988:	08f3      	lsrs	r3, r6, #3
 800598a:	f8d5 8008 	ldr.w	r8, [r5, #8]
 800598e:	9400      	str	r4, [sp, #0]
 8005990:	9302      	str	r3, [sp, #8]
 8005992:	f000 81ef 	beq.w	8005d74 <arm_fir_f32+0x410>
 8005996:	ea4f 09d0 	mov.w	r9, r0, lsr #3
 800599a:	469e      	mov	lr, r3
 800599c:	ea4f 1349 	mov.w	r3, r9, lsl #5
 80059a0:	1f1e      	subs	r6, r3, #4
 80059a2:	4625      	mov	r5, r4
 80059a4:	9605      	str	r6, [sp, #20]
 80059a6:	4604      	mov	r4, r0
 80059a8:	eb08 0003 	add.w	r0, r8, r3
 80059ac:	f004 0a07 	and.w	sl, r4, #7
 80059b0:	4613      	mov	r3, r2
 80059b2:	f10c 0420 	add.w	r4, ip, #32
 80059b6:	f8cd c018 	str.w	ip, [sp, #24]
 80059ba:	4684      	mov	ip, r0
 80059bc:	4648      	mov	r0, r9
 80059be:	f8dd 9014 	ldr.w	r9, [sp, #20]
 80059c2:	9107      	str	r1, [sp, #28]
 80059c4:	f105 0720 	add.w	r7, r5, #32
 80059c8:	f101 0620 	add.w	r6, r1, #32
 80059cc:	f102 0520 	add.w	r5, r2, #32
 80059d0:	4652      	mov	r2, sl
 80059d2:	469a      	mov	sl, r3
 80059d4:	f856 3c20 	ldr.w	r3, [r6, #-32]
 80059d8:	f847 3c20 	str.w	r3, [r7, #-32]
 80059dc:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 80059e0:	f847 3c1c 	str.w	r3, [r7, #-28]
 80059e4:	f856 3c18 	ldr.w	r3, [r6, #-24]
 80059e8:	f847 3c18 	str.w	r3, [r7, #-24]
 80059ec:	f856 3c14 	ldr.w	r3, [r6, #-20]
 80059f0:	f847 3c14 	str.w	r3, [r7, #-20]
 80059f4:	f856 3c10 	ldr.w	r3, [r6, #-16]
 80059f8:	f847 3c10 	str.w	r3, [r7, #-16]
 80059fc:	f856 3c0c 	ldr.w	r3, [r6, #-12]
 8005a00:	f847 3c0c 	str.w	r3, [r7, #-12]
 8005a04:	f856 3c08 	ldr.w	r3, [r6, #-8]
 8005a08:	f847 3c08 	str.w	r3, [r7, #-8]
 8005a0c:	eddf 3af1 	vldr	s7, [pc, #964]	; 8005dd4 <arm_fir_f32+0x470>
 8005a10:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8005a14:	f847 3c04 	str.w	r3, [r7, #-4]
 8005a18:	ed14 3a08 	vldr	s6, [r4, #-32]	; 0xffffffe0
 8005a1c:	ed54 2a07 	vldr	s5, [r4, #-28]	; 0xffffffe4
 8005a20:	ed14 2a06 	vldr	s4, [r4, #-24]	; 0xffffffe8
 8005a24:	ed54 1a05 	vldr	s3, [r4, #-20]	; 0xffffffec
 8005a28:	ed14 1a04 	vldr	s2, [r4, #-16]
 8005a2c:	ed54 0a03 	vldr	s1, [r4, #-12]
 8005a30:	ed14 0a02 	vldr	s0, [r4, #-8]
 8005a34:	1f21      	subs	r1, r4, #4
 8005a36:	eef0 8a63 	vmov.f32	s17, s7
 8005a3a:	eef0 9a63 	vmov.f32	s19, s7
 8005a3e:	eef0 aa63 	vmov.f32	s21, s7
 8005a42:	eef0 ba63 	vmov.f32	s23, s7
 8005a46:	eeb0 ca63 	vmov.f32	s24, s7
 8005a4a:	eef0 ca63 	vmov.f32	s25, s7
 8005a4e:	eeb0 da63 	vmov.f32	s26, s7
 8005a52:	2800      	cmp	r0, #0
 8005a54:	f000 81e8 	beq.w	8005e28 <arm_fir_f32+0x4c4>
 8005a58:	f108 0120 	add.w	r1, r8, #32
 8005a5c:	f104 031c 	add.w	r3, r4, #28
 8005a60:	4683      	mov	fp, r0
 8005a62:	ed11 4a08 	vldr	s8, [r1, #-32]	; 0xffffffe0
 8005a66:	ed13 8a08 	vldr	s16, [r3, #-32]	; 0xffffffe0
 8005a6a:	ed51 4a07 	vldr	s9, [r1, #-28]	; 0xffffffe4
 8005a6e:	ed11 5a06 	vldr	s10, [r1, #-24]	; 0xffffffe8
 8005a72:	ed51 5a05 	vldr	s11, [r1, #-20]	; 0xffffffec
 8005a76:	ed11 6a04 	vldr	s12, [r1, #-16]
 8005a7a:	ed51 6a03 	vldr	s13, [r1, #-12]
 8005a7e:	ed11 7a02 	vldr	s14, [r1, #-8]
 8005a82:	ed51 7a01 	vldr	s15, [r1, #-4]
 8005a86:	ee24 fa03 	vmul.f32	s30, s8, s6
 8005a8a:	ee64 ea22 	vmul.f32	s29, s8, s5
 8005a8e:	ed13 3a07 	vldr	s6, [r3, #-28]	; 0xffffffe4
 8005a92:	ee24 ea02 	vmul.f32	s28, s8, s4
 8005a96:	ee64 da21 	vmul.f32	s27, s8, s3
 8005a9a:	ee24 ba01 	vmul.f32	s22, s8, s2
 8005a9e:	ee24 aa20 	vmul.f32	s20, s8, s1
 8005aa2:	ee24 9a00 	vmul.f32	s18, s8, s0
 8005aa6:	ee24 4a08 	vmul.f32	s8, s8, s16
 8005aaa:	ee3f da0d 	vadd.f32	s26, s30, s26
 8005aae:	ee74 3a23 	vadd.f32	s7, s8, s7
 8005ab2:	ee24 faa2 	vmul.f32	s30, s9, s5
 8005ab6:	ee7e caac 	vadd.f32	s25, s29, s25
 8005aba:	ed53 2a06 	vldr	s5, [r3, #-24]	; 0xffffffe8
 8005abe:	ee64 ea82 	vmul.f32	s29, s9, s4
 8005ac2:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005ac6:	ee7d baab 	vadd.f32	s23, s27, s23
 8005aca:	ee24 eaa1 	vmul.f32	s28, s9, s3
 8005ace:	ee64 da81 	vmul.f32	s27, s9, s2
 8005ad2:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005ad6:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005ada:	ee24 baa0 	vmul.f32	s22, s9, s1
 8005ade:	ee24 aa80 	vmul.f32	s20, s9, s0
 8005ae2:	ee79 8a28 	vadd.f32	s17, s18, s17
 8005ae6:	ee28 9a24 	vmul.f32	s18, s16, s9
 8005aea:	ee64 4a83 	vmul.f32	s9, s9, s6
 8005aee:	ee25 4a02 	vmul.f32	s8, s10, s4
 8005af2:	ee74 4aa3 	vadd.f32	s9, s9, s7
 8005af6:	ed13 2a05 	vldr	s4, [r3, #-20]	; 0xffffffec
 8005afa:	ee7e caac 	vadd.f32	s25, s29, s25
 8005afe:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005b02:	ee65 ea21 	vmul.f32	s29, s10, s3
 8005b06:	ee25 ea01 	vmul.f32	s28, s10, s2
 8005b0a:	ee7d baab 	vadd.f32	s23, s27, s23
 8005b0e:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005b12:	ee65 da20 	vmul.f32	s27, s10, s1
 8005b16:	ee25 ba00 	vmul.f32	s22, s10, s0
 8005b1a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005b1e:	ee79 8a28 	vadd.f32	s17, s18, s17
 8005b22:	ee28 aa05 	vmul.f32	s20, s16, s10
 8005b26:	ee23 9a05 	vmul.f32	s18, s6, s10
 8005b2a:	ee3d da0f 	vadd.f32	s26, s26, s30
 8005b2e:	ee25 5a22 	vmul.f32	s10, s10, s5
 8005b32:	ee65 3aa1 	vmul.f32	s7, s11, s3
 8005b36:	ee35 5a24 	vadd.f32	s10, s10, s9
 8005b3a:	ed53 1a04 	vldr	s3, [r3, #-16]
 8005b3e:	ee7e caac 	vadd.f32	s25, s29, s25
 8005b42:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005b46:	ee65 ea81 	vmul.f32	s29, s11, s2
 8005b4a:	ee25 eaa0 	vmul.f32	s28, s11, s1
 8005b4e:	ee7d baab 	vadd.f32	s23, s27, s23
 8005b52:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005b56:	ee65 da80 	vmul.f32	s27, s11, s0
 8005b5a:	ee28 ba25 	vmul.f32	s22, s16, s11
 8005b5e:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005b62:	ee79 8a28 	vadd.f32	s17, s18, s17
 8005b66:	ee23 aa25 	vmul.f32	s20, s6, s11
 8005b6a:	ee22 9aa5 	vmul.f32	s18, s5, s11
 8005b6e:	ee3d da04 	vadd.f32	s26, s26, s8
 8005b72:	ee65 5a82 	vmul.f32	s11, s11, s4
 8005b76:	ee66 4a01 	vmul.f32	s9, s12, s2
 8005b7a:	ee7a 9a29 	vadd.f32	s19, s20, s19
 8005b7e:	ed13 1a03 	vldr	s2, [r3, #-12]
 8005b82:	ee75 5a85 	vadd.f32	s11, s11, s10
 8005b86:	ee3d da23 	vadd.f32	s26, s26, s7
 8005b8a:	ee22 5a06 	vmul.f32	s10, s4, s12
 8005b8e:	ee7e caac 	vadd.f32	s25, s29, s25
 8005b92:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005b96:	ee66 ea20 	vmul.f32	s29, s12, s1
 8005b9a:	ee26 ea00 	vmul.f32	s28, s12, s0
 8005b9e:	ee7d baab 	vadd.f32	s23, s27, s23
 8005ba2:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005ba6:	ee68 da06 	vmul.f32	s27, s16, s12
 8005baa:	ee23 ba06 	vmul.f32	s22, s6, s12
 8005bae:	ee22 aa86 	vmul.f32	s20, s5, s12
 8005bb2:	ee79 8a28 	vadd.f32	s17, s18, s17
 8005bb6:	ee26 6a21 	vmul.f32	s12, s12, s3
 8005bba:	ee26 9aa0 	vmul.f32	s18, s13, s1
 8005bbe:	ee36 6a25 	vadd.f32	s12, s12, s11
 8005bc2:	ed53 0a02 	vldr	s1, [r3, #-8]
 8005bc6:	ee61 5aa6 	vmul.f32	s11, s3, s13
 8005bca:	ee3d da24 	vadd.f32	s26, s26, s9
 8005bce:	ee7e caac 	vadd.f32	s25, s29, s25
 8005bd2:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005bd6:	ee66 ea80 	vmul.f32	s29, s13, s0
 8005bda:	ee28 ea26 	vmul.f32	s28, s16, s13
 8005bde:	ee7d baab 	vadd.f32	s23, s27, s23
 8005be2:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005be6:	ee63 da26 	vmul.f32	s27, s6, s13
 8005bea:	ee22 baa6 	vmul.f32	s22, s5, s13
 8005bee:	ee3a aa29 	vadd.f32	s20, s20, s19
 8005bf2:	ee75 8a28 	vadd.f32	s17, s10, s17
 8005bf6:	ee62 9a26 	vmul.f32	s19, s4, s13
 8005bfa:	ee66 6a81 	vmul.f32	s13, s13, s2
 8005bfe:	ee27 5a00 	vmul.f32	s10, s14, s0
 8005c02:	ee7b aa2a 	vadd.f32	s21, s22, s21
 8005c06:	ee75 8aa8 	vadd.f32	s17, s11, s17
 8005c0a:	ee7e caac 	vadd.f32	s25, s29, s25
 8005c0e:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005c12:	ee68 ea07 	vmul.f32	s29, s16, s14
 8005c16:	ee23 ea07 	vmul.f32	s28, s6, s14
 8005c1a:	ee7d baab 	vadd.f32	s23, s27, s23
 8005c1e:	ee22 ba07 	vmul.f32	s22, s4, s14
 8005c22:	ee62 da87 	vmul.f32	s27, s5, s14
 8005c26:	ee39 aa8a 	vadd.f32	s20, s19, s20
 8005c2a:	ee76 6a86 	vadd.f32	s13, s13, s12
 8005c2e:	ee61 9a87 	vmul.f32	s19, s3, s14
 8005c32:	ee67 3a20 	vmul.f32	s7, s14, s1
 8005c36:	ed13 0a01 	vldr	s0, [r3, #-4]
 8005c3a:	ee3d da09 	vadd.f32	s26, s26, s18
 8005c3e:	ee21 6a07 	vmul.f32	s12, s2, s14
 8005c42:	ee3d da05 	vadd.f32	s26, s26, s10
 8005c46:	ee28 8a27 	vmul.f32	s16, s16, s15
 8005c4a:	ee63 5a27 	vmul.f32	s11, s6, s15
 8005c4e:	ee22 5aa7 	vmul.f32	s10, s5, s15
 8005c52:	ee62 4a27 	vmul.f32	s9, s4, s15
 8005c56:	ee3b ba2a 	vadd.f32	s22, s22, s21
 8005c5a:	ee39 aa8a 	vadd.f32	s20, s19, s20
 8005c5e:	ee61 aaa7 	vmul.f32	s21, s3, s15
 8005c62:	ee61 9a27 	vmul.f32	s19, s2, s15
 8005c66:	ee36 7a28 	vadd.f32	s14, s12, s17
 8005c6a:	ee7e caac 	vadd.f32	s25, s29, s25
 8005c6e:	ee60 8aa7 	vmul.f32	s17, s1, s15
 8005c72:	ee3e ca0c 	vadd.f32	s24, s28, s24
 8005c76:	ee7d baab 	vadd.f32	s23, s27, s23
 8005c7a:	ee73 3aa6 	vadd.f32	s7, s7, s13
 8005c7e:	ee67 7a80 	vmul.f32	s15, s15, s0
 8005c82:	f1bb 0b01 	subs.w	fp, fp, #1
 8005c86:	f101 0120 	add.w	r1, r1, #32
 8005c8a:	ee38 da0d 	vadd.f32	s26, s16, s26
 8005c8e:	ee75 caac 	vadd.f32	s25, s11, s25
 8005c92:	ee35 ca0c 	vadd.f32	s24, s10, s24
 8005c96:	ee74 baab 	vadd.f32	s23, s9, s23
 8005c9a:	ee7a aa8b 	vadd.f32	s21, s21, s22
 8005c9e:	ee79 9a8a 	vadd.f32	s19, s19, s20
 8005ca2:	ee78 8a87 	vadd.f32	s17, s17, s14
 8005ca6:	ee77 3aa3 	vadd.f32	s7, s15, s7
 8005caa:	f103 0320 	add.w	r3, r3, #32
 8005cae:	f47f aed8 	bne.w	8005a62 <arm_fir_f32+0xfe>
 8005cb2:	eb09 0104 	add.w	r1, r9, r4
 8005cb6:	46e3      	mov	fp, ip
 8005cb8:	b3a2      	cbz	r2, 8005d24 <arm_fir_f32+0x3c0>
 8005cba:	4613      	mov	r3, r2
 8005cbc:	ecbb 6a01 	vldmia	fp!, {s12}
 8005cc0:	ecf1 7a01 	vldmia	r1!, {s15}
 8005cc4:	ee26 3a03 	vmul.f32	s6, s12, s6
 8005cc8:	ee26 4a22 	vmul.f32	s8, s12, s5
 8005ccc:	ee66 4a02 	vmul.f32	s9, s12, s4
 8005cd0:	ee26 5a21 	vmul.f32	s10, s12, s3
 8005cd4:	ee66 5a01 	vmul.f32	s11, s12, s2
 8005cd8:	ee66 6a20 	vmul.f32	s13, s12, s1
 8005cdc:	ee26 7a00 	vmul.f32	s14, s12, s0
 8005ce0:	ee26 6a27 	vmul.f32	s12, s12, s15
 8005ce4:	3b01      	subs	r3, #1
 8005ce6:	ee3d da03 	vadd.f32	s26, s26, s6
 8005cea:	ee7c ca84 	vadd.f32	s25, s25, s8
 8005cee:	eeb0 3a62 	vmov.f32	s6, s5
 8005cf2:	ee3c ca24 	vadd.f32	s24, s24, s9
 8005cf6:	eef0 2a42 	vmov.f32	s5, s4
 8005cfa:	ee7b ba85 	vadd.f32	s23, s23, s10
 8005cfe:	eeb0 2a61 	vmov.f32	s4, s3
 8005d02:	ee7a aaa5 	vadd.f32	s21, s21, s11
 8005d06:	eef0 1a41 	vmov.f32	s3, s2
 8005d0a:	ee79 9aa6 	vadd.f32	s19, s19, s13
 8005d0e:	eeb0 1a60 	vmov.f32	s2, s1
 8005d12:	ee78 8a87 	vadd.f32	s17, s17, s14
 8005d16:	eef0 0a40 	vmov.f32	s1, s0
 8005d1a:	ee73 3a86 	vadd.f32	s7, s7, s12
 8005d1e:	eeb0 0a67 	vmov.f32	s0, s15
 8005d22:	d1cb      	bne.n	8005cbc <arm_fir_f32+0x358>
 8005d24:	f1be 0e01 	subs.w	lr, lr, #1
 8005d28:	ed05 da08 	vstr	s26, [r5, #-32]	; 0xffffffe0
 8005d2c:	ed45 ca07 	vstr	s25, [r5, #-28]	; 0xffffffe4
 8005d30:	ed05 ca06 	vstr	s24, [r5, #-24]	; 0xffffffe8
 8005d34:	ed45 ba05 	vstr	s23, [r5, #-20]	; 0xffffffec
 8005d38:	ed45 aa04 	vstr	s21, [r5, #-16]
 8005d3c:	ed45 9a03 	vstr	s19, [r5, #-12]
 8005d40:	ed45 8a02 	vstr	s17, [r5, #-8]
 8005d44:	ed45 3a01 	vstr	s7, [r5, #-4]
 8005d48:	f107 0720 	add.w	r7, r7, #32
 8005d4c:	f106 0620 	add.w	r6, r6, #32
 8005d50:	f104 0420 	add.w	r4, r4, #32
 8005d54:	f105 0520 	add.w	r5, r5, #32
 8005d58:	f47f ae3c 	bne.w	80059d4 <arm_fir_f32+0x70>
 8005d5c:	9b02      	ldr	r3, [sp, #8]
 8005d5e:	9800      	ldr	r0, [sp, #0]
 8005d60:	f8dd c018 	ldr.w	ip, [sp, #24]
 8005d64:	9907      	ldr	r1, [sp, #28]
 8005d66:	015b      	lsls	r3, r3, #5
 8005d68:	4652      	mov	r2, sl
 8005d6a:	4418      	add	r0, r3
 8005d6c:	9000      	str	r0, [sp, #0]
 8005d6e:	4419      	add	r1, r3
 8005d70:	449c      	add	ip, r3
 8005d72:	441a      	add	r2, r3
 8005d74:	9b04      	ldr	r3, [sp, #16]
 8005d76:	f013 0e07 	ands.w	lr, r3, #7
 8005d7a:	d01f      	beq.n	8005dbc <arm_fir_f32+0x458>
 8005d7c:	9f00      	ldr	r7, [sp, #0]
 8005d7e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8005d82:	4676      	mov	r6, lr
 8005d84:	4665      	mov	r5, ip
 8005d86:	f851 3b04 	ldr.w	r3, [r1], #4
 8005d8a:	eddf 6a12 	vldr	s13, [pc, #72]	; 8005dd4 <arm_fir_f32+0x470>
 8005d8e:	f847 3b04 	str.w	r3, [r7], #4
 8005d92:	4644      	mov	r4, r8
 8005d94:	464b      	mov	r3, r9
 8005d96:	4628      	mov	r0, r5
 8005d98:	ecb0 7a01 	vldmia	r0!, {s14}
 8005d9c:	ecf4 7a01 	vldmia	r4!, {s15}
 8005da0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005da4:	3b01      	subs	r3, #1
 8005da6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8005daa:	d1f5      	bne.n	8005d98 <arm_fir_f32+0x434>
 8005dac:	3e01      	subs	r6, #1
 8005dae:	ece2 6a01 	vstmia	r2!, {s13}
 8005db2:	f105 0504 	add.w	r5, r5, #4
 8005db6:	d1e6      	bne.n	8005d86 <arm_fir_f32+0x422>
 8005db8:	eb0c 0c8e 	add.w	ip, ip, lr, lsl #2
 8005dbc:	9b01      	ldr	r3, [sp, #4]
 8005dbe:	1e59      	subs	r1, r3, #1
 8005dc0:	9b03      	ldr	r3, [sp, #12]
 8005dc2:	088e      	lsrs	r6, r1, #2
 8005dc4:	685c      	ldr	r4, [r3, #4]
 8005dc6:	d020      	beq.n	8005e0a <arm_fir_f32+0x4a6>
 8005dc8:	f104 0210 	add.w	r2, r4, #16
 8005dcc:	f10c 0310 	add.w	r3, ip, #16
 8005dd0:	4630      	mov	r0, r6
 8005dd2:	e001      	b.n	8005dd8 <arm_fir_f32+0x474>
 8005dd4:	00000000 	.word	0x00000000
 8005dd8:	f853 5c10 	ldr.w	r5, [r3, #-16]
 8005ddc:	f842 5c10 	str.w	r5, [r2, #-16]
 8005de0:	f853 5c0c 	ldr.w	r5, [r3, #-12]
 8005de4:	f842 5c0c 	str.w	r5, [r2, #-12]
 8005de8:	f853 5c08 	ldr.w	r5, [r3, #-8]
 8005dec:	f842 5c08 	str.w	r5, [r2, #-8]
 8005df0:	f853 5c04 	ldr.w	r5, [r3, #-4]
 8005df4:	f842 5c04 	str.w	r5, [r2, #-4]
 8005df8:	3801      	subs	r0, #1
 8005dfa:	f103 0310 	add.w	r3, r3, #16
 8005dfe:	f102 0210 	add.w	r2, r2, #16
 8005e02:	d1e9      	bne.n	8005dd8 <arm_fir_f32+0x474>
 8005e04:	0133      	lsls	r3, r6, #4
 8005e06:	441c      	add	r4, r3
 8005e08:	449c      	add	ip, r3
 8005e0a:	f011 0303 	ands.w	r3, r1, #3
 8005e0e:	d006      	beq.n	8005e1e <arm_fir_f32+0x4ba>
 8005e10:	4622      	mov	r2, r4
 8005e12:	f85c 1b04 	ldr.w	r1, [ip], #4
 8005e16:	f842 1b04 	str.w	r1, [r2], #4
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	d1f9      	bne.n	8005e12 <arm_fir_f32+0x4ae>
 8005e1e:	b009      	add	sp, #36	; 0x24
 8005e20:	ecbd 8b10 	vpop	{d8-d15}
 8005e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e28:	46c3      	mov	fp, r8
 8005e2a:	e745      	b.n	8005cb8 <arm_fir_f32+0x354>

08005e2c <arm_cmplx_mag_f32>:
 8005e2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e30:	ea5f 0892 	movs.w	r8, r2, lsr #2
 8005e34:	b084      	sub	sp, #16
 8005e36:	d07f      	beq.n	8005f38 <arm_cmplx_mag_f32+0x10c>
 8005e38:	2700      	movs	r7, #0
 8005e3a:	f100 0420 	add.w	r4, r0, #32
 8005e3e:	f101 0510 	add.w	r5, r1, #16
 8005e42:	4646      	mov	r6, r8
 8005e44:	e05a      	b.n	8005efc <arm_cmplx_mag_f32+0xd0>
 8005e46:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e4a:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e52:	f040 80a4 	bne.w	8005f9e <arm_cmplx_mag_f32+0x172>
 8005e56:	ed05 0a04 	vstr	s0, [r5, #-16]
 8005e5a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 8005e5e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 8005e62:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e66:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005e6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005e6e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e76:	f2c0 808f 	blt.w	8005f98 <arm_cmplx_mag_f32+0x16c>
 8005e7a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005e7e:	eeb4 0a40 	vcmp.f32	s0, s0
 8005e82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e86:	f040 80af 	bne.w	8005fe8 <arm_cmplx_mag_f32+0x1bc>
 8005e8a:	ed05 0a03 	vstr	s0, [r5, #-12]
 8005e8e:	ed54 7a04 	vldr	s15, [r4, #-16]
 8005e92:	ed14 0a03 	vldr	s0, [r4, #-12]
 8005e96:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005e9a:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005e9e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005ea2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eaa:	db72      	blt.n	8005f92 <arm_cmplx_mag_f32+0x166>
 8005eac:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005eb0:	eeb4 0a40 	vcmp.f32	s0, s0
 8005eb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eb8:	f040 808c 	bne.w	8005fd4 <arm_cmplx_mag_f32+0x1a8>
 8005ebc:	ed05 0a02 	vstr	s0, [r5, #-8]
 8005ec0:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005ec4:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005ec8:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005ecc:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005ed0:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005ed4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005edc:	db20      	blt.n	8005f20 <arm_cmplx_mag_f32+0xf4>
 8005ede:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005ee2:	eeb4 0a40 	vcmp.f32	s0, s0
 8005ee6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005eea:	d169      	bne.n	8005fc0 <arm_cmplx_mag_f32+0x194>
 8005eec:	3e01      	subs	r6, #1
 8005eee:	ed05 0a01 	vstr	s0, [r5, #-4]
 8005ef2:	f104 0420 	add.w	r4, r4, #32
 8005ef6:	f105 0510 	add.w	r5, r5, #16
 8005efa:	d019      	beq.n	8005f30 <arm_cmplx_mag_f32+0x104>
 8005efc:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 8005f00:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 8005f04:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f08:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005f0c:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005f10:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f14:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f18:	da95      	bge.n	8005e46 <arm_cmplx_mag_f32+0x1a>
 8005f1a:	f845 7c10 	str.w	r7, [r5, #-16]
 8005f1e:	e79c      	b.n	8005e5a <arm_cmplx_mag_f32+0x2e>
 8005f20:	3e01      	subs	r6, #1
 8005f22:	f845 7c04 	str.w	r7, [r5, #-4]
 8005f26:	f104 0420 	add.w	r4, r4, #32
 8005f2a:	f105 0510 	add.w	r5, r5, #16
 8005f2e:	d1e5      	bne.n	8005efc <arm_cmplx_mag_f32+0xd0>
 8005f30:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 8005f34:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 8005f38:	f012 0503 	ands.w	r5, r2, #3
 8005f3c:	d026      	beq.n	8005f8c <arm_cmplx_mag_f32+0x160>
 8005f3e:	2600      	movs	r6, #0
 8005f40:	f100 0408 	add.w	r4, r0, #8
 8005f44:	e00c      	b.n	8005f60 <arm_cmplx_mag_f32+0x134>
 8005f46:	eeb1 0ae7 	vsqrt.f32	s0, s15
 8005f4a:	eeb4 0a40 	vcmp.f32	s0, s0
 8005f4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f52:	d12e      	bne.n	8005fb2 <arm_cmplx_mag_f32+0x186>
 8005f54:	3d01      	subs	r5, #1
 8005f56:	ed01 0a01 	vstr	s0, [r1, #-4]
 8005f5a:	f104 0408 	add.w	r4, r4, #8
 8005f5e:	d015      	beq.n	8005f8c <arm_cmplx_mag_f32+0x160>
 8005f60:	ed54 7a02 	vldr	s15, [r4, #-8]
 8005f64:	ed14 0a01 	vldr	s0, [r4, #-4]
 8005f68:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8005f6c:	ee20 0a00 	vmul.f32	s0, s0, s0
 8005f70:	3104      	adds	r1, #4
 8005f72:	ee77 7a80 	vadd.f32	s15, s15, s0
 8005f76:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005f7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f7e:	dae2      	bge.n	8005f46 <arm_cmplx_mag_f32+0x11a>
 8005f80:	3d01      	subs	r5, #1
 8005f82:	f841 6c04 	str.w	r6, [r1, #-4]
 8005f86:	f104 0408 	add.w	r4, r4, #8
 8005f8a:	d1e9      	bne.n	8005f60 <arm_cmplx_mag_f32+0x134>
 8005f8c:	b004      	add	sp, #16
 8005f8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005f92:	f845 7c08 	str.w	r7, [r5, #-8]
 8005f96:	e793      	b.n	8005ec0 <arm_cmplx_mag_f32+0x94>
 8005f98:	f845 7c0c 	str.w	r7, [r5, #-12]
 8005f9c:	e777      	b.n	8005e8e <arm_cmplx_mag_f32+0x62>
 8005f9e:	eeb0 0a67 	vmov.f32	s0, s15
 8005fa2:	9203      	str	r2, [sp, #12]
 8005fa4:	9102      	str	r1, [sp, #8]
 8005fa6:	9001      	str	r0, [sp, #4]
 8005fa8:	f003 fb40 	bl	800962c <sqrtf>
 8005fac:	a801      	add	r0, sp, #4
 8005fae:	c807      	ldmia	r0, {r0, r1, r2}
 8005fb0:	e751      	b.n	8005e56 <arm_cmplx_mag_f32+0x2a>
 8005fb2:	eeb0 0a67 	vmov.f32	s0, s15
 8005fb6:	9101      	str	r1, [sp, #4]
 8005fb8:	f003 fb38 	bl	800962c <sqrtf>
 8005fbc:	9901      	ldr	r1, [sp, #4]
 8005fbe:	e7c9      	b.n	8005f54 <arm_cmplx_mag_f32+0x128>
 8005fc0:	eeb0 0a67 	vmov.f32	s0, s15
 8005fc4:	9203      	str	r2, [sp, #12]
 8005fc6:	9102      	str	r1, [sp, #8]
 8005fc8:	9001      	str	r0, [sp, #4]
 8005fca:	f003 fb2f 	bl	800962c <sqrtf>
 8005fce:	a801      	add	r0, sp, #4
 8005fd0:	c807      	ldmia	r0, {r0, r1, r2}
 8005fd2:	e78b      	b.n	8005eec <arm_cmplx_mag_f32+0xc0>
 8005fd4:	eeb0 0a67 	vmov.f32	s0, s15
 8005fd8:	9203      	str	r2, [sp, #12]
 8005fda:	9102      	str	r1, [sp, #8]
 8005fdc:	9001      	str	r0, [sp, #4]
 8005fde:	f003 fb25 	bl	800962c <sqrtf>
 8005fe2:	a801      	add	r0, sp, #4
 8005fe4:	c807      	ldmia	r0, {r0, r1, r2}
 8005fe6:	e769      	b.n	8005ebc <arm_cmplx_mag_f32+0x90>
 8005fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8005fec:	9203      	str	r2, [sp, #12]
 8005fee:	9102      	str	r1, [sp, #8]
 8005ff0:	9001      	str	r0, [sp, #4]
 8005ff2:	f003 fb1b 	bl	800962c <sqrtf>
 8005ff6:	a801      	add	r0, sp, #4
 8005ff8:	c807      	ldmia	r0, {r0, r1, r2}
 8005ffa:	e746      	b.n	8005e8a <arm_cmplx_mag_f32+0x5e>

08005ffc <arm_cos_f32>:
 8005ffc:	eddf 7a1c 	vldr	s15, [pc, #112]	; 8006070 <arm_cos_f32+0x74>
 8006000:	ee20 0a27 	vmul.f32	s0, s0, s15
 8006004:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8006008:	ee30 0a27 	vadd.f32	s0, s0, s15
 800600c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8006010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006014:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8006018:	d504      	bpl.n	8006024 <arm_cos_f32+0x28>
 800601a:	ee17 3a90 	vmov	r3, s15
 800601e:	3b01      	subs	r3, #1
 8006020:	ee07 3a90 	vmov	s15, r3
 8006024:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006028:	eddf 6a12 	vldr	s13, [pc, #72]	; 8006074 <arm_cos_f32+0x78>
 800602c:	4a12      	ldr	r2, [pc, #72]	; (8006078 <arm_cos_f32+0x7c>)
 800602e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006032:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006036:	ee20 0a26 	vmul.f32	s0, s0, s13
 800603a:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800603e:	ee17 3a90 	vmov	r3, s15
 8006042:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006046:	ee07 3a90 	vmov	s15, r3
 800604a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800604e:	eb02 0183 	add.w	r1, r2, r3, lsl #2
 8006052:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006056:	edd1 6a01 	vldr	s13, [r1, #4]
 800605a:	ed91 0a00 	vldr	s0, [r1]
 800605e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006062:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006066:	ee27 0a00 	vmul.f32	s0, s14, s0
 800606a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800606e:	4770      	bx	lr
 8006070:	3e22f983 	.word	0x3e22f983
 8006074:	44000000 	.word	0x44000000
 8006078:	080184bc 	.word	0x080184bc

0800607c <arm_scale_f32>:
 800607c:	b470      	push	{r4, r5, r6}
 800607e:	0896      	lsrs	r6, r2, #2
 8006080:	d025      	beq.n	80060ce <arm_scale_f32+0x52>
 8006082:	f100 0410 	add.w	r4, r0, #16
 8006086:	f101 0310 	add.w	r3, r1, #16
 800608a:	4635      	mov	r5, r6
 800608c:	ed14 6a04 	vldr	s12, [r4, #-16]
 8006090:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006094:	ed14 7a02 	vldr	s14, [r4, #-8]
 8006098:	ed54 7a01 	vldr	s15, [r4, #-4]
 800609c:	ee26 6a00 	vmul.f32	s12, s12, s0
 80060a0:	ee66 6a80 	vmul.f32	s13, s13, s0
 80060a4:	ee20 7a07 	vmul.f32	s14, s0, s14
 80060a8:	ee60 7a27 	vmul.f32	s15, s0, s15
 80060ac:	3d01      	subs	r5, #1
 80060ae:	ed03 6a04 	vstr	s12, [r3, #-16]
 80060b2:	ed43 6a03 	vstr	s13, [r3, #-12]
 80060b6:	ed03 7a02 	vstr	s14, [r3, #-8]
 80060ba:	ed43 7a01 	vstr	s15, [r3, #-4]
 80060be:	f104 0410 	add.w	r4, r4, #16
 80060c2:	f103 0310 	add.w	r3, r3, #16
 80060c6:	d1e1      	bne.n	800608c <arm_scale_f32+0x10>
 80060c8:	0136      	lsls	r6, r6, #4
 80060ca:	4430      	add	r0, r6
 80060cc:	4431      	add	r1, r6
 80060ce:	f012 0203 	ands.w	r2, r2, #3
 80060d2:	d007      	beq.n	80060e4 <arm_scale_f32+0x68>
 80060d4:	ecf0 7a01 	vldmia	r0!, {s15}
 80060d8:	ee67 7a80 	vmul.f32	s15, s15, s0
 80060dc:	3a01      	subs	r2, #1
 80060de:	ece1 7a01 	vstmia	r1!, {s15}
 80060e2:	d1f7      	bne.n	80060d4 <arm_scale_f32+0x58>
 80060e4:	bc70      	pop	{r4, r5, r6}
 80060e6:	4770      	bx	lr

080060e8 <arm_offset_f32>:
 80060e8:	b470      	push	{r4, r5, r6}
 80060ea:	0896      	lsrs	r6, r2, #2
 80060ec:	d025      	beq.n	800613a <arm_offset_f32+0x52>
 80060ee:	f100 0410 	add.w	r4, r0, #16
 80060f2:	f101 0310 	add.w	r3, r1, #16
 80060f6:	4635      	mov	r5, r6
 80060f8:	ed14 6a04 	vldr	s12, [r4, #-16]
 80060fc:	ed54 6a03 	vldr	s13, [r4, #-12]
 8006100:	ed14 7a02 	vldr	s14, [r4, #-8]
 8006104:	ed54 7a01 	vldr	s15, [r4, #-4]
 8006108:	ee36 6a00 	vadd.f32	s12, s12, s0
 800610c:	ee76 6a80 	vadd.f32	s13, s13, s0
 8006110:	ee30 7a07 	vadd.f32	s14, s0, s14
 8006114:	ee70 7a27 	vadd.f32	s15, s0, s15
 8006118:	3d01      	subs	r5, #1
 800611a:	ed03 6a04 	vstr	s12, [r3, #-16]
 800611e:	ed43 6a03 	vstr	s13, [r3, #-12]
 8006122:	ed03 7a02 	vstr	s14, [r3, #-8]
 8006126:	ed43 7a01 	vstr	s15, [r3, #-4]
 800612a:	f104 0410 	add.w	r4, r4, #16
 800612e:	f103 0310 	add.w	r3, r3, #16
 8006132:	d1e1      	bne.n	80060f8 <arm_offset_f32+0x10>
 8006134:	0136      	lsls	r6, r6, #4
 8006136:	4430      	add	r0, r6
 8006138:	4431      	add	r1, r6
 800613a:	f012 0203 	ands.w	r2, r2, #3
 800613e:	d007      	beq.n	8006150 <arm_offset_f32+0x68>
 8006140:	ecf0 7a01 	vldmia	r0!, {s15}
 8006144:	ee77 7a80 	vadd.f32	s15, s15, s0
 8006148:	3a01      	subs	r2, #1
 800614a:	ece1 7a01 	vstmia	r1!, {s15}
 800614e:	d1f7      	bne.n	8006140 <arm_offset_f32+0x58>
 8006150:	bc70      	pop	{r4, r5, r6}
 8006152:	4770      	bx	lr

08006154 <arm_mult_f32>:
 8006154:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006156:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800615a:	d033      	beq.n	80061c4 <arm_mult_f32+0x70>
 800615c:	f100 0610 	add.w	r6, r0, #16
 8006160:	f101 0510 	add.w	r5, r1, #16
 8006164:	f102 0410 	add.w	r4, r2, #16
 8006168:	4677      	mov	r7, lr
 800616a:	ed16 6a04 	vldr	s12, [r6, #-16]
 800616e:	ed55 4a04 	vldr	s9, [r5, #-16]
 8006172:	ed56 6a02 	vldr	s13, [r6, #-8]
 8006176:	ed15 5a02 	vldr	s10, [r5, #-8]
 800617a:	ed16 7a03 	vldr	s14, [r6, #-12]
 800617e:	ed55 5a03 	vldr	s11, [r5, #-12]
 8006182:	ed56 7a01 	vldr	s15, [r6, #-4]
 8006186:	ee26 6a24 	vmul.f32	s12, s12, s9
 800618a:	ee66 6a85 	vmul.f32	s13, s13, s10
 800618e:	ed04 6a04 	vstr	s12, [r4, #-16]
 8006192:	ed15 6a01 	vldr	s12, [r5, #-4]
 8006196:	ed44 6a02 	vstr	s13, [r4, #-8]
 800619a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800619e:	ee67 7a86 	vmul.f32	s15, s15, s12
 80061a2:	3f01      	subs	r7, #1
 80061a4:	ed04 7a03 	vstr	s14, [r4, #-12]
 80061a8:	ed44 7a01 	vstr	s15, [r4, #-4]
 80061ac:	f106 0610 	add.w	r6, r6, #16
 80061b0:	f105 0510 	add.w	r5, r5, #16
 80061b4:	f104 0410 	add.w	r4, r4, #16
 80061b8:	d1d7      	bne.n	800616a <arm_mult_f32+0x16>
 80061ba:	ea4f 140e 	mov.w	r4, lr, lsl #4
 80061be:	4420      	add	r0, r4
 80061c0:	4421      	add	r1, r4
 80061c2:	4422      	add	r2, r4
 80061c4:	f013 0303 	ands.w	r3, r3, #3
 80061c8:	d009      	beq.n	80061de <arm_mult_f32+0x8a>
 80061ca:	ecf0 7a01 	vldmia	r0!, {s15}
 80061ce:	ecb1 7a01 	vldmia	r1!, {s14}
 80061d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80061d6:	3b01      	subs	r3, #1
 80061d8:	ece2 7a01 	vstmia	r2!, {s15}
 80061dc:	d1f5      	bne.n	80061ca <arm_mult_f32+0x76>
 80061de:	bdf0      	pop	{r4, r5, r6, r7, pc}

080061e0 <arm_radix8_butterfly_f32>:
 80061e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061e4:	ed2d 8b10 	vpush	{d8-d15}
 80061e8:	461c      	mov	r4, r3
 80061ea:	b09d      	sub	sp, #116	; 0x74
 80061ec:	4603      	mov	r3, r0
 80061ee:	3304      	adds	r3, #4
 80061f0:	ed9f bac4 	vldr	s22, [pc, #784]	; 8006504 <arm_radix8_butterfly_f32+0x324>
 80061f4:	9019      	str	r0, [sp, #100]	; 0x64
 80061f6:	921a      	str	r2, [sp, #104]	; 0x68
 80061f8:	468b      	mov	fp, r1
 80061fa:	931b      	str	r3, [sp, #108]	; 0x6c
 80061fc:	468a      	mov	sl, r1
 80061fe:	46a1      	mov	r9, r4
 8006200:	4607      	mov	r7, r0
 8006202:	ea4f 03db 	mov.w	r3, fp, lsr #3
 8006206:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800620a:	eb03 0508 	add.w	r5, r3, r8
 800620e:	195c      	adds	r4, r3, r5
 8006210:	00de      	lsls	r6, r3, #3
 8006212:	191a      	adds	r2, r3, r4
 8006214:	9600      	str	r6, [sp, #0]
 8006216:	1898      	adds	r0, r3, r2
 8006218:	4619      	mov	r1, r3
 800621a:	9e00      	ldr	r6, [sp, #0]
 800621c:	9311      	str	r3, [sp, #68]	; 0x44
 800621e:	4401      	add	r1, r0
 8006220:	eb07 02c2 	add.w	r2, r7, r2, lsl #3
 8006224:	eb07 01c1 	add.w	r1, r7, r1, lsl #3
 8006228:	19be      	adds	r6, r7, r6
 800622a:	eb07 05c5 	add.w	r5, r7, r5, lsl #3
 800622e:	eb07 04c4 	add.w	r4, r7, r4, lsl #3
 8006232:	eb07 00c0 	add.w	r0, r7, r0, lsl #3
 8006236:	9f00      	ldr	r7, [sp, #0]
 8006238:	011b      	lsls	r3, r3, #4
 800623a:	eb06 0e07 	add.w	lr, r6, r7
 800623e:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8006240:	9302      	str	r3, [sp, #8]
 8006242:	3204      	adds	r2, #4
 8006244:	3104      	adds	r1, #4
 8006246:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800624a:	f04f 0c00 	mov.w	ip, #0
 800624e:	edde 7a00 	vldr	s15, [lr]
 8006252:	edd6 6a00 	vldr	s13, [r6]
 8006256:	ed95 2a00 	vldr	s4, [r5]
 800625a:	ed17 aa01 	vldr	s20, [r7, #-4]
 800625e:	edd4 4a00 	vldr	s9, [r4]
 8006262:	ed90 5a00 	vldr	s10, [r0]
 8006266:	ed12 7a01 	vldr	s14, [r2, #-4]
 800626a:	ed51 0a01 	vldr	s1, [r1, #-4]
 800626e:	ee77 8a85 	vadd.f32	s17, s15, s10
 8006272:	ee76 3a87 	vadd.f32	s7, s13, s14
 8006276:	ee32 4a20 	vadd.f32	s8, s4, s1
 800627a:	ee3a 3a24 	vadd.f32	s6, s20, s9
 800627e:	ee33 6a84 	vadd.f32	s12, s7, s8
 8006282:	ee73 5a28 	vadd.f32	s11, s6, s17
 8006286:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800628a:	ee75 6a86 	vadd.f32	s13, s11, s12
 800628e:	ee75 5ac6 	vsub.f32	s11, s11, s12
 8006292:	ed47 6a01 	vstr	s13, [r7, #-4]
 8006296:	edc4 5a00 	vstr	s11, [r4]
 800629a:	ed92 9a00 	vldr	s18, [r2]
 800629e:	ed95 1a01 	vldr	s2, [r5, #4]
 80062a2:	edd6 5a01 	vldr	s11, [r6, #4]
 80062a6:	ed91 6a00 	vldr	s12, [r1]
 80062aa:	edd7 2a00 	vldr	s5, [r7]
 80062ae:	edd4 1a01 	vldr	s3, [r4, #4]
 80062b2:	edde 6a01 	vldr	s13, [lr, #4]
 80062b6:	edd0 9a01 	vldr	s19, [r0, #4]
 80062ba:	ee72 0a60 	vsub.f32	s1, s4, s1
 80062be:	ee71 aa46 	vsub.f32	s21, s2, s12
 80062c2:	ee35 2ac9 	vsub.f32	s4, s11, s18
 80062c6:	ee37 0a60 	vsub.f32	s0, s14, s1
 80062ca:	ee32 8a2a 	vadd.f32	s16, s4, s21
 80062ce:	ee37 7a20 	vadd.f32	s14, s14, s1
 80062d2:	ee32 2a6a 	vsub.f32	s4, s4, s21
 80062d6:	ee37 5ac5 	vsub.f32	s10, s15, s10
 80062da:	ee75 5a89 	vadd.f32	s11, s11, s18
 80062de:	ee60 0a0b 	vmul.f32	s1, s0, s22
 80062e2:	ee7a 4a64 	vsub.f32	s9, s20, s9
 80062e6:	ee31 6a06 	vadd.f32	s12, s2, s12
 80062ea:	ee36 9aa9 	vadd.f32	s18, s13, s19
 80062ee:	ee32 1aa1 	vadd.f32	s2, s5, s3
 80062f2:	ee76 6ae9 	vsub.f32	s13, s13, s19
 80062f6:	ee72 1ae1 	vsub.f32	s3, s5, s3
 80062fa:	ee28 8a0b 	vmul.f32	s16, s16, s22
 80062fe:	ee62 2a0b 	vmul.f32	s5, s4, s22
 8006302:	ee67 7a0b 	vmul.f32	s15, s14, s22
 8006306:	ee33 3a68 	vsub.f32	s6, s6, s17
 800630a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800630e:	ee75 8a86 	vadd.f32	s17, s11, s12
 8006312:	ee36 7ac8 	vsub.f32	s14, s13, s16
 8006316:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800631a:	ee74 6ae0 	vsub.f32	s13, s9, s1
 800631e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 8006322:	ee35 6ac6 	vsub.f32	s12, s11, s12
 8006326:	ee75 4a27 	vadd.f32	s9, s10, s15
 800632a:	ee71 5a49 	vsub.f32	s11, s2, s18
 800632e:	ee31 2a09 	vadd.f32	s4, s2, s18
 8006332:	ee75 7a67 	vsub.f32	s15, s10, s15
 8006336:	ee31 1aa2 	vadd.f32	s2, s3, s5
 800633a:	ee71 2ae2 	vsub.f32	s5, s3, s5
 800633e:	ee73 0a06 	vadd.f32	s1, s6, s12
 8006342:	ee75 1ac4 	vsub.f32	s3, s11, s8
 8006346:	ee36 5a87 	vadd.f32	s10, s13, s14
 800634a:	ee32 8a28 	vadd.f32	s16, s4, s17
 800634e:	ee33 6a46 	vsub.f32	s12, s6, s12
 8006352:	ee34 4a25 	vadd.f32	s8, s8, s11
 8006356:	ee33 3a80 	vadd.f32	s6, s7, s0
 800635a:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800635e:	ee71 5a64 	vsub.f32	s11, s2, s9
 8006362:	ee72 6ae7 	vsub.f32	s13, s5, s15
 8006366:	ee32 2a68 	vsub.f32	s4, s4, s17
 800636a:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800636e:	ee74 4a81 	vadd.f32	s9, s9, s2
 8006372:	ee77 7aa2 	vadd.f32	s15, s15, s5
 8006376:	44dc      	add	ip, fp
 8006378:	45e2      	cmp	sl, ip
 800637a:	ed87 8a00 	vstr	s16, [r7]
 800637e:	ed84 2a01 	vstr	s4, [r4, #4]
 8006382:	441f      	add	r7, r3
 8006384:	edce 0a00 	vstr	s1, [lr]
 8006388:	441c      	add	r4, r3
 800638a:	ed80 6a00 	vstr	s12, [r0]
 800638e:	edce 1a01 	vstr	s3, [lr, #4]
 8006392:	ed80 4a01 	vstr	s8, [r0, #4]
 8006396:	449e      	add	lr, r3
 8006398:	ed86 3a00 	vstr	s6, [r6]
 800639c:	4418      	add	r0, r3
 800639e:	ed41 3a01 	vstr	s7, [r1, #-4]
 80063a2:	ed02 5a01 	vstr	s10, [r2, #-4]
 80063a6:	ed85 7a00 	vstr	s14, [r5]
 80063aa:	edc6 5a01 	vstr	s11, [r6, #4]
 80063ae:	edc1 4a00 	vstr	s9, [r1]
 80063b2:	441e      	add	r6, r3
 80063b4:	edc2 6a00 	vstr	s13, [r2]
 80063b8:	4419      	add	r1, r3
 80063ba:	edc5 7a01 	vstr	s15, [r5, #4]
 80063be:	441a      	add	r2, r3
 80063c0:	441d      	add	r5, r3
 80063c2:	f63f af44 	bhi.w	800624e <arm_radix8_butterfly_f32+0x6e>
 80063c6:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80063c8:	2a07      	cmp	r2, #7
 80063ca:	f240 81f5 	bls.w	80067b8 <arm_radix8_butterfly_f32+0x5d8>
 80063ce:	f108 0101 	add.w	r1, r8, #1
 80063d2:	188f      	adds	r7, r1, r2
 80063d4:	eb09 0849 	add.w	r8, r9, r9, lsl #1
 80063d8:	19d6      	adds	r6, r2, r7
 80063da:	eb08 0c09 	add.w	ip, r8, r9
 80063de:	1994      	adds	r4, r2, r6
 80063e0:	eb0c 0e09 	add.w	lr, ip, r9
 80063e4:	4610      	mov	r0, r2
 80063e6:	9701      	str	r7, [sp, #4]
 80063e8:	4420      	add	r0, r4
 80063ea:	eb0e 0709 	add.w	r7, lr, r9
 80063ee:	1815      	adds	r5, r2, r0
 80063f0:	eb07 0209 	add.w	r2, r7, r9
 80063f4:	9203      	str	r2, [sp, #12]
 80063f6:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80063f8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80063fc:	9117      	str	r1, [sp, #92]	; 0x5c
 80063fe:	440a      	add	r2, r1
 8006400:	9900      	ldr	r1, [sp, #0]
 8006402:	3108      	adds	r1, #8
 8006404:	9100      	str	r1, [sp, #0]
 8006406:	9902      	ldr	r1, [sp, #8]
 8006408:	3108      	adds	r1, #8
 800640a:	9102      	str	r1, [sp, #8]
 800640c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800640e:	00ff      	lsls	r7, r7, #3
 8006410:	9715      	str	r7, [sp, #84]	; 0x54
 8006412:	eb01 04c4 	add.w	r4, r1, r4, lsl #3
 8006416:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 800641a:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 800641e:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8006420:	9903      	ldr	r1, [sp, #12]
 8006422:	19d7      	adds	r7, r2, r7
 8006424:	00c9      	lsls	r1, r1, #3
 8006426:	9114      	str	r1, [sp, #80]	; 0x50
 8006428:	9710      	str	r7, [sp, #64]	; 0x40
 800642a:	9919      	ldr	r1, [sp, #100]	; 0x64
 800642c:	9f00      	ldr	r7, [sp, #0]
 800642e:	19cf      	adds	r7, r1, r7
 8006430:	970d      	str	r7, [sp, #52]	; 0x34
 8006432:	9f02      	ldr	r7, [sp, #8]
 8006434:	19cf      	adds	r7, r1, r7
 8006436:	ea4f 0ece 	mov.w	lr, lr, lsl #3
 800643a:	970c      	str	r7, [sp, #48]	; 0x30
 800643c:	9f01      	ldr	r7, [sp, #4]
 800643e:	f8cd e058 	str.w	lr, [sp, #88]	; 0x58
 8006442:	3504      	adds	r5, #4
 8006444:	3004      	adds	r0, #4
 8006446:	eb01 0ec7 	add.w	lr, r1, r7, lsl #3
 800644a:	9508      	str	r5, [sp, #32]
 800644c:	9009      	str	r0, [sp, #36]	; 0x24
 800644e:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8006450:	981a      	ldr	r0, [sp, #104]	; 0x68
 8006452:	f8cd e02c 	str.w	lr, [sp, #44]	; 0x2c
 8006456:	ea4f 08c8 	mov.w	r8, r8, lsl #3
 800645a:	eb01 0ec6 	add.w	lr, r1, r6, lsl #3
 800645e:	9e14      	ldr	r6, [sp, #80]	; 0x50
 8006460:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
 8006464:	1945      	adds	r5, r0, r5
 8006466:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
 800646a:	460f      	mov	r7, r1
 800646c:	3404      	adds	r4, #4
 800646e:	4641      	mov	r1, r8
 8006470:	1841      	adds	r1, r0, r1
 8006472:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
 8006476:	940a      	str	r4, [sp, #40]	; 0x28
 8006478:	eb00 0c06 	add.w	ip, r0, r6
 800647c:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006480:	9e15      	ldr	r6, [sp, #84]	; 0x54
 8006482:	9506      	str	r5, [sp, #24]
 8006484:	9c12      	ldr	r4, [sp, #72]	; 0x48
 8006486:	9105      	str	r1, [sp, #20]
 8006488:	4639      	mov	r1, r7
 800648a:	1905      	adds	r5, r0, r4
 800648c:	3108      	adds	r1, #8
 800648e:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006490:	9507      	str	r5, [sp, #28]
 8006492:	910f      	str	r1, [sp, #60]	; 0x3c
 8006494:	ea4f 1509 	mov.w	r5, r9, lsl #4
 8006498:	2101      	movs	r1, #1
 800649a:	eb00 0e06 	add.w	lr, r0, r6
 800649e:	9518      	str	r5, [sp, #96]	; 0x60
 80064a0:	9404      	str	r4, [sp, #16]
 80064a2:	9103      	str	r1, [sp, #12]
 80064a4:	4620      	mov	r0, r4
 80064a6:	4689      	mov	r9, r1
 80064a8:	9e06      	ldr	r6, [sp, #24]
 80064aa:	ed90 fa00 	vldr	s30, [r0]
 80064ae:	edd6 7a01 	vldr	s15, [r6, #4]
 80064b2:	edd0 ba01 	vldr	s23, [r0, #4]
 80064b6:	edcd 7a00 	vstr	s15, [sp]
 80064ba:	a80d      	add	r0, sp, #52	; 0x34
 80064bc:	edde 7a01 	vldr	s15, [lr, #4]
 80064c0:	9c05      	ldr	r4, [sp, #20]
 80064c2:	9d07      	ldr	r5, [sp, #28]
 80064c4:	edd2 fa00 	vldr	s31, [r2]
 80064c8:	ed92 ca01 	vldr	s24, [r2, #4]
 80064cc:	edcd 7a01 	vstr	s15, [sp, #4]
 80064d0:	c807      	ldmia	r0, {r0, r1, r2}
 80064d2:	eddc 7a01 	vldr	s15, [ip, #4]
 80064d6:	edd4 ea00 	vldr	s29, [r4]
 80064da:	ed95 ea00 	vldr	s28, [r5]
 80064de:	edd6 da00 	vldr	s27, [r6]
 80064e2:	edd4 aa01 	vldr	s21, [r4, #4]
 80064e6:	ed95 aa01 	vldr	s20, [r5, #4]
 80064ea:	ed9e da00 	vldr	s26, [lr]
 80064ee:	eddc ca00 	vldr	s25, [ip]
 80064f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064f6:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80064f8:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 80064fa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80064fc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 80064fe:	edcd 7a02 	vstr	s15, [sp, #8]
 8006502:	e001      	b.n	8006508 <arm_radix8_butterfly_f32+0x328>
 8006504:	3f3504f3 	.word	0x3f3504f3
 8006508:	ed16 6a01 	vldr	s12, [r6, #-4]
 800650c:	ed91 5a00 	vldr	s10, [r1]
 8006510:	ed57 9a01 	vldr	s19, [r7, #-4]
 8006514:	edd5 7a00 	vldr	s15, [r5]
 8006518:	ed18 7a01 	vldr	s14, [r8, #-4]
 800651c:	edd2 3a00 	vldr	s7, [r2]
 8006520:	ed94 3a00 	vldr	s6, [r4]
 8006524:	ed90 2a00 	vldr	s4, [r0]
 8006528:	ed92 0a01 	vldr	s0, [r2, #4]
 800652c:	ee33 8a85 	vadd.f32	s16, s7, s10
 8006530:	ee32 1a06 	vadd.f32	s2, s4, s12
 8006534:	ee33 4a29 	vadd.f32	s8, s6, s19
 8006538:	ee77 4a87 	vadd.f32	s9, s15, s14
 800653c:	ee78 1a04 	vadd.f32	s3, s16, s8
 8006540:	ee71 6a24 	vadd.f32	s13, s2, s9
 8006544:	ee32 2a46 	vsub.f32	s4, s4, s12
 8006548:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800654c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006550:	ed82 6a00 	vstr	s12, [r2]
 8006554:	edd5 8a01 	vldr	s17, [r5, #4]
 8006558:	ed90 9a01 	vldr	s18, [r0, #4]
 800655c:	edd6 2a00 	vldr	s5, [r6]
 8006560:	ed98 7a00 	vldr	s14, [r8]
 8006564:	edd4 0a01 	vldr	s1, [r4, #4]
 8006568:	ed91 6a01 	vldr	s12, [r1, #4]
 800656c:	edd7 5a00 	vldr	s11, [r7]
 8006570:	ee73 3ac5 	vsub.f32	s7, s7, s10
 8006574:	ee33 3a69 	vsub.f32	s6, s6, s19
 8006578:	ee39 5a62 	vsub.f32	s10, s18, s5
 800657c:	ee78 9ac7 	vsub.f32	s19, s17, s14
 8006580:	ee38 4a44 	vsub.f32	s8, s16, s8
 8006584:	ee38 7a87 	vadd.f32	s14, s17, s14
 8006588:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800658c:	ee79 2a22 	vadd.f32	s5, s18, s5
 8006590:	ee75 8a69 	vsub.f32	s17, s10, s19
 8006594:	ee32 9a27 	vadd.f32	s18, s4, s15
 8006598:	ee35 5a29 	vadd.f32	s10, s10, s19
 800659c:	ee72 7a67 	vsub.f32	s15, s4, s15
 80065a0:	ee30 2a06 	vadd.f32	s4, s0, s12
 80065a4:	ee69 9a0b 	vmul.f32	s19, s18, s22
 80065a8:	ee70 5ae5 	vsub.f32	s11, s1, s11
 80065ac:	ee32 9a08 	vadd.f32	s18, s4, s16
 80065b0:	ee68 8a8b 	vmul.f32	s17, s17, s22
 80065b4:	ee32 2a48 	vsub.f32	s4, s4, s16
 80065b8:	ee71 4a64 	vsub.f32	s9, s2, s9
 80065bc:	ee25 5a0b 	vmul.f32	s10, s10, s22
 80065c0:	ee32 1a87 	vadd.f32	s2, s5, s14
 80065c4:	ee67 7a8b 	vmul.f32	s15, s15, s22
 80065c8:	ee72 2ac7 	vsub.f32	s5, s5, s14
 80065cc:	ee30 6a46 	vsub.f32	s12, s0, s12
 80065d0:	ee73 0a29 	vadd.f32	s1, s6, s19
 80065d4:	ee36 0a28 	vadd.f32	s0, s12, s17
 80065d8:	ee33 3a69 	vsub.f32	s6, s6, s19
 80065dc:	ee32 7a64 	vsub.f32	s14, s4, s9
 80065e0:	ee73 9aa7 	vadd.f32	s19, s7, s15
 80065e4:	ee36 6a68 	vsub.f32	s12, s12, s17
 80065e8:	ee73 7ae7 	vsub.f32	s15, s7, s15
 80065ec:	ee75 8a85 	vadd.f32	s17, s11, s10
 80065f0:	ee74 3a22 	vadd.f32	s7, s8, s5
 80065f4:	ee35 5ac5 	vsub.f32	s10, s11, s10
 80065f8:	ee71 6ae6 	vsub.f32	s13, s3, s13
 80065fc:	ee79 1a41 	vsub.f32	s3, s18, s2
 8006600:	ee39 8aa8 	vadd.f32	s16, s19, s17
 8006604:	ee76 5a43 	vsub.f32	s11, s12, s6
 8006608:	ee74 2a62 	vsub.f32	s5, s8, s5
 800660c:	ee74 4a82 	vadd.f32	s9, s9, s4
 8006610:	ee30 4a60 	vsub.f32	s8, s0, s1
 8006614:	ee79 8ae8 	vsub.f32	s17, s19, s17
 8006618:	ee30 0a80 	vadd.f32	s0, s1, s0
 800661c:	ee77 9a85 	vadd.f32	s19, s15, s10
 8006620:	ee33 6a06 	vadd.f32	s12, s6, s12
 8006624:	ee77 7ac5 	vsub.f32	s15, s15, s10
 8006628:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800662c:	ee2e 5a26 	vmul.f32	s10, s28, s13
 8006630:	ee6f 0a23 	vmul.f32	s1, s30, s7
 8006634:	ee2a 3a21 	vmul.f32	s6, s20, s3
 8006638:	ee39 1a01 	vadd.f32	s2, s18, s2
 800663c:	ee6a 6a26 	vmul.f32	s13, s20, s13
 8006640:	ee2b 9a87 	vmul.f32	s18, s23, s14
 8006644:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 8006648:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800664c:	ee6f 1a84 	vmul.f32	s3, s31, s8
 8006650:	ee35 3a03 	vadd.f32	s6, s10, s6
 8006654:	ee72 6a66 	vsub.f32	s13, s4, s13
 8006658:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800665c:	ee2f 2a88 	vmul.f32	s4, s31, s16
 8006660:	ed9d 4a02 	vldr	s8, [sp, #8]
 8006664:	ed82 1a01 	vstr	s2, [r2, #4]
 8006668:	ee77 3a63 	vsub.f32	s7, s14, s7
 800666c:	ee2c 8a08 	vmul.f32	s16, s24, s16
 8006670:	ed9d 7a01 	vldr	s14, [sp, #4]
 8006674:	ed81 3a00 	vstr	s6, [r1]
 8006678:	ee30 9a89 	vadd.f32	s18, s1, s18
 800667c:	ee32 2a05 	vadd.f32	s4, s4, s10
 8006680:	ee6d 0a22 	vmul.f32	s1, s26, s5
 8006684:	ee31 8ac8 	vsub.f32	s16, s3, s16
 8006688:	ee67 2a22 	vmul.f32	s5, s14, s5
 800668c:	ee64 1a00 	vmul.f32	s3, s8, s0
 8006690:	ee27 7a24 	vmul.f32	s14, s14, s9
 8006694:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 8006698:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800669c:	ee64 8a28 	vmul.f32	s17, s8, s17
 80066a0:	ed9d 4a00 	vldr	s8, [sp]
 80066a4:	edc1 6a01 	vstr	s13, [r1, #4]
 80066a8:	ee74 2ae2 	vsub.f32	s5, s9, s5
 80066ac:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 80066b0:	ee64 9a29 	vmul.f32	s19, s8, s19
 80066b4:	ee24 4a25 	vmul.f32	s8, s8, s11
 80066b8:	ee30 7a87 	vadd.f32	s14, s1, s14
 80066bc:	ee74 4a84 	vadd.f32	s9, s9, s8
 80066c0:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 80066c4:	ee2a 4a86 	vmul.f32	s8, s21, s12
 80066c8:	ee2c 0a80 	vmul.f32	s0, s25, s0
 80066cc:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 80066d0:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 80066d4:	ee2e 6a86 	vmul.f32	s12, s29, s12
 80066d8:	ee75 1a21 	vadd.f32	s3, s10, s3
 80066dc:	ee30 0a68 	vsub.f32	s0, s0, s17
 80066e0:	ee75 9ae9 	vsub.f32	s19, s11, s19
 80066e4:	ee70 0a84 	vadd.f32	s1, s1, s8
 80066e8:	ee36 6a67 	vsub.f32	s12, s12, s15
 80066ec:	44d9      	add	r9, fp
 80066ee:	45ca      	cmp	sl, r9
 80066f0:	ed84 9a00 	vstr	s18, [r4]
 80066f4:	edc4 3a01 	vstr	s7, [r4, #4]
 80066f8:	441a      	add	r2, r3
 80066fa:	ed07 7a01 	vstr	s14, [r7, #-4]
 80066fe:	edc7 2a00 	vstr	s5, [r7]
 8006702:	4419      	add	r1, r3
 8006704:	ed80 2a00 	vstr	s4, [r0]
 8006708:	ed80 8a01 	vstr	s16, [r0, #4]
 800670c:	441c      	add	r4, r3
 800670e:	ed48 1a01 	vstr	s3, [r8, #-4]
 8006712:	ed88 0a00 	vstr	s0, [r8]
 8006716:	441f      	add	r7, r3
 8006718:	ed46 4a01 	vstr	s9, [r6, #-4]
 800671c:	4418      	add	r0, r3
 800671e:	edc6 9a00 	vstr	s19, [r6]
 8006722:	4498      	add	r8, r3
 8006724:	edc5 0a00 	vstr	s1, [r5]
 8006728:	ed85 6a01 	vstr	s12, [r5, #4]
 800672c:	441e      	add	r6, r3
 800672e:	441d      	add	r5, r3
 8006730:	f63f aeea 	bhi.w	8006508 <arm_radix8_butterfly_f32+0x328>
 8006734:	9a03      	ldr	r2, [sp, #12]
 8006736:	9818      	ldr	r0, [sp, #96]	; 0x60
 8006738:	3201      	adds	r2, #1
 800673a:	4611      	mov	r1, r2
 800673c:	9203      	str	r2, [sp, #12]
 800673e:	9a04      	ldr	r2, [sp, #16]
 8006740:	4402      	add	r2, r0
 8006742:	9204      	str	r2, [sp, #16]
 8006744:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8006746:	9a05      	ldr	r2, [sp, #20]
 8006748:	4402      	add	r2, r0
 800674a:	9205      	str	r2, [sp, #20]
 800674c:	9812      	ldr	r0, [sp, #72]	; 0x48
 800674e:	9a07      	ldr	r2, [sp, #28]
 8006750:	4402      	add	r2, r0
 8006752:	9207      	str	r2, [sp, #28]
 8006754:	9816      	ldr	r0, [sp, #88]	; 0x58
 8006756:	9a06      	ldr	r2, [sp, #24]
 8006758:	4402      	add	r2, r0
 800675a:	9206      	str	r2, [sp, #24]
 800675c:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800675e:	4496      	add	lr, r2
 8006760:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006762:	4494      	add	ip, r2
 8006764:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006766:	3208      	adds	r2, #8
 8006768:	920f      	str	r2, [sp, #60]	; 0x3c
 800676a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800676c:	3208      	adds	r2, #8
 800676e:	920e      	str	r2, [sp, #56]	; 0x38
 8006770:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006772:	3208      	adds	r2, #8
 8006774:	920d      	str	r2, [sp, #52]	; 0x34
 8006776:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006778:	3208      	adds	r2, #8
 800677a:	920c      	str	r2, [sp, #48]	; 0x30
 800677c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800677e:	3208      	adds	r2, #8
 8006780:	920b      	str	r2, [sp, #44]	; 0x2c
 8006782:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006784:	3208      	adds	r2, #8
 8006786:	920a      	str	r2, [sp, #40]	; 0x28
 8006788:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800678a:	3208      	adds	r2, #8
 800678c:	9209      	str	r2, [sp, #36]	; 0x24
 800678e:	9a08      	ldr	r2, [sp, #32]
 8006790:	3208      	adds	r2, #8
 8006792:	9208      	str	r2, [sp, #32]
 8006794:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8006796:	9811      	ldr	r0, [sp, #68]	; 0x44
 8006798:	4288      	cmp	r0, r1
 800679a:	4622      	mov	r2, r4
 800679c:	d007      	beq.n	80067ae <arm_radix8_butterfly_f32+0x5ce>
 800679e:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80067a0:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80067a4:	4621      	mov	r1, r4
 80067a6:	4401      	add	r1, r0
 80067a8:	9110      	str	r1, [sp, #64]	; 0x40
 80067aa:	9804      	ldr	r0, [sp, #16]
 80067ac:	e67c      	b.n	80064a8 <arm_radix8_butterfly_f32+0x2c8>
 80067ae:	4683      	mov	fp, r0
 80067b0:	f8bd 905c 	ldrh.w	r9, [sp, #92]	; 0x5c
 80067b4:	9f19      	ldr	r7, [sp, #100]	; 0x64
 80067b6:	e524      	b.n	8006202 <arm_radix8_butterfly_f32+0x22>
 80067b8:	b01d      	add	sp, #116	; 0x74
 80067ba:	ecbd 8b10 	vpop	{d8-d15}
 80067be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c2:	bf00      	nop

080067c4 <calloc>:
 80067c4:	4b02      	ldr	r3, [pc, #8]	; (80067d0 <calloc+0xc>)
 80067c6:	460a      	mov	r2, r1
 80067c8:	4601      	mov	r1, r0
 80067ca:	6818      	ldr	r0, [r3, #0]
 80067cc:	f000 b83f 	b.w	800684e <_calloc_r>
 80067d0:	20000020 	.word	0x20000020

080067d4 <__errno>:
 80067d4:	4b01      	ldr	r3, [pc, #4]	; (80067dc <__errno+0x8>)
 80067d6:	6818      	ldr	r0, [r3, #0]
 80067d8:	4770      	bx	lr
 80067da:	bf00      	nop
 80067dc:	20000020 	.word	0x20000020

080067e0 <__libc_init_array>:
 80067e0:	b570      	push	{r4, r5, r6, lr}
 80067e2:	4e0d      	ldr	r6, [pc, #52]	; (8006818 <__libc_init_array+0x38>)
 80067e4:	4c0d      	ldr	r4, [pc, #52]	; (800681c <__libc_init_array+0x3c>)
 80067e6:	1ba4      	subs	r4, r4, r6
 80067e8:	10a4      	asrs	r4, r4, #2
 80067ea:	2500      	movs	r5, #0
 80067ec:	42a5      	cmp	r5, r4
 80067ee:	d109      	bne.n	8006804 <__libc_init_array+0x24>
 80067f0:	4e0b      	ldr	r6, [pc, #44]	; (8006820 <__libc_init_array+0x40>)
 80067f2:	4c0c      	ldr	r4, [pc, #48]	; (8006824 <__libc_init_array+0x44>)
 80067f4:	f004 f90a 	bl	800aa0c <_init>
 80067f8:	1ba4      	subs	r4, r4, r6
 80067fa:	10a4      	asrs	r4, r4, #2
 80067fc:	2500      	movs	r5, #0
 80067fe:	42a5      	cmp	r5, r4
 8006800:	d105      	bne.n	800680e <__libc_init_array+0x2e>
 8006802:	bd70      	pop	{r4, r5, r6, pc}
 8006804:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006808:	4798      	blx	r3
 800680a:	3501      	adds	r5, #1
 800680c:	e7ee      	b.n	80067ec <__libc_init_array+0xc>
 800680e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8006812:	4798      	blx	r3
 8006814:	3501      	adds	r5, #1
 8006816:	e7f2      	b.n	80067fe <__libc_init_array+0x1e>
 8006818:	0801ea30 	.word	0x0801ea30
 800681c:	0801ea30 	.word	0x0801ea30
 8006820:	0801ea30 	.word	0x0801ea30
 8006824:	0801ea34 	.word	0x0801ea34

08006828 <memcpy>:
 8006828:	b510      	push	{r4, lr}
 800682a:	1e43      	subs	r3, r0, #1
 800682c:	440a      	add	r2, r1
 800682e:	4291      	cmp	r1, r2
 8006830:	d100      	bne.n	8006834 <memcpy+0xc>
 8006832:	bd10      	pop	{r4, pc}
 8006834:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006838:	f803 4f01 	strb.w	r4, [r3, #1]!
 800683c:	e7f7      	b.n	800682e <memcpy+0x6>

0800683e <memset>:
 800683e:	4402      	add	r2, r0
 8006840:	4603      	mov	r3, r0
 8006842:	4293      	cmp	r3, r2
 8006844:	d100      	bne.n	8006848 <memset+0xa>
 8006846:	4770      	bx	lr
 8006848:	f803 1b01 	strb.w	r1, [r3], #1
 800684c:	e7f9      	b.n	8006842 <memset+0x4>

0800684e <_calloc_r>:
 800684e:	b538      	push	{r3, r4, r5, lr}
 8006850:	fb02 f401 	mul.w	r4, r2, r1
 8006854:	4621      	mov	r1, r4
 8006856:	f000 f809 	bl	800686c <_malloc_r>
 800685a:	4605      	mov	r5, r0
 800685c:	b118      	cbz	r0, 8006866 <_calloc_r+0x18>
 800685e:	4622      	mov	r2, r4
 8006860:	2100      	movs	r1, #0
 8006862:	f7ff ffec 	bl	800683e <memset>
 8006866:	4628      	mov	r0, r5
 8006868:	bd38      	pop	{r3, r4, r5, pc}
	...

0800686c <_malloc_r>:
 800686c:	b570      	push	{r4, r5, r6, lr}
 800686e:	1ccd      	adds	r5, r1, #3
 8006870:	f025 0503 	bic.w	r5, r5, #3
 8006874:	3508      	adds	r5, #8
 8006876:	2d0c      	cmp	r5, #12
 8006878:	bf38      	it	cc
 800687a:	250c      	movcc	r5, #12
 800687c:	2d00      	cmp	r5, #0
 800687e:	4606      	mov	r6, r0
 8006880:	db01      	blt.n	8006886 <_malloc_r+0x1a>
 8006882:	42a9      	cmp	r1, r5
 8006884:	d903      	bls.n	800688e <_malloc_r+0x22>
 8006886:	230c      	movs	r3, #12
 8006888:	6033      	str	r3, [r6, #0]
 800688a:	2000      	movs	r0, #0
 800688c:	bd70      	pop	{r4, r5, r6, pc}
 800688e:	f001 fe93 	bl	80085b8 <__malloc_lock>
 8006892:	4a23      	ldr	r2, [pc, #140]	; (8006920 <_malloc_r+0xb4>)
 8006894:	6814      	ldr	r4, [r2, #0]
 8006896:	4621      	mov	r1, r4
 8006898:	b991      	cbnz	r1, 80068c0 <_malloc_r+0x54>
 800689a:	4c22      	ldr	r4, [pc, #136]	; (8006924 <_malloc_r+0xb8>)
 800689c:	6823      	ldr	r3, [r4, #0]
 800689e:	b91b      	cbnz	r3, 80068a8 <_malloc_r+0x3c>
 80068a0:	4630      	mov	r0, r6
 80068a2:	f000 fd3d 	bl	8007320 <_sbrk_r>
 80068a6:	6020      	str	r0, [r4, #0]
 80068a8:	4629      	mov	r1, r5
 80068aa:	4630      	mov	r0, r6
 80068ac:	f000 fd38 	bl	8007320 <_sbrk_r>
 80068b0:	1c43      	adds	r3, r0, #1
 80068b2:	d126      	bne.n	8006902 <_malloc_r+0x96>
 80068b4:	230c      	movs	r3, #12
 80068b6:	6033      	str	r3, [r6, #0]
 80068b8:	4630      	mov	r0, r6
 80068ba:	f001 fe7e 	bl	80085ba <__malloc_unlock>
 80068be:	e7e4      	b.n	800688a <_malloc_r+0x1e>
 80068c0:	680b      	ldr	r3, [r1, #0]
 80068c2:	1b5b      	subs	r3, r3, r5
 80068c4:	d41a      	bmi.n	80068fc <_malloc_r+0x90>
 80068c6:	2b0b      	cmp	r3, #11
 80068c8:	d90f      	bls.n	80068ea <_malloc_r+0x7e>
 80068ca:	600b      	str	r3, [r1, #0]
 80068cc:	50cd      	str	r5, [r1, r3]
 80068ce:	18cc      	adds	r4, r1, r3
 80068d0:	4630      	mov	r0, r6
 80068d2:	f001 fe72 	bl	80085ba <__malloc_unlock>
 80068d6:	f104 000b 	add.w	r0, r4, #11
 80068da:	1d23      	adds	r3, r4, #4
 80068dc:	f020 0007 	bic.w	r0, r0, #7
 80068e0:	1ac3      	subs	r3, r0, r3
 80068e2:	d01b      	beq.n	800691c <_malloc_r+0xb0>
 80068e4:	425a      	negs	r2, r3
 80068e6:	50e2      	str	r2, [r4, r3]
 80068e8:	bd70      	pop	{r4, r5, r6, pc}
 80068ea:	428c      	cmp	r4, r1
 80068ec:	bf0d      	iteet	eq
 80068ee:	6863      	ldreq	r3, [r4, #4]
 80068f0:	684b      	ldrne	r3, [r1, #4]
 80068f2:	6063      	strne	r3, [r4, #4]
 80068f4:	6013      	streq	r3, [r2, #0]
 80068f6:	bf18      	it	ne
 80068f8:	460c      	movne	r4, r1
 80068fa:	e7e9      	b.n	80068d0 <_malloc_r+0x64>
 80068fc:	460c      	mov	r4, r1
 80068fe:	6849      	ldr	r1, [r1, #4]
 8006900:	e7ca      	b.n	8006898 <_malloc_r+0x2c>
 8006902:	1cc4      	adds	r4, r0, #3
 8006904:	f024 0403 	bic.w	r4, r4, #3
 8006908:	42a0      	cmp	r0, r4
 800690a:	d005      	beq.n	8006918 <_malloc_r+0xac>
 800690c:	1a21      	subs	r1, r4, r0
 800690e:	4630      	mov	r0, r6
 8006910:	f000 fd06 	bl	8007320 <_sbrk_r>
 8006914:	3001      	adds	r0, #1
 8006916:	d0cd      	beq.n	80068b4 <_malloc_r+0x48>
 8006918:	6025      	str	r5, [r4, #0]
 800691a:	e7d9      	b.n	80068d0 <_malloc_r+0x64>
 800691c:	bd70      	pop	{r4, r5, r6, pc}
 800691e:	bf00      	nop
 8006920:	2000b600 	.word	0x2000b600
 8006924:	2000b604 	.word	0x2000b604

08006928 <__cvt>:
 8006928:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800692c:	ec55 4b10 	vmov	r4, r5, d0
 8006930:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8006932:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006936:	2d00      	cmp	r5, #0
 8006938:	460e      	mov	r6, r1
 800693a:	4691      	mov	r9, r2
 800693c:	4619      	mov	r1, r3
 800693e:	bfb8      	it	lt
 8006940:	4622      	movlt	r2, r4
 8006942:	462b      	mov	r3, r5
 8006944:	f027 0720 	bic.w	r7, r7, #32
 8006948:	bfbb      	ittet	lt
 800694a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800694e:	461d      	movlt	r5, r3
 8006950:	2300      	movge	r3, #0
 8006952:	232d      	movlt	r3, #45	; 0x2d
 8006954:	bfb8      	it	lt
 8006956:	4614      	movlt	r4, r2
 8006958:	2f46      	cmp	r7, #70	; 0x46
 800695a:	700b      	strb	r3, [r1, #0]
 800695c:	d004      	beq.n	8006968 <__cvt+0x40>
 800695e:	2f45      	cmp	r7, #69	; 0x45
 8006960:	d100      	bne.n	8006964 <__cvt+0x3c>
 8006962:	3601      	adds	r6, #1
 8006964:	2102      	movs	r1, #2
 8006966:	e000      	b.n	800696a <__cvt+0x42>
 8006968:	2103      	movs	r1, #3
 800696a:	ab03      	add	r3, sp, #12
 800696c:	9301      	str	r3, [sp, #4]
 800696e:	ab02      	add	r3, sp, #8
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	4632      	mov	r2, r6
 8006974:	4653      	mov	r3, sl
 8006976:	ec45 4b10 	vmov	d0, r4, r5
 800697a:	f000 fe59 	bl	8007630 <_dtoa_r>
 800697e:	2f47      	cmp	r7, #71	; 0x47
 8006980:	4680      	mov	r8, r0
 8006982:	d102      	bne.n	800698a <__cvt+0x62>
 8006984:	f019 0f01 	tst.w	r9, #1
 8006988:	d026      	beq.n	80069d8 <__cvt+0xb0>
 800698a:	2f46      	cmp	r7, #70	; 0x46
 800698c:	eb08 0906 	add.w	r9, r8, r6
 8006990:	d111      	bne.n	80069b6 <__cvt+0x8e>
 8006992:	f898 3000 	ldrb.w	r3, [r8]
 8006996:	2b30      	cmp	r3, #48	; 0x30
 8006998:	d10a      	bne.n	80069b0 <__cvt+0x88>
 800699a:	2200      	movs	r2, #0
 800699c:	2300      	movs	r3, #0
 800699e:	4620      	mov	r0, r4
 80069a0:	4629      	mov	r1, r5
 80069a2:	f7fa f8ed 	bl	8000b80 <__aeabi_dcmpeq>
 80069a6:	b918      	cbnz	r0, 80069b0 <__cvt+0x88>
 80069a8:	f1c6 0601 	rsb	r6, r6, #1
 80069ac:	f8ca 6000 	str.w	r6, [sl]
 80069b0:	f8da 3000 	ldr.w	r3, [sl]
 80069b4:	4499      	add	r9, r3
 80069b6:	2200      	movs	r2, #0
 80069b8:	2300      	movs	r3, #0
 80069ba:	4620      	mov	r0, r4
 80069bc:	4629      	mov	r1, r5
 80069be:	f7fa f8df 	bl	8000b80 <__aeabi_dcmpeq>
 80069c2:	b938      	cbnz	r0, 80069d4 <__cvt+0xac>
 80069c4:	2230      	movs	r2, #48	; 0x30
 80069c6:	9b03      	ldr	r3, [sp, #12]
 80069c8:	4599      	cmp	r9, r3
 80069ca:	d905      	bls.n	80069d8 <__cvt+0xb0>
 80069cc:	1c59      	adds	r1, r3, #1
 80069ce:	9103      	str	r1, [sp, #12]
 80069d0:	701a      	strb	r2, [r3, #0]
 80069d2:	e7f8      	b.n	80069c6 <__cvt+0x9e>
 80069d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80069d8:	9b03      	ldr	r3, [sp, #12]
 80069da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80069dc:	eba3 0308 	sub.w	r3, r3, r8
 80069e0:	4640      	mov	r0, r8
 80069e2:	6013      	str	r3, [r2, #0]
 80069e4:	b004      	add	sp, #16
 80069e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

080069ea <__exponent>:
 80069ea:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80069ec:	4603      	mov	r3, r0
 80069ee:	2900      	cmp	r1, #0
 80069f0:	bfb8      	it	lt
 80069f2:	4249      	neglt	r1, r1
 80069f4:	f803 2b02 	strb.w	r2, [r3], #2
 80069f8:	bfb4      	ite	lt
 80069fa:	222d      	movlt	r2, #45	; 0x2d
 80069fc:	222b      	movge	r2, #43	; 0x2b
 80069fe:	2909      	cmp	r1, #9
 8006a00:	7042      	strb	r2, [r0, #1]
 8006a02:	dd20      	ble.n	8006a46 <__exponent+0x5c>
 8006a04:	f10d 0207 	add.w	r2, sp, #7
 8006a08:	4617      	mov	r7, r2
 8006a0a:	260a      	movs	r6, #10
 8006a0c:	fb91 f5f6 	sdiv	r5, r1, r6
 8006a10:	fb06 1115 	mls	r1, r6, r5, r1
 8006a14:	3130      	adds	r1, #48	; 0x30
 8006a16:	2d09      	cmp	r5, #9
 8006a18:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006a1c:	f102 34ff 	add.w	r4, r2, #4294967295
 8006a20:	4629      	mov	r1, r5
 8006a22:	dc09      	bgt.n	8006a38 <__exponent+0x4e>
 8006a24:	3130      	adds	r1, #48	; 0x30
 8006a26:	3a02      	subs	r2, #2
 8006a28:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a2c:	42ba      	cmp	r2, r7
 8006a2e:	461c      	mov	r4, r3
 8006a30:	d304      	bcc.n	8006a3c <__exponent+0x52>
 8006a32:	1a20      	subs	r0, r4, r0
 8006a34:	b003      	add	sp, #12
 8006a36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006a38:	4622      	mov	r2, r4
 8006a3a:	e7e7      	b.n	8006a0c <__exponent+0x22>
 8006a3c:	f812 1b01 	ldrb.w	r1, [r2], #1
 8006a40:	f803 1b01 	strb.w	r1, [r3], #1
 8006a44:	e7f2      	b.n	8006a2c <__exponent+0x42>
 8006a46:	2230      	movs	r2, #48	; 0x30
 8006a48:	461c      	mov	r4, r3
 8006a4a:	4411      	add	r1, r2
 8006a4c:	f804 2b02 	strb.w	r2, [r4], #2
 8006a50:	7059      	strb	r1, [r3, #1]
 8006a52:	e7ee      	b.n	8006a32 <__exponent+0x48>

08006a54 <_printf_float>:
 8006a54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a58:	b08d      	sub	sp, #52	; 0x34
 8006a5a:	460c      	mov	r4, r1
 8006a5c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8006a60:	4616      	mov	r6, r2
 8006a62:	461f      	mov	r7, r3
 8006a64:	4605      	mov	r5, r0
 8006a66:	f001 fd2d 	bl	80084c4 <_localeconv_r>
 8006a6a:	6803      	ldr	r3, [r0, #0]
 8006a6c:	9304      	str	r3, [sp, #16]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7f9 fc0e 	bl	8000290 <strlen>
 8006a74:	2300      	movs	r3, #0
 8006a76:	930a      	str	r3, [sp, #40]	; 0x28
 8006a78:	f8d8 3000 	ldr.w	r3, [r8]
 8006a7c:	9005      	str	r0, [sp, #20]
 8006a7e:	3307      	adds	r3, #7
 8006a80:	f023 0307 	bic.w	r3, r3, #7
 8006a84:	f103 0208 	add.w	r2, r3, #8
 8006a88:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006a8c:	f8d4 b000 	ldr.w	fp, [r4]
 8006a90:	f8c8 2000 	str.w	r2, [r8]
 8006a94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a98:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006a9c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006aa0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006aa4:	9307      	str	r3, [sp, #28]
 8006aa6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006aaa:	f04f 32ff 	mov.w	r2, #4294967295
 8006aae:	4ba5      	ldr	r3, [pc, #660]	; (8006d44 <_printf_float+0x2f0>)
 8006ab0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ab4:	f7fa f896 	bl	8000be4 <__aeabi_dcmpun>
 8006ab8:	2800      	cmp	r0, #0
 8006aba:	f040 81fb 	bne.w	8006eb4 <_printf_float+0x460>
 8006abe:	f04f 32ff 	mov.w	r2, #4294967295
 8006ac2:	4ba0      	ldr	r3, [pc, #640]	; (8006d44 <_printf_float+0x2f0>)
 8006ac4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ac8:	f7fa f86e 	bl	8000ba8 <__aeabi_dcmple>
 8006acc:	2800      	cmp	r0, #0
 8006ace:	f040 81f1 	bne.w	8006eb4 <_printf_float+0x460>
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	2300      	movs	r3, #0
 8006ad6:	4640      	mov	r0, r8
 8006ad8:	4649      	mov	r1, r9
 8006ada:	f7fa f85b 	bl	8000b94 <__aeabi_dcmplt>
 8006ade:	b110      	cbz	r0, 8006ae6 <_printf_float+0x92>
 8006ae0:	232d      	movs	r3, #45	; 0x2d
 8006ae2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ae6:	4b98      	ldr	r3, [pc, #608]	; (8006d48 <_printf_float+0x2f4>)
 8006ae8:	4a98      	ldr	r2, [pc, #608]	; (8006d4c <_printf_float+0x2f8>)
 8006aea:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006aee:	bf8c      	ite	hi
 8006af0:	4690      	movhi	r8, r2
 8006af2:	4698      	movls	r8, r3
 8006af4:	2303      	movs	r3, #3
 8006af6:	f02b 0204 	bic.w	r2, fp, #4
 8006afa:	6123      	str	r3, [r4, #16]
 8006afc:	6022      	str	r2, [r4, #0]
 8006afe:	f04f 0900 	mov.w	r9, #0
 8006b02:	9700      	str	r7, [sp, #0]
 8006b04:	4633      	mov	r3, r6
 8006b06:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b08:	4621      	mov	r1, r4
 8006b0a:	4628      	mov	r0, r5
 8006b0c:	f000 f9e2 	bl	8006ed4 <_printf_common>
 8006b10:	3001      	adds	r0, #1
 8006b12:	f040 8093 	bne.w	8006c3c <_printf_float+0x1e8>
 8006b16:	f04f 30ff 	mov.w	r0, #4294967295
 8006b1a:	b00d      	add	sp, #52	; 0x34
 8006b1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b20:	6861      	ldr	r1, [r4, #4]
 8006b22:	1c4b      	adds	r3, r1, #1
 8006b24:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8006b28:	d13f      	bne.n	8006baa <_printf_float+0x156>
 8006b2a:	2306      	movs	r3, #6
 8006b2c:	6063      	str	r3, [r4, #4]
 8006b2e:	2300      	movs	r3, #0
 8006b30:	9303      	str	r3, [sp, #12]
 8006b32:	ab0a      	add	r3, sp, #40	; 0x28
 8006b34:	9302      	str	r3, [sp, #8]
 8006b36:	ab09      	add	r3, sp, #36	; 0x24
 8006b38:	9300      	str	r3, [sp, #0]
 8006b3a:	ec49 8b10 	vmov	d0, r8, r9
 8006b3e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006b42:	6022      	str	r2, [r4, #0]
 8006b44:	f8cd a004 	str.w	sl, [sp, #4]
 8006b48:	6861      	ldr	r1, [r4, #4]
 8006b4a:	4628      	mov	r0, r5
 8006b4c:	f7ff feec 	bl	8006928 <__cvt>
 8006b50:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8006b54:	2b47      	cmp	r3, #71	; 0x47
 8006b56:	4680      	mov	r8, r0
 8006b58:	d109      	bne.n	8006b6e <_printf_float+0x11a>
 8006b5a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b5c:	1cd8      	adds	r0, r3, #3
 8006b5e:	db02      	blt.n	8006b66 <_printf_float+0x112>
 8006b60:	6862      	ldr	r2, [r4, #4]
 8006b62:	4293      	cmp	r3, r2
 8006b64:	dd57      	ble.n	8006c16 <_printf_float+0x1c2>
 8006b66:	f1aa 0a02 	sub.w	sl, sl, #2
 8006b6a:	fa5f fa8a 	uxtb.w	sl, sl
 8006b6e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006b72:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006b74:	d834      	bhi.n	8006be0 <_printf_float+0x18c>
 8006b76:	3901      	subs	r1, #1
 8006b78:	4652      	mov	r2, sl
 8006b7a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006b7e:	9109      	str	r1, [sp, #36]	; 0x24
 8006b80:	f7ff ff33 	bl	80069ea <__exponent>
 8006b84:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006b86:	1883      	adds	r3, r0, r2
 8006b88:	2a01      	cmp	r2, #1
 8006b8a:	4681      	mov	r9, r0
 8006b8c:	6123      	str	r3, [r4, #16]
 8006b8e:	dc02      	bgt.n	8006b96 <_printf_float+0x142>
 8006b90:	6822      	ldr	r2, [r4, #0]
 8006b92:	07d1      	lsls	r1, r2, #31
 8006b94:	d501      	bpl.n	8006b9a <_printf_float+0x146>
 8006b96:	3301      	adds	r3, #1
 8006b98:	6123      	str	r3, [r4, #16]
 8006b9a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d0af      	beq.n	8006b02 <_printf_float+0xae>
 8006ba2:	232d      	movs	r3, #45	; 0x2d
 8006ba4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ba8:	e7ab      	b.n	8006b02 <_printf_float+0xae>
 8006baa:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8006bae:	d002      	beq.n	8006bb6 <_printf_float+0x162>
 8006bb0:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8006bb4:	d1bb      	bne.n	8006b2e <_printf_float+0xda>
 8006bb6:	b189      	cbz	r1, 8006bdc <_printf_float+0x188>
 8006bb8:	2300      	movs	r3, #0
 8006bba:	9303      	str	r3, [sp, #12]
 8006bbc:	ab0a      	add	r3, sp, #40	; 0x28
 8006bbe:	9302      	str	r3, [sp, #8]
 8006bc0:	ab09      	add	r3, sp, #36	; 0x24
 8006bc2:	9300      	str	r3, [sp, #0]
 8006bc4:	ec49 8b10 	vmov	d0, r8, r9
 8006bc8:	6022      	str	r2, [r4, #0]
 8006bca:	f8cd a004 	str.w	sl, [sp, #4]
 8006bce:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	f7ff fea8 	bl	8006928 <__cvt>
 8006bd8:	4680      	mov	r8, r0
 8006bda:	e7be      	b.n	8006b5a <_printf_float+0x106>
 8006bdc:	2301      	movs	r3, #1
 8006bde:	e7a5      	b.n	8006b2c <_printf_float+0xd8>
 8006be0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8006be4:	d119      	bne.n	8006c1a <_printf_float+0x1c6>
 8006be6:	2900      	cmp	r1, #0
 8006be8:	6863      	ldr	r3, [r4, #4]
 8006bea:	dd0c      	ble.n	8006c06 <_printf_float+0x1b2>
 8006bec:	6121      	str	r1, [r4, #16]
 8006bee:	b913      	cbnz	r3, 8006bf6 <_printf_float+0x1a2>
 8006bf0:	6822      	ldr	r2, [r4, #0]
 8006bf2:	07d2      	lsls	r2, r2, #31
 8006bf4:	d502      	bpl.n	8006bfc <_printf_float+0x1a8>
 8006bf6:	3301      	adds	r3, #1
 8006bf8:	440b      	add	r3, r1
 8006bfa:	6123      	str	r3, [r4, #16]
 8006bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bfe:	65a3      	str	r3, [r4, #88]	; 0x58
 8006c00:	f04f 0900 	mov.w	r9, #0
 8006c04:	e7c9      	b.n	8006b9a <_printf_float+0x146>
 8006c06:	b913      	cbnz	r3, 8006c0e <_printf_float+0x1ba>
 8006c08:	6822      	ldr	r2, [r4, #0]
 8006c0a:	07d0      	lsls	r0, r2, #31
 8006c0c:	d501      	bpl.n	8006c12 <_printf_float+0x1be>
 8006c0e:	3302      	adds	r3, #2
 8006c10:	e7f3      	b.n	8006bfa <_printf_float+0x1a6>
 8006c12:	2301      	movs	r3, #1
 8006c14:	e7f1      	b.n	8006bfa <_printf_float+0x1a6>
 8006c16:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8006c1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c1c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c1e:	4293      	cmp	r3, r2
 8006c20:	db05      	blt.n	8006c2e <_printf_float+0x1da>
 8006c22:	6822      	ldr	r2, [r4, #0]
 8006c24:	6123      	str	r3, [r4, #16]
 8006c26:	07d1      	lsls	r1, r2, #31
 8006c28:	d5e8      	bpl.n	8006bfc <_printf_float+0x1a8>
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	e7e5      	b.n	8006bfa <_printf_float+0x1a6>
 8006c2e:	2b00      	cmp	r3, #0
 8006c30:	bfd4      	ite	le
 8006c32:	f1c3 0302 	rsble	r3, r3, #2
 8006c36:	2301      	movgt	r3, #1
 8006c38:	4413      	add	r3, r2
 8006c3a:	e7de      	b.n	8006bfa <_printf_float+0x1a6>
 8006c3c:	6823      	ldr	r3, [r4, #0]
 8006c3e:	055a      	lsls	r2, r3, #21
 8006c40:	d407      	bmi.n	8006c52 <_printf_float+0x1fe>
 8006c42:	6923      	ldr	r3, [r4, #16]
 8006c44:	4642      	mov	r2, r8
 8006c46:	4631      	mov	r1, r6
 8006c48:	4628      	mov	r0, r5
 8006c4a:	47b8      	blx	r7
 8006c4c:	3001      	adds	r0, #1
 8006c4e:	d12b      	bne.n	8006ca8 <_printf_float+0x254>
 8006c50:	e761      	b.n	8006b16 <_printf_float+0xc2>
 8006c52:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8006c56:	f240 80e2 	bls.w	8006e1e <_printf_float+0x3ca>
 8006c5a:	2200      	movs	r2, #0
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006c62:	f7f9 ff8d 	bl	8000b80 <__aeabi_dcmpeq>
 8006c66:	2800      	cmp	r0, #0
 8006c68:	d03c      	beq.n	8006ce4 <_printf_float+0x290>
 8006c6a:	2301      	movs	r3, #1
 8006c6c:	4a38      	ldr	r2, [pc, #224]	; (8006d50 <_printf_float+0x2fc>)
 8006c6e:	4631      	mov	r1, r6
 8006c70:	4628      	mov	r0, r5
 8006c72:	47b8      	blx	r7
 8006c74:	3001      	adds	r0, #1
 8006c76:	f43f af4e 	beq.w	8006b16 <_printf_float+0xc2>
 8006c7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006c7e:	429a      	cmp	r2, r3
 8006c80:	db02      	blt.n	8006c88 <_printf_float+0x234>
 8006c82:	6823      	ldr	r3, [r4, #0]
 8006c84:	07d8      	lsls	r0, r3, #31
 8006c86:	d50f      	bpl.n	8006ca8 <_printf_float+0x254>
 8006c88:	9b05      	ldr	r3, [sp, #20]
 8006c8a:	9a04      	ldr	r2, [sp, #16]
 8006c8c:	4631      	mov	r1, r6
 8006c8e:	4628      	mov	r0, r5
 8006c90:	47b8      	blx	r7
 8006c92:	3001      	adds	r0, #1
 8006c94:	f43f af3f 	beq.w	8006b16 <_printf_float+0xc2>
 8006c98:	f04f 0800 	mov.w	r8, #0
 8006c9c:	f104 091a 	add.w	r9, r4, #26
 8006ca0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ca2:	3b01      	subs	r3, #1
 8006ca4:	4598      	cmp	r8, r3
 8006ca6:	db12      	blt.n	8006cce <_printf_float+0x27a>
 8006ca8:	6823      	ldr	r3, [r4, #0]
 8006caa:	079b      	lsls	r3, r3, #30
 8006cac:	d509      	bpl.n	8006cc2 <_printf_float+0x26e>
 8006cae:	f04f 0800 	mov.w	r8, #0
 8006cb2:	f104 0919 	add.w	r9, r4, #25
 8006cb6:	68e3      	ldr	r3, [r4, #12]
 8006cb8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006cba:	1a9b      	subs	r3, r3, r2
 8006cbc:	4598      	cmp	r8, r3
 8006cbe:	f2c0 80ee 	blt.w	8006e9e <_printf_float+0x44a>
 8006cc2:	68e0      	ldr	r0, [r4, #12]
 8006cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006cc6:	4298      	cmp	r0, r3
 8006cc8:	bfb8      	it	lt
 8006cca:	4618      	movlt	r0, r3
 8006ccc:	e725      	b.n	8006b1a <_printf_float+0xc6>
 8006cce:	2301      	movs	r3, #1
 8006cd0:	464a      	mov	r2, r9
 8006cd2:	4631      	mov	r1, r6
 8006cd4:	4628      	mov	r0, r5
 8006cd6:	47b8      	blx	r7
 8006cd8:	3001      	adds	r0, #1
 8006cda:	f43f af1c 	beq.w	8006b16 <_printf_float+0xc2>
 8006cde:	f108 0801 	add.w	r8, r8, #1
 8006ce2:	e7dd      	b.n	8006ca0 <_printf_float+0x24c>
 8006ce4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ce6:	2b00      	cmp	r3, #0
 8006ce8:	dc34      	bgt.n	8006d54 <_printf_float+0x300>
 8006cea:	2301      	movs	r3, #1
 8006cec:	4a18      	ldr	r2, [pc, #96]	; (8006d50 <_printf_float+0x2fc>)
 8006cee:	4631      	mov	r1, r6
 8006cf0:	4628      	mov	r0, r5
 8006cf2:	47b8      	blx	r7
 8006cf4:	3001      	adds	r0, #1
 8006cf6:	f43f af0e 	beq.w	8006b16 <_printf_float+0xc2>
 8006cfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006cfc:	b923      	cbnz	r3, 8006d08 <_printf_float+0x2b4>
 8006cfe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d00:	b913      	cbnz	r3, 8006d08 <_printf_float+0x2b4>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	07d9      	lsls	r1, r3, #31
 8006d06:	d5cf      	bpl.n	8006ca8 <_printf_float+0x254>
 8006d08:	9b05      	ldr	r3, [sp, #20]
 8006d0a:	9a04      	ldr	r2, [sp, #16]
 8006d0c:	4631      	mov	r1, r6
 8006d0e:	4628      	mov	r0, r5
 8006d10:	47b8      	blx	r7
 8006d12:	3001      	adds	r0, #1
 8006d14:	f43f aeff 	beq.w	8006b16 <_printf_float+0xc2>
 8006d18:	f04f 0900 	mov.w	r9, #0
 8006d1c:	f104 0a1a 	add.w	sl, r4, #26
 8006d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d22:	425b      	negs	r3, r3
 8006d24:	4599      	cmp	r9, r3
 8006d26:	db01      	blt.n	8006d2c <_printf_float+0x2d8>
 8006d28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d2a:	e78b      	b.n	8006c44 <_printf_float+0x1f0>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	4652      	mov	r2, sl
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f aeed 	beq.w	8006b16 <_printf_float+0xc2>
 8006d3c:	f109 0901 	add.w	r9, r9, #1
 8006d40:	e7ee      	b.n	8006d20 <_printf_float+0x2cc>
 8006d42:	bf00      	nop
 8006d44:	7fefffff 	.word	0x7fefffff
 8006d48:	0801e714 	.word	0x0801e714
 8006d4c:	0801e718 	.word	0x0801e718
 8006d50:	0801e9d4 	.word	0x0801e9d4
 8006d54:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006d56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006d58:	429a      	cmp	r2, r3
 8006d5a:	bfa8      	it	ge
 8006d5c:	461a      	movge	r2, r3
 8006d5e:	2a00      	cmp	r2, #0
 8006d60:	4691      	mov	r9, r2
 8006d62:	dc38      	bgt.n	8006dd6 <_printf_float+0x382>
 8006d64:	f104 031a 	add.w	r3, r4, #26
 8006d68:	f04f 0b00 	mov.w	fp, #0
 8006d6c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006d70:	9306      	str	r3, [sp, #24]
 8006d72:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006d76:	ebaa 0309 	sub.w	r3, sl, r9
 8006d7a:	459b      	cmp	fp, r3
 8006d7c:	db33      	blt.n	8006de6 <_printf_float+0x392>
 8006d7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006d82:	429a      	cmp	r2, r3
 8006d84:	db3a      	blt.n	8006dfc <_printf_float+0x3a8>
 8006d86:	6823      	ldr	r3, [r4, #0]
 8006d88:	07da      	lsls	r2, r3, #31
 8006d8a:	d437      	bmi.n	8006dfc <_printf_float+0x3a8>
 8006d8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006d90:	eba3 020a 	sub.w	r2, r3, sl
 8006d94:	eba3 0901 	sub.w	r9, r3, r1
 8006d98:	4591      	cmp	r9, r2
 8006d9a:	bfa8      	it	ge
 8006d9c:	4691      	movge	r9, r2
 8006d9e:	f1b9 0f00 	cmp.w	r9, #0
 8006da2:	dc33      	bgt.n	8006e0c <_printf_float+0x3b8>
 8006da4:	f04f 0800 	mov.w	r8, #0
 8006da8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dac:	f104 0a1a 	add.w	sl, r4, #26
 8006db0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006db2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006db4:	1a9b      	subs	r3, r3, r2
 8006db6:	eba3 0309 	sub.w	r3, r3, r9
 8006dba:	4598      	cmp	r8, r3
 8006dbc:	f6bf af74 	bge.w	8006ca8 <_printf_float+0x254>
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	4652      	mov	r2, sl
 8006dc4:	4631      	mov	r1, r6
 8006dc6:	4628      	mov	r0, r5
 8006dc8:	47b8      	blx	r7
 8006dca:	3001      	adds	r0, #1
 8006dcc:	f43f aea3 	beq.w	8006b16 <_printf_float+0xc2>
 8006dd0:	f108 0801 	add.w	r8, r8, #1
 8006dd4:	e7ec      	b.n	8006db0 <_printf_float+0x35c>
 8006dd6:	4613      	mov	r3, r2
 8006dd8:	4631      	mov	r1, r6
 8006dda:	4642      	mov	r2, r8
 8006ddc:	4628      	mov	r0, r5
 8006dde:	47b8      	blx	r7
 8006de0:	3001      	adds	r0, #1
 8006de2:	d1bf      	bne.n	8006d64 <_printf_float+0x310>
 8006de4:	e697      	b.n	8006b16 <_printf_float+0xc2>
 8006de6:	2301      	movs	r3, #1
 8006de8:	9a06      	ldr	r2, [sp, #24]
 8006dea:	4631      	mov	r1, r6
 8006dec:	4628      	mov	r0, r5
 8006dee:	47b8      	blx	r7
 8006df0:	3001      	adds	r0, #1
 8006df2:	f43f ae90 	beq.w	8006b16 <_printf_float+0xc2>
 8006df6:	f10b 0b01 	add.w	fp, fp, #1
 8006dfa:	e7ba      	b.n	8006d72 <_printf_float+0x31e>
 8006dfc:	9b05      	ldr	r3, [sp, #20]
 8006dfe:	9a04      	ldr	r2, [sp, #16]
 8006e00:	4631      	mov	r1, r6
 8006e02:	4628      	mov	r0, r5
 8006e04:	47b8      	blx	r7
 8006e06:	3001      	adds	r0, #1
 8006e08:	d1c0      	bne.n	8006d8c <_printf_float+0x338>
 8006e0a:	e684      	b.n	8006b16 <_printf_float+0xc2>
 8006e0c:	464b      	mov	r3, r9
 8006e0e:	eb08 020a 	add.w	r2, r8, sl
 8006e12:	4631      	mov	r1, r6
 8006e14:	4628      	mov	r0, r5
 8006e16:	47b8      	blx	r7
 8006e18:	3001      	adds	r0, #1
 8006e1a:	d1c3      	bne.n	8006da4 <_printf_float+0x350>
 8006e1c:	e67b      	b.n	8006b16 <_printf_float+0xc2>
 8006e1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e20:	2a01      	cmp	r2, #1
 8006e22:	dc01      	bgt.n	8006e28 <_printf_float+0x3d4>
 8006e24:	07db      	lsls	r3, r3, #31
 8006e26:	d537      	bpl.n	8006e98 <_printf_float+0x444>
 8006e28:	2301      	movs	r3, #1
 8006e2a:	4642      	mov	r2, r8
 8006e2c:	4631      	mov	r1, r6
 8006e2e:	4628      	mov	r0, r5
 8006e30:	47b8      	blx	r7
 8006e32:	3001      	adds	r0, #1
 8006e34:	f43f ae6f 	beq.w	8006b16 <_printf_float+0xc2>
 8006e38:	9b05      	ldr	r3, [sp, #20]
 8006e3a:	9a04      	ldr	r2, [sp, #16]
 8006e3c:	4631      	mov	r1, r6
 8006e3e:	4628      	mov	r0, r5
 8006e40:	47b8      	blx	r7
 8006e42:	3001      	adds	r0, #1
 8006e44:	f43f ae67 	beq.w	8006b16 <_printf_float+0xc2>
 8006e48:	2200      	movs	r2, #0
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006e50:	f7f9 fe96 	bl	8000b80 <__aeabi_dcmpeq>
 8006e54:	b158      	cbz	r0, 8006e6e <_printf_float+0x41a>
 8006e56:	f04f 0800 	mov.w	r8, #0
 8006e5a:	f104 0a1a 	add.w	sl, r4, #26
 8006e5e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e60:	3b01      	subs	r3, #1
 8006e62:	4598      	cmp	r8, r3
 8006e64:	db0d      	blt.n	8006e82 <_printf_float+0x42e>
 8006e66:	464b      	mov	r3, r9
 8006e68:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006e6c:	e6eb      	b.n	8006c46 <_printf_float+0x1f2>
 8006e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006e70:	f108 0201 	add.w	r2, r8, #1
 8006e74:	3b01      	subs	r3, #1
 8006e76:	4631      	mov	r1, r6
 8006e78:	4628      	mov	r0, r5
 8006e7a:	47b8      	blx	r7
 8006e7c:	3001      	adds	r0, #1
 8006e7e:	d1f2      	bne.n	8006e66 <_printf_float+0x412>
 8006e80:	e649      	b.n	8006b16 <_printf_float+0xc2>
 8006e82:	2301      	movs	r3, #1
 8006e84:	4652      	mov	r2, sl
 8006e86:	4631      	mov	r1, r6
 8006e88:	4628      	mov	r0, r5
 8006e8a:	47b8      	blx	r7
 8006e8c:	3001      	adds	r0, #1
 8006e8e:	f43f ae42 	beq.w	8006b16 <_printf_float+0xc2>
 8006e92:	f108 0801 	add.w	r8, r8, #1
 8006e96:	e7e2      	b.n	8006e5e <_printf_float+0x40a>
 8006e98:	2301      	movs	r3, #1
 8006e9a:	4642      	mov	r2, r8
 8006e9c:	e7eb      	b.n	8006e76 <_printf_float+0x422>
 8006e9e:	2301      	movs	r3, #1
 8006ea0:	464a      	mov	r2, r9
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	f43f ae34 	beq.w	8006b16 <_printf_float+0xc2>
 8006eae:	f108 0801 	add.w	r8, r8, #1
 8006eb2:	e700      	b.n	8006cb6 <_printf_float+0x262>
 8006eb4:	4642      	mov	r2, r8
 8006eb6:	464b      	mov	r3, r9
 8006eb8:	4640      	mov	r0, r8
 8006eba:	4649      	mov	r1, r9
 8006ebc:	f7f9 fe92 	bl	8000be4 <__aeabi_dcmpun>
 8006ec0:	2800      	cmp	r0, #0
 8006ec2:	f43f ae2d 	beq.w	8006b20 <_printf_float+0xcc>
 8006ec6:	4b01      	ldr	r3, [pc, #4]	; (8006ecc <_printf_float+0x478>)
 8006ec8:	4a01      	ldr	r2, [pc, #4]	; (8006ed0 <_printf_float+0x47c>)
 8006eca:	e60e      	b.n	8006aea <_printf_float+0x96>
 8006ecc:	0801e71c 	.word	0x0801e71c
 8006ed0:	0801e720 	.word	0x0801e720

08006ed4 <_printf_common>:
 8006ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ed8:	4691      	mov	r9, r2
 8006eda:	461f      	mov	r7, r3
 8006edc:	688a      	ldr	r2, [r1, #8]
 8006ede:	690b      	ldr	r3, [r1, #16]
 8006ee0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006ee4:	4293      	cmp	r3, r2
 8006ee6:	bfb8      	it	lt
 8006ee8:	4613      	movlt	r3, r2
 8006eea:	f8c9 3000 	str.w	r3, [r9]
 8006eee:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006ef2:	4606      	mov	r6, r0
 8006ef4:	460c      	mov	r4, r1
 8006ef6:	b112      	cbz	r2, 8006efe <_printf_common+0x2a>
 8006ef8:	3301      	adds	r3, #1
 8006efa:	f8c9 3000 	str.w	r3, [r9]
 8006efe:	6823      	ldr	r3, [r4, #0]
 8006f00:	0699      	lsls	r1, r3, #26
 8006f02:	bf42      	ittt	mi
 8006f04:	f8d9 3000 	ldrmi.w	r3, [r9]
 8006f08:	3302      	addmi	r3, #2
 8006f0a:	f8c9 3000 	strmi.w	r3, [r9]
 8006f0e:	6825      	ldr	r5, [r4, #0]
 8006f10:	f015 0506 	ands.w	r5, r5, #6
 8006f14:	d107      	bne.n	8006f26 <_printf_common+0x52>
 8006f16:	f104 0a19 	add.w	sl, r4, #25
 8006f1a:	68e3      	ldr	r3, [r4, #12]
 8006f1c:	f8d9 2000 	ldr.w	r2, [r9]
 8006f20:	1a9b      	subs	r3, r3, r2
 8006f22:	429d      	cmp	r5, r3
 8006f24:	db29      	blt.n	8006f7a <_printf_common+0xa6>
 8006f26:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8006f2a:	6822      	ldr	r2, [r4, #0]
 8006f2c:	3300      	adds	r3, #0
 8006f2e:	bf18      	it	ne
 8006f30:	2301      	movne	r3, #1
 8006f32:	0692      	lsls	r2, r2, #26
 8006f34:	d42e      	bmi.n	8006f94 <_printf_common+0xc0>
 8006f36:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f3a:	4639      	mov	r1, r7
 8006f3c:	4630      	mov	r0, r6
 8006f3e:	47c0      	blx	r8
 8006f40:	3001      	adds	r0, #1
 8006f42:	d021      	beq.n	8006f88 <_printf_common+0xb4>
 8006f44:	6823      	ldr	r3, [r4, #0]
 8006f46:	68e5      	ldr	r5, [r4, #12]
 8006f48:	f8d9 2000 	ldr.w	r2, [r9]
 8006f4c:	f003 0306 	and.w	r3, r3, #6
 8006f50:	2b04      	cmp	r3, #4
 8006f52:	bf08      	it	eq
 8006f54:	1aad      	subeq	r5, r5, r2
 8006f56:	68a3      	ldr	r3, [r4, #8]
 8006f58:	6922      	ldr	r2, [r4, #16]
 8006f5a:	bf0c      	ite	eq
 8006f5c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006f60:	2500      	movne	r5, #0
 8006f62:	4293      	cmp	r3, r2
 8006f64:	bfc4      	itt	gt
 8006f66:	1a9b      	subgt	r3, r3, r2
 8006f68:	18ed      	addgt	r5, r5, r3
 8006f6a:	f04f 0900 	mov.w	r9, #0
 8006f6e:	341a      	adds	r4, #26
 8006f70:	454d      	cmp	r5, r9
 8006f72:	d11b      	bne.n	8006fac <_printf_common+0xd8>
 8006f74:	2000      	movs	r0, #0
 8006f76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f7a:	2301      	movs	r3, #1
 8006f7c:	4652      	mov	r2, sl
 8006f7e:	4639      	mov	r1, r7
 8006f80:	4630      	mov	r0, r6
 8006f82:	47c0      	blx	r8
 8006f84:	3001      	adds	r0, #1
 8006f86:	d103      	bne.n	8006f90 <_printf_common+0xbc>
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f90:	3501      	adds	r5, #1
 8006f92:	e7c2      	b.n	8006f1a <_printf_common+0x46>
 8006f94:	18e1      	adds	r1, r4, r3
 8006f96:	1c5a      	adds	r2, r3, #1
 8006f98:	2030      	movs	r0, #48	; 0x30
 8006f9a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006f9e:	4422      	add	r2, r4
 8006fa0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006fa4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006fa8:	3302      	adds	r3, #2
 8006faa:	e7c4      	b.n	8006f36 <_printf_common+0x62>
 8006fac:	2301      	movs	r3, #1
 8006fae:	4622      	mov	r2, r4
 8006fb0:	4639      	mov	r1, r7
 8006fb2:	4630      	mov	r0, r6
 8006fb4:	47c0      	blx	r8
 8006fb6:	3001      	adds	r0, #1
 8006fb8:	d0e6      	beq.n	8006f88 <_printf_common+0xb4>
 8006fba:	f109 0901 	add.w	r9, r9, #1
 8006fbe:	e7d7      	b.n	8006f70 <_printf_common+0x9c>

08006fc0 <_printf_i>:
 8006fc0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006fc4:	4617      	mov	r7, r2
 8006fc6:	7e0a      	ldrb	r2, [r1, #24]
 8006fc8:	b085      	sub	sp, #20
 8006fca:	2a6e      	cmp	r2, #110	; 0x6e
 8006fcc:	4698      	mov	r8, r3
 8006fce:	4606      	mov	r6, r0
 8006fd0:	460c      	mov	r4, r1
 8006fd2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006fd4:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8006fd8:	f000 80bc 	beq.w	8007154 <_printf_i+0x194>
 8006fdc:	d81a      	bhi.n	8007014 <_printf_i+0x54>
 8006fde:	2a63      	cmp	r2, #99	; 0x63
 8006fe0:	d02e      	beq.n	8007040 <_printf_i+0x80>
 8006fe2:	d80a      	bhi.n	8006ffa <_printf_i+0x3a>
 8006fe4:	2a00      	cmp	r2, #0
 8006fe6:	f000 80c8 	beq.w	800717a <_printf_i+0x1ba>
 8006fea:	2a58      	cmp	r2, #88	; 0x58
 8006fec:	f000 808a 	beq.w	8007104 <_printf_i+0x144>
 8006ff0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006ff4:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8006ff8:	e02a      	b.n	8007050 <_printf_i+0x90>
 8006ffa:	2a64      	cmp	r2, #100	; 0x64
 8006ffc:	d001      	beq.n	8007002 <_printf_i+0x42>
 8006ffe:	2a69      	cmp	r2, #105	; 0x69
 8007000:	d1f6      	bne.n	8006ff0 <_printf_i+0x30>
 8007002:	6821      	ldr	r1, [r4, #0]
 8007004:	681a      	ldr	r2, [r3, #0]
 8007006:	f011 0f80 	tst.w	r1, #128	; 0x80
 800700a:	d023      	beq.n	8007054 <_printf_i+0x94>
 800700c:	1d11      	adds	r1, r2, #4
 800700e:	6019      	str	r1, [r3, #0]
 8007010:	6813      	ldr	r3, [r2, #0]
 8007012:	e027      	b.n	8007064 <_printf_i+0xa4>
 8007014:	2a73      	cmp	r2, #115	; 0x73
 8007016:	f000 80b4 	beq.w	8007182 <_printf_i+0x1c2>
 800701a:	d808      	bhi.n	800702e <_printf_i+0x6e>
 800701c:	2a6f      	cmp	r2, #111	; 0x6f
 800701e:	d02a      	beq.n	8007076 <_printf_i+0xb6>
 8007020:	2a70      	cmp	r2, #112	; 0x70
 8007022:	d1e5      	bne.n	8006ff0 <_printf_i+0x30>
 8007024:	680a      	ldr	r2, [r1, #0]
 8007026:	f042 0220 	orr.w	r2, r2, #32
 800702a:	600a      	str	r2, [r1, #0]
 800702c:	e003      	b.n	8007036 <_printf_i+0x76>
 800702e:	2a75      	cmp	r2, #117	; 0x75
 8007030:	d021      	beq.n	8007076 <_printf_i+0xb6>
 8007032:	2a78      	cmp	r2, #120	; 0x78
 8007034:	d1dc      	bne.n	8006ff0 <_printf_i+0x30>
 8007036:	2278      	movs	r2, #120	; 0x78
 8007038:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 800703c:	496e      	ldr	r1, [pc, #440]	; (80071f8 <_printf_i+0x238>)
 800703e:	e064      	b.n	800710a <_printf_i+0x14a>
 8007040:	681a      	ldr	r2, [r3, #0]
 8007042:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8007046:	1d11      	adds	r1, r2, #4
 8007048:	6019      	str	r1, [r3, #0]
 800704a:	6813      	ldr	r3, [r2, #0]
 800704c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007050:	2301      	movs	r3, #1
 8007052:	e0a3      	b.n	800719c <_printf_i+0x1dc>
 8007054:	f011 0f40 	tst.w	r1, #64	; 0x40
 8007058:	f102 0104 	add.w	r1, r2, #4
 800705c:	6019      	str	r1, [r3, #0]
 800705e:	d0d7      	beq.n	8007010 <_printf_i+0x50>
 8007060:	f9b2 3000 	ldrsh.w	r3, [r2]
 8007064:	2b00      	cmp	r3, #0
 8007066:	da03      	bge.n	8007070 <_printf_i+0xb0>
 8007068:	222d      	movs	r2, #45	; 0x2d
 800706a:	425b      	negs	r3, r3
 800706c:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007070:	4962      	ldr	r1, [pc, #392]	; (80071fc <_printf_i+0x23c>)
 8007072:	220a      	movs	r2, #10
 8007074:	e017      	b.n	80070a6 <_printf_i+0xe6>
 8007076:	6820      	ldr	r0, [r4, #0]
 8007078:	6819      	ldr	r1, [r3, #0]
 800707a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800707e:	d003      	beq.n	8007088 <_printf_i+0xc8>
 8007080:	1d08      	adds	r0, r1, #4
 8007082:	6018      	str	r0, [r3, #0]
 8007084:	680b      	ldr	r3, [r1, #0]
 8007086:	e006      	b.n	8007096 <_printf_i+0xd6>
 8007088:	f010 0f40 	tst.w	r0, #64	; 0x40
 800708c:	f101 0004 	add.w	r0, r1, #4
 8007090:	6018      	str	r0, [r3, #0]
 8007092:	d0f7      	beq.n	8007084 <_printf_i+0xc4>
 8007094:	880b      	ldrh	r3, [r1, #0]
 8007096:	4959      	ldr	r1, [pc, #356]	; (80071fc <_printf_i+0x23c>)
 8007098:	2a6f      	cmp	r2, #111	; 0x6f
 800709a:	bf14      	ite	ne
 800709c:	220a      	movne	r2, #10
 800709e:	2208      	moveq	r2, #8
 80070a0:	2000      	movs	r0, #0
 80070a2:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80070a6:	6865      	ldr	r5, [r4, #4]
 80070a8:	60a5      	str	r5, [r4, #8]
 80070aa:	2d00      	cmp	r5, #0
 80070ac:	f2c0 809c 	blt.w	80071e8 <_printf_i+0x228>
 80070b0:	6820      	ldr	r0, [r4, #0]
 80070b2:	f020 0004 	bic.w	r0, r0, #4
 80070b6:	6020      	str	r0, [r4, #0]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	d13f      	bne.n	800713c <_printf_i+0x17c>
 80070bc:	2d00      	cmp	r5, #0
 80070be:	f040 8095 	bne.w	80071ec <_printf_i+0x22c>
 80070c2:	4675      	mov	r5, lr
 80070c4:	2a08      	cmp	r2, #8
 80070c6:	d10b      	bne.n	80070e0 <_printf_i+0x120>
 80070c8:	6823      	ldr	r3, [r4, #0]
 80070ca:	07da      	lsls	r2, r3, #31
 80070cc:	d508      	bpl.n	80070e0 <_printf_i+0x120>
 80070ce:	6923      	ldr	r3, [r4, #16]
 80070d0:	6862      	ldr	r2, [r4, #4]
 80070d2:	429a      	cmp	r2, r3
 80070d4:	bfde      	ittt	le
 80070d6:	2330      	movle	r3, #48	; 0x30
 80070d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80070dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80070e0:	ebae 0305 	sub.w	r3, lr, r5
 80070e4:	6123      	str	r3, [r4, #16]
 80070e6:	f8cd 8000 	str.w	r8, [sp]
 80070ea:	463b      	mov	r3, r7
 80070ec:	aa03      	add	r2, sp, #12
 80070ee:	4621      	mov	r1, r4
 80070f0:	4630      	mov	r0, r6
 80070f2:	f7ff feef 	bl	8006ed4 <_printf_common>
 80070f6:	3001      	adds	r0, #1
 80070f8:	d155      	bne.n	80071a6 <_printf_i+0x1e6>
 80070fa:	f04f 30ff 	mov.w	r0, #4294967295
 80070fe:	b005      	add	sp, #20
 8007100:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007104:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8007108:	493c      	ldr	r1, [pc, #240]	; (80071fc <_printf_i+0x23c>)
 800710a:	6822      	ldr	r2, [r4, #0]
 800710c:	6818      	ldr	r0, [r3, #0]
 800710e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8007112:	f100 0504 	add.w	r5, r0, #4
 8007116:	601d      	str	r5, [r3, #0]
 8007118:	d001      	beq.n	800711e <_printf_i+0x15e>
 800711a:	6803      	ldr	r3, [r0, #0]
 800711c:	e002      	b.n	8007124 <_printf_i+0x164>
 800711e:	0655      	lsls	r5, r2, #25
 8007120:	d5fb      	bpl.n	800711a <_printf_i+0x15a>
 8007122:	8803      	ldrh	r3, [r0, #0]
 8007124:	07d0      	lsls	r0, r2, #31
 8007126:	bf44      	itt	mi
 8007128:	f042 0220 	orrmi.w	r2, r2, #32
 800712c:	6022      	strmi	r2, [r4, #0]
 800712e:	b91b      	cbnz	r3, 8007138 <_printf_i+0x178>
 8007130:	6822      	ldr	r2, [r4, #0]
 8007132:	f022 0220 	bic.w	r2, r2, #32
 8007136:	6022      	str	r2, [r4, #0]
 8007138:	2210      	movs	r2, #16
 800713a:	e7b1      	b.n	80070a0 <_printf_i+0xe0>
 800713c:	4675      	mov	r5, lr
 800713e:	fbb3 f0f2 	udiv	r0, r3, r2
 8007142:	fb02 3310 	mls	r3, r2, r0, r3
 8007146:	5ccb      	ldrb	r3, [r1, r3]
 8007148:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800714c:	4603      	mov	r3, r0
 800714e:	2800      	cmp	r0, #0
 8007150:	d1f5      	bne.n	800713e <_printf_i+0x17e>
 8007152:	e7b7      	b.n	80070c4 <_printf_i+0x104>
 8007154:	6808      	ldr	r0, [r1, #0]
 8007156:	681a      	ldr	r2, [r3, #0]
 8007158:	6949      	ldr	r1, [r1, #20]
 800715a:	f010 0f80 	tst.w	r0, #128	; 0x80
 800715e:	d004      	beq.n	800716a <_printf_i+0x1aa>
 8007160:	1d10      	adds	r0, r2, #4
 8007162:	6018      	str	r0, [r3, #0]
 8007164:	6813      	ldr	r3, [r2, #0]
 8007166:	6019      	str	r1, [r3, #0]
 8007168:	e007      	b.n	800717a <_printf_i+0x1ba>
 800716a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800716e:	f102 0004 	add.w	r0, r2, #4
 8007172:	6018      	str	r0, [r3, #0]
 8007174:	6813      	ldr	r3, [r2, #0]
 8007176:	d0f6      	beq.n	8007166 <_printf_i+0x1a6>
 8007178:	8019      	strh	r1, [r3, #0]
 800717a:	2300      	movs	r3, #0
 800717c:	6123      	str	r3, [r4, #16]
 800717e:	4675      	mov	r5, lr
 8007180:	e7b1      	b.n	80070e6 <_printf_i+0x126>
 8007182:	681a      	ldr	r2, [r3, #0]
 8007184:	1d11      	adds	r1, r2, #4
 8007186:	6019      	str	r1, [r3, #0]
 8007188:	6815      	ldr	r5, [r2, #0]
 800718a:	6862      	ldr	r2, [r4, #4]
 800718c:	2100      	movs	r1, #0
 800718e:	4628      	mov	r0, r5
 8007190:	f7f9 f886 	bl	80002a0 <memchr>
 8007194:	b108      	cbz	r0, 800719a <_printf_i+0x1da>
 8007196:	1b40      	subs	r0, r0, r5
 8007198:	6060      	str	r0, [r4, #4]
 800719a:	6863      	ldr	r3, [r4, #4]
 800719c:	6123      	str	r3, [r4, #16]
 800719e:	2300      	movs	r3, #0
 80071a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071a4:	e79f      	b.n	80070e6 <_printf_i+0x126>
 80071a6:	6923      	ldr	r3, [r4, #16]
 80071a8:	462a      	mov	r2, r5
 80071aa:	4639      	mov	r1, r7
 80071ac:	4630      	mov	r0, r6
 80071ae:	47c0      	blx	r8
 80071b0:	3001      	adds	r0, #1
 80071b2:	d0a2      	beq.n	80070fa <_printf_i+0x13a>
 80071b4:	6823      	ldr	r3, [r4, #0]
 80071b6:	079b      	lsls	r3, r3, #30
 80071b8:	d507      	bpl.n	80071ca <_printf_i+0x20a>
 80071ba:	2500      	movs	r5, #0
 80071bc:	f104 0919 	add.w	r9, r4, #25
 80071c0:	68e3      	ldr	r3, [r4, #12]
 80071c2:	9a03      	ldr	r2, [sp, #12]
 80071c4:	1a9b      	subs	r3, r3, r2
 80071c6:	429d      	cmp	r5, r3
 80071c8:	db05      	blt.n	80071d6 <_printf_i+0x216>
 80071ca:	68e0      	ldr	r0, [r4, #12]
 80071cc:	9b03      	ldr	r3, [sp, #12]
 80071ce:	4298      	cmp	r0, r3
 80071d0:	bfb8      	it	lt
 80071d2:	4618      	movlt	r0, r3
 80071d4:	e793      	b.n	80070fe <_printf_i+0x13e>
 80071d6:	2301      	movs	r3, #1
 80071d8:	464a      	mov	r2, r9
 80071da:	4639      	mov	r1, r7
 80071dc:	4630      	mov	r0, r6
 80071de:	47c0      	blx	r8
 80071e0:	3001      	adds	r0, #1
 80071e2:	d08a      	beq.n	80070fa <_printf_i+0x13a>
 80071e4:	3501      	adds	r5, #1
 80071e6:	e7eb      	b.n	80071c0 <_printf_i+0x200>
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d1a7      	bne.n	800713c <_printf_i+0x17c>
 80071ec:	780b      	ldrb	r3, [r1, #0]
 80071ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80071f2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80071f6:	e765      	b.n	80070c4 <_printf_i+0x104>
 80071f8:	0801e735 	.word	0x0801e735
 80071fc:	0801e724 	.word	0x0801e724

08007200 <iprintf>:
 8007200:	b40f      	push	{r0, r1, r2, r3}
 8007202:	4b0a      	ldr	r3, [pc, #40]	; (800722c <iprintf+0x2c>)
 8007204:	b513      	push	{r0, r1, r4, lr}
 8007206:	681c      	ldr	r4, [r3, #0]
 8007208:	b124      	cbz	r4, 8007214 <iprintf+0x14>
 800720a:	69a3      	ldr	r3, [r4, #24]
 800720c:	b913      	cbnz	r3, 8007214 <iprintf+0x14>
 800720e:	4620      	mov	r0, r4
 8007210:	f001 f8ce 	bl	80083b0 <__sinit>
 8007214:	ab05      	add	r3, sp, #20
 8007216:	9a04      	ldr	r2, [sp, #16]
 8007218:	68a1      	ldr	r1, [r4, #8]
 800721a:	9301      	str	r3, [sp, #4]
 800721c:	4620      	mov	r0, r4
 800721e:	f001 fd15 	bl	8008c4c <_vfiprintf_r>
 8007222:	b002      	add	sp, #8
 8007224:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007228:	b004      	add	sp, #16
 800722a:	4770      	bx	lr
 800722c:	20000020 	.word	0x20000020

08007230 <putchar>:
 8007230:	b538      	push	{r3, r4, r5, lr}
 8007232:	4b08      	ldr	r3, [pc, #32]	; (8007254 <putchar+0x24>)
 8007234:	681c      	ldr	r4, [r3, #0]
 8007236:	4605      	mov	r5, r0
 8007238:	b124      	cbz	r4, 8007244 <putchar+0x14>
 800723a:	69a3      	ldr	r3, [r4, #24]
 800723c:	b913      	cbnz	r3, 8007244 <putchar+0x14>
 800723e:	4620      	mov	r0, r4
 8007240:	f001 f8b6 	bl	80083b0 <__sinit>
 8007244:	68a2      	ldr	r2, [r4, #8]
 8007246:	4629      	mov	r1, r5
 8007248:	4620      	mov	r0, r4
 800724a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800724e:	f001 be13 	b.w	8008e78 <_putc_r>
 8007252:	bf00      	nop
 8007254:	20000020 	.word	0x20000020

08007258 <_puts_r>:
 8007258:	b570      	push	{r4, r5, r6, lr}
 800725a:	460e      	mov	r6, r1
 800725c:	4605      	mov	r5, r0
 800725e:	b118      	cbz	r0, 8007268 <_puts_r+0x10>
 8007260:	6983      	ldr	r3, [r0, #24]
 8007262:	b90b      	cbnz	r3, 8007268 <_puts_r+0x10>
 8007264:	f001 f8a4 	bl	80083b0 <__sinit>
 8007268:	69ab      	ldr	r3, [r5, #24]
 800726a:	68ac      	ldr	r4, [r5, #8]
 800726c:	b913      	cbnz	r3, 8007274 <_puts_r+0x1c>
 800726e:	4628      	mov	r0, r5
 8007270:	f001 f89e 	bl	80083b0 <__sinit>
 8007274:	4b23      	ldr	r3, [pc, #140]	; (8007304 <_puts_r+0xac>)
 8007276:	429c      	cmp	r4, r3
 8007278:	d117      	bne.n	80072aa <_puts_r+0x52>
 800727a:	686c      	ldr	r4, [r5, #4]
 800727c:	89a3      	ldrh	r3, [r4, #12]
 800727e:	071b      	lsls	r3, r3, #28
 8007280:	d51d      	bpl.n	80072be <_puts_r+0x66>
 8007282:	6923      	ldr	r3, [r4, #16]
 8007284:	b1db      	cbz	r3, 80072be <_puts_r+0x66>
 8007286:	3e01      	subs	r6, #1
 8007288:	68a3      	ldr	r3, [r4, #8]
 800728a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800728e:	3b01      	subs	r3, #1
 8007290:	60a3      	str	r3, [r4, #8]
 8007292:	b9e9      	cbnz	r1, 80072d0 <_puts_r+0x78>
 8007294:	2b00      	cmp	r3, #0
 8007296:	da2e      	bge.n	80072f6 <_puts_r+0x9e>
 8007298:	4622      	mov	r2, r4
 800729a:	210a      	movs	r1, #10
 800729c:	4628      	mov	r0, r5
 800729e:	f000 f879 	bl	8007394 <__swbuf_r>
 80072a2:	3001      	adds	r0, #1
 80072a4:	d011      	beq.n	80072ca <_puts_r+0x72>
 80072a6:	200a      	movs	r0, #10
 80072a8:	bd70      	pop	{r4, r5, r6, pc}
 80072aa:	4b17      	ldr	r3, [pc, #92]	; (8007308 <_puts_r+0xb0>)
 80072ac:	429c      	cmp	r4, r3
 80072ae:	d101      	bne.n	80072b4 <_puts_r+0x5c>
 80072b0:	68ac      	ldr	r4, [r5, #8]
 80072b2:	e7e3      	b.n	800727c <_puts_r+0x24>
 80072b4:	4b15      	ldr	r3, [pc, #84]	; (800730c <_puts_r+0xb4>)
 80072b6:	429c      	cmp	r4, r3
 80072b8:	bf08      	it	eq
 80072ba:	68ec      	ldreq	r4, [r5, #12]
 80072bc:	e7de      	b.n	800727c <_puts_r+0x24>
 80072be:	4621      	mov	r1, r4
 80072c0:	4628      	mov	r0, r5
 80072c2:	f000 f8b9 	bl	8007438 <__swsetup_r>
 80072c6:	2800      	cmp	r0, #0
 80072c8:	d0dd      	beq.n	8007286 <_puts_r+0x2e>
 80072ca:	f04f 30ff 	mov.w	r0, #4294967295
 80072ce:	bd70      	pop	{r4, r5, r6, pc}
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	da04      	bge.n	80072de <_puts_r+0x86>
 80072d4:	69a2      	ldr	r2, [r4, #24]
 80072d6:	4293      	cmp	r3, r2
 80072d8:	db06      	blt.n	80072e8 <_puts_r+0x90>
 80072da:	290a      	cmp	r1, #10
 80072dc:	d004      	beq.n	80072e8 <_puts_r+0x90>
 80072de:	6823      	ldr	r3, [r4, #0]
 80072e0:	1c5a      	adds	r2, r3, #1
 80072e2:	6022      	str	r2, [r4, #0]
 80072e4:	7019      	strb	r1, [r3, #0]
 80072e6:	e7cf      	b.n	8007288 <_puts_r+0x30>
 80072e8:	4622      	mov	r2, r4
 80072ea:	4628      	mov	r0, r5
 80072ec:	f000 f852 	bl	8007394 <__swbuf_r>
 80072f0:	3001      	adds	r0, #1
 80072f2:	d1c9      	bne.n	8007288 <_puts_r+0x30>
 80072f4:	e7e9      	b.n	80072ca <_puts_r+0x72>
 80072f6:	6823      	ldr	r3, [r4, #0]
 80072f8:	200a      	movs	r0, #10
 80072fa:	1c5a      	adds	r2, r3, #1
 80072fc:	6022      	str	r2, [r4, #0]
 80072fe:	7018      	strb	r0, [r3, #0]
 8007300:	bd70      	pop	{r4, r5, r6, pc}
 8007302:	bf00      	nop
 8007304:	0801e774 	.word	0x0801e774
 8007308:	0801e794 	.word	0x0801e794
 800730c:	0801e754 	.word	0x0801e754

08007310 <puts>:
 8007310:	4b02      	ldr	r3, [pc, #8]	; (800731c <puts+0xc>)
 8007312:	4601      	mov	r1, r0
 8007314:	6818      	ldr	r0, [r3, #0]
 8007316:	f7ff bf9f 	b.w	8007258 <_puts_r>
 800731a:	bf00      	nop
 800731c:	20000020 	.word	0x20000020

08007320 <_sbrk_r>:
 8007320:	b538      	push	{r3, r4, r5, lr}
 8007322:	4c06      	ldr	r4, [pc, #24]	; (800733c <_sbrk_r+0x1c>)
 8007324:	2300      	movs	r3, #0
 8007326:	4605      	mov	r5, r0
 8007328:	4608      	mov	r0, r1
 800732a:	6023      	str	r3, [r4, #0]
 800732c:	f7fd fb84 	bl	8004a38 <_sbrk>
 8007330:	1c43      	adds	r3, r0, #1
 8007332:	d102      	bne.n	800733a <_sbrk_r+0x1a>
 8007334:	6823      	ldr	r3, [r4, #0]
 8007336:	b103      	cbz	r3, 800733a <_sbrk_r+0x1a>
 8007338:	602b      	str	r3, [r5, #0]
 800733a:	bd38      	pop	{r3, r4, r5, pc}
 800733c:	2000b9d4 	.word	0x2000b9d4

08007340 <frexpf>:
 8007340:	ee10 1a10 	vmov	r1, s0
 8007344:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007348:	b510      	push	{r4, lr}
 800734a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800734e:	f04f 0400 	mov.w	r4, #0
 8007352:	ee10 2a10 	vmov	r2, s0
 8007356:	6004      	str	r4, [r0, #0]
 8007358:	da17      	bge.n	800738a <frexpf+0x4a>
 800735a:	b1b3      	cbz	r3, 800738a <frexpf+0x4a>
 800735c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8007360:	da0a      	bge.n	8007378 <frexpf+0x38>
 8007362:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007390 <frexpf+0x50>
 8007366:	ee60 7a27 	vmul.f32	s15, s0, s15
 800736a:	f06f 0118 	mvn.w	r1, #24
 800736e:	ee17 2a90 	vmov	r2, s15
 8007372:	6001      	str	r1, [r0, #0]
 8007374:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8007378:	6801      	ldr	r1, [r0, #0]
 800737a:	15db      	asrs	r3, r3, #23
 800737c:	3b7e      	subs	r3, #126	; 0x7e
 800737e:	440b      	add	r3, r1
 8007380:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 8007384:	6003      	str	r3, [r0, #0]
 8007386:	f042 517c 	orr.w	r1, r2, #1056964608	; 0x3f000000
 800738a:	ee00 1a10 	vmov	s0, r1
 800738e:	bd10      	pop	{r4, pc}
 8007390:	4c000000 	.word	0x4c000000

08007394 <__swbuf_r>:
 8007394:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007396:	460e      	mov	r6, r1
 8007398:	4614      	mov	r4, r2
 800739a:	4605      	mov	r5, r0
 800739c:	b118      	cbz	r0, 80073a6 <__swbuf_r+0x12>
 800739e:	6983      	ldr	r3, [r0, #24]
 80073a0:	b90b      	cbnz	r3, 80073a6 <__swbuf_r+0x12>
 80073a2:	f001 f805 	bl	80083b0 <__sinit>
 80073a6:	4b21      	ldr	r3, [pc, #132]	; (800742c <__swbuf_r+0x98>)
 80073a8:	429c      	cmp	r4, r3
 80073aa:	d12a      	bne.n	8007402 <__swbuf_r+0x6e>
 80073ac:	686c      	ldr	r4, [r5, #4]
 80073ae:	69a3      	ldr	r3, [r4, #24]
 80073b0:	60a3      	str	r3, [r4, #8]
 80073b2:	89a3      	ldrh	r3, [r4, #12]
 80073b4:	071a      	lsls	r2, r3, #28
 80073b6:	d52e      	bpl.n	8007416 <__swbuf_r+0x82>
 80073b8:	6923      	ldr	r3, [r4, #16]
 80073ba:	b363      	cbz	r3, 8007416 <__swbuf_r+0x82>
 80073bc:	6923      	ldr	r3, [r4, #16]
 80073be:	6820      	ldr	r0, [r4, #0]
 80073c0:	1ac0      	subs	r0, r0, r3
 80073c2:	6963      	ldr	r3, [r4, #20]
 80073c4:	b2f6      	uxtb	r6, r6
 80073c6:	4298      	cmp	r0, r3
 80073c8:	4637      	mov	r7, r6
 80073ca:	db04      	blt.n	80073d6 <__swbuf_r+0x42>
 80073cc:	4621      	mov	r1, r4
 80073ce:	4628      	mov	r0, r5
 80073d0:	f000 ff84 	bl	80082dc <_fflush_r>
 80073d4:	bb28      	cbnz	r0, 8007422 <__swbuf_r+0x8e>
 80073d6:	68a3      	ldr	r3, [r4, #8]
 80073d8:	3b01      	subs	r3, #1
 80073da:	60a3      	str	r3, [r4, #8]
 80073dc:	6823      	ldr	r3, [r4, #0]
 80073de:	1c5a      	adds	r2, r3, #1
 80073e0:	6022      	str	r2, [r4, #0]
 80073e2:	701e      	strb	r6, [r3, #0]
 80073e4:	6963      	ldr	r3, [r4, #20]
 80073e6:	3001      	adds	r0, #1
 80073e8:	4298      	cmp	r0, r3
 80073ea:	d004      	beq.n	80073f6 <__swbuf_r+0x62>
 80073ec:	89a3      	ldrh	r3, [r4, #12]
 80073ee:	07db      	lsls	r3, r3, #31
 80073f0:	d519      	bpl.n	8007426 <__swbuf_r+0x92>
 80073f2:	2e0a      	cmp	r6, #10
 80073f4:	d117      	bne.n	8007426 <__swbuf_r+0x92>
 80073f6:	4621      	mov	r1, r4
 80073f8:	4628      	mov	r0, r5
 80073fa:	f000 ff6f 	bl	80082dc <_fflush_r>
 80073fe:	b190      	cbz	r0, 8007426 <__swbuf_r+0x92>
 8007400:	e00f      	b.n	8007422 <__swbuf_r+0x8e>
 8007402:	4b0b      	ldr	r3, [pc, #44]	; (8007430 <__swbuf_r+0x9c>)
 8007404:	429c      	cmp	r4, r3
 8007406:	d101      	bne.n	800740c <__swbuf_r+0x78>
 8007408:	68ac      	ldr	r4, [r5, #8]
 800740a:	e7d0      	b.n	80073ae <__swbuf_r+0x1a>
 800740c:	4b09      	ldr	r3, [pc, #36]	; (8007434 <__swbuf_r+0xa0>)
 800740e:	429c      	cmp	r4, r3
 8007410:	bf08      	it	eq
 8007412:	68ec      	ldreq	r4, [r5, #12]
 8007414:	e7cb      	b.n	80073ae <__swbuf_r+0x1a>
 8007416:	4621      	mov	r1, r4
 8007418:	4628      	mov	r0, r5
 800741a:	f000 f80d 	bl	8007438 <__swsetup_r>
 800741e:	2800      	cmp	r0, #0
 8007420:	d0cc      	beq.n	80073bc <__swbuf_r+0x28>
 8007422:	f04f 37ff 	mov.w	r7, #4294967295
 8007426:	4638      	mov	r0, r7
 8007428:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800742a:	bf00      	nop
 800742c:	0801e774 	.word	0x0801e774
 8007430:	0801e794 	.word	0x0801e794
 8007434:	0801e754 	.word	0x0801e754

08007438 <__swsetup_r>:
 8007438:	4b32      	ldr	r3, [pc, #200]	; (8007504 <__swsetup_r+0xcc>)
 800743a:	b570      	push	{r4, r5, r6, lr}
 800743c:	681d      	ldr	r5, [r3, #0]
 800743e:	4606      	mov	r6, r0
 8007440:	460c      	mov	r4, r1
 8007442:	b125      	cbz	r5, 800744e <__swsetup_r+0x16>
 8007444:	69ab      	ldr	r3, [r5, #24]
 8007446:	b913      	cbnz	r3, 800744e <__swsetup_r+0x16>
 8007448:	4628      	mov	r0, r5
 800744a:	f000 ffb1 	bl	80083b0 <__sinit>
 800744e:	4b2e      	ldr	r3, [pc, #184]	; (8007508 <__swsetup_r+0xd0>)
 8007450:	429c      	cmp	r4, r3
 8007452:	d10f      	bne.n	8007474 <__swsetup_r+0x3c>
 8007454:	686c      	ldr	r4, [r5, #4]
 8007456:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800745a:	b29a      	uxth	r2, r3
 800745c:	0715      	lsls	r5, r2, #28
 800745e:	d42c      	bmi.n	80074ba <__swsetup_r+0x82>
 8007460:	06d0      	lsls	r0, r2, #27
 8007462:	d411      	bmi.n	8007488 <__swsetup_r+0x50>
 8007464:	2209      	movs	r2, #9
 8007466:	6032      	str	r2, [r6, #0]
 8007468:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800746c:	81a3      	strh	r3, [r4, #12]
 800746e:	f04f 30ff 	mov.w	r0, #4294967295
 8007472:	bd70      	pop	{r4, r5, r6, pc}
 8007474:	4b25      	ldr	r3, [pc, #148]	; (800750c <__swsetup_r+0xd4>)
 8007476:	429c      	cmp	r4, r3
 8007478:	d101      	bne.n	800747e <__swsetup_r+0x46>
 800747a:	68ac      	ldr	r4, [r5, #8]
 800747c:	e7eb      	b.n	8007456 <__swsetup_r+0x1e>
 800747e:	4b24      	ldr	r3, [pc, #144]	; (8007510 <__swsetup_r+0xd8>)
 8007480:	429c      	cmp	r4, r3
 8007482:	bf08      	it	eq
 8007484:	68ec      	ldreq	r4, [r5, #12]
 8007486:	e7e6      	b.n	8007456 <__swsetup_r+0x1e>
 8007488:	0751      	lsls	r1, r2, #29
 800748a:	d512      	bpl.n	80074b2 <__swsetup_r+0x7a>
 800748c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800748e:	b141      	cbz	r1, 80074a2 <__swsetup_r+0x6a>
 8007490:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007494:	4299      	cmp	r1, r3
 8007496:	d002      	beq.n	800749e <__swsetup_r+0x66>
 8007498:	4630      	mov	r0, r6
 800749a:	f001 fb5f 	bl	8008b5c <_free_r>
 800749e:	2300      	movs	r3, #0
 80074a0:	6363      	str	r3, [r4, #52]	; 0x34
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80074a8:	81a3      	strh	r3, [r4, #12]
 80074aa:	2300      	movs	r3, #0
 80074ac:	6063      	str	r3, [r4, #4]
 80074ae:	6923      	ldr	r3, [r4, #16]
 80074b0:	6023      	str	r3, [r4, #0]
 80074b2:	89a3      	ldrh	r3, [r4, #12]
 80074b4:	f043 0308 	orr.w	r3, r3, #8
 80074b8:	81a3      	strh	r3, [r4, #12]
 80074ba:	6923      	ldr	r3, [r4, #16]
 80074bc:	b94b      	cbnz	r3, 80074d2 <__swsetup_r+0x9a>
 80074be:	89a3      	ldrh	r3, [r4, #12]
 80074c0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80074c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80074c8:	d003      	beq.n	80074d2 <__swsetup_r+0x9a>
 80074ca:	4621      	mov	r1, r4
 80074cc:	4630      	mov	r0, r6
 80074ce:	f001 f82b 	bl	8008528 <__smakebuf_r>
 80074d2:	89a2      	ldrh	r2, [r4, #12]
 80074d4:	f012 0301 	ands.w	r3, r2, #1
 80074d8:	d00c      	beq.n	80074f4 <__swsetup_r+0xbc>
 80074da:	2300      	movs	r3, #0
 80074dc:	60a3      	str	r3, [r4, #8]
 80074de:	6963      	ldr	r3, [r4, #20]
 80074e0:	425b      	negs	r3, r3
 80074e2:	61a3      	str	r3, [r4, #24]
 80074e4:	6923      	ldr	r3, [r4, #16]
 80074e6:	b953      	cbnz	r3, 80074fe <__swsetup_r+0xc6>
 80074e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80074ec:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80074f0:	d1ba      	bne.n	8007468 <__swsetup_r+0x30>
 80074f2:	bd70      	pop	{r4, r5, r6, pc}
 80074f4:	0792      	lsls	r2, r2, #30
 80074f6:	bf58      	it	pl
 80074f8:	6963      	ldrpl	r3, [r4, #20]
 80074fa:	60a3      	str	r3, [r4, #8]
 80074fc:	e7f2      	b.n	80074e4 <__swsetup_r+0xac>
 80074fe:	2000      	movs	r0, #0
 8007500:	e7f7      	b.n	80074f2 <__swsetup_r+0xba>
 8007502:	bf00      	nop
 8007504:	20000020 	.word	0x20000020
 8007508:	0801e774 	.word	0x0801e774
 800750c:	0801e794 	.word	0x0801e794
 8007510:	0801e754 	.word	0x0801e754

08007514 <quorem>:
 8007514:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007518:	6903      	ldr	r3, [r0, #16]
 800751a:	690c      	ldr	r4, [r1, #16]
 800751c:	429c      	cmp	r4, r3
 800751e:	4680      	mov	r8, r0
 8007520:	f300 8082 	bgt.w	8007628 <quorem+0x114>
 8007524:	3c01      	subs	r4, #1
 8007526:	f101 0714 	add.w	r7, r1, #20
 800752a:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 800752e:	f100 0614 	add.w	r6, r0, #20
 8007532:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 8007536:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800753a:	eb06 030e 	add.w	r3, r6, lr
 800753e:	3501      	adds	r5, #1
 8007540:	eb07 090e 	add.w	r9, r7, lr
 8007544:	9301      	str	r3, [sp, #4]
 8007546:	fbb0 f5f5 	udiv	r5, r0, r5
 800754a:	b395      	cbz	r5, 80075b2 <quorem+0x9e>
 800754c:	f04f 0a00 	mov.w	sl, #0
 8007550:	4638      	mov	r0, r7
 8007552:	46b4      	mov	ip, r6
 8007554:	46d3      	mov	fp, sl
 8007556:	f850 2b04 	ldr.w	r2, [r0], #4
 800755a:	b293      	uxth	r3, r2
 800755c:	fb05 a303 	mla	r3, r5, r3, sl
 8007560:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007564:	b29b      	uxth	r3, r3
 8007566:	ebab 0303 	sub.w	r3, fp, r3
 800756a:	0c12      	lsrs	r2, r2, #16
 800756c:	f8bc b000 	ldrh.w	fp, [ip]
 8007570:	fb05 a202 	mla	r2, r5, r2, sl
 8007574:	fa13 f38b 	uxtah	r3, r3, fp
 8007578:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800757c:	fa1f fb82 	uxth.w	fp, r2
 8007580:	f8dc 2000 	ldr.w	r2, [ip]
 8007584:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8007588:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800758c:	b29b      	uxth	r3, r3
 800758e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007592:	4581      	cmp	r9, r0
 8007594:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8007598:	f84c 3b04 	str.w	r3, [ip], #4
 800759c:	d2db      	bcs.n	8007556 <quorem+0x42>
 800759e:	f856 300e 	ldr.w	r3, [r6, lr]
 80075a2:	b933      	cbnz	r3, 80075b2 <quorem+0x9e>
 80075a4:	9b01      	ldr	r3, [sp, #4]
 80075a6:	3b04      	subs	r3, #4
 80075a8:	429e      	cmp	r6, r3
 80075aa:	461a      	mov	r2, r3
 80075ac:	d330      	bcc.n	8007610 <quorem+0xfc>
 80075ae:	f8c8 4010 	str.w	r4, [r8, #16]
 80075b2:	4640      	mov	r0, r8
 80075b4:	f001 fa0b 	bl	80089ce <__mcmp>
 80075b8:	2800      	cmp	r0, #0
 80075ba:	db25      	blt.n	8007608 <quorem+0xf4>
 80075bc:	3501      	adds	r5, #1
 80075be:	4630      	mov	r0, r6
 80075c0:	f04f 0e00 	mov.w	lr, #0
 80075c4:	f857 2b04 	ldr.w	r2, [r7], #4
 80075c8:	f8d0 c000 	ldr.w	ip, [r0]
 80075cc:	b293      	uxth	r3, r2
 80075ce:	ebae 0303 	sub.w	r3, lr, r3
 80075d2:	0c12      	lsrs	r2, r2, #16
 80075d4:	fa13 f38c 	uxtah	r3, r3, ip
 80075d8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80075dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80075e0:	b29b      	uxth	r3, r3
 80075e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80075e6:	45b9      	cmp	r9, r7
 80075e8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80075ec:	f840 3b04 	str.w	r3, [r0], #4
 80075f0:	d2e8      	bcs.n	80075c4 <quorem+0xb0>
 80075f2:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80075f6:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80075fa:	b92a      	cbnz	r2, 8007608 <quorem+0xf4>
 80075fc:	3b04      	subs	r3, #4
 80075fe:	429e      	cmp	r6, r3
 8007600:	461a      	mov	r2, r3
 8007602:	d30b      	bcc.n	800761c <quorem+0x108>
 8007604:	f8c8 4010 	str.w	r4, [r8, #16]
 8007608:	4628      	mov	r0, r5
 800760a:	b003      	add	sp, #12
 800760c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007610:	6812      	ldr	r2, [r2, #0]
 8007612:	3b04      	subs	r3, #4
 8007614:	2a00      	cmp	r2, #0
 8007616:	d1ca      	bne.n	80075ae <quorem+0x9a>
 8007618:	3c01      	subs	r4, #1
 800761a:	e7c5      	b.n	80075a8 <quorem+0x94>
 800761c:	6812      	ldr	r2, [r2, #0]
 800761e:	3b04      	subs	r3, #4
 8007620:	2a00      	cmp	r2, #0
 8007622:	d1ef      	bne.n	8007604 <quorem+0xf0>
 8007624:	3c01      	subs	r4, #1
 8007626:	e7ea      	b.n	80075fe <quorem+0xea>
 8007628:	2000      	movs	r0, #0
 800762a:	e7ee      	b.n	800760a <quorem+0xf6>
 800762c:	0000      	movs	r0, r0
	...

08007630 <_dtoa_r>:
 8007630:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007634:	ec57 6b10 	vmov	r6, r7, d0
 8007638:	b097      	sub	sp, #92	; 0x5c
 800763a:	e9cd 6700 	strd	r6, r7, [sp]
 800763e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007640:	9107      	str	r1, [sp, #28]
 8007642:	4604      	mov	r4, r0
 8007644:	920a      	str	r2, [sp, #40]	; 0x28
 8007646:	930f      	str	r3, [sp, #60]	; 0x3c
 8007648:	9d20      	ldr	r5, [sp, #128]	; 0x80
 800764a:	b93e      	cbnz	r6, 800765c <_dtoa_r+0x2c>
 800764c:	2010      	movs	r0, #16
 800764e:	f000 ffab 	bl	80085a8 <malloc>
 8007652:	6260      	str	r0, [r4, #36]	; 0x24
 8007654:	6046      	str	r6, [r0, #4]
 8007656:	6086      	str	r6, [r0, #8]
 8007658:	6006      	str	r6, [r0, #0]
 800765a:	60c6      	str	r6, [r0, #12]
 800765c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800765e:	6819      	ldr	r1, [r3, #0]
 8007660:	b151      	cbz	r1, 8007678 <_dtoa_r+0x48>
 8007662:	685a      	ldr	r2, [r3, #4]
 8007664:	604a      	str	r2, [r1, #4]
 8007666:	2301      	movs	r3, #1
 8007668:	4093      	lsls	r3, r2
 800766a:	608b      	str	r3, [r1, #8]
 800766c:	4620      	mov	r0, r4
 800766e:	f000 ffd9 	bl	8008624 <_Bfree>
 8007672:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007674:	2200      	movs	r2, #0
 8007676:	601a      	str	r2, [r3, #0]
 8007678:	9b01      	ldr	r3, [sp, #4]
 800767a:	2b00      	cmp	r3, #0
 800767c:	bfbf      	itttt	lt
 800767e:	2301      	movlt	r3, #1
 8007680:	602b      	strlt	r3, [r5, #0]
 8007682:	9b01      	ldrlt	r3, [sp, #4]
 8007684:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007688:	bfb2      	itee	lt
 800768a:	9301      	strlt	r3, [sp, #4]
 800768c:	2300      	movge	r3, #0
 800768e:	602b      	strge	r3, [r5, #0]
 8007690:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8007694:	4ba8      	ldr	r3, [pc, #672]	; (8007938 <_dtoa_r+0x308>)
 8007696:	ea33 0308 	bics.w	r3, r3, r8
 800769a:	d11b      	bne.n	80076d4 <_dtoa_r+0xa4>
 800769c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800769e:	f242 730f 	movw	r3, #9999	; 0x270f
 80076a2:	6013      	str	r3, [r2, #0]
 80076a4:	9b00      	ldr	r3, [sp, #0]
 80076a6:	b923      	cbnz	r3, 80076b2 <_dtoa_r+0x82>
 80076a8:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80076ac:	2800      	cmp	r0, #0
 80076ae:	f000 8578 	beq.w	80081a2 <_dtoa_r+0xb72>
 80076b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076b4:	b953      	cbnz	r3, 80076cc <_dtoa_r+0x9c>
 80076b6:	4ba1      	ldr	r3, [pc, #644]	; (800793c <_dtoa_r+0x30c>)
 80076b8:	e021      	b.n	80076fe <_dtoa_r+0xce>
 80076ba:	4ba1      	ldr	r3, [pc, #644]	; (8007940 <_dtoa_r+0x310>)
 80076bc:	9302      	str	r3, [sp, #8]
 80076be:	3308      	adds	r3, #8
 80076c0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076c2:	6013      	str	r3, [r2, #0]
 80076c4:	9802      	ldr	r0, [sp, #8]
 80076c6:	b017      	add	sp, #92	; 0x5c
 80076c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80076cc:	4b9b      	ldr	r3, [pc, #620]	; (800793c <_dtoa_r+0x30c>)
 80076ce:	9302      	str	r3, [sp, #8]
 80076d0:	3303      	adds	r3, #3
 80076d2:	e7f5      	b.n	80076c0 <_dtoa_r+0x90>
 80076d4:	e9dd 6700 	ldrd	r6, r7, [sp]
 80076d8:	2200      	movs	r2, #0
 80076da:	2300      	movs	r3, #0
 80076dc:	4630      	mov	r0, r6
 80076de:	4639      	mov	r1, r7
 80076e0:	f7f9 fa4e 	bl	8000b80 <__aeabi_dcmpeq>
 80076e4:	4681      	mov	r9, r0
 80076e6:	b160      	cbz	r0, 8007702 <_dtoa_r+0xd2>
 80076e8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80076ea:	2301      	movs	r3, #1
 80076ec:	6013      	str	r3, [r2, #0]
 80076ee:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	f000 8553 	beq.w	800819c <_dtoa_r+0xb6c>
 80076f6:	4b93      	ldr	r3, [pc, #588]	; (8007944 <_dtoa_r+0x314>)
 80076f8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80076fa:	6013      	str	r3, [r2, #0]
 80076fc:	3b01      	subs	r3, #1
 80076fe:	9302      	str	r3, [sp, #8]
 8007700:	e7e0      	b.n	80076c4 <_dtoa_r+0x94>
 8007702:	aa14      	add	r2, sp, #80	; 0x50
 8007704:	a915      	add	r1, sp, #84	; 0x54
 8007706:	ec47 6b10 	vmov	d0, r6, r7
 800770a:	4620      	mov	r0, r4
 800770c:	f001 f9d7 	bl	8008abe <__d2b>
 8007710:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007714:	4682      	mov	sl, r0
 8007716:	2d00      	cmp	r5, #0
 8007718:	d07e      	beq.n	8007818 <_dtoa_r+0x1e8>
 800771a:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800771e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8007722:	4630      	mov	r0, r6
 8007724:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8007728:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800772c:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 8007730:	2200      	movs	r2, #0
 8007732:	4b85      	ldr	r3, [pc, #532]	; (8007948 <_dtoa_r+0x318>)
 8007734:	f7f8 fe08 	bl	8000348 <__aeabi_dsub>
 8007738:	a379      	add	r3, pc, #484	; (adr r3, 8007920 <_dtoa_r+0x2f0>)
 800773a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800773e:	f7f8 ffb7 	bl	80006b0 <__aeabi_dmul>
 8007742:	a379      	add	r3, pc, #484	; (adr r3, 8007928 <_dtoa_r+0x2f8>)
 8007744:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007748:	f7f8 fe00 	bl	800034c <__adddf3>
 800774c:	4606      	mov	r6, r0
 800774e:	4628      	mov	r0, r5
 8007750:	460f      	mov	r7, r1
 8007752:	f7f8 ff47 	bl	80005e4 <__aeabi_i2d>
 8007756:	a376      	add	r3, pc, #472	; (adr r3, 8007930 <_dtoa_r+0x300>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f7f8 ffa8 	bl	80006b0 <__aeabi_dmul>
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	4630      	mov	r0, r6
 8007766:	4639      	mov	r1, r7
 8007768:	f7f8 fdf0 	bl	800034c <__adddf3>
 800776c:	4606      	mov	r6, r0
 800776e:	460f      	mov	r7, r1
 8007770:	f7f9 fa4e 	bl	8000c10 <__aeabi_d2iz>
 8007774:	2200      	movs	r2, #0
 8007776:	4683      	mov	fp, r0
 8007778:	2300      	movs	r3, #0
 800777a:	4630      	mov	r0, r6
 800777c:	4639      	mov	r1, r7
 800777e:	f7f9 fa09 	bl	8000b94 <__aeabi_dcmplt>
 8007782:	b158      	cbz	r0, 800779c <_dtoa_r+0x16c>
 8007784:	4658      	mov	r0, fp
 8007786:	f7f8 ff2d 	bl	80005e4 <__aeabi_i2d>
 800778a:	4602      	mov	r2, r0
 800778c:	460b      	mov	r3, r1
 800778e:	4630      	mov	r0, r6
 8007790:	4639      	mov	r1, r7
 8007792:	f7f9 f9f5 	bl	8000b80 <__aeabi_dcmpeq>
 8007796:	b908      	cbnz	r0, 800779c <_dtoa_r+0x16c>
 8007798:	f10b 3bff 	add.w	fp, fp, #4294967295
 800779c:	f1bb 0f16 	cmp.w	fp, #22
 80077a0:	d859      	bhi.n	8007856 <_dtoa_r+0x226>
 80077a2:	496a      	ldr	r1, [pc, #424]	; (800794c <_dtoa_r+0x31c>)
 80077a4:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 80077a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80077ac:	e9d1 0100 	ldrd	r0, r1, [r1]
 80077b0:	f7f9 fa0e 	bl	8000bd0 <__aeabi_dcmpgt>
 80077b4:	2800      	cmp	r0, #0
 80077b6:	d050      	beq.n	800785a <_dtoa_r+0x22a>
 80077b8:	f10b 3bff 	add.w	fp, fp, #4294967295
 80077bc:	2300      	movs	r3, #0
 80077be:	930e      	str	r3, [sp, #56]	; 0x38
 80077c0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80077c2:	1b5d      	subs	r5, r3, r5
 80077c4:	1e6b      	subs	r3, r5, #1
 80077c6:	9306      	str	r3, [sp, #24]
 80077c8:	bf45      	ittet	mi
 80077ca:	f1c5 0301 	rsbmi	r3, r5, #1
 80077ce:	9305      	strmi	r3, [sp, #20]
 80077d0:	2300      	movpl	r3, #0
 80077d2:	2300      	movmi	r3, #0
 80077d4:	bf4c      	ite	mi
 80077d6:	9306      	strmi	r3, [sp, #24]
 80077d8:	9305      	strpl	r3, [sp, #20]
 80077da:	f1bb 0f00 	cmp.w	fp, #0
 80077de:	db3e      	blt.n	800785e <_dtoa_r+0x22e>
 80077e0:	9b06      	ldr	r3, [sp, #24]
 80077e2:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80077e6:	445b      	add	r3, fp
 80077e8:	9306      	str	r3, [sp, #24]
 80077ea:	2300      	movs	r3, #0
 80077ec:	9308      	str	r3, [sp, #32]
 80077ee:	9b07      	ldr	r3, [sp, #28]
 80077f0:	2b09      	cmp	r3, #9
 80077f2:	f200 80af 	bhi.w	8007954 <_dtoa_r+0x324>
 80077f6:	2b05      	cmp	r3, #5
 80077f8:	bfc4      	itt	gt
 80077fa:	3b04      	subgt	r3, #4
 80077fc:	9307      	strgt	r3, [sp, #28]
 80077fe:	9b07      	ldr	r3, [sp, #28]
 8007800:	f1a3 0302 	sub.w	r3, r3, #2
 8007804:	bfcc      	ite	gt
 8007806:	2600      	movgt	r6, #0
 8007808:	2601      	movle	r6, #1
 800780a:	2b03      	cmp	r3, #3
 800780c:	f200 80ae 	bhi.w	800796c <_dtoa_r+0x33c>
 8007810:	e8df f003 	tbb	[pc, r3]
 8007814:	772f8482 	.word	0x772f8482
 8007818:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800781a:	9d14      	ldr	r5, [sp, #80]	; 0x50
 800781c:	441d      	add	r5, r3
 800781e:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007822:	2b20      	cmp	r3, #32
 8007824:	dd11      	ble.n	800784a <_dtoa_r+0x21a>
 8007826:	9a00      	ldr	r2, [sp, #0]
 8007828:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800782c:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8007830:	fa22 f000 	lsr.w	r0, r2, r0
 8007834:	fa08 f303 	lsl.w	r3, r8, r3
 8007838:	4318      	orrs	r0, r3
 800783a:	f7f8 fec3 	bl	80005c4 <__aeabi_ui2d>
 800783e:	2301      	movs	r3, #1
 8007840:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8007844:	3d01      	subs	r5, #1
 8007846:	9312      	str	r3, [sp, #72]	; 0x48
 8007848:	e772      	b.n	8007730 <_dtoa_r+0x100>
 800784a:	f1c3 0020 	rsb	r0, r3, #32
 800784e:	9b00      	ldr	r3, [sp, #0]
 8007850:	fa03 f000 	lsl.w	r0, r3, r0
 8007854:	e7f1      	b.n	800783a <_dtoa_r+0x20a>
 8007856:	2301      	movs	r3, #1
 8007858:	e7b1      	b.n	80077be <_dtoa_r+0x18e>
 800785a:	900e      	str	r0, [sp, #56]	; 0x38
 800785c:	e7b0      	b.n	80077c0 <_dtoa_r+0x190>
 800785e:	9b05      	ldr	r3, [sp, #20]
 8007860:	eba3 030b 	sub.w	r3, r3, fp
 8007864:	9305      	str	r3, [sp, #20]
 8007866:	f1cb 0300 	rsb	r3, fp, #0
 800786a:	9308      	str	r3, [sp, #32]
 800786c:	2300      	movs	r3, #0
 800786e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007870:	e7bd      	b.n	80077ee <_dtoa_r+0x1be>
 8007872:	2301      	movs	r3, #1
 8007874:	9309      	str	r3, [sp, #36]	; 0x24
 8007876:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007878:	2b00      	cmp	r3, #0
 800787a:	dd7a      	ble.n	8007972 <_dtoa_r+0x342>
 800787c:	9304      	str	r3, [sp, #16]
 800787e:	9303      	str	r3, [sp, #12]
 8007880:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007882:	2200      	movs	r2, #0
 8007884:	606a      	str	r2, [r5, #4]
 8007886:	2104      	movs	r1, #4
 8007888:	f101 0214 	add.w	r2, r1, #20
 800788c:	429a      	cmp	r2, r3
 800788e:	d975      	bls.n	800797c <_dtoa_r+0x34c>
 8007890:	6869      	ldr	r1, [r5, #4]
 8007892:	4620      	mov	r0, r4
 8007894:	f000 fe92 	bl	80085bc <_Balloc>
 8007898:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800789a:	6028      	str	r0, [r5, #0]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	9302      	str	r3, [sp, #8]
 80078a0:	9b03      	ldr	r3, [sp, #12]
 80078a2:	2b0e      	cmp	r3, #14
 80078a4:	f200 80e5 	bhi.w	8007a72 <_dtoa_r+0x442>
 80078a8:	2e00      	cmp	r6, #0
 80078aa:	f000 80e2 	beq.w	8007a72 <_dtoa_r+0x442>
 80078ae:	ed9d 7b00 	vldr	d7, [sp]
 80078b2:	f1bb 0f00 	cmp.w	fp, #0
 80078b6:	ed8d 7b0c 	vstr	d7, [sp, #48]	; 0x30
 80078ba:	dd74      	ble.n	80079a6 <_dtoa_r+0x376>
 80078bc:	4a23      	ldr	r2, [pc, #140]	; (800794c <_dtoa_r+0x31c>)
 80078be:	f00b 030f 	and.w	r3, fp, #15
 80078c2:	ea4f 162b 	mov.w	r6, fp, asr #4
 80078c6:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80078ca:	06f0      	lsls	r0, r6, #27
 80078cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 80078d0:	d559      	bpl.n	8007986 <_dtoa_r+0x356>
 80078d2:	4b1f      	ldr	r3, [pc, #124]	; (8007950 <_dtoa_r+0x320>)
 80078d4:	ec51 0b17 	vmov	r0, r1, d7
 80078d8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80078dc:	f7f9 f812 	bl	8000904 <__aeabi_ddiv>
 80078e0:	e9cd 0100 	strd	r0, r1, [sp]
 80078e4:	f006 060f 	and.w	r6, r6, #15
 80078e8:	2503      	movs	r5, #3
 80078ea:	4f19      	ldr	r7, [pc, #100]	; (8007950 <_dtoa_r+0x320>)
 80078ec:	2e00      	cmp	r6, #0
 80078ee:	d14c      	bne.n	800798a <_dtoa_r+0x35a>
 80078f0:	4642      	mov	r2, r8
 80078f2:	464b      	mov	r3, r9
 80078f4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80078f8:	f7f9 f804 	bl	8000904 <__aeabi_ddiv>
 80078fc:	e9cd 0100 	strd	r0, r1, [sp]
 8007900:	e06a      	b.n	80079d8 <_dtoa_r+0x3a8>
 8007902:	2301      	movs	r3, #1
 8007904:	9309      	str	r3, [sp, #36]	; 0x24
 8007906:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007908:	445b      	add	r3, fp
 800790a:	9304      	str	r3, [sp, #16]
 800790c:	3301      	adds	r3, #1
 800790e:	2b01      	cmp	r3, #1
 8007910:	9303      	str	r3, [sp, #12]
 8007912:	bfb8      	it	lt
 8007914:	2301      	movlt	r3, #1
 8007916:	e7b3      	b.n	8007880 <_dtoa_r+0x250>
 8007918:	2300      	movs	r3, #0
 800791a:	e7ab      	b.n	8007874 <_dtoa_r+0x244>
 800791c:	2300      	movs	r3, #0
 800791e:	e7f1      	b.n	8007904 <_dtoa_r+0x2d4>
 8007920:	636f4361 	.word	0x636f4361
 8007924:	3fd287a7 	.word	0x3fd287a7
 8007928:	8b60c8b3 	.word	0x8b60c8b3
 800792c:	3fc68a28 	.word	0x3fc68a28
 8007930:	509f79fb 	.word	0x509f79fb
 8007934:	3fd34413 	.word	0x3fd34413
 8007938:	7ff00000 	.word	0x7ff00000
 800793c:	0801e74f 	.word	0x0801e74f
 8007940:	0801e746 	.word	0x0801e746
 8007944:	0801e9d5 	.word	0x0801e9d5
 8007948:	3ff80000 	.word	0x3ff80000
 800794c:	0801e7e0 	.word	0x0801e7e0
 8007950:	0801e7b8 	.word	0x0801e7b8
 8007954:	2601      	movs	r6, #1
 8007956:	2300      	movs	r3, #0
 8007958:	9307      	str	r3, [sp, #28]
 800795a:	9609      	str	r6, [sp, #36]	; 0x24
 800795c:	f04f 33ff 	mov.w	r3, #4294967295
 8007960:	9304      	str	r3, [sp, #16]
 8007962:	9303      	str	r3, [sp, #12]
 8007964:	2200      	movs	r2, #0
 8007966:	2312      	movs	r3, #18
 8007968:	920a      	str	r2, [sp, #40]	; 0x28
 800796a:	e789      	b.n	8007880 <_dtoa_r+0x250>
 800796c:	2301      	movs	r3, #1
 800796e:	9309      	str	r3, [sp, #36]	; 0x24
 8007970:	e7f4      	b.n	800795c <_dtoa_r+0x32c>
 8007972:	2301      	movs	r3, #1
 8007974:	9304      	str	r3, [sp, #16]
 8007976:	9303      	str	r3, [sp, #12]
 8007978:	461a      	mov	r2, r3
 800797a:	e7f5      	b.n	8007968 <_dtoa_r+0x338>
 800797c:	686a      	ldr	r2, [r5, #4]
 800797e:	3201      	adds	r2, #1
 8007980:	606a      	str	r2, [r5, #4]
 8007982:	0049      	lsls	r1, r1, #1
 8007984:	e780      	b.n	8007888 <_dtoa_r+0x258>
 8007986:	2502      	movs	r5, #2
 8007988:	e7af      	b.n	80078ea <_dtoa_r+0x2ba>
 800798a:	07f1      	lsls	r1, r6, #31
 800798c:	d508      	bpl.n	80079a0 <_dtoa_r+0x370>
 800798e:	4640      	mov	r0, r8
 8007990:	4649      	mov	r1, r9
 8007992:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007996:	f7f8 fe8b 	bl	80006b0 <__aeabi_dmul>
 800799a:	3501      	adds	r5, #1
 800799c:	4680      	mov	r8, r0
 800799e:	4689      	mov	r9, r1
 80079a0:	1076      	asrs	r6, r6, #1
 80079a2:	3708      	adds	r7, #8
 80079a4:	e7a2      	b.n	80078ec <_dtoa_r+0x2bc>
 80079a6:	f000 809d 	beq.w	8007ae4 <_dtoa_r+0x4b4>
 80079aa:	f1cb 0600 	rsb	r6, fp, #0
 80079ae:	4b9f      	ldr	r3, [pc, #636]	; (8007c2c <_dtoa_r+0x5fc>)
 80079b0:	4f9f      	ldr	r7, [pc, #636]	; (8007c30 <_dtoa_r+0x600>)
 80079b2:	f006 020f 	and.w	r2, r6, #15
 80079b6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80079ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80079c2:	f7f8 fe75 	bl	80006b0 <__aeabi_dmul>
 80079c6:	e9cd 0100 	strd	r0, r1, [sp]
 80079ca:	1136      	asrs	r6, r6, #4
 80079cc:	2300      	movs	r3, #0
 80079ce:	2502      	movs	r5, #2
 80079d0:	2e00      	cmp	r6, #0
 80079d2:	d17c      	bne.n	8007ace <_dtoa_r+0x49e>
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d191      	bne.n	80078fc <_dtoa_r+0x2cc>
 80079d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80079da:	2b00      	cmp	r3, #0
 80079dc:	f000 8084 	beq.w	8007ae8 <_dtoa_r+0x4b8>
 80079e0:	e9dd 8900 	ldrd	r8, r9, [sp]
 80079e4:	2200      	movs	r2, #0
 80079e6:	4b93      	ldr	r3, [pc, #588]	; (8007c34 <_dtoa_r+0x604>)
 80079e8:	4640      	mov	r0, r8
 80079ea:	4649      	mov	r1, r9
 80079ec:	f7f9 f8d2 	bl	8000b94 <__aeabi_dcmplt>
 80079f0:	2800      	cmp	r0, #0
 80079f2:	d079      	beq.n	8007ae8 <_dtoa_r+0x4b8>
 80079f4:	9b03      	ldr	r3, [sp, #12]
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d076      	beq.n	8007ae8 <_dtoa_r+0x4b8>
 80079fa:	9b04      	ldr	r3, [sp, #16]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	dd34      	ble.n	8007a6a <_dtoa_r+0x43a>
 8007a00:	2200      	movs	r2, #0
 8007a02:	4b8d      	ldr	r3, [pc, #564]	; (8007c38 <_dtoa_r+0x608>)
 8007a04:	4640      	mov	r0, r8
 8007a06:	4649      	mov	r1, r9
 8007a08:	f7f8 fe52 	bl	80006b0 <__aeabi_dmul>
 8007a0c:	e9cd 0100 	strd	r0, r1, [sp]
 8007a10:	9e04      	ldr	r6, [sp, #16]
 8007a12:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007a16:	3501      	adds	r5, #1
 8007a18:	4628      	mov	r0, r5
 8007a1a:	f7f8 fde3 	bl	80005e4 <__aeabi_i2d>
 8007a1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007a22:	f7f8 fe45 	bl	80006b0 <__aeabi_dmul>
 8007a26:	2200      	movs	r2, #0
 8007a28:	4b84      	ldr	r3, [pc, #528]	; (8007c3c <_dtoa_r+0x60c>)
 8007a2a:	f7f8 fc8f 	bl	800034c <__adddf3>
 8007a2e:	4680      	mov	r8, r0
 8007a30:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
 8007a34:	2e00      	cmp	r6, #0
 8007a36:	d15a      	bne.n	8007aee <_dtoa_r+0x4be>
 8007a38:	2200      	movs	r2, #0
 8007a3a:	4b81      	ldr	r3, [pc, #516]	; (8007c40 <_dtoa_r+0x610>)
 8007a3c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a40:	f7f8 fc82 	bl	8000348 <__aeabi_dsub>
 8007a44:	4642      	mov	r2, r8
 8007a46:	464b      	mov	r3, r9
 8007a48:	e9cd 0100 	strd	r0, r1, [sp]
 8007a4c:	f7f9 f8c0 	bl	8000bd0 <__aeabi_dcmpgt>
 8007a50:	2800      	cmp	r0, #0
 8007a52:	f040 829b 	bne.w	8007f8c <_dtoa_r+0x95c>
 8007a56:	4642      	mov	r2, r8
 8007a58:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8007a5c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007a60:	f7f9 f898 	bl	8000b94 <__aeabi_dcmplt>
 8007a64:	2800      	cmp	r0, #0
 8007a66:	f040 828f 	bne.w	8007f88 <_dtoa_r+0x958>
 8007a6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007a6e:	e9cd 2300 	strd	r2, r3, [sp]
 8007a72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f2c0 8150 	blt.w	8007d1a <_dtoa_r+0x6ea>
 8007a7a:	f1bb 0f0e 	cmp.w	fp, #14
 8007a7e:	f300 814c 	bgt.w	8007d1a <_dtoa_r+0x6ea>
 8007a82:	4b6a      	ldr	r3, [pc, #424]	; (8007c2c <_dtoa_r+0x5fc>)
 8007a84:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007a88:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007a8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	f280 80da 	bge.w	8007c48 <_dtoa_r+0x618>
 8007a94:	9b03      	ldr	r3, [sp, #12]
 8007a96:	2b00      	cmp	r3, #0
 8007a98:	f300 80d6 	bgt.w	8007c48 <_dtoa_r+0x618>
 8007a9c:	f040 8273 	bne.w	8007f86 <_dtoa_r+0x956>
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	4b67      	ldr	r3, [pc, #412]	; (8007c40 <_dtoa_r+0x610>)
 8007aa4:	4640      	mov	r0, r8
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	f7f8 fe02 	bl	80006b0 <__aeabi_dmul>
 8007aac:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007ab0:	f7f9 f884 	bl	8000bbc <__aeabi_dcmpge>
 8007ab4:	9e03      	ldr	r6, [sp, #12]
 8007ab6:	4637      	mov	r7, r6
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	f040 824a 	bne.w	8007f52 <_dtoa_r+0x922>
 8007abe:	9b02      	ldr	r3, [sp, #8]
 8007ac0:	9a02      	ldr	r2, [sp, #8]
 8007ac2:	1c5d      	adds	r5, r3, #1
 8007ac4:	2331      	movs	r3, #49	; 0x31
 8007ac6:	7013      	strb	r3, [r2, #0]
 8007ac8:	f10b 0b01 	add.w	fp, fp, #1
 8007acc:	e245      	b.n	8007f5a <_dtoa_r+0x92a>
 8007ace:	07f2      	lsls	r2, r6, #31
 8007ad0:	d505      	bpl.n	8007ade <_dtoa_r+0x4ae>
 8007ad2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007ad6:	f7f8 fdeb 	bl	80006b0 <__aeabi_dmul>
 8007ada:	3501      	adds	r5, #1
 8007adc:	2301      	movs	r3, #1
 8007ade:	1076      	asrs	r6, r6, #1
 8007ae0:	3708      	adds	r7, #8
 8007ae2:	e775      	b.n	80079d0 <_dtoa_r+0x3a0>
 8007ae4:	2502      	movs	r5, #2
 8007ae6:	e777      	b.n	80079d8 <_dtoa_r+0x3a8>
 8007ae8:	465f      	mov	r7, fp
 8007aea:	9e03      	ldr	r6, [sp, #12]
 8007aec:	e794      	b.n	8007a18 <_dtoa_r+0x3e8>
 8007aee:	9a02      	ldr	r2, [sp, #8]
 8007af0:	4b4e      	ldr	r3, [pc, #312]	; (8007c2c <_dtoa_r+0x5fc>)
 8007af2:	4432      	add	r2, r6
 8007af4:	9213      	str	r2, [sp, #76]	; 0x4c
 8007af6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007af8:	1e71      	subs	r1, r6, #1
 8007afa:	2a00      	cmp	r2, #0
 8007afc:	d048      	beq.n	8007b90 <_dtoa_r+0x560>
 8007afe:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8007b02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b06:	2000      	movs	r0, #0
 8007b08:	494e      	ldr	r1, [pc, #312]	; (8007c44 <_dtoa_r+0x614>)
 8007b0a:	f7f8 fefb 	bl	8000904 <__aeabi_ddiv>
 8007b0e:	4642      	mov	r2, r8
 8007b10:	464b      	mov	r3, r9
 8007b12:	f7f8 fc19 	bl	8000348 <__aeabi_dsub>
 8007b16:	9d02      	ldr	r5, [sp, #8]
 8007b18:	4680      	mov	r8, r0
 8007b1a:	4689      	mov	r9, r1
 8007b1c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b20:	f7f9 f876 	bl	8000c10 <__aeabi_d2iz>
 8007b24:	4606      	mov	r6, r0
 8007b26:	f7f8 fd5d 	bl	80005e4 <__aeabi_i2d>
 8007b2a:	4602      	mov	r2, r0
 8007b2c:	460b      	mov	r3, r1
 8007b2e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b32:	f7f8 fc09 	bl	8000348 <__aeabi_dsub>
 8007b36:	3630      	adds	r6, #48	; 0x30
 8007b38:	f805 6b01 	strb.w	r6, [r5], #1
 8007b3c:	4642      	mov	r2, r8
 8007b3e:	464b      	mov	r3, r9
 8007b40:	e9cd 0100 	strd	r0, r1, [sp]
 8007b44:	f7f9 f826 	bl	8000b94 <__aeabi_dcmplt>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	d165      	bne.n	8007c18 <_dtoa_r+0x5e8>
 8007b4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b50:	2000      	movs	r0, #0
 8007b52:	4938      	ldr	r1, [pc, #224]	; (8007c34 <_dtoa_r+0x604>)
 8007b54:	f7f8 fbf8 	bl	8000348 <__aeabi_dsub>
 8007b58:	4642      	mov	r2, r8
 8007b5a:	464b      	mov	r3, r9
 8007b5c:	f7f9 f81a 	bl	8000b94 <__aeabi_dcmplt>
 8007b60:	2800      	cmp	r0, #0
 8007b62:	f040 80ba 	bne.w	8007cda <_dtoa_r+0x6aa>
 8007b66:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007b68:	429d      	cmp	r5, r3
 8007b6a:	f43f af7e 	beq.w	8007a6a <_dtoa_r+0x43a>
 8007b6e:	2200      	movs	r2, #0
 8007b70:	4b31      	ldr	r3, [pc, #196]	; (8007c38 <_dtoa_r+0x608>)
 8007b72:	4640      	mov	r0, r8
 8007b74:	4649      	mov	r1, r9
 8007b76:	f7f8 fd9b 	bl	80006b0 <__aeabi_dmul>
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	4680      	mov	r8, r0
 8007b7e:	4689      	mov	r9, r1
 8007b80:	4b2d      	ldr	r3, [pc, #180]	; (8007c38 <_dtoa_r+0x608>)
 8007b82:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007b86:	f7f8 fd93 	bl	80006b0 <__aeabi_dmul>
 8007b8a:	e9cd 0100 	strd	r0, r1, [sp]
 8007b8e:	e7c5      	b.n	8007b1c <_dtoa_r+0x4ec>
 8007b90:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8007b94:	4642      	mov	r2, r8
 8007b96:	464b      	mov	r3, r9
 8007b98:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b9c:	f7f8 fd88 	bl	80006b0 <__aeabi_dmul>
 8007ba0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007ba4:	9d02      	ldr	r5, [sp, #8]
 8007ba6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007baa:	f7f9 f831 	bl	8000c10 <__aeabi_d2iz>
 8007bae:	4606      	mov	r6, r0
 8007bb0:	f7f8 fd18 	bl	80005e4 <__aeabi_i2d>
 8007bb4:	3630      	adds	r6, #48	; 0x30
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	460b      	mov	r3, r1
 8007bba:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007bbe:	f7f8 fbc3 	bl	8000348 <__aeabi_dsub>
 8007bc2:	f805 6b01 	strb.w	r6, [r5], #1
 8007bc6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007bc8:	42ab      	cmp	r3, r5
 8007bca:	4680      	mov	r8, r0
 8007bcc:	4689      	mov	r9, r1
 8007bce:	f04f 0200 	mov.w	r2, #0
 8007bd2:	d125      	bne.n	8007c20 <_dtoa_r+0x5f0>
 8007bd4:	4b1b      	ldr	r3, [pc, #108]	; (8007c44 <_dtoa_r+0x614>)
 8007bd6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007bda:	f7f8 fbb7 	bl	800034c <__adddf3>
 8007bde:	4602      	mov	r2, r0
 8007be0:	460b      	mov	r3, r1
 8007be2:	4640      	mov	r0, r8
 8007be4:	4649      	mov	r1, r9
 8007be6:	f7f8 fff3 	bl	8000bd0 <__aeabi_dcmpgt>
 8007bea:	2800      	cmp	r0, #0
 8007bec:	d175      	bne.n	8007cda <_dtoa_r+0x6aa>
 8007bee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007bf2:	2000      	movs	r0, #0
 8007bf4:	4913      	ldr	r1, [pc, #76]	; (8007c44 <_dtoa_r+0x614>)
 8007bf6:	f7f8 fba7 	bl	8000348 <__aeabi_dsub>
 8007bfa:	4602      	mov	r2, r0
 8007bfc:	460b      	mov	r3, r1
 8007bfe:	4640      	mov	r0, r8
 8007c00:	4649      	mov	r1, r9
 8007c02:	f7f8 ffc7 	bl	8000b94 <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	f43f af2f 	beq.w	8007a6a <_dtoa_r+0x43a>
 8007c0c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007c10:	2b30      	cmp	r3, #48	; 0x30
 8007c12:	f105 32ff 	add.w	r2, r5, #4294967295
 8007c16:	d001      	beq.n	8007c1c <_dtoa_r+0x5ec>
 8007c18:	46bb      	mov	fp, r7
 8007c1a:	e04d      	b.n	8007cb8 <_dtoa_r+0x688>
 8007c1c:	4615      	mov	r5, r2
 8007c1e:	e7f5      	b.n	8007c0c <_dtoa_r+0x5dc>
 8007c20:	4b05      	ldr	r3, [pc, #20]	; (8007c38 <_dtoa_r+0x608>)
 8007c22:	f7f8 fd45 	bl	80006b0 <__aeabi_dmul>
 8007c26:	e9cd 0100 	strd	r0, r1, [sp]
 8007c2a:	e7bc      	b.n	8007ba6 <_dtoa_r+0x576>
 8007c2c:	0801e7e0 	.word	0x0801e7e0
 8007c30:	0801e7b8 	.word	0x0801e7b8
 8007c34:	3ff00000 	.word	0x3ff00000
 8007c38:	40240000 	.word	0x40240000
 8007c3c:	401c0000 	.word	0x401c0000
 8007c40:	40140000 	.word	0x40140000
 8007c44:	3fe00000 	.word	0x3fe00000
 8007c48:	e9dd 6700 	ldrd	r6, r7, [sp]
 8007c4c:	9d02      	ldr	r5, [sp, #8]
 8007c4e:	4642      	mov	r2, r8
 8007c50:	464b      	mov	r3, r9
 8007c52:	4630      	mov	r0, r6
 8007c54:	4639      	mov	r1, r7
 8007c56:	f7f8 fe55 	bl	8000904 <__aeabi_ddiv>
 8007c5a:	f7f8 ffd9 	bl	8000c10 <__aeabi_d2iz>
 8007c5e:	9000      	str	r0, [sp, #0]
 8007c60:	f7f8 fcc0 	bl	80005e4 <__aeabi_i2d>
 8007c64:	4642      	mov	r2, r8
 8007c66:	464b      	mov	r3, r9
 8007c68:	f7f8 fd22 	bl	80006b0 <__aeabi_dmul>
 8007c6c:	4602      	mov	r2, r0
 8007c6e:	460b      	mov	r3, r1
 8007c70:	4630      	mov	r0, r6
 8007c72:	4639      	mov	r1, r7
 8007c74:	f7f8 fb68 	bl	8000348 <__aeabi_dsub>
 8007c78:	9e00      	ldr	r6, [sp, #0]
 8007c7a:	9f03      	ldr	r7, [sp, #12]
 8007c7c:	3630      	adds	r6, #48	; 0x30
 8007c7e:	f805 6b01 	strb.w	r6, [r5], #1
 8007c82:	9e02      	ldr	r6, [sp, #8]
 8007c84:	1bae      	subs	r6, r5, r6
 8007c86:	42b7      	cmp	r7, r6
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	d138      	bne.n	8007d00 <_dtoa_r+0x6d0>
 8007c8e:	f7f8 fb5d 	bl	800034c <__adddf3>
 8007c92:	4606      	mov	r6, r0
 8007c94:	460f      	mov	r7, r1
 8007c96:	4602      	mov	r2, r0
 8007c98:	460b      	mov	r3, r1
 8007c9a:	4640      	mov	r0, r8
 8007c9c:	4649      	mov	r1, r9
 8007c9e:	f7f8 ff79 	bl	8000b94 <__aeabi_dcmplt>
 8007ca2:	b9c8      	cbnz	r0, 8007cd8 <_dtoa_r+0x6a8>
 8007ca4:	4632      	mov	r2, r6
 8007ca6:	463b      	mov	r3, r7
 8007ca8:	4640      	mov	r0, r8
 8007caa:	4649      	mov	r1, r9
 8007cac:	f7f8 ff68 	bl	8000b80 <__aeabi_dcmpeq>
 8007cb0:	b110      	cbz	r0, 8007cb8 <_dtoa_r+0x688>
 8007cb2:	9b00      	ldr	r3, [sp, #0]
 8007cb4:	07db      	lsls	r3, r3, #31
 8007cb6:	d40f      	bmi.n	8007cd8 <_dtoa_r+0x6a8>
 8007cb8:	4651      	mov	r1, sl
 8007cba:	4620      	mov	r0, r4
 8007cbc:	f000 fcb2 	bl	8008624 <_Bfree>
 8007cc0:	2300      	movs	r3, #0
 8007cc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007cc4:	702b      	strb	r3, [r5, #0]
 8007cc6:	f10b 0301 	add.w	r3, fp, #1
 8007cca:	6013      	str	r3, [r2, #0]
 8007ccc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	f43f acf8 	beq.w	80076c4 <_dtoa_r+0x94>
 8007cd4:	601d      	str	r5, [r3, #0]
 8007cd6:	e4f5      	b.n	80076c4 <_dtoa_r+0x94>
 8007cd8:	465f      	mov	r7, fp
 8007cda:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8007cde:	2a39      	cmp	r2, #57	; 0x39
 8007ce0:	f105 33ff 	add.w	r3, r5, #4294967295
 8007ce4:	d106      	bne.n	8007cf4 <_dtoa_r+0x6c4>
 8007ce6:	9a02      	ldr	r2, [sp, #8]
 8007ce8:	429a      	cmp	r2, r3
 8007cea:	d107      	bne.n	8007cfc <_dtoa_r+0x6cc>
 8007cec:	2330      	movs	r3, #48	; 0x30
 8007cee:	7013      	strb	r3, [r2, #0]
 8007cf0:	3701      	adds	r7, #1
 8007cf2:	4613      	mov	r3, r2
 8007cf4:	781a      	ldrb	r2, [r3, #0]
 8007cf6:	3201      	adds	r2, #1
 8007cf8:	701a      	strb	r2, [r3, #0]
 8007cfa:	e78d      	b.n	8007c18 <_dtoa_r+0x5e8>
 8007cfc:	461d      	mov	r5, r3
 8007cfe:	e7ec      	b.n	8007cda <_dtoa_r+0x6aa>
 8007d00:	2200      	movs	r2, #0
 8007d02:	4ba4      	ldr	r3, [pc, #656]	; (8007f94 <_dtoa_r+0x964>)
 8007d04:	f7f8 fcd4 	bl	80006b0 <__aeabi_dmul>
 8007d08:	2200      	movs	r2, #0
 8007d0a:	2300      	movs	r3, #0
 8007d0c:	4606      	mov	r6, r0
 8007d0e:	460f      	mov	r7, r1
 8007d10:	f7f8 ff36 	bl	8000b80 <__aeabi_dcmpeq>
 8007d14:	2800      	cmp	r0, #0
 8007d16:	d09a      	beq.n	8007c4e <_dtoa_r+0x61e>
 8007d18:	e7ce      	b.n	8007cb8 <_dtoa_r+0x688>
 8007d1a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d1c:	2a00      	cmp	r2, #0
 8007d1e:	f000 80cd 	beq.w	8007ebc <_dtoa_r+0x88c>
 8007d22:	9a07      	ldr	r2, [sp, #28]
 8007d24:	2a01      	cmp	r2, #1
 8007d26:	f300 80af 	bgt.w	8007e88 <_dtoa_r+0x858>
 8007d2a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8007d2c:	2a00      	cmp	r2, #0
 8007d2e:	f000 80a7 	beq.w	8007e80 <_dtoa_r+0x850>
 8007d32:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007d36:	9e08      	ldr	r6, [sp, #32]
 8007d38:	9d05      	ldr	r5, [sp, #20]
 8007d3a:	9a05      	ldr	r2, [sp, #20]
 8007d3c:	441a      	add	r2, r3
 8007d3e:	9205      	str	r2, [sp, #20]
 8007d40:	9a06      	ldr	r2, [sp, #24]
 8007d42:	2101      	movs	r1, #1
 8007d44:	441a      	add	r2, r3
 8007d46:	4620      	mov	r0, r4
 8007d48:	9206      	str	r2, [sp, #24]
 8007d4a:	f000 fd0b 	bl	8008764 <__i2b>
 8007d4e:	4607      	mov	r7, r0
 8007d50:	2d00      	cmp	r5, #0
 8007d52:	dd0c      	ble.n	8007d6e <_dtoa_r+0x73e>
 8007d54:	9b06      	ldr	r3, [sp, #24]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	dd09      	ble.n	8007d6e <_dtoa_r+0x73e>
 8007d5a:	42ab      	cmp	r3, r5
 8007d5c:	9a05      	ldr	r2, [sp, #20]
 8007d5e:	bfa8      	it	ge
 8007d60:	462b      	movge	r3, r5
 8007d62:	1ad2      	subs	r2, r2, r3
 8007d64:	9205      	str	r2, [sp, #20]
 8007d66:	9a06      	ldr	r2, [sp, #24]
 8007d68:	1aed      	subs	r5, r5, r3
 8007d6a:	1ad3      	subs	r3, r2, r3
 8007d6c:	9306      	str	r3, [sp, #24]
 8007d6e:	9b08      	ldr	r3, [sp, #32]
 8007d70:	b1f3      	cbz	r3, 8007db0 <_dtoa_r+0x780>
 8007d72:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	f000 80a5 	beq.w	8007ec4 <_dtoa_r+0x894>
 8007d7a:	2e00      	cmp	r6, #0
 8007d7c:	dd10      	ble.n	8007da0 <_dtoa_r+0x770>
 8007d7e:	4639      	mov	r1, r7
 8007d80:	4632      	mov	r2, r6
 8007d82:	4620      	mov	r0, r4
 8007d84:	f000 fd84 	bl	8008890 <__pow5mult>
 8007d88:	4652      	mov	r2, sl
 8007d8a:	4601      	mov	r1, r0
 8007d8c:	4607      	mov	r7, r0
 8007d8e:	4620      	mov	r0, r4
 8007d90:	f000 fcf1 	bl	8008776 <__multiply>
 8007d94:	4651      	mov	r1, sl
 8007d96:	4680      	mov	r8, r0
 8007d98:	4620      	mov	r0, r4
 8007d9a:	f000 fc43 	bl	8008624 <_Bfree>
 8007d9e:	46c2      	mov	sl, r8
 8007da0:	9b08      	ldr	r3, [sp, #32]
 8007da2:	1b9a      	subs	r2, r3, r6
 8007da4:	d004      	beq.n	8007db0 <_dtoa_r+0x780>
 8007da6:	4651      	mov	r1, sl
 8007da8:	4620      	mov	r0, r4
 8007daa:	f000 fd71 	bl	8008890 <__pow5mult>
 8007dae:	4682      	mov	sl, r0
 8007db0:	2101      	movs	r1, #1
 8007db2:	4620      	mov	r0, r4
 8007db4:	f000 fcd6 	bl	8008764 <__i2b>
 8007db8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	4606      	mov	r6, r0
 8007dbe:	f340 8083 	ble.w	8007ec8 <_dtoa_r+0x898>
 8007dc2:	461a      	mov	r2, r3
 8007dc4:	4601      	mov	r1, r0
 8007dc6:	4620      	mov	r0, r4
 8007dc8:	f000 fd62 	bl	8008890 <__pow5mult>
 8007dcc:	9b07      	ldr	r3, [sp, #28]
 8007dce:	2b01      	cmp	r3, #1
 8007dd0:	4606      	mov	r6, r0
 8007dd2:	dd7c      	ble.n	8007ece <_dtoa_r+0x89e>
 8007dd4:	f04f 0800 	mov.w	r8, #0
 8007dd8:	6933      	ldr	r3, [r6, #16]
 8007dda:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007dde:	6918      	ldr	r0, [r3, #16]
 8007de0:	f000 fc72 	bl	80086c8 <__hi0bits>
 8007de4:	f1c0 0020 	rsb	r0, r0, #32
 8007de8:	9b06      	ldr	r3, [sp, #24]
 8007dea:	4418      	add	r0, r3
 8007dec:	f010 001f 	ands.w	r0, r0, #31
 8007df0:	f000 8096 	beq.w	8007f20 <_dtoa_r+0x8f0>
 8007df4:	f1c0 0320 	rsb	r3, r0, #32
 8007df8:	2b04      	cmp	r3, #4
 8007dfa:	f340 8087 	ble.w	8007f0c <_dtoa_r+0x8dc>
 8007dfe:	9b05      	ldr	r3, [sp, #20]
 8007e00:	f1c0 001c 	rsb	r0, r0, #28
 8007e04:	4403      	add	r3, r0
 8007e06:	9305      	str	r3, [sp, #20]
 8007e08:	9b06      	ldr	r3, [sp, #24]
 8007e0a:	4405      	add	r5, r0
 8007e0c:	4403      	add	r3, r0
 8007e0e:	9306      	str	r3, [sp, #24]
 8007e10:	9b05      	ldr	r3, [sp, #20]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	dd05      	ble.n	8007e22 <_dtoa_r+0x7f2>
 8007e16:	4651      	mov	r1, sl
 8007e18:	461a      	mov	r2, r3
 8007e1a:	4620      	mov	r0, r4
 8007e1c:	f000 fd86 	bl	800892c <__lshift>
 8007e20:	4682      	mov	sl, r0
 8007e22:	9b06      	ldr	r3, [sp, #24]
 8007e24:	2b00      	cmp	r3, #0
 8007e26:	dd05      	ble.n	8007e34 <_dtoa_r+0x804>
 8007e28:	4631      	mov	r1, r6
 8007e2a:	461a      	mov	r2, r3
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	f000 fd7d 	bl	800892c <__lshift>
 8007e32:	4606      	mov	r6, r0
 8007e34:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d074      	beq.n	8007f24 <_dtoa_r+0x8f4>
 8007e3a:	4631      	mov	r1, r6
 8007e3c:	4650      	mov	r0, sl
 8007e3e:	f000 fdc6 	bl	80089ce <__mcmp>
 8007e42:	2800      	cmp	r0, #0
 8007e44:	da6e      	bge.n	8007f24 <_dtoa_r+0x8f4>
 8007e46:	2300      	movs	r3, #0
 8007e48:	4651      	mov	r1, sl
 8007e4a:	220a      	movs	r2, #10
 8007e4c:	4620      	mov	r0, r4
 8007e4e:	f000 fc00 	bl	8008652 <__multadd>
 8007e52:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e54:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007e58:	4682      	mov	sl, r0
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	f000 81a8 	beq.w	80081b0 <_dtoa_r+0xb80>
 8007e60:	2300      	movs	r3, #0
 8007e62:	4639      	mov	r1, r7
 8007e64:	220a      	movs	r2, #10
 8007e66:	4620      	mov	r0, r4
 8007e68:	f000 fbf3 	bl	8008652 <__multadd>
 8007e6c:	9b04      	ldr	r3, [sp, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	4607      	mov	r7, r0
 8007e72:	f300 80c8 	bgt.w	8008006 <_dtoa_r+0x9d6>
 8007e76:	9b07      	ldr	r3, [sp, #28]
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	f340 80c4 	ble.w	8008006 <_dtoa_r+0x9d6>
 8007e7e:	e059      	b.n	8007f34 <_dtoa_r+0x904>
 8007e80:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e82:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007e86:	e756      	b.n	8007d36 <_dtoa_r+0x706>
 8007e88:	9b03      	ldr	r3, [sp, #12]
 8007e8a:	1e5e      	subs	r6, r3, #1
 8007e8c:	9b08      	ldr	r3, [sp, #32]
 8007e8e:	42b3      	cmp	r3, r6
 8007e90:	bfbf      	itttt	lt
 8007e92:	9b08      	ldrlt	r3, [sp, #32]
 8007e94:	9608      	strlt	r6, [sp, #32]
 8007e96:	1af2      	sublt	r2, r6, r3
 8007e98:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8007e9a:	bfb6      	itet	lt
 8007e9c:	189b      	addlt	r3, r3, r2
 8007e9e:	1b9e      	subge	r6, r3, r6
 8007ea0:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	bfb8      	it	lt
 8007ea6:	2600      	movlt	r6, #0
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	bfb9      	ittee	lt
 8007eac:	9b05      	ldrlt	r3, [sp, #20]
 8007eae:	9a03      	ldrlt	r2, [sp, #12]
 8007eb0:	9d05      	ldrge	r5, [sp, #20]
 8007eb2:	9b03      	ldrge	r3, [sp, #12]
 8007eb4:	bfbc      	itt	lt
 8007eb6:	1a9d      	sublt	r5, r3, r2
 8007eb8:	2300      	movlt	r3, #0
 8007eba:	e73e      	b.n	8007d3a <_dtoa_r+0x70a>
 8007ebc:	9e08      	ldr	r6, [sp, #32]
 8007ebe:	9d05      	ldr	r5, [sp, #20]
 8007ec0:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8007ec2:	e745      	b.n	8007d50 <_dtoa_r+0x720>
 8007ec4:	9a08      	ldr	r2, [sp, #32]
 8007ec6:	e76e      	b.n	8007da6 <_dtoa_r+0x776>
 8007ec8:	9b07      	ldr	r3, [sp, #28]
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	dc19      	bgt.n	8007f02 <_dtoa_r+0x8d2>
 8007ece:	9b00      	ldr	r3, [sp, #0]
 8007ed0:	b9bb      	cbnz	r3, 8007f02 <_dtoa_r+0x8d2>
 8007ed2:	9b01      	ldr	r3, [sp, #4]
 8007ed4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ed8:	b99b      	cbnz	r3, 8007f02 <_dtoa_r+0x8d2>
 8007eda:	9b01      	ldr	r3, [sp, #4]
 8007edc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ee0:	0d1b      	lsrs	r3, r3, #20
 8007ee2:	051b      	lsls	r3, r3, #20
 8007ee4:	b183      	cbz	r3, 8007f08 <_dtoa_r+0x8d8>
 8007ee6:	9b05      	ldr	r3, [sp, #20]
 8007ee8:	3301      	adds	r3, #1
 8007eea:	9305      	str	r3, [sp, #20]
 8007eec:	9b06      	ldr	r3, [sp, #24]
 8007eee:	3301      	adds	r3, #1
 8007ef0:	9306      	str	r3, [sp, #24]
 8007ef2:	f04f 0801 	mov.w	r8, #1
 8007ef6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	f47f af6d 	bne.w	8007dd8 <_dtoa_r+0x7a8>
 8007efe:	2001      	movs	r0, #1
 8007f00:	e772      	b.n	8007de8 <_dtoa_r+0x7b8>
 8007f02:	f04f 0800 	mov.w	r8, #0
 8007f06:	e7f6      	b.n	8007ef6 <_dtoa_r+0x8c6>
 8007f08:	4698      	mov	r8, r3
 8007f0a:	e7f4      	b.n	8007ef6 <_dtoa_r+0x8c6>
 8007f0c:	d080      	beq.n	8007e10 <_dtoa_r+0x7e0>
 8007f0e:	9a05      	ldr	r2, [sp, #20]
 8007f10:	331c      	adds	r3, #28
 8007f12:	441a      	add	r2, r3
 8007f14:	9205      	str	r2, [sp, #20]
 8007f16:	9a06      	ldr	r2, [sp, #24]
 8007f18:	441a      	add	r2, r3
 8007f1a:	441d      	add	r5, r3
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	e776      	b.n	8007e0e <_dtoa_r+0x7de>
 8007f20:	4603      	mov	r3, r0
 8007f22:	e7f4      	b.n	8007f0e <_dtoa_r+0x8de>
 8007f24:	9b03      	ldr	r3, [sp, #12]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	dc36      	bgt.n	8007f98 <_dtoa_r+0x968>
 8007f2a:	9b07      	ldr	r3, [sp, #28]
 8007f2c:	2b02      	cmp	r3, #2
 8007f2e:	dd33      	ble.n	8007f98 <_dtoa_r+0x968>
 8007f30:	9b03      	ldr	r3, [sp, #12]
 8007f32:	9304      	str	r3, [sp, #16]
 8007f34:	9b04      	ldr	r3, [sp, #16]
 8007f36:	b963      	cbnz	r3, 8007f52 <_dtoa_r+0x922>
 8007f38:	4631      	mov	r1, r6
 8007f3a:	2205      	movs	r2, #5
 8007f3c:	4620      	mov	r0, r4
 8007f3e:	f000 fb88 	bl	8008652 <__multadd>
 8007f42:	4601      	mov	r1, r0
 8007f44:	4606      	mov	r6, r0
 8007f46:	4650      	mov	r0, sl
 8007f48:	f000 fd41 	bl	80089ce <__mcmp>
 8007f4c:	2800      	cmp	r0, #0
 8007f4e:	f73f adb6 	bgt.w	8007abe <_dtoa_r+0x48e>
 8007f52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007f54:	9d02      	ldr	r5, [sp, #8]
 8007f56:	ea6f 0b03 	mvn.w	fp, r3
 8007f5a:	2300      	movs	r3, #0
 8007f5c:	9303      	str	r3, [sp, #12]
 8007f5e:	4631      	mov	r1, r6
 8007f60:	4620      	mov	r0, r4
 8007f62:	f000 fb5f 	bl	8008624 <_Bfree>
 8007f66:	2f00      	cmp	r7, #0
 8007f68:	f43f aea6 	beq.w	8007cb8 <_dtoa_r+0x688>
 8007f6c:	9b03      	ldr	r3, [sp, #12]
 8007f6e:	b12b      	cbz	r3, 8007f7c <_dtoa_r+0x94c>
 8007f70:	42bb      	cmp	r3, r7
 8007f72:	d003      	beq.n	8007f7c <_dtoa_r+0x94c>
 8007f74:	4619      	mov	r1, r3
 8007f76:	4620      	mov	r0, r4
 8007f78:	f000 fb54 	bl	8008624 <_Bfree>
 8007f7c:	4639      	mov	r1, r7
 8007f7e:	4620      	mov	r0, r4
 8007f80:	f000 fb50 	bl	8008624 <_Bfree>
 8007f84:	e698      	b.n	8007cb8 <_dtoa_r+0x688>
 8007f86:	2600      	movs	r6, #0
 8007f88:	4637      	mov	r7, r6
 8007f8a:	e7e2      	b.n	8007f52 <_dtoa_r+0x922>
 8007f8c:	46bb      	mov	fp, r7
 8007f8e:	4637      	mov	r7, r6
 8007f90:	e595      	b.n	8007abe <_dtoa_r+0x48e>
 8007f92:	bf00      	nop
 8007f94:	40240000 	.word	0x40240000
 8007f98:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f9a:	bb93      	cbnz	r3, 8008002 <_dtoa_r+0x9d2>
 8007f9c:	9b03      	ldr	r3, [sp, #12]
 8007f9e:	9304      	str	r3, [sp, #16]
 8007fa0:	9d02      	ldr	r5, [sp, #8]
 8007fa2:	4631      	mov	r1, r6
 8007fa4:	4650      	mov	r0, sl
 8007fa6:	f7ff fab5 	bl	8007514 <quorem>
 8007faa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8007fae:	f805 9b01 	strb.w	r9, [r5], #1
 8007fb2:	9b02      	ldr	r3, [sp, #8]
 8007fb4:	9a04      	ldr	r2, [sp, #16]
 8007fb6:	1aeb      	subs	r3, r5, r3
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	f300 80dc 	bgt.w	8008176 <_dtoa_r+0xb46>
 8007fbe:	9b02      	ldr	r3, [sp, #8]
 8007fc0:	2a01      	cmp	r2, #1
 8007fc2:	bfac      	ite	ge
 8007fc4:	189b      	addge	r3, r3, r2
 8007fc6:	3301      	addlt	r3, #1
 8007fc8:	4698      	mov	r8, r3
 8007fca:	2300      	movs	r3, #0
 8007fcc:	9303      	str	r3, [sp, #12]
 8007fce:	4651      	mov	r1, sl
 8007fd0:	2201      	movs	r2, #1
 8007fd2:	4620      	mov	r0, r4
 8007fd4:	f000 fcaa 	bl	800892c <__lshift>
 8007fd8:	4631      	mov	r1, r6
 8007fda:	4682      	mov	sl, r0
 8007fdc:	f000 fcf7 	bl	80089ce <__mcmp>
 8007fe0:	2800      	cmp	r0, #0
 8007fe2:	f300 808d 	bgt.w	8008100 <_dtoa_r+0xad0>
 8007fe6:	d103      	bne.n	8007ff0 <_dtoa_r+0x9c0>
 8007fe8:	f019 0f01 	tst.w	r9, #1
 8007fec:	f040 8088 	bne.w	8008100 <_dtoa_r+0xad0>
 8007ff0:	4645      	mov	r5, r8
 8007ff2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ff6:	2b30      	cmp	r3, #48	; 0x30
 8007ff8:	f105 32ff 	add.w	r2, r5, #4294967295
 8007ffc:	d1af      	bne.n	8007f5e <_dtoa_r+0x92e>
 8007ffe:	4615      	mov	r5, r2
 8008000:	e7f7      	b.n	8007ff2 <_dtoa_r+0x9c2>
 8008002:	9b03      	ldr	r3, [sp, #12]
 8008004:	9304      	str	r3, [sp, #16]
 8008006:	2d00      	cmp	r5, #0
 8008008:	dd05      	ble.n	8008016 <_dtoa_r+0x9e6>
 800800a:	4639      	mov	r1, r7
 800800c:	462a      	mov	r2, r5
 800800e:	4620      	mov	r0, r4
 8008010:	f000 fc8c 	bl	800892c <__lshift>
 8008014:	4607      	mov	r7, r0
 8008016:	f1b8 0f00 	cmp.w	r8, #0
 800801a:	d04c      	beq.n	80080b6 <_dtoa_r+0xa86>
 800801c:	6879      	ldr	r1, [r7, #4]
 800801e:	4620      	mov	r0, r4
 8008020:	f000 facc 	bl	80085bc <_Balloc>
 8008024:	693a      	ldr	r2, [r7, #16]
 8008026:	3202      	adds	r2, #2
 8008028:	4605      	mov	r5, r0
 800802a:	0092      	lsls	r2, r2, #2
 800802c:	f107 010c 	add.w	r1, r7, #12
 8008030:	300c      	adds	r0, #12
 8008032:	f7fe fbf9 	bl	8006828 <memcpy>
 8008036:	2201      	movs	r2, #1
 8008038:	4629      	mov	r1, r5
 800803a:	4620      	mov	r0, r4
 800803c:	f000 fc76 	bl	800892c <__lshift>
 8008040:	9b00      	ldr	r3, [sp, #0]
 8008042:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008046:	9703      	str	r7, [sp, #12]
 8008048:	f003 0301 	and.w	r3, r3, #1
 800804c:	4607      	mov	r7, r0
 800804e:	9305      	str	r3, [sp, #20]
 8008050:	4631      	mov	r1, r6
 8008052:	4650      	mov	r0, sl
 8008054:	f7ff fa5e 	bl	8007514 <quorem>
 8008058:	9903      	ldr	r1, [sp, #12]
 800805a:	4605      	mov	r5, r0
 800805c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008060:	4650      	mov	r0, sl
 8008062:	f000 fcb4 	bl	80089ce <__mcmp>
 8008066:	463a      	mov	r2, r7
 8008068:	9000      	str	r0, [sp, #0]
 800806a:	4631      	mov	r1, r6
 800806c:	4620      	mov	r0, r4
 800806e:	f000 fcc8 	bl	8008a02 <__mdiff>
 8008072:	68c3      	ldr	r3, [r0, #12]
 8008074:	4602      	mov	r2, r0
 8008076:	bb03      	cbnz	r3, 80080ba <_dtoa_r+0xa8a>
 8008078:	4601      	mov	r1, r0
 800807a:	9006      	str	r0, [sp, #24]
 800807c:	4650      	mov	r0, sl
 800807e:	f000 fca6 	bl	80089ce <__mcmp>
 8008082:	9a06      	ldr	r2, [sp, #24]
 8008084:	4603      	mov	r3, r0
 8008086:	4611      	mov	r1, r2
 8008088:	4620      	mov	r0, r4
 800808a:	9306      	str	r3, [sp, #24]
 800808c:	f000 faca 	bl	8008624 <_Bfree>
 8008090:	9b06      	ldr	r3, [sp, #24]
 8008092:	b9a3      	cbnz	r3, 80080be <_dtoa_r+0xa8e>
 8008094:	9a07      	ldr	r2, [sp, #28]
 8008096:	b992      	cbnz	r2, 80080be <_dtoa_r+0xa8e>
 8008098:	9a05      	ldr	r2, [sp, #20]
 800809a:	b982      	cbnz	r2, 80080be <_dtoa_r+0xa8e>
 800809c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080a0:	d029      	beq.n	80080f6 <_dtoa_r+0xac6>
 80080a2:	9b00      	ldr	r3, [sp, #0]
 80080a4:	2b00      	cmp	r3, #0
 80080a6:	dd01      	ble.n	80080ac <_dtoa_r+0xa7c>
 80080a8:	f105 0931 	add.w	r9, r5, #49	; 0x31
 80080ac:	f108 0501 	add.w	r5, r8, #1
 80080b0:	f888 9000 	strb.w	r9, [r8]
 80080b4:	e753      	b.n	8007f5e <_dtoa_r+0x92e>
 80080b6:	4638      	mov	r0, r7
 80080b8:	e7c2      	b.n	8008040 <_dtoa_r+0xa10>
 80080ba:	2301      	movs	r3, #1
 80080bc:	e7e3      	b.n	8008086 <_dtoa_r+0xa56>
 80080be:	9a00      	ldr	r2, [sp, #0]
 80080c0:	2a00      	cmp	r2, #0
 80080c2:	db04      	blt.n	80080ce <_dtoa_r+0xa9e>
 80080c4:	d125      	bne.n	8008112 <_dtoa_r+0xae2>
 80080c6:	9a07      	ldr	r2, [sp, #28]
 80080c8:	bb1a      	cbnz	r2, 8008112 <_dtoa_r+0xae2>
 80080ca:	9a05      	ldr	r2, [sp, #20]
 80080cc:	bb0a      	cbnz	r2, 8008112 <_dtoa_r+0xae2>
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	ddec      	ble.n	80080ac <_dtoa_r+0xa7c>
 80080d2:	4651      	mov	r1, sl
 80080d4:	2201      	movs	r2, #1
 80080d6:	4620      	mov	r0, r4
 80080d8:	f000 fc28 	bl	800892c <__lshift>
 80080dc:	4631      	mov	r1, r6
 80080de:	4682      	mov	sl, r0
 80080e0:	f000 fc75 	bl	80089ce <__mcmp>
 80080e4:	2800      	cmp	r0, #0
 80080e6:	dc03      	bgt.n	80080f0 <_dtoa_r+0xac0>
 80080e8:	d1e0      	bne.n	80080ac <_dtoa_r+0xa7c>
 80080ea:	f019 0f01 	tst.w	r9, #1
 80080ee:	d0dd      	beq.n	80080ac <_dtoa_r+0xa7c>
 80080f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80080f4:	d1d8      	bne.n	80080a8 <_dtoa_r+0xa78>
 80080f6:	2339      	movs	r3, #57	; 0x39
 80080f8:	f888 3000 	strb.w	r3, [r8]
 80080fc:	f108 0801 	add.w	r8, r8, #1
 8008100:	4645      	mov	r5, r8
 8008102:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008106:	2b39      	cmp	r3, #57	; 0x39
 8008108:	f105 32ff 	add.w	r2, r5, #4294967295
 800810c:	d03b      	beq.n	8008186 <_dtoa_r+0xb56>
 800810e:	3301      	adds	r3, #1
 8008110:	e040      	b.n	8008194 <_dtoa_r+0xb64>
 8008112:	2b00      	cmp	r3, #0
 8008114:	f108 0501 	add.w	r5, r8, #1
 8008118:	dd05      	ble.n	8008126 <_dtoa_r+0xaf6>
 800811a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800811e:	d0ea      	beq.n	80080f6 <_dtoa_r+0xac6>
 8008120:	f109 0901 	add.w	r9, r9, #1
 8008124:	e7c4      	b.n	80080b0 <_dtoa_r+0xa80>
 8008126:	9b02      	ldr	r3, [sp, #8]
 8008128:	9a04      	ldr	r2, [sp, #16]
 800812a:	f805 9c01 	strb.w	r9, [r5, #-1]
 800812e:	1aeb      	subs	r3, r5, r3
 8008130:	4293      	cmp	r3, r2
 8008132:	46a8      	mov	r8, r5
 8008134:	f43f af4b 	beq.w	8007fce <_dtoa_r+0x99e>
 8008138:	4651      	mov	r1, sl
 800813a:	2300      	movs	r3, #0
 800813c:	220a      	movs	r2, #10
 800813e:	4620      	mov	r0, r4
 8008140:	f000 fa87 	bl	8008652 <__multadd>
 8008144:	9b03      	ldr	r3, [sp, #12]
 8008146:	9903      	ldr	r1, [sp, #12]
 8008148:	42bb      	cmp	r3, r7
 800814a:	4682      	mov	sl, r0
 800814c:	f04f 0300 	mov.w	r3, #0
 8008150:	f04f 020a 	mov.w	r2, #10
 8008154:	4620      	mov	r0, r4
 8008156:	d104      	bne.n	8008162 <_dtoa_r+0xb32>
 8008158:	f000 fa7b 	bl	8008652 <__multadd>
 800815c:	9003      	str	r0, [sp, #12]
 800815e:	4607      	mov	r7, r0
 8008160:	e776      	b.n	8008050 <_dtoa_r+0xa20>
 8008162:	f000 fa76 	bl	8008652 <__multadd>
 8008166:	2300      	movs	r3, #0
 8008168:	9003      	str	r0, [sp, #12]
 800816a:	220a      	movs	r2, #10
 800816c:	4639      	mov	r1, r7
 800816e:	4620      	mov	r0, r4
 8008170:	f000 fa6f 	bl	8008652 <__multadd>
 8008174:	e7f3      	b.n	800815e <_dtoa_r+0xb2e>
 8008176:	4651      	mov	r1, sl
 8008178:	2300      	movs	r3, #0
 800817a:	220a      	movs	r2, #10
 800817c:	4620      	mov	r0, r4
 800817e:	f000 fa68 	bl	8008652 <__multadd>
 8008182:	4682      	mov	sl, r0
 8008184:	e70d      	b.n	8007fa2 <_dtoa_r+0x972>
 8008186:	9b02      	ldr	r3, [sp, #8]
 8008188:	4293      	cmp	r3, r2
 800818a:	d105      	bne.n	8008198 <_dtoa_r+0xb68>
 800818c:	9a02      	ldr	r2, [sp, #8]
 800818e:	f10b 0b01 	add.w	fp, fp, #1
 8008192:	2331      	movs	r3, #49	; 0x31
 8008194:	7013      	strb	r3, [r2, #0]
 8008196:	e6e2      	b.n	8007f5e <_dtoa_r+0x92e>
 8008198:	4615      	mov	r5, r2
 800819a:	e7b2      	b.n	8008102 <_dtoa_r+0xad2>
 800819c:	4b09      	ldr	r3, [pc, #36]	; (80081c4 <_dtoa_r+0xb94>)
 800819e:	f7ff baae 	b.w	80076fe <_dtoa_r+0xce>
 80081a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	f47f aa88 	bne.w	80076ba <_dtoa_r+0x8a>
 80081aa:	4b07      	ldr	r3, [pc, #28]	; (80081c8 <_dtoa_r+0xb98>)
 80081ac:	f7ff baa7 	b.w	80076fe <_dtoa_r+0xce>
 80081b0:	9b04      	ldr	r3, [sp, #16]
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f73f aef4 	bgt.w	8007fa0 <_dtoa_r+0x970>
 80081b8:	9b07      	ldr	r3, [sp, #28]
 80081ba:	2b02      	cmp	r3, #2
 80081bc:	f77f aef0 	ble.w	8007fa0 <_dtoa_r+0x970>
 80081c0:	e6b8      	b.n	8007f34 <_dtoa_r+0x904>
 80081c2:	bf00      	nop
 80081c4:	0801e9d4 	.word	0x0801e9d4
 80081c8:	0801e746 	.word	0x0801e746

080081cc <__sflush_r>:
 80081cc:	898a      	ldrh	r2, [r1, #12]
 80081ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80081d2:	4605      	mov	r5, r0
 80081d4:	0710      	lsls	r0, r2, #28
 80081d6:	460c      	mov	r4, r1
 80081d8:	d45a      	bmi.n	8008290 <__sflush_r+0xc4>
 80081da:	684b      	ldr	r3, [r1, #4]
 80081dc:	2b00      	cmp	r3, #0
 80081de:	dc05      	bgt.n	80081ec <__sflush_r+0x20>
 80081e0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	dc02      	bgt.n	80081ec <__sflush_r+0x20>
 80081e6:	2000      	movs	r0, #0
 80081e8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80081ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80081ee:	2e00      	cmp	r6, #0
 80081f0:	d0f9      	beq.n	80081e6 <__sflush_r+0x1a>
 80081f2:	2300      	movs	r3, #0
 80081f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80081f8:	682f      	ldr	r7, [r5, #0]
 80081fa:	602b      	str	r3, [r5, #0]
 80081fc:	d033      	beq.n	8008266 <__sflush_r+0x9a>
 80081fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008200:	89a3      	ldrh	r3, [r4, #12]
 8008202:	075a      	lsls	r2, r3, #29
 8008204:	d505      	bpl.n	8008212 <__sflush_r+0x46>
 8008206:	6863      	ldr	r3, [r4, #4]
 8008208:	1ac0      	subs	r0, r0, r3
 800820a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800820c:	b10b      	cbz	r3, 8008212 <__sflush_r+0x46>
 800820e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008210:	1ac0      	subs	r0, r0, r3
 8008212:	2300      	movs	r3, #0
 8008214:	4602      	mov	r2, r0
 8008216:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008218:	6a21      	ldr	r1, [r4, #32]
 800821a:	4628      	mov	r0, r5
 800821c:	47b0      	blx	r6
 800821e:	1c43      	adds	r3, r0, #1
 8008220:	89a3      	ldrh	r3, [r4, #12]
 8008222:	d106      	bne.n	8008232 <__sflush_r+0x66>
 8008224:	6829      	ldr	r1, [r5, #0]
 8008226:	291d      	cmp	r1, #29
 8008228:	d84b      	bhi.n	80082c2 <__sflush_r+0xf6>
 800822a:	4a2b      	ldr	r2, [pc, #172]	; (80082d8 <__sflush_r+0x10c>)
 800822c:	40ca      	lsrs	r2, r1
 800822e:	07d6      	lsls	r6, r2, #31
 8008230:	d547      	bpl.n	80082c2 <__sflush_r+0xf6>
 8008232:	2200      	movs	r2, #0
 8008234:	6062      	str	r2, [r4, #4]
 8008236:	04d9      	lsls	r1, r3, #19
 8008238:	6922      	ldr	r2, [r4, #16]
 800823a:	6022      	str	r2, [r4, #0]
 800823c:	d504      	bpl.n	8008248 <__sflush_r+0x7c>
 800823e:	1c42      	adds	r2, r0, #1
 8008240:	d101      	bne.n	8008246 <__sflush_r+0x7a>
 8008242:	682b      	ldr	r3, [r5, #0]
 8008244:	b903      	cbnz	r3, 8008248 <__sflush_r+0x7c>
 8008246:	6560      	str	r0, [r4, #84]	; 0x54
 8008248:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800824a:	602f      	str	r7, [r5, #0]
 800824c:	2900      	cmp	r1, #0
 800824e:	d0ca      	beq.n	80081e6 <__sflush_r+0x1a>
 8008250:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008254:	4299      	cmp	r1, r3
 8008256:	d002      	beq.n	800825e <__sflush_r+0x92>
 8008258:	4628      	mov	r0, r5
 800825a:	f000 fc7f 	bl	8008b5c <_free_r>
 800825e:	2000      	movs	r0, #0
 8008260:	6360      	str	r0, [r4, #52]	; 0x34
 8008262:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008266:	6a21      	ldr	r1, [r4, #32]
 8008268:	2301      	movs	r3, #1
 800826a:	4628      	mov	r0, r5
 800826c:	47b0      	blx	r6
 800826e:	1c41      	adds	r1, r0, #1
 8008270:	d1c6      	bne.n	8008200 <__sflush_r+0x34>
 8008272:	682b      	ldr	r3, [r5, #0]
 8008274:	2b00      	cmp	r3, #0
 8008276:	d0c3      	beq.n	8008200 <__sflush_r+0x34>
 8008278:	2b1d      	cmp	r3, #29
 800827a:	d001      	beq.n	8008280 <__sflush_r+0xb4>
 800827c:	2b16      	cmp	r3, #22
 800827e:	d101      	bne.n	8008284 <__sflush_r+0xb8>
 8008280:	602f      	str	r7, [r5, #0]
 8008282:	e7b0      	b.n	80081e6 <__sflush_r+0x1a>
 8008284:	89a3      	ldrh	r3, [r4, #12]
 8008286:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800828a:	81a3      	strh	r3, [r4, #12]
 800828c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008290:	690f      	ldr	r7, [r1, #16]
 8008292:	2f00      	cmp	r7, #0
 8008294:	d0a7      	beq.n	80081e6 <__sflush_r+0x1a>
 8008296:	0793      	lsls	r3, r2, #30
 8008298:	680e      	ldr	r6, [r1, #0]
 800829a:	bf08      	it	eq
 800829c:	694b      	ldreq	r3, [r1, #20]
 800829e:	600f      	str	r7, [r1, #0]
 80082a0:	bf18      	it	ne
 80082a2:	2300      	movne	r3, #0
 80082a4:	eba6 0807 	sub.w	r8, r6, r7
 80082a8:	608b      	str	r3, [r1, #8]
 80082aa:	f1b8 0f00 	cmp.w	r8, #0
 80082ae:	dd9a      	ble.n	80081e6 <__sflush_r+0x1a>
 80082b0:	4643      	mov	r3, r8
 80082b2:	463a      	mov	r2, r7
 80082b4:	6a21      	ldr	r1, [r4, #32]
 80082b6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80082b8:	4628      	mov	r0, r5
 80082ba:	47b0      	blx	r6
 80082bc:	2800      	cmp	r0, #0
 80082be:	dc07      	bgt.n	80082d0 <__sflush_r+0x104>
 80082c0:	89a3      	ldrh	r3, [r4, #12]
 80082c2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082c6:	81a3      	strh	r3, [r4, #12]
 80082c8:	f04f 30ff 	mov.w	r0, #4294967295
 80082cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80082d0:	4407      	add	r7, r0
 80082d2:	eba8 0800 	sub.w	r8, r8, r0
 80082d6:	e7e8      	b.n	80082aa <__sflush_r+0xde>
 80082d8:	20400001 	.word	0x20400001

080082dc <_fflush_r>:
 80082dc:	b538      	push	{r3, r4, r5, lr}
 80082de:	690b      	ldr	r3, [r1, #16]
 80082e0:	4605      	mov	r5, r0
 80082e2:	460c      	mov	r4, r1
 80082e4:	b1db      	cbz	r3, 800831e <_fflush_r+0x42>
 80082e6:	b118      	cbz	r0, 80082f0 <_fflush_r+0x14>
 80082e8:	6983      	ldr	r3, [r0, #24]
 80082ea:	b90b      	cbnz	r3, 80082f0 <_fflush_r+0x14>
 80082ec:	f000 f860 	bl	80083b0 <__sinit>
 80082f0:	4b0c      	ldr	r3, [pc, #48]	; (8008324 <_fflush_r+0x48>)
 80082f2:	429c      	cmp	r4, r3
 80082f4:	d109      	bne.n	800830a <_fflush_r+0x2e>
 80082f6:	686c      	ldr	r4, [r5, #4]
 80082f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082fc:	b17b      	cbz	r3, 800831e <_fflush_r+0x42>
 80082fe:	4621      	mov	r1, r4
 8008300:	4628      	mov	r0, r5
 8008302:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008306:	f7ff bf61 	b.w	80081cc <__sflush_r>
 800830a:	4b07      	ldr	r3, [pc, #28]	; (8008328 <_fflush_r+0x4c>)
 800830c:	429c      	cmp	r4, r3
 800830e:	d101      	bne.n	8008314 <_fflush_r+0x38>
 8008310:	68ac      	ldr	r4, [r5, #8]
 8008312:	e7f1      	b.n	80082f8 <_fflush_r+0x1c>
 8008314:	4b05      	ldr	r3, [pc, #20]	; (800832c <_fflush_r+0x50>)
 8008316:	429c      	cmp	r4, r3
 8008318:	bf08      	it	eq
 800831a:	68ec      	ldreq	r4, [r5, #12]
 800831c:	e7ec      	b.n	80082f8 <_fflush_r+0x1c>
 800831e:	2000      	movs	r0, #0
 8008320:	bd38      	pop	{r3, r4, r5, pc}
 8008322:	bf00      	nop
 8008324:	0801e774 	.word	0x0801e774
 8008328:	0801e794 	.word	0x0801e794
 800832c:	0801e754 	.word	0x0801e754

08008330 <_cleanup_r>:
 8008330:	4901      	ldr	r1, [pc, #4]	; (8008338 <_cleanup_r+0x8>)
 8008332:	f000 b8a9 	b.w	8008488 <_fwalk_reent>
 8008336:	bf00      	nop
 8008338:	080082dd 	.word	0x080082dd

0800833c <std.isra.0>:
 800833c:	2300      	movs	r3, #0
 800833e:	b510      	push	{r4, lr}
 8008340:	4604      	mov	r4, r0
 8008342:	6003      	str	r3, [r0, #0]
 8008344:	6043      	str	r3, [r0, #4]
 8008346:	6083      	str	r3, [r0, #8]
 8008348:	8181      	strh	r1, [r0, #12]
 800834a:	6643      	str	r3, [r0, #100]	; 0x64
 800834c:	81c2      	strh	r2, [r0, #14]
 800834e:	6103      	str	r3, [r0, #16]
 8008350:	6143      	str	r3, [r0, #20]
 8008352:	6183      	str	r3, [r0, #24]
 8008354:	4619      	mov	r1, r3
 8008356:	2208      	movs	r2, #8
 8008358:	305c      	adds	r0, #92	; 0x5c
 800835a:	f7fe fa70 	bl	800683e <memset>
 800835e:	4b05      	ldr	r3, [pc, #20]	; (8008374 <std.isra.0+0x38>)
 8008360:	6263      	str	r3, [r4, #36]	; 0x24
 8008362:	4b05      	ldr	r3, [pc, #20]	; (8008378 <std.isra.0+0x3c>)
 8008364:	62a3      	str	r3, [r4, #40]	; 0x28
 8008366:	4b05      	ldr	r3, [pc, #20]	; (800837c <std.isra.0+0x40>)
 8008368:	62e3      	str	r3, [r4, #44]	; 0x2c
 800836a:	4b05      	ldr	r3, [pc, #20]	; (8008380 <std.isra.0+0x44>)
 800836c:	6224      	str	r4, [r4, #32]
 800836e:	6323      	str	r3, [r4, #48]	; 0x30
 8008370:	bd10      	pop	{r4, pc}
 8008372:	bf00      	nop
 8008374:	08008ee5 	.word	0x08008ee5
 8008378:	08008f07 	.word	0x08008f07
 800837c:	08008f3f 	.word	0x08008f3f
 8008380:	08008f63 	.word	0x08008f63

08008384 <__sfmoreglue>:
 8008384:	b570      	push	{r4, r5, r6, lr}
 8008386:	1e4a      	subs	r2, r1, #1
 8008388:	2568      	movs	r5, #104	; 0x68
 800838a:	4355      	muls	r5, r2
 800838c:	460e      	mov	r6, r1
 800838e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008392:	f7fe fa6b 	bl	800686c <_malloc_r>
 8008396:	4604      	mov	r4, r0
 8008398:	b140      	cbz	r0, 80083ac <__sfmoreglue+0x28>
 800839a:	2100      	movs	r1, #0
 800839c:	e880 0042 	stmia.w	r0, {r1, r6}
 80083a0:	300c      	adds	r0, #12
 80083a2:	60a0      	str	r0, [r4, #8]
 80083a4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80083a8:	f7fe fa49 	bl	800683e <memset>
 80083ac:	4620      	mov	r0, r4
 80083ae:	bd70      	pop	{r4, r5, r6, pc}

080083b0 <__sinit>:
 80083b0:	6983      	ldr	r3, [r0, #24]
 80083b2:	b510      	push	{r4, lr}
 80083b4:	4604      	mov	r4, r0
 80083b6:	bb33      	cbnz	r3, 8008406 <__sinit+0x56>
 80083b8:	6483      	str	r3, [r0, #72]	; 0x48
 80083ba:	64c3      	str	r3, [r0, #76]	; 0x4c
 80083bc:	6503      	str	r3, [r0, #80]	; 0x50
 80083be:	4b12      	ldr	r3, [pc, #72]	; (8008408 <__sinit+0x58>)
 80083c0:	4a12      	ldr	r2, [pc, #72]	; (800840c <__sinit+0x5c>)
 80083c2:	681b      	ldr	r3, [r3, #0]
 80083c4:	6282      	str	r2, [r0, #40]	; 0x28
 80083c6:	4298      	cmp	r0, r3
 80083c8:	bf04      	itt	eq
 80083ca:	2301      	moveq	r3, #1
 80083cc:	6183      	streq	r3, [r0, #24]
 80083ce:	f000 f81f 	bl	8008410 <__sfp>
 80083d2:	6060      	str	r0, [r4, #4]
 80083d4:	4620      	mov	r0, r4
 80083d6:	f000 f81b 	bl	8008410 <__sfp>
 80083da:	60a0      	str	r0, [r4, #8]
 80083dc:	4620      	mov	r0, r4
 80083de:	f000 f817 	bl	8008410 <__sfp>
 80083e2:	2200      	movs	r2, #0
 80083e4:	60e0      	str	r0, [r4, #12]
 80083e6:	2104      	movs	r1, #4
 80083e8:	6860      	ldr	r0, [r4, #4]
 80083ea:	f7ff ffa7 	bl	800833c <std.isra.0>
 80083ee:	2201      	movs	r2, #1
 80083f0:	2109      	movs	r1, #9
 80083f2:	68a0      	ldr	r0, [r4, #8]
 80083f4:	f7ff ffa2 	bl	800833c <std.isra.0>
 80083f8:	2202      	movs	r2, #2
 80083fa:	2112      	movs	r1, #18
 80083fc:	68e0      	ldr	r0, [r4, #12]
 80083fe:	f7ff ff9d 	bl	800833c <std.isra.0>
 8008402:	2301      	movs	r3, #1
 8008404:	61a3      	str	r3, [r4, #24]
 8008406:	bd10      	pop	{r4, pc}
 8008408:	0801e710 	.word	0x0801e710
 800840c:	08008331 	.word	0x08008331

08008410 <__sfp>:
 8008410:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008412:	4b1c      	ldr	r3, [pc, #112]	; (8008484 <__sfp+0x74>)
 8008414:	681e      	ldr	r6, [r3, #0]
 8008416:	69b3      	ldr	r3, [r6, #24]
 8008418:	4607      	mov	r7, r0
 800841a:	b913      	cbnz	r3, 8008422 <__sfp+0x12>
 800841c:	4630      	mov	r0, r6
 800841e:	f7ff ffc7 	bl	80083b0 <__sinit>
 8008422:	3648      	adds	r6, #72	; 0x48
 8008424:	68b4      	ldr	r4, [r6, #8]
 8008426:	6873      	ldr	r3, [r6, #4]
 8008428:	3b01      	subs	r3, #1
 800842a:	d503      	bpl.n	8008434 <__sfp+0x24>
 800842c:	6833      	ldr	r3, [r6, #0]
 800842e:	b133      	cbz	r3, 800843e <__sfp+0x2e>
 8008430:	6836      	ldr	r6, [r6, #0]
 8008432:	e7f7      	b.n	8008424 <__sfp+0x14>
 8008434:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008438:	b16d      	cbz	r5, 8008456 <__sfp+0x46>
 800843a:	3468      	adds	r4, #104	; 0x68
 800843c:	e7f4      	b.n	8008428 <__sfp+0x18>
 800843e:	2104      	movs	r1, #4
 8008440:	4638      	mov	r0, r7
 8008442:	f7ff ff9f 	bl	8008384 <__sfmoreglue>
 8008446:	6030      	str	r0, [r6, #0]
 8008448:	2800      	cmp	r0, #0
 800844a:	d1f1      	bne.n	8008430 <__sfp+0x20>
 800844c:	230c      	movs	r3, #12
 800844e:	603b      	str	r3, [r7, #0]
 8008450:	4604      	mov	r4, r0
 8008452:	4620      	mov	r0, r4
 8008454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008456:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800845a:	81e3      	strh	r3, [r4, #14]
 800845c:	2301      	movs	r3, #1
 800845e:	81a3      	strh	r3, [r4, #12]
 8008460:	6665      	str	r5, [r4, #100]	; 0x64
 8008462:	6025      	str	r5, [r4, #0]
 8008464:	60a5      	str	r5, [r4, #8]
 8008466:	6065      	str	r5, [r4, #4]
 8008468:	6125      	str	r5, [r4, #16]
 800846a:	6165      	str	r5, [r4, #20]
 800846c:	61a5      	str	r5, [r4, #24]
 800846e:	2208      	movs	r2, #8
 8008470:	4629      	mov	r1, r5
 8008472:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008476:	f7fe f9e2 	bl	800683e <memset>
 800847a:	6365      	str	r5, [r4, #52]	; 0x34
 800847c:	63a5      	str	r5, [r4, #56]	; 0x38
 800847e:	64a5      	str	r5, [r4, #72]	; 0x48
 8008480:	64e5      	str	r5, [r4, #76]	; 0x4c
 8008482:	e7e6      	b.n	8008452 <__sfp+0x42>
 8008484:	0801e710 	.word	0x0801e710

08008488 <_fwalk_reent>:
 8008488:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800848c:	4680      	mov	r8, r0
 800848e:	4689      	mov	r9, r1
 8008490:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008494:	2600      	movs	r6, #0
 8008496:	b914      	cbnz	r4, 800849e <_fwalk_reent+0x16>
 8008498:	4630      	mov	r0, r6
 800849a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800849e:	68a5      	ldr	r5, [r4, #8]
 80084a0:	6867      	ldr	r7, [r4, #4]
 80084a2:	3f01      	subs	r7, #1
 80084a4:	d501      	bpl.n	80084aa <_fwalk_reent+0x22>
 80084a6:	6824      	ldr	r4, [r4, #0]
 80084a8:	e7f5      	b.n	8008496 <_fwalk_reent+0xe>
 80084aa:	89ab      	ldrh	r3, [r5, #12]
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d907      	bls.n	80084c0 <_fwalk_reent+0x38>
 80084b0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80084b4:	3301      	adds	r3, #1
 80084b6:	d003      	beq.n	80084c0 <_fwalk_reent+0x38>
 80084b8:	4629      	mov	r1, r5
 80084ba:	4640      	mov	r0, r8
 80084bc:	47c8      	blx	r9
 80084be:	4306      	orrs	r6, r0
 80084c0:	3568      	adds	r5, #104	; 0x68
 80084c2:	e7ee      	b.n	80084a2 <_fwalk_reent+0x1a>

080084c4 <_localeconv_r>:
 80084c4:	4b04      	ldr	r3, [pc, #16]	; (80084d8 <_localeconv_r+0x14>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	6a18      	ldr	r0, [r3, #32]
 80084ca:	4b04      	ldr	r3, [pc, #16]	; (80084dc <_localeconv_r+0x18>)
 80084cc:	2800      	cmp	r0, #0
 80084ce:	bf08      	it	eq
 80084d0:	4618      	moveq	r0, r3
 80084d2:	30f0      	adds	r0, #240	; 0xf0
 80084d4:	4770      	bx	lr
 80084d6:	bf00      	nop
 80084d8:	20000020 	.word	0x20000020
 80084dc:	20000084 	.word	0x20000084

080084e0 <__swhatbuf_r>:
 80084e0:	b570      	push	{r4, r5, r6, lr}
 80084e2:	460e      	mov	r6, r1
 80084e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80084e8:	2900      	cmp	r1, #0
 80084ea:	b090      	sub	sp, #64	; 0x40
 80084ec:	4614      	mov	r4, r2
 80084ee:	461d      	mov	r5, r3
 80084f0:	da07      	bge.n	8008502 <__swhatbuf_r+0x22>
 80084f2:	2300      	movs	r3, #0
 80084f4:	602b      	str	r3, [r5, #0]
 80084f6:	89b3      	ldrh	r3, [r6, #12]
 80084f8:	061a      	lsls	r2, r3, #24
 80084fa:	d410      	bmi.n	800851e <__swhatbuf_r+0x3e>
 80084fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008500:	e00e      	b.n	8008520 <__swhatbuf_r+0x40>
 8008502:	aa01      	add	r2, sp, #4
 8008504:	f000 fd54 	bl	8008fb0 <_fstat_r>
 8008508:	2800      	cmp	r0, #0
 800850a:	dbf2      	blt.n	80084f2 <__swhatbuf_r+0x12>
 800850c:	9a02      	ldr	r2, [sp, #8]
 800850e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008512:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008516:	425a      	negs	r2, r3
 8008518:	415a      	adcs	r2, r3
 800851a:	602a      	str	r2, [r5, #0]
 800851c:	e7ee      	b.n	80084fc <__swhatbuf_r+0x1c>
 800851e:	2340      	movs	r3, #64	; 0x40
 8008520:	2000      	movs	r0, #0
 8008522:	6023      	str	r3, [r4, #0]
 8008524:	b010      	add	sp, #64	; 0x40
 8008526:	bd70      	pop	{r4, r5, r6, pc}

08008528 <__smakebuf_r>:
 8008528:	898b      	ldrh	r3, [r1, #12]
 800852a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800852c:	079d      	lsls	r5, r3, #30
 800852e:	4606      	mov	r6, r0
 8008530:	460c      	mov	r4, r1
 8008532:	d507      	bpl.n	8008544 <__smakebuf_r+0x1c>
 8008534:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008538:	6023      	str	r3, [r4, #0]
 800853a:	6123      	str	r3, [r4, #16]
 800853c:	2301      	movs	r3, #1
 800853e:	6163      	str	r3, [r4, #20]
 8008540:	b002      	add	sp, #8
 8008542:	bd70      	pop	{r4, r5, r6, pc}
 8008544:	ab01      	add	r3, sp, #4
 8008546:	466a      	mov	r2, sp
 8008548:	f7ff ffca 	bl	80084e0 <__swhatbuf_r>
 800854c:	9900      	ldr	r1, [sp, #0]
 800854e:	4605      	mov	r5, r0
 8008550:	4630      	mov	r0, r6
 8008552:	f7fe f98b 	bl	800686c <_malloc_r>
 8008556:	b948      	cbnz	r0, 800856c <__smakebuf_r+0x44>
 8008558:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800855c:	059a      	lsls	r2, r3, #22
 800855e:	d4ef      	bmi.n	8008540 <__smakebuf_r+0x18>
 8008560:	f023 0303 	bic.w	r3, r3, #3
 8008564:	f043 0302 	orr.w	r3, r3, #2
 8008568:	81a3      	strh	r3, [r4, #12]
 800856a:	e7e3      	b.n	8008534 <__smakebuf_r+0xc>
 800856c:	4b0d      	ldr	r3, [pc, #52]	; (80085a4 <__smakebuf_r+0x7c>)
 800856e:	62b3      	str	r3, [r6, #40]	; 0x28
 8008570:	89a3      	ldrh	r3, [r4, #12]
 8008572:	6020      	str	r0, [r4, #0]
 8008574:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008578:	81a3      	strh	r3, [r4, #12]
 800857a:	9b00      	ldr	r3, [sp, #0]
 800857c:	6163      	str	r3, [r4, #20]
 800857e:	9b01      	ldr	r3, [sp, #4]
 8008580:	6120      	str	r0, [r4, #16]
 8008582:	b15b      	cbz	r3, 800859c <__smakebuf_r+0x74>
 8008584:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008588:	4630      	mov	r0, r6
 800858a:	f000 fd23 	bl	8008fd4 <_isatty_r>
 800858e:	b128      	cbz	r0, 800859c <__smakebuf_r+0x74>
 8008590:	89a3      	ldrh	r3, [r4, #12]
 8008592:	f023 0303 	bic.w	r3, r3, #3
 8008596:	f043 0301 	orr.w	r3, r3, #1
 800859a:	81a3      	strh	r3, [r4, #12]
 800859c:	89a3      	ldrh	r3, [r4, #12]
 800859e:	431d      	orrs	r5, r3
 80085a0:	81a5      	strh	r5, [r4, #12]
 80085a2:	e7cd      	b.n	8008540 <__smakebuf_r+0x18>
 80085a4:	08008331 	.word	0x08008331

080085a8 <malloc>:
 80085a8:	4b02      	ldr	r3, [pc, #8]	; (80085b4 <malloc+0xc>)
 80085aa:	4601      	mov	r1, r0
 80085ac:	6818      	ldr	r0, [r3, #0]
 80085ae:	f7fe b95d 	b.w	800686c <_malloc_r>
 80085b2:	bf00      	nop
 80085b4:	20000020 	.word	0x20000020

080085b8 <__malloc_lock>:
 80085b8:	4770      	bx	lr

080085ba <__malloc_unlock>:
 80085ba:	4770      	bx	lr

080085bc <_Balloc>:
 80085bc:	b570      	push	{r4, r5, r6, lr}
 80085be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80085c0:	4604      	mov	r4, r0
 80085c2:	460e      	mov	r6, r1
 80085c4:	b93d      	cbnz	r5, 80085d6 <_Balloc+0x1a>
 80085c6:	2010      	movs	r0, #16
 80085c8:	f7ff ffee 	bl	80085a8 <malloc>
 80085cc:	6260      	str	r0, [r4, #36]	; 0x24
 80085ce:	6045      	str	r5, [r0, #4]
 80085d0:	6085      	str	r5, [r0, #8]
 80085d2:	6005      	str	r5, [r0, #0]
 80085d4:	60c5      	str	r5, [r0, #12]
 80085d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80085d8:	68eb      	ldr	r3, [r5, #12]
 80085da:	b183      	cbz	r3, 80085fe <_Balloc+0x42>
 80085dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085de:	68db      	ldr	r3, [r3, #12]
 80085e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80085e4:	b9b8      	cbnz	r0, 8008616 <_Balloc+0x5a>
 80085e6:	2101      	movs	r1, #1
 80085e8:	fa01 f506 	lsl.w	r5, r1, r6
 80085ec:	1d6a      	adds	r2, r5, #5
 80085ee:	0092      	lsls	r2, r2, #2
 80085f0:	4620      	mov	r0, r4
 80085f2:	f7fe f92c 	bl	800684e <_calloc_r>
 80085f6:	b160      	cbz	r0, 8008612 <_Balloc+0x56>
 80085f8:	6046      	str	r6, [r0, #4]
 80085fa:	6085      	str	r5, [r0, #8]
 80085fc:	e00e      	b.n	800861c <_Balloc+0x60>
 80085fe:	2221      	movs	r2, #33	; 0x21
 8008600:	2104      	movs	r1, #4
 8008602:	4620      	mov	r0, r4
 8008604:	f7fe f923 	bl	800684e <_calloc_r>
 8008608:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800860a:	60e8      	str	r0, [r5, #12]
 800860c:	68db      	ldr	r3, [r3, #12]
 800860e:	2b00      	cmp	r3, #0
 8008610:	d1e4      	bne.n	80085dc <_Balloc+0x20>
 8008612:	2000      	movs	r0, #0
 8008614:	bd70      	pop	{r4, r5, r6, pc}
 8008616:	6802      	ldr	r2, [r0, #0]
 8008618:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800861c:	2300      	movs	r3, #0
 800861e:	6103      	str	r3, [r0, #16]
 8008620:	60c3      	str	r3, [r0, #12]
 8008622:	bd70      	pop	{r4, r5, r6, pc}

08008624 <_Bfree>:
 8008624:	b570      	push	{r4, r5, r6, lr}
 8008626:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8008628:	4606      	mov	r6, r0
 800862a:	460d      	mov	r5, r1
 800862c:	b93c      	cbnz	r4, 800863e <_Bfree+0x1a>
 800862e:	2010      	movs	r0, #16
 8008630:	f7ff ffba 	bl	80085a8 <malloc>
 8008634:	6270      	str	r0, [r6, #36]	; 0x24
 8008636:	6044      	str	r4, [r0, #4]
 8008638:	6084      	str	r4, [r0, #8]
 800863a:	6004      	str	r4, [r0, #0]
 800863c:	60c4      	str	r4, [r0, #12]
 800863e:	b13d      	cbz	r5, 8008650 <_Bfree+0x2c>
 8008640:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8008642:	686a      	ldr	r2, [r5, #4]
 8008644:	68db      	ldr	r3, [r3, #12]
 8008646:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800864a:	6029      	str	r1, [r5, #0]
 800864c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8008650:	bd70      	pop	{r4, r5, r6, pc}

08008652 <__multadd>:
 8008652:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008656:	690d      	ldr	r5, [r1, #16]
 8008658:	461f      	mov	r7, r3
 800865a:	4606      	mov	r6, r0
 800865c:	460c      	mov	r4, r1
 800865e:	f101 0e14 	add.w	lr, r1, #20
 8008662:	2300      	movs	r3, #0
 8008664:	f8de 0000 	ldr.w	r0, [lr]
 8008668:	b281      	uxth	r1, r0
 800866a:	fb02 7101 	mla	r1, r2, r1, r7
 800866e:	0c0f      	lsrs	r7, r1, #16
 8008670:	0c00      	lsrs	r0, r0, #16
 8008672:	fb02 7000 	mla	r0, r2, r0, r7
 8008676:	b289      	uxth	r1, r1
 8008678:	3301      	adds	r3, #1
 800867a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800867e:	429d      	cmp	r5, r3
 8008680:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8008684:	f84e 1b04 	str.w	r1, [lr], #4
 8008688:	dcec      	bgt.n	8008664 <__multadd+0x12>
 800868a:	b1d7      	cbz	r7, 80086c2 <__multadd+0x70>
 800868c:	68a3      	ldr	r3, [r4, #8]
 800868e:	429d      	cmp	r5, r3
 8008690:	db12      	blt.n	80086b8 <__multadd+0x66>
 8008692:	6861      	ldr	r1, [r4, #4]
 8008694:	4630      	mov	r0, r6
 8008696:	3101      	adds	r1, #1
 8008698:	f7ff ff90 	bl	80085bc <_Balloc>
 800869c:	6922      	ldr	r2, [r4, #16]
 800869e:	3202      	adds	r2, #2
 80086a0:	f104 010c 	add.w	r1, r4, #12
 80086a4:	4680      	mov	r8, r0
 80086a6:	0092      	lsls	r2, r2, #2
 80086a8:	300c      	adds	r0, #12
 80086aa:	f7fe f8bd 	bl	8006828 <memcpy>
 80086ae:	4621      	mov	r1, r4
 80086b0:	4630      	mov	r0, r6
 80086b2:	f7ff ffb7 	bl	8008624 <_Bfree>
 80086b6:	4644      	mov	r4, r8
 80086b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80086bc:	3501      	adds	r5, #1
 80086be:	615f      	str	r7, [r3, #20]
 80086c0:	6125      	str	r5, [r4, #16]
 80086c2:	4620      	mov	r0, r4
 80086c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080086c8 <__hi0bits>:
 80086c8:	0c02      	lsrs	r2, r0, #16
 80086ca:	0412      	lsls	r2, r2, #16
 80086cc:	4603      	mov	r3, r0
 80086ce:	b9b2      	cbnz	r2, 80086fe <__hi0bits+0x36>
 80086d0:	0403      	lsls	r3, r0, #16
 80086d2:	2010      	movs	r0, #16
 80086d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80086d8:	bf04      	itt	eq
 80086da:	021b      	lsleq	r3, r3, #8
 80086dc:	3008      	addeq	r0, #8
 80086de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80086e2:	bf04      	itt	eq
 80086e4:	011b      	lsleq	r3, r3, #4
 80086e6:	3004      	addeq	r0, #4
 80086e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80086ec:	bf04      	itt	eq
 80086ee:	009b      	lsleq	r3, r3, #2
 80086f0:	3002      	addeq	r0, #2
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	db06      	blt.n	8008704 <__hi0bits+0x3c>
 80086f6:	005b      	lsls	r3, r3, #1
 80086f8:	d503      	bpl.n	8008702 <__hi0bits+0x3a>
 80086fa:	3001      	adds	r0, #1
 80086fc:	4770      	bx	lr
 80086fe:	2000      	movs	r0, #0
 8008700:	e7e8      	b.n	80086d4 <__hi0bits+0xc>
 8008702:	2020      	movs	r0, #32
 8008704:	4770      	bx	lr

08008706 <__lo0bits>:
 8008706:	6803      	ldr	r3, [r0, #0]
 8008708:	f013 0207 	ands.w	r2, r3, #7
 800870c:	4601      	mov	r1, r0
 800870e:	d00b      	beq.n	8008728 <__lo0bits+0x22>
 8008710:	07da      	lsls	r2, r3, #31
 8008712:	d423      	bmi.n	800875c <__lo0bits+0x56>
 8008714:	0798      	lsls	r0, r3, #30
 8008716:	bf49      	itett	mi
 8008718:	085b      	lsrmi	r3, r3, #1
 800871a:	089b      	lsrpl	r3, r3, #2
 800871c:	2001      	movmi	r0, #1
 800871e:	600b      	strmi	r3, [r1, #0]
 8008720:	bf5c      	itt	pl
 8008722:	600b      	strpl	r3, [r1, #0]
 8008724:	2002      	movpl	r0, #2
 8008726:	4770      	bx	lr
 8008728:	b298      	uxth	r0, r3
 800872a:	b9a8      	cbnz	r0, 8008758 <__lo0bits+0x52>
 800872c:	0c1b      	lsrs	r3, r3, #16
 800872e:	2010      	movs	r0, #16
 8008730:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008734:	bf04      	itt	eq
 8008736:	0a1b      	lsreq	r3, r3, #8
 8008738:	3008      	addeq	r0, #8
 800873a:	071a      	lsls	r2, r3, #28
 800873c:	bf04      	itt	eq
 800873e:	091b      	lsreq	r3, r3, #4
 8008740:	3004      	addeq	r0, #4
 8008742:	079a      	lsls	r2, r3, #30
 8008744:	bf04      	itt	eq
 8008746:	089b      	lsreq	r3, r3, #2
 8008748:	3002      	addeq	r0, #2
 800874a:	07da      	lsls	r2, r3, #31
 800874c:	d402      	bmi.n	8008754 <__lo0bits+0x4e>
 800874e:	085b      	lsrs	r3, r3, #1
 8008750:	d006      	beq.n	8008760 <__lo0bits+0x5a>
 8008752:	3001      	adds	r0, #1
 8008754:	600b      	str	r3, [r1, #0]
 8008756:	4770      	bx	lr
 8008758:	4610      	mov	r0, r2
 800875a:	e7e9      	b.n	8008730 <__lo0bits+0x2a>
 800875c:	2000      	movs	r0, #0
 800875e:	4770      	bx	lr
 8008760:	2020      	movs	r0, #32
 8008762:	4770      	bx	lr

08008764 <__i2b>:
 8008764:	b510      	push	{r4, lr}
 8008766:	460c      	mov	r4, r1
 8008768:	2101      	movs	r1, #1
 800876a:	f7ff ff27 	bl	80085bc <_Balloc>
 800876e:	2201      	movs	r2, #1
 8008770:	6144      	str	r4, [r0, #20]
 8008772:	6102      	str	r2, [r0, #16]
 8008774:	bd10      	pop	{r4, pc}

08008776 <__multiply>:
 8008776:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800877a:	4614      	mov	r4, r2
 800877c:	690a      	ldr	r2, [r1, #16]
 800877e:	6923      	ldr	r3, [r4, #16]
 8008780:	429a      	cmp	r2, r3
 8008782:	bfb8      	it	lt
 8008784:	460b      	movlt	r3, r1
 8008786:	4689      	mov	r9, r1
 8008788:	bfbc      	itt	lt
 800878a:	46a1      	movlt	r9, r4
 800878c:	461c      	movlt	r4, r3
 800878e:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008792:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8008796:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800879a:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800879e:	eb07 060a 	add.w	r6, r7, sl
 80087a2:	429e      	cmp	r6, r3
 80087a4:	bfc8      	it	gt
 80087a6:	3101      	addgt	r1, #1
 80087a8:	f7ff ff08 	bl	80085bc <_Balloc>
 80087ac:	f100 0514 	add.w	r5, r0, #20
 80087b0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80087b4:	462b      	mov	r3, r5
 80087b6:	2200      	movs	r2, #0
 80087b8:	4543      	cmp	r3, r8
 80087ba:	d316      	bcc.n	80087ea <__multiply+0x74>
 80087bc:	f104 0214 	add.w	r2, r4, #20
 80087c0:	f109 0114 	add.w	r1, r9, #20
 80087c4:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 80087c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80087cc:	9301      	str	r3, [sp, #4]
 80087ce:	9c01      	ldr	r4, [sp, #4]
 80087d0:	4294      	cmp	r4, r2
 80087d2:	4613      	mov	r3, r2
 80087d4:	d80c      	bhi.n	80087f0 <__multiply+0x7a>
 80087d6:	2e00      	cmp	r6, #0
 80087d8:	dd03      	ble.n	80087e2 <__multiply+0x6c>
 80087da:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80087de:	2b00      	cmp	r3, #0
 80087e0:	d054      	beq.n	800888c <__multiply+0x116>
 80087e2:	6106      	str	r6, [r0, #16]
 80087e4:	b003      	add	sp, #12
 80087e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ea:	f843 2b04 	str.w	r2, [r3], #4
 80087ee:	e7e3      	b.n	80087b8 <__multiply+0x42>
 80087f0:	f8b3 a000 	ldrh.w	sl, [r3]
 80087f4:	3204      	adds	r2, #4
 80087f6:	f1ba 0f00 	cmp.w	sl, #0
 80087fa:	d020      	beq.n	800883e <__multiply+0xc8>
 80087fc:	46ae      	mov	lr, r5
 80087fe:	4689      	mov	r9, r1
 8008800:	f04f 0c00 	mov.w	ip, #0
 8008804:	f859 4b04 	ldr.w	r4, [r9], #4
 8008808:	f8be b000 	ldrh.w	fp, [lr]
 800880c:	b2a3      	uxth	r3, r4
 800880e:	fb0a b303 	mla	r3, sl, r3, fp
 8008812:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8008816:	f8de 4000 	ldr.w	r4, [lr]
 800881a:	4463      	add	r3, ip
 800881c:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008820:	fb0a c40b 	mla	r4, sl, fp, ip
 8008824:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8008828:	b29b      	uxth	r3, r3
 800882a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800882e:	454f      	cmp	r7, r9
 8008830:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8008834:	f84e 3b04 	str.w	r3, [lr], #4
 8008838:	d8e4      	bhi.n	8008804 <__multiply+0x8e>
 800883a:	f8ce c000 	str.w	ip, [lr]
 800883e:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8008842:	f1b9 0f00 	cmp.w	r9, #0
 8008846:	d01f      	beq.n	8008888 <__multiply+0x112>
 8008848:	682b      	ldr	r3, [r5, #0]
 800884a:	46ae      	mov	lr, r5
 800884c:	468c      	mov	ip, r1
 800884e:	f04f 0a00 	mov.w	sl, #0
 8008852:	f8bc 4000 	ldrh.w	r4, [ip]
 8008856:	f8be b002 	ldrh.w	fp, [lr, #2]
 800885a:	fb09 b404 	mla	r4, r9, r4, fp
 800885e:	44a2      	add	sl, r4
 8008860:	b29b      	uxth	r3, r3
 8008862:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8008866:	f84e 3b04 	str.w	r3, [lr], #4
 800886a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800886e:	f8be 4000 	ldrh.w	r4, [lr]
 8008872:	0c1b      	lsrs	r3, r3, #16
 8008874:	fb09 4303 	mla	r3, r9, r3, r4
 8008878:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 800887c:	4567      	cmp	r7, ip
 800887e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008882:	d8e6      	bhi.n	8008852 <__multiply+0xdc>
 8008884:	f8ce 3000 	str.w	r3, [lr]
 8008888:	3504      	adds	r5, #4
 800888a:	e7a0      	b.n	80087ce <__multiply+0x58>
 800888c:	3e01      	subs	r6, #1
 800888e:	e7a2      	b.n	80087d6 <__multiply+0x60>

08008890 <__pow5mult>:
 8008890:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008894:	4615      	mov	r5, r2
 8008896:	f012 0203 	ands.w	r2, r2, #3
 800889a:	4606      	mov	r6, r0
 800889c:	460f      	mov	r7, r1
 800889e:	d007      	beq.n	80088b0 <__pow5mult+0x20>
 80088a0:	3a01      	subs	r2, #1
 80088a2:	4c21      	ldr	r4, [pc, #132]	; (8008928 <__pow5mult+0x98>)
 80088a4:	2300      	movs	r3, #0
 80088a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80088aa:	f7ff fed2 	bl	8008652 <__multadd>
 80088ae:	4607      	mov	r7, r0
 80088b0:	10ad      	asrs	r5, r5, #2
 80088b2:	d035      	beq.n	8008920 <__pow5mult+0x90>
 80088b4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80088b6:	b93c      	cbnz	r4, 80088c8 <__pow5mult+0x38>
 80088b8:	2010      	movs	r0, #16
 80088ba:	f7ff fe75 	bl	80085a8 <malloc>
 80088be:	6270      	str	r0, [r6, #36]	; 0x24
 80088c0:	6044      	str	r4, [r0, #4]
 80088c2:	6084      	str	r4, [r0, #8]
 80088c4:	6004      	str	r4, [r0, #0]
 80088c6:	60c4      	str	r4, [r0, #12]
 80088c8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80088cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80088d0:	b94c      	cbnz	r4, 80088e6 <__pow5mult+0x56>
 80088d2:	f240 2171 	movw	r1, #625	; 0x271
 80088d6:	4630      	mov	r0, r6
 80088d8:	f7ff ff44 	bl	8008764 <__i2b>
 80088dc:	2300      	movs	r3, #0
 80088de:	f8c8 0008 	str.w	r0, [r8, #8]
 80088e2:	4604      	mov	r4, r0
 80088e4:	6003      	str	r3, [r0, #0]
 80088e6:	f04f 0800 	mov.w	r8, #0
 80088ea:	07eb      	lsls	r3, r5, #31
 80088ec:	d50a      	bpl.n	8008904 <__pow5mult+0x74>
 80088ee:	4639      	mov	r1, r7
 80088f0:	4622      	mov	r2, r4
 80088f2:	4630      	mov	r0, r6
 80088f4:	f7ff ff3f 	bl	8008776 <__multiply>
 80088f8:	4639      	mov	r1, r7
 80088fa:	4681      	mov	r9, r0
 80088fc:	4630      	mov	r0, r6
 80088fe:	f7ff fe91 	bl	8008624 <_Bfree>
 8008902:	464f      	mov	r7, r9
 8008904:	106d      	asrs	r5, r5, #1
 8008906:	d00b      	beq.n	8008920 <__pow5mult+0x90>
 8008908:	6820      	ldr	r0, [r4, #0]
 800890a:	b938      	cbnz	r0, 800891c <__pow5mult+0x8c>
 800890c:	4622      	mov	r2, r4
 800890e:	4621      	mov	r1, r4
 8008910:	4630      	mov	r0, r6
 8008912:	f7ff ff30 	bl	8008776 <__multiply>
 8008916:	6020      	str	r0, [r4, #0]
 8008918:	f8c0 8000 	str.w	r8, [r0]
 800891c:	4604      	mov	r4, r0
 800891e:	e7e4      	b.n	80088ea <__pow5mult+0x5a>
 8008920:	4638      	mov	r0, r7
 8008922:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008926:	bf00      	nop
 8008928:	0801e8a8 	.word	0x0801e8a8

0800892c <__lshift>:
 800892c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008930:	460c      	mov	r4, r1
 8008932:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008936:	6923      	ldr	r3, [r4, #16]
 8008938:	6849      	ldr	r1, [r1, #4]
 800893a:	eb0a 0903 	add.w	r9, sl, r3
 800893e:	68a3      	ldr	r3, [r4, #8]
 8008940:	4607      	mov	r7, r0
 8008942:	4616      	mov	r6, r2
 8008944:	f109 0501 	add.w	r5, r9, #1
 8008948:	42ab      	cmp	r3, r5
 800894a:	db31      	blt.n	80089b0 <__lshift+0x84>
 800894c:	4638      	mov	r0, r7
 800894e:	f7ff fe35 	bl	80085bc <_Balloc>
 8008952:	2200      	movs	r2, #0
 8008954:	4680      	mov	r8, r0
 8008956:	f100 0314 	add.w	r3, r0, #20
 800895a:	4611      	mov	r1, r2
 800895c:	4552      	cmp	r2, sl
 800895e:	db2a      	blt.n	80089b6 <__lshift+0x8a>
 8008960:	6920      	ldr	r0, [r4, #16]
 8008962:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008966:	f104 0114 	add.w	r1, r4, #20
 800896a:	f016 021f 	ands.w	r2, r6, #31
 800896e:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8008972:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8008976:	d022      	beq.n	80089be <__lshift+0x92>
 8008978:	f1c2 0c20 	rsb	ip, r2, #32
 800897c:	2000      	movs	r0, #0
 800897e:	680e      	ldr	r6, [r1, #0]
 8008980:	4096      	lsls	r6, r2
 8008982:	4330      	orrs	r0, r6
 8008984:	f843 0b04 	str.w	r0, [r3], #4
 8008988:	f851 0b04 	ldr.w	r0, [r1], #4
 800898c:	458e      	cmp	lr, r1
 800898e:	fa20 f00c 	lsr.w	r0, r0, ip
 8008992:	d8f4      	bhi.n	800897e <__lshift+0x52>
 8008994:	6018      	str	r0, [r3, #0]
 8008996:	b108      	cbz	r0, 800899c <__lshift+0x70>
 8008998:	f109 0502 	add.w	r5, r9, #2
 800899c:	3d01      	subs	r5, #1
 800899e:	4638      	mov	r0, r7
 80089a0:	f8c8 5010 	str.w	r5, [r8, #16]
 80089a4:	4621      	mov	r1, r4
 80089a6:	f7ff fe3d 	bl	8008624 <_Bfree>
 80089aa:	4640      	mov	r0, r8
 80089ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089b0:	3101      	adds	r1, #1
 80089b2:	005b      	lsls	r3, r3, #1
 80089b4:	e7c8      	b.n	8008948 <__lshift+0x1c>
 80089b6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80089ba:	3201      	adds	r2, #1
 80089bc:	e7ce      	b.n	800895c <__lshift+0x30>
 80089be:	3b04      	subs	r3, #4
 80089c0:	f851 2b04 	ldr.w	r2, [r1], #4
 80089c4:	f843 2f04 	str.w	r2, [r3, #4]!
 80089c8:	458e      	cmp	lr, r1
 80089ca:	d8f9      	bhi.n	80089c0 <__lshift+0x94>
 80089cc:	e7e6      	b.n	800899c <__lshift+0x70>

080089ce <__mcmp>:
 80089ce:	6903      	ldr	r3, [r0, #16]
 80089d0:	690a      	ldr	r2, [r1, #16]
 80089d2:	1a9b      	subs	r3, r3, r2
 80089d4:	b530      	push	{r4, r5, lr}
 80089d6:	d10c      	bne.n	80089f2 <__mcmp+0x24>
 80089d8:	0092      	lsls	r2, r2, #2
 80089da:	3014      	adds	r0, #20
 80089dc:	3114      	adds	r1, #20
 80089de:	1884      	adds	r4, r0, r2
 80089e0:	4411      	add	r1, r2
 80089e2:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80089e6:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80089ea:	4295      	cmp	r5, r2
 80089ec:	d003      	beq.n	80089f6 <__mcmp+0x28>
 80089ee:	d305      	bcc.n	80089fc <__mcmp+0x2e>
 80089f0:	2301      	movs	r3, #1
 80089f2:	4618      	mov	r0, r3
 80089f4:	bd30      	pop	{r4, r5, pc}
 80089f6:	42a0      	cmp	r0, r4
 80089f8:	d3f3      	bcc.n	80089e2 <__mcmp+0x14>
 80089fa:	e7fa      	b.n	80089f2 <__mcmp+0x24>
 80089fc:	f04f 33ff 	mov.w	r3, #4294967295
 8008a00:	e7f7      	b.n	80089f2 <__mcmp+0x24>

08008a02 <__mdiff>:
 8008a02:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008a06:	460d      	mov	r5, r1
 8008a08:	4607      	mov	r7, r0
 8008a0a:	4611      	mov	r1, r2
 8008a0c:	4628      	mov	r0, r5
 8008a0e:	4614      	mov	r4, r2
 8008a10:	f7ff ffdd 	bl	80089ce <__mcmp>
 8008a14:	1e06      	subs	r6, r0, #0
 8008a16:	d108      	bne.n	8008a2a <__mdiff+0x28>
 8008a18:	4631      	mov	r1, r6
 8008a1a:	4638      	mov	r0, r7
 8008a1c:	f7ff fdce 	bl	80085bc <_Balloc>
 8008a20:	2301      	movs	r3, #1
 8008a22:	6103      	str	r3, [r0, #16]
 8008a24:	6146      	str	r6, [r0, #20]
 8008a26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a2a:	bfa4      	itt	ge
 8008a2c:	4623      	movge	r3, r4
 8008a2e:	462c      	movge	r4, r5
 8008a30:	4638      	mov	r0, r7
 8008a32:	6861      	ldr	r1, [r4, #4]
 8008a34:	bfa6      	itte	ge
 8008a36:	461d      	movge	r5, r3
 8008a38:	2600      	movge	r6, #0
 8008a3a:	2601      	movlt	r6, #1
 8008a3c:	f7ff fdbe 	bl	80085bc <_Balloc>
 8008a40:	692b      	ldr	r3, [r5, #16]
 8008a42:	60c6      	str	r6, [r0, #12]
 8008a44:	6926      	ldr	r6, [r4, #16]
 8008a46:	f105 0914 	add.w	r9, r5, #20
 8008a4a:	f104 0214 	add.w	r2, r4, #20
 8008a4e:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8008a52:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8008a56:	f100 0514 	add.w	r5, r0, #20
 8008a5a:	f04f 0c00 	mov.w	ip, #0
 8008a5e:	f852 ab04 	ldr.w	sl, [r2], #4
 8008a62:	f859 4b04 	ldr.w	r4, [r9], #4
 8008a66:	fa1c f18a 	uxtah	r1, ip, sl
 8008a6a:	b2a3      	uxth	r3, r4
 8008a6c:	1ac9      	subs	r1, r1, r3
 8008a6e:	0c23      	lsrs	r3, r4, #16
 8008a70:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 8008a74:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008a78:	b289      	uxth	r1, r1
 8008a7a:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008a7e:	45c8      	cmp	r8, r9
 8008a80:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8008a84:	4696      	mov	lr, r2
 8008a86:	f845 3b04 	str.w	r3, [r5], #4
 8008a8a:	d8e8      	bhi.n	8008a5e <__mdiff+0x5c>
 8008a8c:	45be      	cmp	lr, r7
 8008a8e:	d305      	bcc.n	8008a9c <__mdiff+0x9a>
 8008a90:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8008a94:	b18b      	cbz	r3, 8008aba <__mdiff+0xb8>
 8008a96:	6106      	str	r6, [r0, #16]
 8008a98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008a9c:	f85e 1b04 	ldr.w	r1, [lr], #4
 8008aa0:	fa1c f381 	uxtah	r3, ip, r1
 8008aa4:	141a      	asrs	r2, r3, #16
 8008aa6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008aaa:	b29b      	uxth	r3, r3
 8008aac:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008ab0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008ab4:	f845 3b04 	str.w	r3, [r5], #4
 8008ab8:	e7e8      	b.n	8008a8c <__mdiff+0x8a>
 8008aba:	3e01      	subs	r6, #1
 8008abc:	e7e8      	b.n	8008a90 <__mdiff+0x8e>

08008abe <__d2b>:
 8008abe:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ac2:	460e      	mov	r6, r1
 8008ac4:	2101      	movs	r1, #1
 8008ac6:	ec59 8b10 	vmov	r8, r9, d0
 8008aca:	4615      	mov	r5, r2
 8008acc:	f7ff fd76 	bl	80085bc <_Balloc>
 8008ad0:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008ad4:	4607      	mov	r7, r0
 8008ad6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008ada:	bb34      	cbnz	r4, 8008b2a <__d2b+0x6c>
 8008adc:	9301      	str	r3, [sp, #4]
 8008ade:	f1b8 0f00 	cmp.w	r8, #0
 8008ae2:	d027      	beq.n	8008b34 <__d2b+0x76>
 8008ae4:	a802      	add	r0, sp, #8
 8008ae6:	f840 8d08 	str.w	r8, [r0, #-8]!
 8008aea:	f7ff fe0c 	bl	8008706 <__lo0bits>
 8008aee:	9900      	ldr	r1, [sp, #0]
 8008af0:	b1f0      	cbz	r0, 8008b30 <__d2b+0x72>
 8008af2:	9a01      	ldr	r2, [sp, #4]
 8008af4:	f1c0 0320 	rsb	r3, r0, #32
 8008af8:	fa02 f303 	lsl.w	r3, r2, r3
 8008afc:	430b      	orrs	r3, r1
 8008afe:	40c2      	lsrs	r2, r0
 8008b00:	617b      	str	r3, [r7, #20]
 8008b02:	9201      	str	r2, [sp, #4]
 8008b04:	9b01      	ldr	r3, [sp, #4]
 8008b06:	61bb      	str	r3, [r7, #24]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	bf14      	ite	ne
 8008b0c:	2102      	movne	r1, #2
 8008b0e:	2101      	moveq	r1, #1
 8008b10:	6139      	str	r1, [r7, #16]
 8008b12:	b1c4      	cbz	r4, 8008b46 <__d2b+0x88>
 8008b14:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8008b18:	4404      	add	r4, r0
 8008b1a:	6034      	str	r4, [r6, #0]
 8008b1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b20:	6028      	str	r0, [r5, #0]
 8008b22:	4638      	mov	r0, r7
 8008b24:	b003      	add	sp, #12
 8008b26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b2a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b2e:	e7d5      	b.n	8008adc <__d2b+0x1e>
 8008b30:	6179      	str	r1, [r7, #20]
 8008b32:	e7e7      	b.n	8008b04 <__d2b+0x46>
 8008b34:	a801      	add	r0, sp, #4
 8008b36:	f7ff fde6 	bl	8008706 <__lo0bits>
 8008b3a:	9b01      	ldr	r3, [sp, #4]
 8008b3c:	617b      	str	r3, [r7, #20]
 8008b3e:	2101      	movs	r1, #1
 8008b40:	6139      	str	r1, [r7, #16]
 8008b42:	3020      	adds	r0, #32
 8008b44:	e7e5      	b.n	8008b12 <__d2b+0x54>
 8008b46:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8008b4a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b4e:	6030      	str	r0, [r6, #0]
 8008b50:	6918      	ldr	r0, [r3, #16]
 8008b52:	f7ff fdb9 	bl	80086c8 <__hi0bits>
 8008b56:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8008b5a:	e7e1      	b.n	8008b20 <__d2b+0x62>

08008b5c <_free_r>:
 8008b5c:	b538      	push	{r3, r4, r5, lr}
 8008b5e:	4605      	mov	r5, r0
 8008b60:	2900      	cmp	r1, #0
 8008b62:	d045      	beq.n	8008bf0 <_free_r+0x94>
 8008b64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b68:	1f0c      	subs	r4, r1, #4
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	bfb8      	it	lt
 8008b6e:	18e4      	addlt	r4, r4, r3
 8008b70:	f7ff fd22 	bl	80085b8 <__malloc_lock>
 8008b74:	4a1f      	ldr	r2, [pc, #124]	; (8008bf4 <_free_r+0x98>)
 8008b76:	6813      	ldr	r3, [r2, #0]
 8008b78:	4610      	mov	r0, r2
 8008b7a:	b933      	cbnz	r3, 8008b8a <_free_r+0x2e>
 8008b7c:	6063      	str	r3, [r4, #4]
 8008b7e:	6014      	str	r4, [r2, #0]
 8008b80:	4628      	mov	r0, r5
 8008b82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b86:	f7ff bd18 	b.w	80085ba <__malloc_unlock>
 8008b8a:	42a3      	cmp	r3, r4
 8008b8c:	d90c      	bls.n	8008ba8 <_free_r+0x4c>
 8008b8e:	6821      	ldr	r1, [r4, #0]
 8008b90:	1862      	adds	r2, r4, r1
 8008b92:	4293      	cmp	r3, r2
 8008b94:	bf04      	itt	eq
 8008b96:	681a      	ldreq	r2, [r3, #0]
 8008b98:	685b      	ldreq	r3, [r3, #4]
 8008b9a:	6063      	str	r3, [r4, #4]
 8008b9c:	bf04      	itt	eq
 8008b9e:	1852      	addeq	r2, r2, r1
 8008ba0:	6022      	streq	r2, [r4, #0]
 8008ba2:	6004      	str	r4, [r0, #0]
 8008ba4:	e7ec      	b.n	8008b80 <_free_r+0x24>
 8008ba6:	4613      	mov	r3, r2
 8008ba8:	685a      	ldr	r2, [r3, #4]
 8008baa:	b10a      	cbz	r2, 8008bb0 <_free_r+0x54>
 8008bac:	42a2      	cmp	r2, r4
 8008bae:	d9fa      	bls.n	8008ba6 <_free_r+0x4a>
 8008bb0:	6819      	ldr	r1, [r3, #0]
 8008bb2:	1858      	adds	r0, r3, r1
 8008bb4:	42a0      	cmp	r0, r4
 8008bb6:	d10b      	bne.n	8008bd0 <_free_r+0x74>
 8008bb8:	6820      	ldr	r0, [r4, #0]
 8008bba:	4401      	add	r1, r0
 8008bbc:	1858      	adds	r0, r3, r1
 8008bbe:	4282      	cmp	r2, r0
 8008bc0:	6019      	str	r1, [r3, #0]
 8008bc2:	d1dd      	bne.n	8008b80 <_free_r+0x24>
 8008bc4:	6810      	ldr	r0, [r2, #0]
 8008bc6:	6852      	ldr	r2, [r2, #4]
 8008bc8:	605a      	str	r2, [r3, #4]
 8008bca:	4401      	add	r1, r0
 8008bcc:	6019      	str	r1, [r3, #0]
 8008bce:	e7d7      	b.n	8008b80 <_free_r+0x24>
 8008bd0:	d902      	bls.n	8008bd8 <_free_r+0x7c>
 8008bd2:	230c      	movs	r3, #12
 8008bd4:	602b      	str	r3, [r5, #0]
 8008bd6:	e7d3      	b.n	8008b80 <_free_r+0x24>
 8008bd8:	6820      	ldr	r0, [r4, #0]
 8008bda:	1821      	adds	r1, r4, r0
 8008bdc:	428a      	cmp	r2, r1
 8008bde:	bf04      	itt	eq
 8008be0:	6811      	ldreq	r1, [r2, #0]
 8008be2:	6852      	ldreq	r2, [r2, #4]
 8008be4:	6062      	str	r2, [r4, #4]
 8008be6:	bf04      	itt	eq
 8008be8:	1809      	addeq	r1, r1, r0
 8008bea:	6021      	streq	r1, [r4, #0]
 8008bec:	605c      	str	r4, [r3, #4]
 8008bee:	e7c7      	b.n	8008b80 <_free_r+0x24>
 8008bf0:	bd38      	pop	{r3, r4, r5, pc}
 8008bf2:	bf00      	nop
 8008bf4:	2000b600 	.word	0x2000b600

08008bf8 <__sfputc_r>:
 8008bf8:	6893      	ldr	r3, [r2, #8]
 8008bfa:	3b01      	subs	r3, #1
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	b410      	push	{r4}
 8008c00:	6093      	str	r3, [r2, #8]
 8008c02:	da09      	bge.n	8008c18 <__sfputc_r+0x20>
 8008c04:	6994      	ldr	r4, [r2, #24]
 8008c06:	42a3      	cmp	r3, r4
 8008c08:	db02      	blt.n	8008c10 <__sfputc_r+0x18>
 8008c0a:	b2cb      	uxtb	r3, r1
 8008c0c:	2b0a      	cmp	r3, #10
 8008c0e:	d103      	bne.n	8008c18 <__sfputc_r+0x20>
 8008c10:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c14:	f7fe bbbe 	b.w	8007394 <__swbuf_r>
 8008c18:	6813      	ldr	r3, [r2, #0]
 8008c1a:	1c58      	adds	r0, r3, #1
 8008c1c:	6010      	str	r0, [r2, #0]
 8008c1e:	7019      	strb	r1, [r3, #0]
 8008c20:	b2c8      	uxtb	r0, r1
 8008c22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008c26:	4770      	bx	lr

08008c28 <__sfputs_r>:
 8008c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c2a:	4606      	mov	r6, r0
 8008c2c:	460f      	mov	r7, r1
 8008c2e:	4614      	mov	r4, r2
 8008c30:	18d5      	adds	r5, r2, r3
 8008c32:	42ac      	cmp	r4, r5
 8008c34:	d101      	bne.n	8008c3a <__sfputs_r+0x12>
 8008c36:	2000      	movs	r0, #0
 8008c38:	e007      	b.n	8008c4a <__sfputs_r+0x22>
 8008c3a:	463a      	mov	r2, r7
 8008c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008c40:	4630      	mov	r0, r6
 8008c42:	f7ff ffd9 	bl	8008bf8 <__sfputc_r>
 8008c46:	1c43      	adds	r3, r0, #1
 8008c48:	d1f3      	bne.n	8008c32 <__sfputs_r+0xa>
 8008c4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008c4c <_vfiprintf_r>:
 8008c4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c50:	b09d      	sub	sp, #116	; 0x74
 8008c52:	460c      	mov	r4, r1
 8008c54:	4617      	mov	r7, r2
 8008c56:	9303      	str	r3, [sp, #12]
 8008c58:	4606      	mov	r6, r0
 8008c5a:	b118      	cbz	r0, 8008c64 <_vfiprintf_r+0x18>
 8008c5c:	6983      	ldr	r3, [r0, #24]
 8008c5e:	b90b      	cbnz	r3, 8008c64 <_vfiprintf_r+0x18>
 8008c60:	f7ff fba6 	bl	80083b0 <__sinit>
 8008c64:	4b7c      	ldr	r3, [pc, #496]	; (8008e58 <_vfiprintf_r+0x20c>)
 8008c66:	429c      	cmp	r4, r3
 8008c68:	d157      	bne.n	8008d1a <_vfiprintf_r+0xce>
 8008c6a:	6874      	ldr	r4, [r6, #4]
 8008c6c:	89a3      	ldrh	r3, [r4, #12]
 8008c6e:	0718      	lsls	r0, r3, #28
 8008c70:	d55d      	bpl.n	8008d2e <_vfiprintf_r+0xe2>
 8008c72:	6923      	ldr	r3, [r4, #16]
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d05a      	beq.n	8008d2e <_vfiprintf_r+0xe2>
 8008c78:	2300      	movs	r3, #0
 8008c7a:	9309      	str	r3, [sp, #36]	; 0x24
 8008c7c:	2320      	movs	r3, #32
 8008c7e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c82:	2330      	movs	r3, #48	; 0x30
 8008c84:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c88:	f04f 0b01 	mov.w	fp, #1
 8008c8c:	46b8      	mov	r8, r7
 8008c8e:	4645      	mov	r5, r8
 8008c90:	f815 3b01 	ldrb.w	r3, [r5], #1
 8008c94:	2b00      	cmp	r3, #0
 8008c96:	d155      	bne.n	8008d44 <_vfiprintf_r+0xf8>
 8008c98:	ebb8 0a07 	subs.w	sl, r8, r7
 8008c9c:	d00b      	beq.n	8008cb6 <_vfiprintf_r+0x6a>
 8008c9e:	4653      	mov	r3, sl
 8008ca0:	463a      	mov	r2, r7
 8008ca2:	4621      	mov	r1, r4
 8008ca4:	4630      	mov	r0, r6
 8008ca6:	f7ff ffbf 	bl	8008c28 <__sfputs_r>
 8008caa:	3001      	adds	r0, #1
 8008cac:	f000 80c4 	beq.w	8008e38 <_vfiprintf_r+0x1ec>
 8008cb0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008cb2:	4453      	add	r3, sl
 8008cb4:	9309      	str	r3, [sp, #36]	; 0x24
 8008cb6:	f898 3000 	ldrb.w	r3, [r8]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	f000 80bc 	beq.w	8008e38 <_vfiprintf_r+0x1ec>
 8008cc0:	2300      	movs	r3, #0
 8008cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc6:	9304      	str	r3, [sp, #16]
 8008cc8:	9307      	str	r3, [sp, #28]
 8008cca:	9205      	str	r2, [sp, #20]
 8008ccc:	9306      	str	r3, [sp, #24]
 8008cce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cd2:	931a      	str	r3, [sp, #104]	; 0x68
 8008cd4:	2205      	movs	r2, #5
 8008cd6:	7829      	ldrb	r1, [r5, #0]
 8008cd8:	4860      	ldr	r0, [pc, #384]	; (8008e5c <_vfiprintf_r+0x210>)
 8008cda:	f7f7 fae1 	bl	80002a0 <memchr>
 8008cde:	f105 0801 	add.w	r8, r5, #1
 8008ce2:	9b04      	ldr	r3, [sp, #16]
 8008ce4:	2800      	cmp	r0, #0
 8008ce6:	d131      	bne.n	8008d4c <_vfiprintf_r+0x100>
 8008ce8:	06d9      	lsls	r1, r3, #27
 8008cea:	bf44      	itt	mi
 8008cec:	2220      	movmi	r2, #32
 8008cee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008cf2:	071a      	lsls	r2, r3, #28
 8008cf4:	bf44      	itt	mi
 8008cf6:	222b      	movmi	r2, #43	; 0x2b
 8008cf8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008cfc:	782a      	ldrb	r2, [r5, #0]
 8008cfe:	2a2a      	cmp	r2, #42	; 0x2a
 8008d00:	d02c      	beq.n	8008d5c <_vfiprintf_r+0x110>
 8008d02:	9a07      	ldr	r2, [sp, #28]
 8008d04:	2100      	movs	r1, #0
 8008d06:	200a      	movs	r0, #10
 8008d08:	46a8      	mov	r8, r5
 8008d0a:	3501      	adds	r5, #1
 8008d0c:	f898 3000 	ldrb.w	r3, [r8]
 8008d10:	3b30      	subs	r3, #48	; 0x30
 8008d12:	2b09      	cmp	r3, #9
 8008d14:	d96d      	bls.n	8008df2 <_vfiprintf_r+0x1a6>
 8008d16:	b371      	cbz	r1, 8008d76 <_vfiprintf_r+0x12a>
 8008d18:	e026      	b.n	8008d68 <_vfiprintf_r+0x11c>
 8008d1a:	4b51      	ldr	r3, [pc, #324]	; (8008e60 <_vfiprintf_r+0x214>)
 8008d1c:	429c      	cmp	r4, r3
 8008d1e:	d101      	bne.n	8008d24 <_vfiprintf_r+0xd8>
 8008d20:	68b4      	ldr	r4, [r6, #8]
 8008d22:	e7a3      	b.n	8008c6c <_vfiprintf_r+0x20>
 8008d24:	4b4f      	ldr	r3, [pc, #316]	; (8008e64 <_vfiprintf_r+0x218>)
 8008d26:	429c      	cmp	r4, r3
 8008d28:	bf08      	it	eq
 8008d2a:	68f4      	ldreq	r4, [r6, #12]
 8008d2c:	e79e      	b.n	8008c6c <_vfiprintf_r+0x20>
 8008d2e:	4621      	mov	r1, r4
 8008d30:	4630      	mov	r0, r6
 8008d32:	f7fe fb81 	bl	8007438 <__swsetup_r>
 8008d36:	2800      	cmp	r0, #0
 8008d38:	d09e      	beq.n	8008c78 <_vfiprintf_r+0x2c>
 8008d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d3e:	b01d      	add	sp, #116	; 0x74
 8008d40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d44:	2b25      	cmp	r3, #37	; 0x25
 8008d46:	d0a7      	beq.n	8008c98 <_vfiprintf_r+0x4c>
 8008d48:	46a8      	mov	r8, r5
 8008d4a:	e7a0      	b.n	8008c8e <_vfiprintf_r+0x42>
 8008d4c:	4a43      	ldr	r2, [pc, #268]	; (8008e5c <_vfiprintf_r+0x210>)
 8008d4e:	1a80      	subs	r0, r0, r2
 8008d50:	fa0b f000 	lsl.w	r0, fp, r0
 8008d54:	4318      	orrs	r0, r3
 8008d56:	9004      	str	r0, [sp, #16]
 8008d58:	4645      	mov	r5, r8
 8008d5a:	e7bb      	b.n	8008cd4 <_vfiprintf_r+0x88>
 8008d5c:	9a03      	ldr	r2, [sp, #12]
 8008d5e:	1d11      	adds	r1, r2, #4
 8008d60:	6812      	ldr	r2, [r2, #0]
 8008d62:	9103      	str	r1, [sp, #12]
 8008d64:	2a00      	cmp	r2, #0
 8008d66:	db01      	blt.n	8008d6c <_vfiprintf_r+0x120>
 8008d68:	9207      	str	r2, [sp, #28]
 8008d6a:	e004      	b.n	8008d76 <_vfiprintf_r+0x12a>
 8008d6c:	4252      	negs	r2, r2
 8008d6e:	f043 0302 	orr.w	r3, r3, #2
 8008d72:	9207      	str	r2, [sp, #28]
 8008d74:	9304      	str	r3, [sp, #16]
 8008d76:	f898 3000 	ldrb.w	r3, [r8]
 8008d7a:	2b2e      	cmp	r3, #46	; 0x2e
 8008d7c:	d110      	bne.n	8008da0 <_vfiprintf_r+0x154>
 8008d7e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8008d82:	2b2a      	cmp	r3, #42	; 0x2a
 8008d84:	f108 0101 	add.w	r1, r8, #1
 8008d88:	d137      	bne.n	8008dfa <_vfiprintf_r+0x1ae>
 8008d8a:	9b03      	ldr	r3, [sp, #12]
 8008d8c:	1d1a      	adds	r2, r3, #4
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	9203      	str	r2, [sp, #12]
 8008d92:	2b00      	cmp	r3, #0
 8008d94:	bfb8      	it	lt
 8008d96:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d9a:	f108 0802 	add.w	r8, r8, #2
 8008d9e:	9305      	str	r3, [sp, #20]
 8008da0:	4d31      	ldr	r5, [pc, #196]	; (8008e68 <_vfiprintf_r+0x21c>)
 8008da2:	f898 1000 	ldrb.w	r1, [r8]
 8008da6:	2203      	movs	r2, #3
 8008da8:	4628      	mov	r0, r5
 8008daa:	f7f7 fa79 	bl	80002a0 <memchr>
 8008dae:	b140      	cbz	r0, 8008dc2 <_vfiprintf_r+0x176>
 8008db0:	2340      	movs	r3, #64	; 0x40
 8008db2:	1b40      	subs	r0, r0, r5
 8008db4:	fa03 f000 	lsl.w	r0, r3, r0
 8008db8:	9b04      	ldr	r3, [sp, #16]
 8008dba:	4303      	orrs	r3, r0
 8008dbc:	9304      	str	r3, [sp, #16]
 8008dbe:	f108 0801 	add.w	r8, r8, #1
 8008dc2:	f898 1000 	ldrb.w	r1, [r8]
 8008dc6:	4829      	ldr	r0, [pc, #164]	; (8008e6c <_vfiprintf_r+0x220>)
 8008dc8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008dcc:	2206      	movs	r2, #6
 8008dce:	f108 0701 	add.w	r7, r8, #1
 8008dd2:	f7f7 fa65 	bl	80002a0 <memchr>
 8008dd6:	2800      	cmp	r0, #0
 8008dd8:	d034      	beq.n	8008e44 <_vfiprintf_r+0x1f8>
 8008dda:	4b25      	ldr	r3, [pc, #148]	; (8008e70 <_vfiprintf_r+0x224>)
 8008ddc:	bb03      	cbnz	r3, 8008e20 <_vfiprintf_r+0x1d4>
 8008dde:	9b03      	ldr	r3, [sp, #12]
 8008de0:	3307      	adds	r3, #7
 8008de2:	f023 0307 	bic.w	r3, r3, #7
 8008de6:	3308      	adds	r3, #8
 8008de8:	9303      	str	r3, [sp, #12]
 8008dea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dec:	444b      	add	r3, r9
 8008dee:	9309      	str	r3, [sp, #36]	; 0x24
 8008df0:	e74c      	b.n	8008c8c <_vfiprintf_r+0x40>
 8008df2:	fb00 3202 	mla	r2, r0, r2, r3
 8008df6:	2101      	movs	r1, #1
 8008df8:	e786      	b.n	8008d08 <_vfiprintf_r+0xbc>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	9305      	str	r3, [sp, #20]
 8008dfe:	4618      	mov	r0, r3
 8008e00:	250a      	movs	r5, #10
 8008e02:	4688      	mov	r8, r1
 8008e04:	3101      	adds	r1, #1
 8008e06:	f898 2000 	ldrb.w	r2, [r8]
 8008e0a:	3a30      	subs	r2, #48	; 0x30
 8008e0c:	2a09      	cmp	r2, #9
 8008e0e:	d903      	bls.n	8008e18 <_vfiprintf_r+0x1cc>
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d0c5      	beq.n	8008da0 <_vfiprintf_r+0x154>
 8008e14:	9005      	str	r0, [sp, #20]
 8008e16:	e7c3      	b.n	8008da0 <_vfiprintf_r+0x154>
 8008e18:	fb05 2000 	mla	r0, r5, r0, r2
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e7f0      	b.n	8008e02 <_vfiprintf_r+0x1b6>
 8008e20:	ab03      	add	r3, sp, #12
 8008e22:	9300      	str	r3, [sp, #0]
 8008e24:	4622      	mov	r2, r4
 8008e26:	4b13      	ldr	r3, [pc, #76]	; (8008e74 <_vfiprintf_r+0x228>)
 8008e28:	a904      	add	r1, sp, #16
 8008e2a:	4630      	mov	r0, r6
 8008e2c:	f7fd fe12 	bl	8006a54 <_printf_float>
 8008e30:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008e34:	4681      	mov	r9, r0
 8008e36:	d1d8      	bne.n	8008dea <_vfiprintf_r+0x19e>
 8008e38:	89a3      	ldrh	r3, [r4, #12]
 8008e3a:	065b      	lsls	r3, r3, #25
 8008e3c:	f53f af7d 	bmi.w	8008d3a <_vfiprintf_r+0xee>
 8008e40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e42:	e77c      	b.n	8008d3e <_vfiprintf_r+0xf2>
 8008e44:	ab03      	add	r3, sp, #12
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	4622      	mov	r2, r4
 8008e4a:	4b0a      	ldr	r3, [pc, #40]	; (8008e74 <_vfiprintf_r+0x228>)
 8008e4c:	a904      	add	r1, sp, #16
 8008e4e:	4630      	mov	r0, r6
 8008e50:	f7fe f8b6 	bl	8006fc0 <_printf_i>
 8008e54:	e7ec      	b.n	8008e30 <_vfiprintf_r+0x1e4>
 8008e56:	bf00      	nop
 8008e58:	0801e774 	.word	0x0801e774
 8008e5c:	0801e8b4 	.word	0x0801e8b4
 8008e60:	0801e794 	.word	0x0801e794
 8008e64:	0801e754 	.word	0x0801e754
 8008e68:	0801e8ba 	.word	0x0801e8ba
 8008e6c:	0801e8be 	.word	0x0801e8be
 8008e70:	08006a55 	.word	0x08006a55
 8008e74:	08008c29 	.word	0x08008c29

08008e78 <_putc_r>:
 8008e78:	b570      	push	{r4, r5, r6, lr}
 8008e7a:	460d      	mov	r5, r1
 8008e7c:	4614      	mov	r4, r2
 8008e7e:	4606      	mov	r6, r0
 8008e80:	b118      	cbz	r0, 8008e8a <_putc_r+0x12>
 8008e82:	6983      	ldr	r3, [r0, #24]
 8008e84:	b90b      	cbnz	r3, 8008e8a <_putc_r+0x12>
 8008e86:	f7ff fa93 	bl	80083b0 <__sinit>
 8008e8a:	4b13      	ldr	r3, [pc, #76]	; (8008ed8 <_putc_r+0x60>)
 8008e8c:	429c      	cmp	r4, r3
 8008e8e:	d112      	bne.n	8008eb6 <_putc_r+0x3e>
 8008e90:	6874      	ldr	r4, [r6, #4]
 8008e92:	68a3      	ldr	r3, [r4, #8]
 8008e94:	3b01      	subs	r3, #1
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	60a3      	str	r3, [r4, #8]
 8008e9a:	da16      	bge.n	8008eca <_putc_r+0x52>
 8008e9c:	69a2      	ldr	r2, [r4, #24]
 8008e9e:	4293      	cmp	r3, r2
 8008ea0:	db02      	blt.n	8008ea8 <_putc_r+0x30>
 8008ea2:	b2eb      	uxtb	r3, r5
 8008ea4:	2b0a      	cmp	r3, #10
 8008ea6:	d110      	bne.n	8008eca <_putc_r+0x52>
 8008ea8:	4622      	mov	r2, r4
 8008eaa:	4629      	mov	r1, r5
 8008eac:	4630      	mov	r0, r6
 8008eae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008eb2:	f7fe ba6f 	b.w	8007394 <__swbuf_r>
 8008eb6:	4b09      	ldr	r3, [pc, #36]	; (8008edc <_putc_r+0x64>)
 8008eb8:	429c      	cmp	r4, r3
 8008eba:	d101      	bne.n	8008ec0 <_putc_r+0x48>
 8008ebc:	68b4      	ldr	r4, [r6, #8]
 8008ebe:	e7e8      	b.n	8008e92 <_putc_r+0x1a>
 8008ec0:	4b07      	ldr	r3, [pc, #28]	; (8008ee0 <_putc_r+0x68>)
 8008ec2:	429c      	cmp	r4, r3
 8008ec4:	bf08      	it	eq
 8008ec6:	68f4      	ldreq	r4, [r6, #12]
 8008ec8:	e7e3      	b.n	8008e92 <_putc_r+0x1a>
 8008eca:	6823      	ldr	r3, [r4, #0]
 8008ecc:	1c5a      	adds	r2, r3, #1
 8008ece:	6022      	str	r2, [r4, #0]
 8008ed0:	701d      	strb	r5, [r3, #0]
 8008ed2:	b2e8      	uxtb	r0, r5
 8008ed4:	bd70      	pop	{r4, r5, r6, pc}
 8008ed6:	bf00      	nop
 8008ed8:	0801e774 	.word	0x0801e774
 8008edc:	0801e794 	.word	0x0801e794
 8008ee0:	0801e754 	.word	0x0801e754

08008ee4 <__sread>:
 8008ee4:	b510      	push	{r4, lr}
 8008ee6:	460c      	mov	r4, r1
 8008ee8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008eec:	f000 f8a6 	bl	800903c <_read_r>
 8008ef0:	2800      	cmp	r0, #0
 8008ef2:	bfab      	itete	ge
 8008ef4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ef6:	89a3      	ldrhlt	r3, [r4, #12]
 8008ef8:	181b      	addge	r3, r3, r0
 8008efa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008efe:	bfac      	ite	ge
 8008f00:	6563      	strge	r3, [r4, #84]	; 0x54
 8008f02:	81a3      	strhlt	r3, [r4, #12]
 8008f04:	bd10      	pop	{r4, pc}

08008f06 <__swrite>:
 8008f06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f0a:	461f      	mov	r7, r3
 8008f0c:	898b      	ldrh	r3, [r1, #12]
 8008f0e:	05db      	lsls	r3, r3, #23
 8008f10:	4605      	mov	r5, r0
 8008f12:	460c      	mov	r4, r1
 8008f14:	4616      	mov	r6, r2
 8008f16:	d505      	bpl.n	8008f24 <__swrite+0x1e>
 8008f18:	2302      	movs	r3, #2
 8008f1a:	2200      	movs	r2, #0
 8008f1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f20:	f000 f868 	bl	8008ff4 <_lseek_r>
 8008f24:	89a3      	ldrh	r3, [r4, #12]
 8008f26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008f2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008f2e:	81a3      	strh	r3, [r4, #12]
 8008f30:	4632      	mov	r2, r6
 8008f32:	463b      	mov	r3, r7
 8008f34:	4628      	mov	r0, r5
 8008f36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3a:	f000 b817 	b.w	8008f6c <_write_r>

08008f3e <__sseek>:
 8008f3e:	b510      	push	{r4, lr}
 8008f40:	460c      	mov	r4, r1
 8008f42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f46:	f000 f855 	bl	8008ff4 <_lseek_r>
 8008f4a:	1c43      	adds	r3, r0, #1
 8008f4c:	89a3      	ldrh	r3, [r4, #12]
 8008f4e:	bf15      	itete	ne
 8008f50:	6560      	strne	r0, [r4, #84]	; 0x54
 8008f52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008f56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008f5a:	81a3      	strheq	r3, [r4, #12]
 8008f5c:	bf18      	it	ne
 8008f5e:	81a3      	strhne	r3, [r4, #12]
 8008f60:	bd10      	pop	{r4, pc}

08008f62 <__sclose>:
 8008f62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f66:	f000 b813 	b.w	8008f90 <_close_r>
	...

08008f6c <_write_r>:
 8008f6c:	b538      	push	{r3, r4, r5, lr}
 8008f6e:	4c07      	ldr	r4, [pc, #28]	; (8008f8c <_write_r+0x20>)
 8008f70:	4605      	mov	r5, r0
 8008f72:	4608      	mov	r0, r1
 8008f74:	4611      	mov	r1, r2
 8008f76:	2200      	movs	r2, #0
 8008f78:	6022      	str	r2, [r4, #0]
 8008f7a:	461a      	mov	r2, r3
 8008f7c:	f7fb fccc 	bl	8004918 <_write>
 8008f80:	1c43      	adds	r3, r0, #1
 8008f82:	d102      	bne.n	8008f8a <_write_r+0x1e>
 8008f84:	6823      	ldr	r3, [r4, #0]
 8008f86:	b103      	cbz	r3, 8008f8a <_write_r+0x1e>
 8008f88:	602b      	str	r3, [r5, #0]
 8008f8a:	bd38      	pop	{r3, r4, r5, pc}
 8008f8c:	2000b9d4 	.word	0x2000b9d4

08008f90 <_close_r>:
 8008f90:	b538      	push	{r3, r4, r5, lr}
 8008f92:	4c06      	ldr	r4, [pc, #24]	; (8008fac <_close_r+0x1c>)
 8008f94:	2300      	movs	r3, #0
 8008f96:	4605      	mov	r5, r0
 8008f98:	4608      	mov	r0, r1
 8008f9a:	6023      	str	r3, [r4, #0]
 8008f9c:	f7fb fd66 	bl	8004a6c <_close>
 8008fa0:	1c43      	adds	r3, r0, #1
 8008fa2:	d102      	bne.n	8008faa <_close_r+0x1a>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	b103      	cbz	r3, 8008faa <_close_r+0x1a>
 8008fa8:	602b      	str	r3, [r5, #0]
 8008faa:	bd38      	pop	{r3, r4, r5, pc}
 8008fac:	2000b9d4 	.word	0x2000b9d4

08008fb0 <_fstat_r>:
 8008fb0:	b538      	push	{r3, r4, r5, lr}
 8008fb2:	4c07      	ldr	r4, [pc, #28]	; (8008fd0 <_fstat_r+0x20>)
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	4605      	mov	r5, r0
 8008fb8:	4608      	mov	r0, r1
 8008fba:	4611      	mov	r1, r2
 8008fbc:	6023      	str	r3, [r4, #0]
 8008fbe:	f7fb fd58 	bl	8004a72 <_fstat>
 8008fc2:	1c43      	adds	r3, r0, #1
 8008fc4:	d102      	bne.n	8008fcc <_fstat_r+0x1c>
 8008fc6:	6823      	ldr	r3, [r4, #0]
 8008fc8:	b103      	cbz	r3, 8008fcc <_fstat_r+0x1c>
 8008fca:	602b      	str	r3, [r5, #0]
 8008fcc:	bd38      	pop	{r3, r4, r5, pc}
 8008fce:	bf00      	nop
 8008fd0:	2000b9d4 	.word	0x2000b9d4

08008fd4 <_isatty_r>:
 8008fd4:	b538      	push	{r3, r4, r5, lr}
 8008fd6:	4c06      	ldr	r4, [pc, #24]	; (8008ff0 <_isatty_r+0x1c>)
 8008fd8:	2300      	movs	r3, #0
 8008fda:	4605      	mov	r5, r0
 8008fdc:	4608      	mov	r0, r1
 8008fde:	6023      	str	r3, [r4, #0]
 8008fe0:	f7fb fd4c 	bl	8004a7c <_isatty>
 8008fe4:	1c43      	adds	r3, r0, #1
 8008fe6:	d102      	bne.n	8008fee <_isatty_r+0x1a>
 8008fe8:	6823      	ldr	r3, [r4, #0]
 8008fea:	b103      	cbz	r3, 8008fee <_isatty_r+0x1a>
 8008fec:	602b      	str	r3, [r5, #0]
 8008fee:	bd38      	pop	{r3, r4, r5, pc}
 8008ff0:	2000b9d4 	.word	0x2000b9d4

08008ff4 <_lseek_r>:
 8008ff4:	b538      	push	{r3, r4, r5, lr}
 8008ff6:	4c07      	ldr	r4, [pc, #28]	; (8009014 <_lseek_r+0x20>)
 8008ff8:	4605      	mov	r5, r0
 8008ffa:	4608      	mov	r0, r1
 8008ffc:	4611      	mov	r1, r2
 8008ffe:	2200      	movs	r2, #0
 8009000:	6022      	str	r2, [r4, #0]
 8009002:	461a      	mov	r2, r3
 8009004:	f7fb fd3c 	bl	8004a80 <_lseek>
 8009008:	1c43      	adds	r3, r0, #1
 800900a:	d102      	bne.n	8009012 <_lseek_r+0x1e>
 800900c:	6823      	ldr	r3, [r4, #0]
 800900e:	b103      	cbz	r3, 8009012 <_lseek_r+0x1e>
 8009010:	602b      	str	r3, [r5, #0]
 8009012:	bd38      	pop	{r3, r4, r5, pc}
 8009014:	2000b9d4 	.word	0x2000b9d4

08009018 <__ascii_mbtowc>:
 8009018:	b082      	sub	sp, #8
 800901a:	b901      	cbnz	r1, 800901e <__ascii_mbtowc+0x6>
 800901c:	a901      	add	r1, sp, #4
 800901e:	b142      	cbz	r2, 8009032 <__ascii_mbtowc+0x1a>
 8009020:	b14b      	cbz	r3, 8009036 <__ascii_mbtowc+0x1e>
 8009022:	7813      	ldrb	r3, [r2, #0]
 8009024:	600b      	str	r3, [r1, #0]
 8009026:	7812      	ldrb	r2, [r2, #0]
 8009028:	1c10      	adds	r0, r2, #0
 800902a:	bf18      	it	ne
 800902c:	2001      	movne	r0, #1
 800902e:	b002      	add	sp, #8
 8009030:	4770      	bx	lr
 8009032:	4610      	mov	r0, r2
 8009034:	e7fb      	b.n	800902e <__ascii_mbtowc+0x16>
 8009036:	f06f 0001 	mvn.w	r0, #1
 800903a:	e7f8      	b.n	800902e <__ascii_mbtowc+0x16>

0800903c <_read_r>:
 800903c:	b538      	push	{r3, r4, r5, lr}
 800903e:	4c07      	ldr	r4, [pc, #28]	; (800905c <_read_r+0x20>)
 8009040:	4605      	mov	r5, r0
 8009042:	4608      	mov	r0, r1
 8009044:	4611      	mov	r1, r2
 8009046:	2200      	movs	r2, #0
 8009048:	6022      	str	r2, [r4, #0]
 800904a:	461a      	mov	r2, r3
 800904c:	f7fb fce6 	bl	8004a1c <_read>
 8009050:	1c43      	adds	r3, r0, #1
 8009052:	d102      	bne.n	800905a <_read_r+0x1e>
 8009054:	6823      	ldr	r3, [r4, #0]
 8009056:	b103      	cbz	r3, 800905a <_read_r+0x1e>
 8009058:	602b      	str	r3, [r5, #0]
 800905a:	bd38      	pop	{r3, r4, r5, pc}
 800905c:	2000b9d4 	.word	0x2000b9d4

08009060 <__ascii_wctomb>:
 8009060:	b149      	cbz	r1, 8009076 <__ascii_wctomb+0x16>
 8009062:	2aff      	cmp	r2, #255	; 0xff
 8009064:	bf85      	ittet	hi
 8009066:	238a      	movhi	r3, #138	; 0x8a
 8009068:	6003      	strhi	r3, [r0, #0]
 800906a:	700a      	strbls	r2, [r1, #0]
 800906c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009070:	bf98      	it	ls
 8009072:	2001      	movls	r0, #1
 8009074:	4770      	bx	lr
 8009076:	4608      	mov	r0, r1
 8009078:	4770      	bx	lr
 800907a:	0000      	movs	r0, r0
 800907c:	0000      	movs	r0, r0
	...

08009080 <floor>:
 8009080:	ec51 0b10 	vmov	r0, r1, d0
 8009084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009088:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800908c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8009090:	2e13      	cmp	r6, #19
 8009092:	ee10 8a10 	vmov	r8, s0
 8009096:	460c      	mov	r4, r1
 8009098:	ee10 5a10 	vmov	r5, s0
 800909c:	dc35      	bgt.n	800910a <floor+0x8a>
 800909e:	2e00      	cmp	r6, #0
 80090a0:	da17      	bge.n	80090d2 <floor+0x52>
 80090a2:	a335      	add	r3, pc, #212	; (adr r3, 8009178 <floor+0xf8>)
 80090a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090a8:	f7f7 f950 	bl	800034c <__adddf3>
 80090ac:	2200      	movs	r2, #0
 80090ae:	2300      	movs	r3, #0
 80090b0:	f7f7 fd8e 	bl	8000bd0 <__aeabi_dcmpgt>
 80090b4:	b150      	cbz	r0, 80090cc <floor+0x4c>
 80090b6:	2c00      	cmp	r4, #0
 80090b8:	da5a      	bge.n	8009170 <floor+0xf0>
 80090ba:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 80090be:	ea53 0308 	orrs.w	r3, r3, r8
 80090c2:	4b2f      	ldr	r3, [pc, #188]	; (8009180 <floor+0x100>)
 80090c4:	f04f 0500 	mov.w	r5, #0
 80090c8:	bf18      	it	ne
 80090ca:	461c      	movne	r4, r3
 80090cc:	4621      	mov	r1, r4
 80090ce:	4628      	mov	r0, r5
 80090d0:	e025      	b.n	800911e <floor+0x9e>
 80090d2:	4f2c      	ldr	r7, [pc, #176]	; (8009184 <floor+0x104>)
 80090d4:	4137      	asrs	r7, r6
 80090d6:	ea01 0307 	and.w	r3, r1, r7
 80090da:	4303      	orrs	r3, r0
 80090dc:	d01f      	beq.n	800911e <floor+0x9e>
 80090de:	a326      	add	r3, pc, #152	; (adr r3, 8009178 <floor+0xf8>)
 80090e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090e4:	f7f7 f932 	bl	800034c <__adddf3>
 80090e8:	2200      	movs	r2, #0
 80090ea:	2300      	movs	r3, #0
 80090ec:	f7f7 fd70 	bl	8000bd0 <__aeabi_dcmpgt>
 80090f0:	2800      	cmp	r0, #0
 80090f2:	d0eb      	beq.n	80090cc <floor+0x4c>
 80090f4:	2c00      	cmp	r4, #0
 80090f6:	bfbe      	ittt	lt
 80090f8:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80090fc:	fa43 f606 	asrlt.w	r6, r3, r6
 8009100:	19a4      	addlt	r4, r4, r6
 8009102:	ea24 0407 	bic.w	r4, r4, r7
 8009106:	2500      	movs	r5, #0
 8009108:	e7e0      	b.n	80090cc <floor+0x4c>
 800910a:	2e33      	cmp	r6, #51	; 0x33
 800910c:	dd0b      	ble.n	8009126 <floor+0xa6>
 800910e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009112:	d104      	bne.n	800911e <floor+0x9e>
 8009114:	ee10 2a10 	vmov	r2, s0
 8009118:	460b      	mov	r3, r1
 800911a:	f7f7 f917 	bl	800034c <__adddf3>
 800911e:	ec41 0b10 	vmov	d0, r0, r1
 8009122:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009126:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800912a:	f04f 33ff 	mov.w	r3, #4294967295
 800912e:	fa23 f707 	lsr.w	r7, r3, r7
 8009132:	4238      	tst	r0, r7
 8009134:	d0f3      	beq.n	800911e <floor+0x9e>
 8009136:	a310      	add	r3, pc, #64	; (adr r3, 8009178 <floor+0xf8>)
 8009138:	e9d3 2300 	ldrd	r2, r3, [r3]
 800913c:	f7f7 f906 	bl	800034c <__adddf3>
 8009140:	2200      	movs	r2, #0
 8009142:	2300      	movs	r3, #0
 8009144:	f7f7 fd44 	bl	8000bd0 <__aeabi_dcmpgt>
 8009148:	2800      	cmp	r0, #0
 800914a:	d0bf      	beq.n	80090cc <floor+0x4c>
 800914c:	2c00      	cmp	r4, #0
 800914e:	da02      	bge.n	8009156 <floor+0xd6>
 8009150:	2e14      	cmp	r6, #20
 8009152:	d103      	bne.n	800915c <floor+0xdc>
 8009154:	3401      	adds	r4, #1
 8009156:	ea25 0507 	bic.w	r5, r5, r7
 800915a:	e7b7      	b.n	80090cc <floor+0x4c>
 800915c:	2301      	movs	r3, #1
 800915e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009162:	fa03 f606 	lsl.w	r6, r3, r6
 8009166:	4435      	add	r5, r6
 8009168:	45a8      	cmp	r8, r5
 800916a:	bf88      	it	hi
 800916c:	18e4      	addhi	r4, r4, r3
 800916e:	e7f2      	b.n	8009156 <floor+0xd6>
 8009170:	2500      	movs	r5, #0
 8009172:	462c      	mov	r4, r5
 8009174:	e7aa      	b.n	80090cc <floor+0x4c>
 8009176:	bf00      	nop
 8009178:	8800759c 	.word	0x8800759c
 800917c:	7e37e43c 	.word	0x7e37e43c
 8009180:	bff00000 	.word	0xbff00000
 8009184:	000fffff 	.word	0x000fffff

08009188 <log10>:
 8009188:	b5f0      	push	{r4, r5, r6, r7, lr}
 800918a:	ed2d 8b02 	vpush	{d8}
 800918e:	b08b      	sub	sp, #44	; 0x2c
 8009190:	ec55 4b10 	vmov	r4, r5, d0
 8009194:	f000 fa9c 	bl	80096d0 <__ieee754_log10>
 8009198:	4b36      	ldr	r3, [pc, #216]	; (8009274 <log10+0xec>)
 800919a:	eeb0 8a40 	vmov.f32	s16, s0
 800919e:	eef0 8a60 	vmov.f32	s17, s1
 80091a2:	f993 6000 	ldrsb.w	r6, [r3]
 80091a6:	1c73      	adds	r3, r6, #1
 80091a8:	d05c      	beq.n	8009264 <log10+0xdc>
 80091aa:	4622      	mov	r2, r4
 80091ac:	462b      	mov	r3, r5
 80091ae:	4620      	mov	r0, r4
 80091b0:	4629      	mov	r1, r5
 80091b2:	f7f7 fd17 	bl	8000be4 <__aeabi_dcmpun>
 80091b6:	4607      	mov	r7, r0
 80091b8:	2800      	cmp	r0, #0
 80091ba:	d153      	bne.n	8009264 <log10+0xdc>
 80091bc:	2200      	movs	r2, #0
 80091be:	2300      	movs	r3, #0
 80091c0:	4620      	mov	r0, r4
 80091c2:	4629      	mov	r1, r5
 80091c4:	f7f7 fcf0 	bl	8000ba8 <__aeabi_dcmple>
 80091c8:	2800      	cmp	r0, #0
 80091ca:	d04b      	beq.n	8009264 <log10+0xdc>
 80091cc:	4b2a      	ldr	r3, [pc, #168]	; (8009278 <log10+0xf0>)
 80091ce:	9301      	str	r3, [sp, #4]
 80091d0:	9708      	str	r7, [sp, #32]
 80091d2:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80091d6:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80091da:	b9a6      	cbnz	r6, 8009206 <log10+0x7e>
 80091dc:	4b27      	ldr	r3, [pc, #156]	; (800927c <log10+0xf4>)
 80091de:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80091e2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80091e6:	4620      	mov	r0, r4
 80091e8:	2200      	movs	r2, #0
 80091ea:	2300      	movs	r3, #0
 80091ec:	4629      	mov	r1, r5
 80091ee:	f7f7 fcc7 	bl	8000b80 <__aeabi_dcmpeq>
 80091f2:	bb40      	cbnz	r0, 8009246 <log10+0xbe>
 80091f4:	2301      	movs	r3, #1
 80091f6:	2e02      	cmp	r6, #2
 80091f8:	9300      	str	r3, [sp, #0]
 80091fa:	d119      	bne.n	8009230 <log10+0xa8>
 80091fc:	f7fd faea 	bl	80067d4 <__errno>
 8009200:	2321      	movs	r3, #33	; 0x21
 8009202:	6003      	str	r3, [r0, #0]
 8009204:	e019      	b.n	800923a <log10+0xb2>
 8009206:	4b1e      	ldr	r3, [pc, #120]	; (8009280 <log10+0xf8>)
 8009208:	2200      	movs	r2, #0
 800920a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800920e:	4620      	mov	r0, r4
 8009210:	2200      	movs	r2, #0
 8009212:	2300      	movs	r3, #0
 8009214:	4629      	mov	r1, r5
 8009216:	f7f7 fcb3 	bl	8000b80 <__aeabi_dcmpeq>
 800921a:	2800      	cmp	r0, #0
 800921c:	d0ea      	beq.n	80091f4 <log10+0x6c>
 800921e:	2302      	movs	r3, #2
 8009220:	429e      	cmp	r6, r3
 8009222:	9300      	str	r3, [sp, #0]
 8009224:	d111      	bne.n	800924a <log10+0xc2>
 8009226:	f7fd fad5 	bl	80067d4 <__errno>
 800922a:	2322      	movs	r3, #34	; 0x22
 800922c:	6003      	str	r3, [r0, #0]
 800922e:	e011      	b.n	8009254 <log10+0xcc>
 8009230:	4668      	mov	r0, sp
 8009232:	f001 f8f5 	bl	800a420 <matherr>
 8009236:	2800      	cmp	r0, #0
 8009238:	d0e0      	beq.n	80091fc <log10+0x74>
 800923a:	4812      	ldr	r0, [pc, #72]	; (8009284 <log10+0xfc>)
 800923c:	f001 f8f4 	bl	800a428 <nan>
 8009240:	ed8d 0b06 	vstr	d0, [sp, #24]
 8009244:	e006      	b.n	8009254 <log10+0xcc>
 8009246:	2302      	movs	r3, #2
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	4668      	mov	r0, sp
 800924c:	f001 f8e8 	bl	800a420 <matherr>
 8009250:	2800      	cmp	r0, #0
 8009252:	d0e8      	beq.n	8009226 <log10+0x9e>
 8009254:	9b08      	ldr	r3, [sp, #32]
 8009256:	b11b      	cbz	r3, 8009260 <log10+0xd8>
 8009258:	f7fd fabc 	bl	80067d4 <__errno>
 800925c:	9b08      	ldr	r3, [sp, #32]
 800925e:	6003      	str	r3, [r0, #0]
 8009260:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009264:	eeb0 0a48 	vmov.f32	s0, s16
 8009268:	eef0 0a68 	vmov.f32	s1, s17
 800926c:	b00b      	add	sp, #44	; 0x2c
 800926e:	ecbd 8b02 	vpop	{d8}
 8009272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009274:	200001f0 	.word	0x200001f0
 8009278:	0801e9d0 	.word	0x0801e9d0
 800927c:	c7efffff 	.word	0xc7efffff
 8009280:	fff00000 	.word	0xfff00000
 8009284:	0800aa6a 	.word	0x0800aa6a

08009288 <pow>:
 8009288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800928c:	ed2d 8b04 	vpush	{d8-d9}
 8009290:	b08d      	sub	sp, #52	; 0x34
 8009292:	ec57 6b10 	vmov	r6, r7, d0
 8009296:	ec55 4b11 	vmov	r4, r5, d1
 800929a:	f000 faa9 	bl	80097f0 <__ieee754_pow>
 800929e:	4bae      	ldr	r3, [pc, #696]	; (8009558 <pow+0x2d0>)
 80092a0:	eeb0 8a40 	vmov.f32	s16, s0
 80092a4:	eef0 8a60 	vmov.f32	s17, s1
 80092a8:	f993 9000 	ldrsb.w	r9, [r3]
 80092ac:	f1b9 3fff 	cmp.w	r9, #4294967295
 80092b0:	4698      	mov	r8, r3
 80092b2:	d05f      	beq.n	8009374 <pow+0xec>
 80092b4:	4622      	mov	r2, r4
 80092b6:	462b      	mov	r3, r5
 80092b8:	4620      	mov	r0, r4
 80092ba:	4629      	mov	r1, r5
 80092bc:	f7f7 fc92 	bl	8000be4 <__aeabi_dcmpun>
 80092c0:	4683      	mov	fp, r0
 80092c2:	2800      	cmp	r0, #0
 80092c4:	d156      	bne.n	8009374 <pow+0xec>
 80092c6:	4632      	mov	r2, r6
 80092c8:	463b      	mov	r3, r7
 80092ca:	4630      	mov	r0, r6
 80092cc:	4639      	mov	r1, r7
 80092ce:	f7f7 fc89 	bl	8000be4 <__aeabi_dcmpun>
 80092d2:	9001      	str	r0, [sp, #4]
 80092d4:	b1e8      	cbz	r0, 8009312 <pow+0x8a>
 80092d6:	2200      	movs	r2, #0
 80092d8:	2300      	movs	r3, #0
 80092da:	4620      	mov	r0, r4
 80092dc:	4629      	mov	r1, r5
 80092de:	f7f7 fc4f 	bl	8000b80 <__aeabi_dcmpeq>
 80092e2:	2800      	cmp	r0, #0
 80092e4:	d046      	beq.n	8009374 <pow+0xec>
 80092e6:	2301      	movs	r3, #1
 80092e8:	9302      	str	r3, [sp, #8]
 80092ea:	4b9c      	ldr	r3, [pc, #624]	; (800955c <pow+0x2d4>)
 80092ec:	9303      	str	r3, [sp, #12]
 80092ee:	4b9c      	ldr	r3, [pc, #624]	; (8009560 <pow+0x2d8>)
 80092f0:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 80092f4:	2200      	movs	r2, #0
 80092f6:	f1b9 0f02 	cmp.w	r9, #2
 80092fa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80092fe:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009302:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009306:	d033      	beq.n	8009370 <pow+0xe8>
 8009308:	a802      	add	r0, sp, #8
 800930a:	f001 f889 	bl	800a420 <matherr>
 800930e:	bb48      	cbnz	r0, 8009364 <pow+0xdc>
 8009310:	e05e      	b.n	80093d0 <pow+0x148>
 8009312:	f04f 0a00 	mov.w	sl, #0
 8009316:	f04f 0b00 	mov.w	fp, #0
 800931a:	4652      	mov	r2, sl
 800931c:	465b      	mov	r3, fp
 800931e:	4630      	mov	r0, r6
 8009320:	4639      	mov	r1, r7
 8009322:	f7f7 fc2d 	bl	8000b80 <__aeabi_dcmpeq>
 8009326:	ec4b ab19 	vmov	d9, sl, fp
 800932a:	2800      	cmp	r0, #0
 800932c:	d055      	beq.n	80093da <pow+0x152>
 800932e:	4652      	mov	r2, sl
 8009330:	465b      	mov	r3, fp
 8009332:	4620      	mov	r0, r4
 8009334:	4629      	mov	r1, r5
 8009336:	f7f7 fc23 	bl	8000b80 <__aeabi_dcmpeq>
 800933a:	4680      	mov	r8, r0
 800933c:	b318      	cbz	r0, 8009386 <pow+0xfe>
 800933e:	2301      	movs	r3, #1
 8009340:	9302      	str	r3, [sp, #8]
 8009342:	4b86      	ldr	r3, [pc, #536]	; (800955c <pow+0x2d4>)
 8009344:	9303      	str	r3, [sp, #12]
 8009346:	9b01      	ldr	r3, [sp, #4]
 8009348:	930a      	str	r3, [sp, #40]	; 0x28
 800934a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800934e:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009352:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009356:	f1b9 0f00 	cmp.w	r9, #0
 800935a:	d0d5      	beq.n	8009308 <pow+0x80>
 800935c:	4b80      	ldr	r3, [pc, #512]	; (8009560 <pow+0x2d8>)
 800935e:	2200      	movs	r2, #0
 8009360:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009364:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009366:	b11b      	cbz	r3, 8009370 <pow+0xe8>
 8009368:	f7fd fa34 	bl	80067d4 <__errno>
 800936c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800936e:	6003      	str	r3, [r0, #0]
 8009370:	ed9d 8b08 	vldr	d8, [sp, #32]
 8009374:	eeb0 0a48 	vmov.f32	s0, s16
 8009378:	eef0 0a68 	vmov.f32	s1, s17
 800937c:	b00d      	add	sp, #52	; 0x34
 800937e:	ecbd 8b04 	vpop	{d8-d9}
 8009382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009386:	ec45 4b10 	vmov	d0, r4, r5
 800938a:	f001 f841 	bl	800a410 <finite>
 800938e:	2800      	cmp	r0, #0
 8009390:	d0f0      	beq.n	8009374 <pow+0xec>
 8009392:	4652      	mov	r2, sl
 8009394:	465b      	mov	r3, fp
 8009396:	4620      	mov	r0, r4
 8009398:	4629      	mov	r1, r5
 800939a:	f7f7 fbfb 	bl	8000b94 <__aeabi_dcmplt>
 800939e:	2800      	cmp	r0, #0
 80093a0:	d0e8      	beq.n	8009374 <pow+0xec>
 80093a2:	2301      	movs	r3, #1
 80093a4:	9302      	str	r3, [sp, #8]
 80093a6:	4b6d      	ldr	r3, [pc, #436]	; (800955c <pow+0x2d4>)
 80093a8:	9303      	str	r3, [sp, #12]
 80093aa:	4b6b      	ldr	r3, [pc, #428]	; (8009558 <pow+0x2d0>)
 80093ac:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 80093b0:	f993 3000 	ldrsb.w	r3, [r3]
 80093b4:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80093b8:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80093bc:	b913      	cbnz	r3, 80093c4 <pow+0x13c>
 80093be:	e9cd ab08 	strd	sl, fp, [sp, #32]
 80093c2:	e7a1      	b.n	8009308 <pow+0x80>
 80093c4:	4967      	ldr	r1, [pc, #412]	; (8009564 <pow+0x2dc>)
 80093c6:	2000      	movs	r0, #0
 80093c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80093cc:	2b02      	cmp	r3, #2
 80093ce:	d19b      	bne.n	8009308 <pow+0x80>
 80093d0:	f7fd fa00 	bl	80067d4 <__errno>
 80093d4:	2321      	movs	r3, #33	; 0x21
 80093d6:	6003      	str	r3, [r0, #0]
 80093d8:	e7c4      	b.n	8009364 <pow+0xdc>
 80093da:	eeb0 0a48 	vmov.f32	s0, s16
 80093de:	eef0 0a68 	vmov.f32	s1, s17
 80093e2:	f001 f815 	bl	800a410 <finite>
 80093e6:	9001      	str	r0, [sp, #4]
 80093e8:	2800      	cmp	r0, #0
 80093ea:	f040 808a 	bne.w	8009502 <pow+0x27a>
 80093ee:	ec47 6b10 	vmov	d0, r6, r7
 80093f2:	f001 f80d 	bl	800a410 <finite>
 80093f6:	2800      	cmp	r0, #0
 80093f8:	f000 8083 	beq.w	8009502 <pow+0x27a>
 80093fc:	ec45 4b10 	vmov	d0, r4, r5
 8009400:	f001 f806 	bl	800a410 <finite>
 8009404:	2800      	cmp	r0, #0
 8009406:	d07c      	beq.n	8009502 <pow+0x27a>
 8009408:	ec53 2b18 	vmov	r2, r3, d8
 800940c:	ee18 0a10 	vmov	r0, s16
 8009410:	4619      	mov	r1, r3
 8009412:	f7f7 fbe7 	bl	8000be4 <__aeabi_dcmpun>
 8009416:	f998 9000 	ldrsb.w	r9, [r8]
 800941a:	4b50      	ldr	r3, [pc, #320]	; (800955c <pow+0x2d4>)
 800941c:	b1b0      	cbz	r0, 800944c <pow+0x1c4>
 800941e:	2201      	movs	r2, #1
 8009420:	9303      	str	r3, [sp, #12]
 8009422:	9b01      	ldr	r3, [sp, #4]
 8009424:	9202      	str	r2, [sp, #8]
 8009426:	930a      	str	r3, [sp, #40]	; 0x28
 8009428:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800942c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009430:	f1b9 0f00 	cmp.w	r9, #0
 8009434:	d0c3      	beq.n	80093be <pow+0x136>
 8009436:	4652      	mov	r2, sl
 8009438:	465b      	mov	r3, fp
 800943a:	4650      	mov	r0, sl
 800943c:	4659      	mov	r1, fp
 800943e:	f7f7 fa61 	bl	8000904 <__aeabi_ddiv>
 8009442:	f1b9 0f02 	cmp.w	r9, #2
 8009446:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800944a:	e7c0      	b.n	80093ce <pow+0x146>
 800944c:	2203      	movs	r2, #3
 800944e:	9202      	str	r2, [sp, #8]
 8009450:	9303      	str	r3, [sp, #12]
 8009452:	900a      	str	r0, [sp, #40]	; 0x28
 8009454:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009458:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800945c:	f1b9 0f00 	cmp.w	r9, #0
 8009460:	d12c      	bne.n	80094bc <pow+0x234>
 8009462:	4b41      	ldr	r3, [pc, #260]	; (8009568 <pow+0x2e0>)
 8009464:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8009468:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800946c:	4630      	mov	r0, r6
 800946e:	4652      	mov	r2, sl
 8009470:	465b      	mov	r3, fp
 8009472:	4639      	mov	r1, r7
 8009474:	f7f7 fb8e 	bl	8000b94 <__aeabi_dcmplt>
 8009478:	2800      	cmp	r0, #0
 800947a:	d066      	beq.n	800954a <pow+0x2c2>
 800947c:	2200      	movs	r2, #0
 800947e:	4b3b      	ldr	r3, [pc, #236]	; (800956c <pow+0x2e4>)
 8009480:	4620      	mov	r0, r4
 8009482:	4629      	mov	r1, r5
 8009484:	f7f7 f914 	bl	80006b0 <__aeabi_dmul>
 8009488:	4604      	mov	r4, r0
 800948a:	460d      	mov	r5, r1
 800948c:	ec45 4b10 	vmov	d0, r4, r5
 8009490:	f000 ffd2 	bl	800a438 <rint>
 8009494:	4620      	mov	r0, r4
 8009496:	ec53 2b10 	vmov	r2, r3, d0
 800949a:	4629      	mov	r1, r5
 800949c:	f7f7 fb70 	bl	8000b80 <__aeabi_dcmpeq>
 80094a0:	b920      	cbnz	r0, 80094ac <pow+0x224>
 80094a2:	4b33      	ldr	r3, [pc, #204]	; (8009570 <pow+0x2e8>)
 80094a4:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80094a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80094ac:	f998 3000 	ldrsb.w	r3, [r8]
 80094b0:	2b02      	cmp	r3, #2
 80094b2:	d14a      	bne.n	800954a <pow+0x2c2>
 80094b4:	f7fd f98e 	bl	80067d4 <__errno>
 80094b8:	2322      	movs	r3, #34	; 0x22
 80094ba:	e78c      	b.n	80093d6 <pow+0x14e>
 80094bc:	4b2d      	ldr	r3, [pc, #180]	; (8009574 <pow+0x2ec>)
 80094be:	2200      	movs	r2, #0
 80094c0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80094c4:	4630      	mov	r0, r6
 80094c6:	4652      	mov	r2, sl
 80094c8:	465b      	mov	r3, fp
 80094ca:	4639      	mov	r1, r7
 80094cc:	f7f7 fb62 	bl	8000b94 <__aeabi_dcmplt>
 80094d0:	2800      	cmp	r0, #0
 80094d2:	d0eb      	beq.n	80094ac <pow+0x224>
 80094d4:	2200      	movs	r2, #0
 80094d6:	4b25      	ldr	r3, [pc, #148]	; (800956c <pow+0x2e4>)
 80094d8:	4620      	mov	r0, r4
 80094da:	4629      	mov	r1, r5
 80094dc:	f7f7 f8e8 	bl	80006b0 <__aeabi_dmul>
 80094e0:	4604      	mov	r4, r0
 80094e2:	460d      	mov	r5, r1
 80094e4:	ec45 4b10 	vmov	d0, r4, r5
 80094e8:	f000 ffa6 	bl	800a438 <rint>
 80094ec:	4620      	mov	r0, r4
 80094ee:	ec53 2b10 	vmov	r2, r3, d0
 80094f2:	4629      	mov	r1, r5
 80094f4:	f7f7 fb44 	bl	8000b80 <__aeabi_dcmpeq>
 80094f8:	2800      	cmp	r0, #0
 80094fa:	d1d7      	bne.n	80094ac <pow+0x224>
 80094fc:	2200      	movs	r2, #0
 80094fe:	4b19      	ldr	r3, [pc, #100]	; (8009564 <pow+0x2dc>)
 8009500:	e7d2      	b.n	80094a8 <pow+0x220>
 8009502:	2200      	movs	r2, #0
 8009504:	2300      	movs	r3, #0
 8009506:	ec51 0b18 	vmov	r0, r1, d8
 800950a:	f7f7 fb39 	bl	8000b80 <__aeabi_dcmpeq>
 800950e:	2800      	cmp	r0, #0
 8009510:	f43f af30 	beq.w	8009374 <pow+0xec>
 8009514:	ec47 6b10 	vmov	d0, r6, r7
 8009518:	f000 ff7a 	bl	800a410 <finite>
 800951c:	2800      	cmp	r0, #0
 800951e:	f43f af29 	beq.w	8009374 <pow+0xec>
 8009522:	ec45 4b10 	vmov	d0, r4, r5
 8009526:	f000 ff73 	bl	800a410 <finite>
 800952a:	2800      	cmp	r0, #0
 800952c:	f43f af22 	beq.w	8009374 <pow+0xec>
 8009530:	2304      	movs	r3, #4
 8009532:	9302      	str	r3, [sp, #8]
 8009534:	4b09      	ldr	r3, [pc, #36]	; (800955c <pow+0x2d4>)
 8009536:	9303      	str	r3, [sp, #12]
 8009538:	2300      	movs	r3, #0
 800953a:	930a      	str	r3, [sp, #40]	; 0x28
 800953c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8009540:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009544:	ed8d 9b08 	vstr	d9, [sp, #32]
 8009548:	e7b0      	b.n	80094ac <pow+0x224>
 800954a:	a802      	add	r0, sp, #8
 800954c:	f000 ff68 	bl	800a420 <matherr>
 8009550:	2800      	cmp	r0, #0
 8009552:	f47f af07 	bne.w	8009364 <pow+0xdc>
 8009556:	e7ad      	b.n	80094b4 <pow+0x22c>
 8009558:	200001f0 	.word	0x200001f0
 800955c:	0801e9d6 	.word	0x0801e9d6
 8009560:	3ff00000 	.word	0x3ff00000
 8009564:	fff00000 	.word	0xfff00000
 8009568:	47efffff 	.word	0x47efffff
 800956c:	3fe00000 	.word	0x3fe00000
 8009570:	c7efffff 	.word	0xc7efffff
 8009574:	7ff00000 	.word	0x7ff00000

08009578 <sqrt>:
 8009578:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800957c:	ed2d 8b02 	vpush	{d8}
 8009580:	b08b      	sub	sp, #44	; 0x2c
 8009582:	ec55 4b10 	vmov	r4, r5, d0
 8009586:	f000 fe45 	bl	800a214 <__ieee754_sqrt>
 800958a:	4b26      	ldr	r3, [pc, #152]	; (8009624 <sqrt+0xac>)
 800958c:	eeb0 8a40 	vmov.f32	s16, s0
 8009590:	eef0 8a60 	vmov.f32	s17, s1
 8009594:	f993 6000 	ldrsb.w	r6, [r3]
 8009598:	1c73      	adds	r3, r6, #1
 800959a:	d02a      	beq.n	80095f2 <sqrt+0x7a>
 800959c:	4622      	mov	r2, r4
 800959e:	462b      	mov	r3, r5
 80095a0:	4620      	mov	r0, r4
 80095a2:	4629      	mov	r1, r5
 80095a4:	f7f7 fb1e 	bl	8000be4 <__aeabi_dcmpun>
 80095a8:	4607      	mov	r7, r0
 80095aa:	bb10      	cbnz	r0, 80095f2 <sqrt+0x7a>
 80095ac:	f04f 0800 	mov.w	r8, #0
 80095b0:	f04f 0900 	mov.w	r9, #0
 80095b4:	4642      	mov	r2, r8
 80095b6:	464b      	mov	r3, r9
 80095b8:	4620      	mov	r0, r4
 80095ba:	4629      	mov	r1, r5
 80095bc:	f7f7 faea 	bl	8000b94 <__aeabi_dcmplt>
 80095c0:	b1b8      	cbz	r0, 80095f2 <sqrt+0x7a>
 80095c2:	2301      	movs	r3, #1
 80095c4:	9300      	str	r3, [sp, #0]
 80095c6:	4b18      	ldr	r3, [pc, #96]	; (8009628 <sqrt+0xb0>)
 80095c8:	9301      	str	r3, [sp, #4]
 80095ca:	9708      	str	r7, [sp, #32]
 80095cc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80095d0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80095d4:	b9b6      	cbnz	r6, 8009604 <sqrt+0x8c>
 80095d6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80095da:	4668      	mov	r0, sp
 80095dc:	f000 ff20 	bl	800a420 <matherr>
 80095e0:	b1d0      	cbz	r0, 8009618 <sqrt+0xa0>
 80095e2:	9b08      	ldr	r3, [sp, #32]
 80095e4:	b11b      	cbz	r3, 80095ee <sqrt+0x76>
 80095e6:	f7fd f8f5 	bl	80067d4 <__errno>
 80095ea:	9b08      	ldr	r3, [sp, #32]
 80095ec:	6003      	str	r3, [r0, #0]
 80095ee:	ed9d 8b06 	vldr	d8, [sp, #24]
 80095f2:	eeb0 0a48 	vmov.f32	s0, s16
 80095f6:	eef0 0a68 	vmov.f32	s1, s17
 80095fa:	b00b      	add	sp, #44	; 0x2c
 80095fc:	ecbd 8b02 	vpop	{d8}
 8009600:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009604:	4642      	mov	r2, r8
 8009606:	464b      	mov	r3, r9
 8009608:	4640      	mov	r0, r8
 800960a:	4649      	mov	r1, r9
 800960c:	f7f7 f97a 	bl	8000904 <__aeabi_ddiv>
 8009610:	2e02      	cmp	r6, #2
 8009612:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009616:	d1e0      	bne.n	80095da <sqrt+0x62>
 8009618:	f7fd f8dc 	bl	80067d4 <__errno>
 800961c:	2321      	movs	r3, #33	; 0x21
 800961e:	6003      	str	r3, [r0, #0]
 8009620:	e7df      	b.n	80095e2 <sqrt+0x6a>
 8009622:	bf00      	nop
 8009624:	200001f0 	.word	0x200001f0
 8009628:	0801e9da 	.word	0x0801e9da

0800962c <sqrtf>:
 800962c:	b510      	push	{r4, lr}
 800962e:	ed2d 8b02 	vpush	{d8}
 8009632:	b08a      	sub	sp, #40	; 0x28
 8009634:	eeb0 8a40 	vmov.f32	s16, s0
 8009638:	f000 fe9c 	bl	800a374 <__ieee754_sqrtf>
 800963c:	4b21      	ldr	r3, [pc, #132]	; (80096c4 <sqrtf+0x98>)
 800963e:	f993 4000 	ldrsb.w	r4, [r3]
 8009642:	1c63      	adds	r3, r4, #1
 8009644:	d02c      	beq.n	80096a0 <sqrtf+0x74>
 8009646:	eeb4 8a48 	vcmp.f32	s16, s16
 800964a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800964e:	d627      	bvs.n	80096a0 <sqrtf+0x74>
 8009650:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8009654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009658:	d522      	bpl.n	80096a0 <sqrtf+0x74>
 800965a:	2301      	movs	r3, #1
 800965c:	9300      	str	r3, [sp, #0]
 800965e:	4b1a      	ldr	r3, [pc, #104]	; (80096c8 <sqrtf+0x9c>)
 8009660:	9301      	str	r3, [sp, #4]
 8009662:	ee18 0a10 	vmov	r0, s16
 8009666:	2300      	movs	r3, #0
 8009668:	9308      	str	r3, [sp, #32]
 800966a:	f7f6 ffcd 	bl	8000608 <__aeabi_f2d>
 800966e:	2200      	movs	r2, #0
 8009670:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009674:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009678:	2300      	movs	r3, #0
 800967a:	b9ac      	cbnz	r4, 80096a8 <sqrtf+0x7c>
 800967c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009680:	4668      	mov	r0, sp
 8009682:	f000 fecd 	bl	800a420 <matherr>
 8009686:	b1b8      	cbz	r0, 80096b8 <sqrtf+0x8c>
 8009688:	9b08      	ldr	r3, [sp, #32]
 800968a:	b11b      	cbz	r3, 8009694 <sqrtf+0x68>
 800968c:	f7fd f8a2 	bl	80067d4 <__errno>
 8009690:	9b08      	ldr	r3, [sp, #32]
 8009692:	6003      	str	r3, [r0, #0]
 8009694:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009698:	f7f7 fae2 	bl	8000c60 <__aeabi_d2f>
 800969c:	ee00 0a10 	vmov	s0, r0
 80096a0:	b00a      	add	sp, #40	; 0x28
 80096a2:	ecbd 8b02 	vpop	{d8}
 80096a6:	bd10      	pop	{r4, pc}
 80096a8:	4610      	mov	r0, r2
 80096aa:	4619      	mov	r1, r3
 80096ac:	f7f7 f92a 	bl	8000904 <__aeabi_ddiv>
 80096b0:	2c02      	cmp	r4, #2
 80096b2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80096b6:	d1e3      	bne.n	8009680 <sqrtf+0x54>
 80096b8:	f7fd f88c 	bl	80067d4 <__errno>
 80096bc:	2321      	movs	r3, #33	; 0x21
 80096be:	6003      	str	r3, [r0, #0]
 80096c0:	e7e2      	b.n	8009688 <sqrtf+0x5c>
 80096c2:	bf00      	nop
 80096c4:	200001f0 	.word	0x200001f0
 80096c8:	0801e9df 	.word	0x0801e9df
 80096cc:	00000000 	.word	0x00000000

080096d0 <__ieee754_log10>:
 80096d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096d4:	ec55 4b10 	vmov	r4, r5, d0
 80096d8:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
 80096dc:	ee10 2a10 	vmov	r2, s0
 80096e0:	462b      	mov	r3, r5
 80096e2:	da30      	bge.n	8009746 <__ieee754_log10+0x76>
 80096e4:	f025 4100 	bic.w	r1, r5, #2147483648	; 0x80000000
 80096e8:	430a      	orrs	r2, r1
 80096ea:	d10a      	bne.n	8009702 <__ieee754_log10+0x32>
 80096ec:	493c      	ldr	r1, [pc, #240]	; (80097e0 <__ieee754_log10+0x110>)
 80096ee:	2200      	movs	r2, #0
 80096f0:	2300      	movs	r3, #0
 80096f2:	2000      	movs	r0, #0
 80096f4:	f7f7 f906 	bl	8000904 <__aeabi_ddiv>
 80096f8:	ec41 0b10 	vmov	d0, r0, r1
 80096fc:	b003      	add	sp, #12
 80096fe:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009702:	2d00      	cmp	r5, #0
 8009704:	da09      	bge.n	800971a <__ieee754_log10+0x4a>
 8009706:	ee10 2a10 	vmov	r2, s0
 800970a:	462b      	mov	r3, r5
 800970c:	4620      	mov	r0, r4
 800970e:	4629      	mov	r1, r5
 8009710:	f7f6 fe1a 	bl	8000348 <__aeabi_dsub>
 8009714:	2200      	movs	r2, #0
 8009716:	2300      	movs	r3, #0
 8009718:	e7ec      	b.n	80096f4 <__ieee754_log10+0x24>
 800971a:	2200      	movs	r2, #0
 800971c:	4b31      	ldr	r3, [pc, #196]	; (80097e4 <__ieee754_log10+0x114>)
 800971e:	4629      	mov	r1, r5
 8009720:	ee10 0a10 	vmov	r0, s0
 8009724:	f7f6 ffc4 	bl	80006b0 <__aeabi_dmul>
 8009728:	f06f 0235 	mvn.w	r2, #53	; 0x35
 800972c:	4604      	mov	r4, r0
 800972e:	460d      	mov	r5, r1
 8009730:	460b      	mov	r3, r1
 8009732:	492d      	ldr	r1, [pc, #180]	; (80097e8 <__ieee754_log10+0x118>)
 8009734:	428b      	cmp	r3, r1
 8009736:	dd08      	ble.n	800974a <__ieee754_log10+0x7a>
 8009738:	4622      	mov	r2, r4
 800973a:	462b      	mov	r3, r5
 800973c:	4620      	mov	r0, r4
 800973e:	4629      	mov	r1, r5
 8009740:	f7f6 fe04 	bl	800034c <__adddf3>
 8009744:	e7d8      	b.n	80096f8 <__ieee754_log10+0x28>
 8009746:	2200      	movs	r2, #0
 8009748:	e7f3      	b.n	8009732 <__ieee754_log10+0x62>
 800974a:	1518      	asrs	r0, r3, #20
 800974c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 8009750:	4410      	add	r0, r2
 8009752:	ea4f 79d0 	mov.w	r9, r0, lsr #31
 8009756:	4448      	add	r0, r9
 8009758:	f3c3 0813 	ubfx	r8, r3, #0, #20
 800975c:	f7f6 ff42 	bl	80005e4 <__aeabi_i2d>
 8009760:	f5c9 737f 	rsb	r3, r9, #1020	; 0x3fc
 8009764:	3303      	adds	r3, #3
 8009766:	ea48 5503 	orr.w	r5, r8, r3, lsl #20
 800976a:	ec45 4b10 	vmov	d0, r4, r5
 800976e:	4606      	mov	r6, r0
 8009770:	460f      	mov	r7, r1
 8009772:	f000 ff65 	bl	800a640 <__ieee754_log>
 8009776:	a314      	add	r3, pc, #80	; (adr r3, 80097c8 <__ieee754_log10+0xf8>)
 8009778:	e9d3 2300 	ldrd	r2, r3, [r3]
 800977c:	4630      	mov	r0, r6
 800977e:	4639      	mov	r1, r7
 8009780:	ed8d 0b00 	vstr	d0, [sp]
 8009784:	f7f6 ff94 	bl	80006b0 <__aeabi_dmul>
 8009788:	ed9d 0b00 	vldr	d0, [sp]
 800978c:	4604      	mov	r4, r0
 800978e:	460d      	mov	r5, r1
 8009790:	a30f      	add	r3, pc, #60	; (adr r3, 80097d0 <__ieee754_log10+0x100>)
 8009792:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009796:	ec51 0b10 	vmov	r0, r1, d0
 800979a:	f7f6 ff89 	bl	80006b0 <__aeabi_dmul>
 800979e:	4602      	mov	r2, r0
 80097a0:	460b      	mov	r3, r1
 80097a2:	4620      	mov	r0, r4
 80097a4:	4629      	mov	r1, r5
 80097a6:	f7f6 fdd1 	bl	800034c <__adddf3>
 80097aa:	a30b      	add	r3, pc, #44	; (adr r3, 80097d8 <__ieee754_log10+0x108>)
 80097ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097b0:	4604      	mov	r4, r0
 80097b2:	460d      	mov	r5, r1
 80097b4:	4630      	mov	r0, r6
 80097b6:	4639      	mov	r1, r7
 80097b8:	f7f6 ff7a 	bl	80006b0 <__aeabi_dmul>
 80097bc:	4602      	mov	r2, r0
 80097be:	460b      	mov	r3, r1
 80097c0:	4620      	mov	r0, r4
 80097c2:	4629      	mov	r1, r5
 80097c4:	e7bc      	b.n	8009740 <__ieee754_log10+0x70>
 80097c6:	bf00      	nop
 80097c8:	11f12b36 	.word	0x11f12b36
 80097cc:	3d59fef3 	.word	0x3d59fef3
 80097d0:	1526e50e 	.word	0x1526e50e
 80097d4:	3fdbcb7b 	.word	0x3fdbcb7b
 80097d8:	509f6000 	.word	0x509f6000
 80097dc:	3fd34413 	.word	0x3fd34413
 80097e0:	c3500000 	.word	0xc3500000
 80097e4:	43500000 	.word	0x43500000
 80097e8:	7fefffff 	.word	0x7fefffff
 80097ec:	00000000 	.word	0x00000000

080097f0 <__ieee754_pow>:
 80097f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097f4:	b091      	sub	sp, #68	; 0x44
 80097f6:	ed8d 1b00 	vstr	d1, [sp]
 80097fa:	e89d 0204 	ldmia.w	sp, {r2, r9}
 80097fe:	ec57 6b10 	vmov	r6, r7, d0
 8009802:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009806:	ea58 0302 	orrs.w	r3, r8, r2
 800980a:	ee10 aa10 	vmov	sl, s0
 800980e:	463d      	mov	r5, r7
 8009810:	f000 84bd 	beq.w	800a18e <__ieee754_pow+0x99e>
 8009814:	4b78      	ldr	r3, [pc, #480]	; (80099f8 <__ieee754_pow+0x208>)
 8009816:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800981a:	429c      	cmp	r4, r3
 800981c:	dc09      	bgt.n	8009832 <__ieee754_pow+0x42>
 800981e:	d103      	bne.n	8009828 <__ieee754_pow+0x38>
 8009820:	b93e      	cbnz	r6, 8009832 <__ieee754_pow+0x42>
 8009822:	45a0      	cmp	r8, r4
 8009824:	dc0d      	bgt.n	8009842 <__ieee754_pow+0x52>
 8009826:	e001      	b.n	800982c <__ieee754_pow+0x3c>
 8009828:	4598      	cmp	r8, r3
 800982a:	dc02      	bgt.n	8009832 <__ieee754_pow+0x42>
 800982c:	4598      	cmp	r8, r3
 800982e:	d10e      	bne.n	800984e <__ieee754_pow+0x5e>
 8009830:	b16a      	cbz	r2, 800984e <__ieee754_pow+0x5e>
 8009832:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009836:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800983a:	ea54 030a 	orrs.w	r3, r4, sl
 800983e:	f000 84a6 	beq.w	800a18e <__ieee754_pow+0x99e>
 8009842:	486e      	ldr	r0, [pc, #440]	; (80099fc <__ieee754_pow+0x20c>)
 8009844:	b011      	add	sp, #68	; 0x44
 8009846:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800984a:	f000 bded 	b.w	800a428 <nan>
 800984e:	2d00      	cmp	r5, #0
 8009850:	da53      	bge.n	80098fa <__ieee754_pow+0x10a>
 8009852:	4b6b      	ldr	r3, [pc, #428]	; (8009a00 <__ieee754_pow+0x210>)
 8009854:	4598      	cmp	r8, r3
 8009856:	dc4d      	bgt.n	80098f4 <__ieee754_pow+0x104>
 8009858:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800985c:	4598      	cmp	r8, r3
 800985e:	dd4c      	ble.n	80098fa <__ieee754_pow+0x10a>
 8009860:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009864:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009868:	2b14      	cmp	r3, #20
 800986a:	dd26      	ble.n	80098ba <__ieee754_pow+0xca>
 800986c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009870:	fa22 f103 	lsr.w	r1, r2, r3
 8009874:	fa01 f303 	lsl.w	r3, r1, r3
 8009878:	429a      	cmp	r2, r3
 800987a:	d13e      	bne.n	80098fa <__ieee754_pow+0x10a>
 800987c:	f001 0101 	and.w	r1, r1, #1
 8009880:	f1c1 0b02 	rsb	fp, r1, #2
 8009884:	2a00      	cmp	r2, #0
 8009886:	d15b      	bne.n	8009940 <__ieee754_pow+0x150>
 8009888:	4b5b      	ldr	r3, [pc, #364]	; (80099f8 <__ieee754_pow+0x208>)
 800988a:	4598      	cmp	r8, r3
 800988c:	d124      	bne.n	80098d8 <__ieee754_pow+0xe8>
 800988e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009892:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009896:	ea53 030a 	orrs.w	r3, r3, sl
 800989a:	f000 8478 	beq.w	800a18e <__ieee754_pow+0x99e>
 800989e:	4b59      	ldr	r3, [pc, #356]	; (8009a04 <__ieee754_pow+0x214>)
 80098a0:	429c      	cmp	r4, r3
 80098a2:	dd2d      	ble.n	8009900 <__ieee754_pow+0x110>
 80098a4:	f1b9 0f00 	cmp.w	r9, #0
 80098a8:	f280 8475 	bge.w	800a196 <__ieee754_pow+0x9a6>
 80098ac:	2000      	movs	r0, #0
 80098ae:	2100      	movs	r1, #0
 80098b0:	ec41 0b10 	vmov	d0, r0, r1
 80098b4:	b011      	add	sp, #68	; 0x44
 80098b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80098ba:	2a00      	cmp	r2, #0
 80098bc:	d13e      	bne.n	800993c <__ieee754_pow+0x14c>
 80098be:	f1c3 0314 	rsb	r3, r3, #20
 80098c2:	fa48 f103 	asr.w	r1, r8, r3
 80098c6:	fa01 f303 	lsl.w	r3, r1, r3
 80098ca:	4598      	cmp	r8, r3
 80098cc:	f040 846b 	bne.w	800a1a6 <__ieee754_pow+0x9b6>
 80098d0:	f001 0101 	and.w	r1, r1, #1
 80098d4:	f1c1 0b02 	rsb	fp, r1, #2
 80098d8:	4b4b      	ldr	r3, [pc, #300]	; (8009a08 <__ieee754_pow+0x218>)
 80098da:	4598      	cmp	r8, r3
 80098dc:	d118      	bne.n	8009910 <__ieee754_pow+0x120>
 80098de:	f1b9 0f00 	cmp.w	r9, #0
 80098e2:	f280 845c 	bge.w	800a19e <__ieee754_pow+0x9ae>
 80098e6:	4948      	ldr	r1, [pc, #288]	; (8009a08 <__ieee754_pow+0x218>)
 80098e8:	4632      	mov	r2, r6
 80098ea:	463b      	mov	r3, r7
 80098ec:	2000      	movs	r0, #0
 80098ee:	f7f7 f809 	bl	8000904 <__aeabi_ddiv>
 80098f2:	e7dd      	b.n	80098b0 <__ieee754_pow+0xc0>
 80098f4:	f04f 0b02 	mov.w	fp, #2
 80098f8:	e7c4      	b.n	8009884 <__ieee754_pow+0x94>
 80098fa:	f04f 0b00 	mov.w	fp, #0
 80098fe:	e7c1      	b.n	8009884 <__ieee754_pow+0x94>
 8009900:	f1b9 0f00 	cmp.w	r9, #0
 8009904:	dad2      	bge.n	80098ac <__ieee754_pow+0xbc>
 8009906:	e89d 0009 	ldmia.w	sp, {r0, r3}
 800990a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800990e:	e7cf      	b.n	80098b0 <__ieee754_pow+0xc0>
 8009910:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009914:	d106      	bne.n	8009924 <__ieee754_pow+0x134>
 8009916:	4632      	mov	r2, r6
 8009918:	463b      	mov	r3, r7
 800991a:	4610      	mov	r0, r2
 800991c:	4619      	mov	r1, r3
 800991e:	f7f6 fec7 	bl	80006b0 <__aeabi_dmul>
 8009922:	e7c5      	b.n	80098b0 <__ieee754_pow+0xc0>
 8009924:	4b39      	ldr	r3, [pc, #228]	; (8009a0c <__ieee754_pow+0x21c>)
 8009926:	4599      	cmp	r9, r3
 8009928:	d10a      	bne.n	8009940 <__ieee754_pow+0x150>
 800992a:	2d00      	cmp	r5, #0
 800992c:	db08      	blt.n	8009940 <__ieee754_pow+0x150>
 800992e:	ec47 6b10 	vmov	d0, r6, r7
 8009932:	b011      	add	sp, #68	; 0x44
 8009934:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009938:	f000 bc6c 	b.w	800a214 <__ieee754_sqrt>
 800993c:	f04f 0b00 	mov.w	fp, #0
 8009940:	ec47 6b10 	vmov	d0, r6, r7
 8009944:	f000 fd5d 	bl	800a402 <fabs>
 8009948:	ec51 0b10 	vmov	r0, r1, d0
 800994c:	f1ba 0f00 	cmp.w	sl, #0
 8009950:	d127      	bne.n	80099a2 <__ieee754_pow+0x1b2>
 8009952:	b124      	cbz	r4, 800995e <__ieee754_pow+0x16e>
 8009954:	4b2c      	ldr	r3, [pc, #176]	; (8009a08 <__ieee754_pow+0x218>)
 8009956:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800995a:	429a      	cmp	r2, r3
 800995c:	d121      	bne.n	80099a2 <__ieee754_pow+0x1b2>
 800995e:	f1b9 0f00 	cmp.w	r9, #0
 8009962:	da05      	bge.n	8009970 <__ieee754_pow+0x180>
 8009964:	4602      	mov	r2, r0
 8009966:	460b      	mov	r3, r1
 8009968:	2000      	movs	r0, #0
 800996a:	4927      	ldr	r1, [pc, #156]	; (8009a08 <__ieee754_pow+0x218>)
 800996c:	f7f6 ffca 	bl	8000904 <__aeabi_ddiv>
 8009970:	2d00      	cmp	r5, #0
 8009972:	da9d      	bge.n	80098b0 <__ieee754_pow+0xc0>
 8009974:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009978:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800997c:	ea54 030b 	orrs.w	r3, r4, fp
 8009980:	d108      	bne.n	8009994 <__ieee754_pow+0x1a4>
 8009982:	4602      	mov	r2, r0
 8009984:	460b      	mov	r3, r1
 8009986:	4610      	mov	r0, r2
 8009988:	4619      	mov	r1, r3
 800998a:	f7f6 fcdd 	bl	8000348 <__aeabi_dsub>
 800998e:	4602      	mov	r2, r0
 8009990:	460b      	mov	r3, r1
 8009992:	e7ac      	b.n	80098ee <__ieee754_pow+0xfe>
 8009994:	f1bb 0f01 	cmp.w	fp, #1
 8009998:	d18a      	bne.n	80098b0 <__ieee754_pow+0xc0>
 800999a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800999e:	4619      	mov	r1, r3
 80099a0:	e786      	b.n	80098b0 <__ieee754_pow+0xc0>
 80099a2:	0fed      	lsrs	r5, r5, #31
 80099a4:	1e6b      	subs	r3, r5, #1
 80099a6:	930d      	str	r3, [sp, #52]	; 0x34
 80099a8:	ea5b 0303 	orrs.w	r3, fp, r3
 80099ac:	d102      	bne.n	80099b4 <__ieee754_pow+0x1c4>
 80099ae:	4632      	mov	r2, r6
 80099b0:	463b      	mov	r3, r7
 80099b2:	e7e8      	b.n	8009986 <__ieee754_pow+0x196>
 80099b4:	4b16      	ldr	r3, [pc, #88]	; (8009a10 <__ieee754_pow+0x220>)
 80099b6:	4598      	cmp	r8, r3
 80099b8:	f340 80fe 	ble.w	8009bb8 <__ieee754_pow+0x3c8>
 80099bc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80099c0:	4598      	cmp	r8, r3
 80099c2:	dd0a      	ble.n	80099da <__ieee754_pow+0x1ea>
 80099c4:	4b0f      	ldr	r3, [pc, #60]	; (8009a04 <__ieee754_pow+0x214>)
 80099c6:	429c      	cmp	r4, r3
 80099c8:	dc0d      	bgt.n	80099e6 <__ieee754_pow+0x1f6>
 80099ca:	f1b9 0f00 	cmp.w	r9, #0
 80099ce:	f6bf af6d 	bge.w	80098ac <__ieee754_pow+0xbc>
 80099d2:	a307      	add	r3, pc, #28	; (adr r3, 80099f0 <__ieee754_pow+0x200>)
 80099d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099d8:	e79f      	b.n	800991a <__ieee754_pow+0x12a>
 80099da:	4b0e      	ldr	r3, [pc, #56]	; (8009a14 <__ieee754_pow+0x224>)
 80099dc:	429c      	cmp	r4, r3
 80099de:	ddf4      	ble.n	80099ca <__ieee754_pow+0x1da>
 80099e0:	4b09      	ldr	r3, [pc, #36]	; (8009a08 <__ieee754_pow+0x218>)
 80099e2:	429c      	cmp	r4, r3
 80099e4:	dd18      	ble.n	8009a18 <__ieee754_pow+0x228>
 80099e6:	f1b9 0f00 	cmp.w	r9, #0
 80099ea:	dcf2      	bgt.n	80099d2 <__ieee754_pow+0x1e2>
 80099ec:	e75e      	b.n	80098ac <__ieee754_pow+0xbc>
 80099ee:	bf00      	nop
 80099f0:	8800759c 	.word	0x8800759c
 80099f4:	7e37e43c 	.word	0x7e37e43c
 80099f8:	7ff00000 	.word	0x7ff00000
 80099fc:	0800aa6a 	.word	0x0800aa6a
 8009a00:	433fffff 	.word	0x433fffff
 8009a04:	3fefffff 	.word	0x3fefffff
 8009a08:	3ff00000 	.word	0x3ff00000
 8009a0c:	3fe00000 	.word	0x3fe00000
 8009a10:	41e00000 	.word	0x41e00000
 8009a14:	3feffffe 	.word	0x3feffffe
 8009a18:	2200      	movs	r2, #0
 8009a1a:	4b63      	ldr	r3, [pc, #396]	; (8009ba8 <__ieee754_pow+0x3b8>)
 8009a1c:	f7f6 fc94 	bl	8000348 <__aeabi_dsub>
 8009a20:	a355      	add	r3, pc, #340	; (adr r3, 8009b78 <__ieee754_pow+0x388>)
 8009a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a26:	4604      	mov	r4, r0
 8009a28:	460d      	mov	r5, r1
 8009a2a:	f7f6 fe41 	bl	80006b0 <__aeabi_dmul>
 8009a2e:	a354      	add	r3, pc, #336	; (adr r3, 8009b80 <__ieee754_pow+0x390>)
 8009a30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a34:	4606      	mov	r6, r0
 8009a36:	460f      	mov	r7, r1
 8009a38:	4620      	mov	r0, r4
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	f7f6 fe38 	bl	80006b0 <__aeabi_dmul>
 8009a40:	2200      	movs	r2, #0
 8009a42:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a46:	4b59      	ldr	r3, [pc, #356]	; (8009bac <__ieee754_pow+0x3bc>)
 8009a48:	4620      	mov	r0, r4
 8009a4a:	4629      	mov	r1, r5
 8009a4c:	f7f6 fe30 	bl	80006b0 <__aeabi_dmul>
 8009a50:	4602      	mov	r2, r0
 8009a52:	460b      	mov	r3, r1
 8009a54:	a14c      	add	r1, pc, #304	; (adr r1, 8009b88 <__ieee754_pow+0x398>)
 8009a56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009a5a:	f7f6 fc75 	bl	8000348 <__aeabi_dsub>
 8009a5e:	4622      	mov	r2, r4
 8009a60:	462b      	mov	r3, r5
 8009a62:	f7f6 fe25 	bl	80006b0 <__aeabi_dmul>
 8009a66:	4602      	mov	r2, r0
 8009a68:	460b      	mov	r3, r1
 8009a6a:	2000      	movs	r0, #0
 8009a6c:	4950      	ldr	r1, [pc, #320]	; (8009bb0 <__ieee754_pow+0x3c0>)
 8009a6e:	f7f6 fc6b 	bl	8000348 <__aeabi_dsub>
 8009a72:	4622      	mov	r2, r4
 8009a74:	462b      	mov	r3, r5
 8009a76:	4680      	mov	r8, r0
 8009a78:	4689      	mov	r9, r1
 8009a7a:	4620      	mov	r0, r4
 8009a7c:	4629      	mov	r1, r5
 8009a7e:	f7f6 fe17 	bl	80006b0 <__aeabi_dmul>
 8009a82:	4602      	mov	r2, r0
 8009a84:	460b      	mov	r3, r1
 8009a86:	4640      	mov	r0, r8
 8009a88:	4649      	mov	r1, r9
 8009a8a:	f7f6 fe11 	bl	80006b0 <__aeabi_dmul>
 8009a8e:	a340      	add	r3, pc, #256	; (adr r3, 8009b90 <__ieee754_pow+0x3a0>)
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	f7f6 fe0c 	bl	80006b0 <__aeabi_dmul>
 8009a98:	4602      	mov	r2, r0
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009aa0:	f7f6 fc52 	bl	8000348 <__aeabi_dsub>
 8009aa4:	4602      	mov	r2, r0
 8009aa6:	460b      	mov	r3, r1
 8009aa8:	4604      	mov	r4, r0
 8009aaa:	460d      	mov	r5, r1
 8009aac:	4630      	mov	r0, r6
 8009aae:	4639      	mov	r1, r7
 8009ab0:	f7f6 fc4c 	bl	800034c <__adddf3>
 8009ab4:	2000      	movs	r0, #0
 8009ab6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009aba:	4632      	mov	r2, r6
 8009abc:	463b      	mov	r3, r7
 8009abe:	f7f6 fc43 	bl	8000348 <__aeabi_dsub>
 8009ac2:	4602      	mov	r2, r0
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	4629      	mov	r1, r5
 8009aca:	f7f6 fc3d 	bl	8000348 <__aeabi_dsub>
 8009ace:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8009ad0:	f10b 33ff 	add.w	r3, fp, #4294967295
 8009ad4:	4313      	orrs	r3, r2
 8009ad6:	4606      	mov	r6, r0
 8009ad8:	460f      	mov	r7, r1
 8009ada:	f040 81eb 	bne.w	8009eb4 <__ieee754_pow+0x6c4>
 8009ade:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009b98 <__ieee754_pow+0x3a8>
 8009ae2:	e9dd 4500 	ldrd	r4, r5, [sp]
 8009ae6:	2400      	movs	r4, #0
 8009ae8:	4622      	mov	r2, r4
 8009aea:	462b      	mov	r3, r5
 8009aec:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009af0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009af4:	f7f6 fc28 	bl	8000348 <__aeabi_dsub>
 8009af8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009afc:	f7f6 fdd8 	bl	80006b0 <__aeabi_dmul>
 8009b00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b04:	4680      	mov	r8, r0
 8009b06:	4689      	mov	r9, r1
 8009b08:	4630      	mov	r0, r6
 8009b0a:	4639      	mov	r1, r7
 8009b0c:	f7f6 fdd0 	bl	80006b0 <__aeabi_dmul>
 8009b10:	4602      	mov	r2, r0
 8009b12:	460b      	mov	r3, r1
 8009b14:	4640      	mov	r0, r8
 8009b16:	4649      	mov	r1, r9
 8009b18:	f7f6 fc18 	bl	800034c <__adddf3>
 8009b1c:	4622      	mov	r2, r4
 8009b1e:	462b      	mov	r3, r5
 8009b20:	4680      	mov	r8, r0
 8009b22:	4689      	mov	r9, r1
 8009b24:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009b28:	f7f6 fdc2 	bl	80006b0 <__aeabi_dmul>
 8009b2c:	460b      	mov	r3, r1
 8009b2e:	4604      	mov	r4, r0
 8009b30:	460d      	mov	r5, r1
 8009b32:	4602      	mov	r2, r0
 8009b34:	4649      	mov	r1, r9
 8009b36:	4640      	mov	r0, r8
 8009b38:	e9cd 4500 	strd	r4, r5, [sp]
 8009b3c:	f7f6 fc06 	bl	800034c <__adddf3>
 8009b40:	4b1c      	ldr	r3, [pc, #112]	; (8009bb4 <__ieee754_pow+0x3c4>)
 8009b42:	4299      	cmp	r1, r3
 8009b44:	4606      	mov	r6, r0
 8009b46:	460f      	mov	r7, r1
 8009b48:	468b      	mov	fp, r1
 8009b4a:	f340 82f7 	ble.w	800a13c <__ieee754_pow+0x94c>
 8009b4e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009b52:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009b56:	4303      	orrs	r3, r0
 8009b58:	f000 81ea 	beq.w	8009f30 <__ieee754_pow+0x740>
 8009b5c:	a310      	add	r3, pc, #64	; (adr r3, 8009ba0 <__ieee754_pow+0x3b0>)
 8009b5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b66:	f7f6 fda3 	bl	80006b0 <__aeabi_dmul>
 8009b6a:	a30d      	add	r3, pc, #52	; (adr r3, 8009ba0 <__ieee754_pow+0x3b0>)
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	e6d5      	b.n	800991e <__ieee754_pow+0x12e>
 8009b72:	bf00      	nop
 8009b74:	f3af 8000 	nop.w
 8009b78:	60000000 	.word	0x60000000
 8009b7c:	3ff71547 	.word	0x3ff71547
 8009b80:	f85ddf44 	.word	0xf85ddf44
 8009b84:	3e54ae0b 	.word	0x3e54ae0b
 8009b88:	55555555 	.word	0x55555555
 8009b8c:	3fd55555 	.word	0x3fd55555
 8009b90:	652b82fe 	.word	0x652b82fe
 8009b94:	3ff71547 	.word	0x3ff71547
 8009b98:	00000000 	.word	0x00000000
 8009b9c:	bff00000 	.word	0xbff00000
 8009ba0:	8800759c 	.word	0x8800759c
 8009ba4:	7e37e43c 	.word	0x7e37e43c
 8009ba8:	3ff00000 	.word	0x3ff00000
 8009bac:	3fd00000 	.word	0x3fd00000
 8009bb0:	3fe00000 	.word	0x3fe00000
 8009bb4:	408fffff 	.word	0x408fffff
 8009bb8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009bbc:	f04f 0200 	mov.w	r2, #0
 8009bc0:	da05      	bge.n	8009bce <__ieee754_pow+0x3de>
 8009bc2:	4bd3      	ldr	r3, [pc, #844]	; (8009f10 <__ieee754_pow+0x720>)
 8009bc4:	f7f6 fd74 	bl	80006b0 <__aeabi_dmul>
 8009bc8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8009bcc:	460c      	mov	r4, r1
 8009bce:	1523      	asrs	r3, r4, #20
 8009bd0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009bd4:	4413      	add	r3, r2
 8009bd6:	9307      	str	r3, [sp, #28]
 8009bd8:	4bce      	ldr	r3, [pc, #824]	; (8009f14 <__ieee754_pow+0x724>)
 8009bda:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8009bde:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8009be2:	429c      	cmp	r4, r3
 8009be4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8009be8:	dd08      	ble.n	8009bfc <__ieee754_pow+0x40c>
 8009bea:	4bcb      	ldr	r3, [pc, #812]	; (8009f18 <__ieee754_pow+0x728>)
 8009bec:	429c      	cmp	r4, r3
 8009bee:	f340 815e 	ble.w	8009eae <__ieee754_pow+0x6be>
 8009bf2:	9b07      	ldr	r3, [sp, #28]
 8009bf4:	3301      	adds	r3, #1
 8009bf6:	9307      	str	r3, [sp, #28]
 8009bf8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8009bfc:	f04f 0a00 	mov.w	sl, #0
 8009c00:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009c04:	930c      	str	r3, [sp, #48]	; 0x30
 8009c06:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009c08:	4bc4      	ldr	r3, [pc, #784]	; (8009f1c <__ieee754_pow+0x72c>)
 8009c0a:	4413      	add	r3, r2
 8009c0c:	ed93 7b00 	vldr	d7, [r3]
 8009c10:	4629      	mov	r1, r5
 8009c12:	ec53 2b17 	vmov	r2, r3, d7
 8009c16:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8009c1a:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009c1e:	f7f6 fb93 	bl	8000348 <__aeabi_dsub>
 8009c22:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009c26:	4606      	mov	r6, r0
 8009c28:	460f      	mov	r7, r1
 8009c2a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009c2e:	f7f6 fb8d 	bl	800034c <__adddf3>
 8009c32:	4602      	mov	r2, r0
 8009c34:	460b      	mov	r3, r1
 8009c36:	2000      	movs	r0, #0
 8009c38:	49b9      	ldr	r1, [pc, #740]	; (8009f20 <__ieee754_pow+0x730>)
 8009c3a:	f7f6 fe63 	bl	8000904 <__aeabi_ddiv>
 8009c3e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009c42:	4602      	mov	r2, r0
 8009c44:	460b      	mov	r3, r1
 8009c46:	4630      	mov	r0, r6
 8009c48:	4639      	mov	r1, r7
 8009c4a:	f7f6 fd31 	bl	80006b0 <__aeabi_dmul>
 8009c4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009c52:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009c56:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8009c5a:	2300      	movs	r3, #0
 8009c5c:	9302      	str	r3, [sp, #8]
 8009c5e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009c62:	106d      	asrs	r5, r5, #1
 8009c64:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009c68:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8009c6c:	2200      	movs	r2, #0
 8009c6e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009c72:	4640      	mov	r0, r8
 8009c74:	4649      	mov	r1, r9
 8009c76:	4614      	mov	r4, r2
 8009c78:	461d      	mov	r5, r3
 8009c7a:	f7f6 fd19 	bl	80006b0 <__aeabi_dmul>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	460b      	mov	r3, r1
 8009c82:	4630      	mov	r0, r6
 8009c84:	4639      	mov	r1, r7
 8009c86:	f7f6 fb5f 	bl	8000348 <__aeabi_dsub>
 8009c8a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009c8e:	4606      	mov	r6, r0
 8009c90:	460f      	mov	r7, r1
 8009c92:	4620      	mov	r0, r4
 8009c94:	4629      	mov	r1, r5
 8009c96:	f7f6 fb57 	bl	8000348 <__aeabi_dsub>
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ca2:	f7f6 fb51 	bl	8000348 <__aeabi_dsub>
 8009ca6:	4642      	mov	r2, r8
 8009ca8:	464b      	mov	r3, r9
 8009caa:	f7f6 fd01 	bl	80006b0 <__aeabi_dmul>
 8009cae:	4602      	mov	r2, r0
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	4639      	mov	r1, r7
 8009cb6:	f7f6 fb47 	bl	8000348 <__aeabi_dsub>
 8009cba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8009cbe:	f7f6 fcf7 	bl	80006b0 <__aeabi_dmul>
 8009cc2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009cc6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009cca:	4610      	mov	r0, r2
 8009ccc:	4619      	mov	r1, r3
 8009cce:	f7f6 fcef 	bl	80006b0 <__aeabi_dmul>
 8009cd2:	a37b      	add	r3, pc, #492	; (adr r3, 8009ec0 <__ieee754_pow+0x6d0>)
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	4604      	mov	r4, r0
 8009cda:	460d      	mov	r5, r1
 8009cdc:	f7f6 fce8 	bl	80006b0 <__aeabi_dmul>
 8009ce0:	a379      	add	r3, pc, #484	; (adr r3, 8009ec8 <__ieee754_pow+0x6d8>)
 8009ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce6:	f7f6 fb31 	bl	800034c <__adddf3>
 8009cea:	4622      	mov	r2, r4
 8009cec:	462b      	mov	r3, r5
 8009cee:	f7f6 fcdf 	bl	80006b0 <__aeabi_dmul>
 8009cf2:	a377      	add	r3, pc, #476	; (adr r3, 8009ed0 <__ieee754_pow+0x6e0>)
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f7f6 fb28 	bl	800034c <__adddf3>
 8009cfc:	4622      	mov	r2, r4
 8009cfe:	462b      	mov	r3, r5
 8009d00:	f7f6 fcd6 	bl	80006b0 <__aeabi_dmul>
 8009d04:	a374      	add	r3, pc, #464	; (adr r3, 8009ed8 <__ieee754_pow+0x6e8>)
 8009d06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0a:	f7f6 fb1f 	bl	800034c <__adddf3>
 8009d0e:	4622      	mov	r2, r4
 8009d10:	462b      	mov	r3, r5
 8009d12:	f7f6 fccd 	bl	80006b0 <__aeabi_dmul>
 8009d16:	a372      	add	r3, pc, #456	; (adr r3, 8009ee0 <__ieee754_pow+0x6f0>)
 8009d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1c:	f7f6 fb16 	bl	800034c <__adddf3>
 8009d20:	4622      	mov	r2, r4
 8009d22:	462b      	mov	r3, r5
 8009d24:	f7f6 fcc4 	bl	80006b0 <__aeabi_dmul>
 8009d28:	a36f      	add	r3, pc, #444	; (adr r3, 8009ee8 <__ieee754_pow+0x6f8>)
 8009d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d2e:	f7f6 fb0d 	bl	800034c <__adddf3>
 8009d32:	4622      	mov	r2, r4
 8009d34:	4606      	mov	r6, r0
 8009d36:	460f      	mov	r7, r1
 8009d38:	462b      	mov	r3, r5
 8009d3a:	4620      	mov	r0, r4
 8009d3c:	4629      	mov	r1, r5
 8009d3e:	f7f6 fcb7 	bl	80006b0 <__aeabi_dmul>
 8009d42:	4602      	mov	r2, r0
 8009d44:	460b      	mov	r3, r1
 8009d46:	4630      	mov	r0, r6
 8009d48:	4639      	mov	r1, r7
 8009d4a:	f7f6 fcb1 	bl	80006b0 <__aeabi_dmul>
 8009d4e:	4642      	mov	r2, r8
 8009d50:	4604      	mov	r4, r0
 8009d52:	460d      	mov	r5, r1
 8009d54:	464b      	mov	r3, r9
 8009d56:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009d5a:	f7f6 faf7 	bl	800034c <__adddf3>
 8009d5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009d62:	f7f6 fca5 	bl	80006b0 <__aeabi_dmul>
 8009d66:	4622      	mov	r2, r4
 8009d68:	462b      	mov	r3, r5
 8009d6a:	f7f6 faef 	bl	800034c <__adddf3>
 8009d6e:	4642      	mov	r2, r8
 8009d70:	4606      	mov	r6, r0
 8009d72:	460f      	mov	r7, r1
 8009d74:	464b      	mov	r3, r9
 8009d76:	4640      	mov	r0, r8
 8009d78:	4649      	mov	r1, r9
 8009d7a:	f7f6 fc99 	bl	80006b0 <__aeabi_dmul>
 8009d7e:	2200      	movs	r2, #0
 8009d80:	4b68      	ldr	r3, [pc, #416]	; (8009f24 <__ieee754_pow+0x734>)
 8009d82:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009d86:	f7f6 fae1 	bl	800034c <__adddf3>
 8009d8a:	4632      	mov	r2, r6
 8009d8c:	463b      	mov	r3, r7
 8009d8e:	f7f6 fadd 	bl	800034c <__adddf3>
 8009d92:	9802      	ldr	r0, [sp, #8]
 8009d94:	460d      	mov	r5, r1
 8009d96:	4604      	mov	r4, r0
 8009d98:	4602      	mov	r2, r0
 8009d9a:	460b      	mov	r3, r1
 8009d9c:	4640      	mov	r0, r8
 8009d9e:	4649      	mov	r1, r9
 8009da0:	f7f6 fc86 	bl	80006b0 <__aeabi_dmul>
 8009da4:	2200      	movs	r2, #0
 8009da6:	4680      	mov	r8, r0
 8009da8:	4689      	mov	r9, r1
 8009daa:	4b5e      	ldr	r3, [pc, #376]	; (8009f24 <__ieee754_pow+0x734>)
 8009dac:	4620      	mov	r0, r4
 8009dae:	4629      	mov	r1, r5
 8009db0:	f7f6 faca 	bl	8000348 <__aeabi_dsub>
 8009db4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009db8:	f7f6 fac6 	bl	8000348 <__aeabi_dsub>
 8009dbc:	4602      	mov	r2, r0
 8009dbe:	460b      	mov	r3, r1
 8009dc0:	4630      	mov	r0, r6
 8009dc2:	4639      	mov	r1, r7
 8009dc4:	f7f6 fac0 	bl	8000348 <__aeabi_dsub>
 8009dc8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dcc:	f7f6 fc70 	bl	80006b0 <__aeabi_dmul>
 8009dd0:	4622      	mov	r2, r4
 8009dd2:	4606      	mov	r6, r0
 8009dd4:	460f      	mov	r7, r1
 8009dd6:	462b      	mov	r3, r5
 8009dd8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009ddc:	f7f6 fc68 	bl	80006b0 <__aeabi_dmul>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	4630      	mov	r0, r6
 8009de6:	4639      	mov	r1, r7
 8009de8:	f7f6 fab0 	bl	800034c <__adddf3>
 8009dec:	4606      	mov	r6, r0
 8009dee:	460f      	mov	r7, r1
 8009df0:	4602      	mov	r2, r0
 8009df2:	460b      	mov	r3, r1
 8009df4:	4640      	mov	r0, r8
 8009df6:	4649      	mov	r1, r9
 8009df8:	f7f6 faa8 	bl	800034c <__adddf3>
 8009dfc:	9802      	ldr	r0, [sp, #8]
 8009dfe:	a33c      	add	r3, pc, #240	; (adr r3, 8009ef0 <__ieee754_pow+0x700>)
 8009e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e04:	4604      	mov	r4, r0
 8009e06:	460d      	mov	r5, r1
 8009e08:	f7f6 fc52 	bl	80006b0 <__aeabi_dmul>
 8009e0c:	4642      	mov	r2, r8
 8009e0e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009e12:	464b      	mov	r3, r9
 8009e14:	4620      	mov	r0, r4
 8009e16:	4629      	mov	r1, r5
 8009e18:	f7f6 fa96 	bl	8000348 <__aeabi_dsub>
 8009e1c:	4602      	mov	r2, r0
 8009e1e:	460b      	mov	r3, r1
 8009e20:	4630      	mov	r0, r6
 8009e22:	4639      	mov	r1, r7
 8009e24:	f7f6 fa90 	bl	8000348 <__aeabi_dsub>
 8009e28:	a333      	add	r3, pc, #204	; (adr r3, 8009ef8 <__ieee754_pow+0x708>)
 8009e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e2e:	f7f6 fc3f 	bl	80006b0 <__aeabi_dmul>
 8009e32:	a333      	add	r3, pc, #204	; (adr r3, 8009f00 <__ieee754_pow+0x710>)
 8009e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e38:	4606      	mov	r6, r0
 8009e3a:	460f      	mov	r7, r1
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	4629      	mov	r1, r5
 8009e40:	f7f6 fc36 	bl	80006b0 <__aeabi_dmul>
 8009e44:	4602      	mov	r2, r0
 8009e46:	460b      	mov	r3, r1
 8009e48:	4630      	mov	r0, r6
 8009e4a:	4639      	mov	r1, r7
 8009e4c:	f7f6 fa7e 	bl	800034c <__adddf3>
 8009e50:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e52:	4b35      	ldr	r3, [pc, #212]	; (8009f28 <__ieee754_pow+0x738>)
 8009e54:	4413      	add	r3, r2
 8009e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e5a:	f7f6 fa77 	bl	800034c <__adddf3>
 8009e5e:	4604      	mov	r4, r0
 8009e60:	9807      	ldr	r0, [sp, #28]
 8009e62:	460d      	mov	r5, r1
 8009e64:	f7f6 fbbe 	bl	80005e4 <__aeabi_i2d>
 8009e68:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009e6a:	4b30      	ldr	r3, [pc, #192]	; (8009f2c <__ieee754_pow+0x73c>)
 8009e6c:	4413      	add	r3, r2
 8009e6e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009e72:	4606      	mov	r6, r0
 8009e74:	460f      	mov	r7, r1
 8009e76:	4622      	mov	r2, r4
 8009e78:	462b      	mov	r3, r5
 8009e7a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009e7e:	f7f6 fa65 	bl	800034c <__adddf3>
 8009e82:	4642      	mov	r2, r8
 8009e84:	464b      	mov	r3, r9
 8009e86:	f7f6 fa61 	bl	800034c <__adddf3>
 8009e8a:	4632      	mov	r2, r6
 8009e8c:	463b      	mov	r3, r7
 8009e8e:	f7f6 fa5d 	bl	800034c <__adddf3>
 8009e92:	9802      	ldr	r0, [sp, #8]
 8009e94:	4632      	mov	r2, r6
 8009e96:	463b      	mov	r3, r7
 8009e98:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009e9c:	f7f6 fa54 	bl	8000348 <__aeabi_dsub>
 8009ea0:	4642      	mov	r2, r8
 8009ea2:	464b      	mov	r3, r9
 8009ea4:	f7f6 fa50 	bl	8000348 <__aeabi_dsub>
 8009ea8:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009eac:	e607      	b.n	8009abe <__ieee754_pow+0x2ce>
 8009eae:	f04f 0a01 	mov.w	sl, #1
 8009eb2:	e6a5      	b.n	8009c00 <__ieee754_pow+0x410>
 8009eb4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009f08 <__ieee754_pow+0x718>
 8009eb8:	e613      	b.n	8009ae2 <__ieee754_pow+0x2f2>
 8009eba:	bf00      	nop
 8009ebc:	f3af 8000 	nop.w
 8009ec0:	4a454eef 	.word	0x4a454eef
 8009ec4:	3fca7e28 	.word	0x3fca7e28
 8009ec8:	93c9db65 	.word	0x93c9db65
 8009ecc:	3fcd864a 	.word	0x3fcd864a
 8009ed0:	a91d4101 	.word	0xa91d4101
 8009ed4:	3fd17460 	.word	0x3fd17460
 8009ed8:	518f264d 	.word	0x518f264d
 8009edc:	3fd55555 	.word	0x3fd55555
 8009ee0:	db6fabff 	.word	0xdb6fabff
 8009ee4:	3fdb6db6 	.word	0x3fdb6db6
 8009ee8:	33333303 	.word	0x33333303
 8009eec:	3fe33333 	.word	0x3fe33333
 8009ef0:	e0000000 	.word	0xe0000000
 8009ef4:	3feec709 	.word	0x3feec709
 8009ef8:	dc3a03fd 	.word	0xdc3a03fd
 8009efc:	3feec709 	.word	0x3feec709
 8009f00:	145b01f5 	.word	0x145b01f5
 8009f04:	be3e2fe0 	.word	0xbe3e2fe0
 8009f08:	00000000 	.word	0x00000000
 8009f0c:	3ff00000 	.word	0x3ff00000
 8009f10:	43400000 	.word	0x43400000
 8009f14:	0003988e 	.word	0x0003988e
 8009f18:	000bb679 	.word	0x000bb679
 8009f1c:	0801e9e8 	.word	0x0801e9e8
 8009f20:	3ff00000 	.word	0x3ff00000
 8009f24:	40080000 	.word	0x40080000
 8009f28:	0801ea08 	.word	0x0801ea08
 8009f2c:	0801e9f8 	.word	0x0801e9f8
 8009f30:	a3b6      	add	r3, pc, #728	; (adr r3, 800a20c <__ieee754_pow+0xa1c>)
 8009f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f36:	4640      	mov	r0, r8
 8009f38:	4649      	mov	r1, r9
 8009f3a:	f7f6 fa07 	bl	800034c <__adddf3>
 8009f3e:	4622      	mov	r2, r4
 8009f40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009f44:	462b      	mov	r3, r5
 8009f46:	4630      	mov	r0, r6
 8009f48:	4639      	mov	r1, r7
 8009f4a:	f7f6 f9fd 	bl	8000348 <__aeabi_dsub>
 8009f4e:	4602      	mov	r2, r0
 8009f50:	460b      	mov	r3, r1
 8009f52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009f56:	f7f6 fe3b 	bl	8000bd0 <__aeabi_dcmpgt>
 8009f5a:	2800      	cmp	r0, #0
 8009f5c:	f47f adfe 	bne.w	8009b5c <__ieee754_pow+0x36c>
 8009f60:	4aa5      	ldr	r2, [pc, #660]	; (800a1f8 <__ieee754_pow+0xa08>)
 8009f62:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009f66:	4293      	cmp	r3, r2
 8009f68:	f340 810c 	ble.w	800a184 <__ieee754_pow+0x994>
 8009f6c:	151b      	asrs	r3, r3, #20
 8009f6e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009f72:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009f76:	fa4a f303 	asr.w	r3, sl, r3
 8009f7a:	445b      	add	r3, fp
 8009f7c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009f80:	4e9e      	ldr	r6, [pc, #632]	; (800a1fc <__ieee754_pow+0xa0c>)
 8009f82:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009f86:	4116      	asrs	r6, r2
 8009f88:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8009f8c:	2000      	movs	r0, #0
 8009f8e:	ea23 0106 	bic.w	r1, r3, r6
 8009f92:	f1c2 0214 	rsb	r2, r2, #20
 8009f96:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8009f9a:	fa4a fa02 	asr.w	sl, sl, r2
 8009f9e:	f1bb 0f00 	cmp.w	fp, #0
 8009fa2:	4602      	mov	r2, r0
 8009fa4:	460b      	mov	r3, r1
 8009fa6:	4620      	mov	r0, r4
 8009fa8:	4629      	mov	r1, r5
 8009faa:	bfb8      	it	lt
 8009fac:	f1ca 0a00 	rsblt	sl, sl, #0
 8009fb0:	f7f6 f9ca 	bl	8000348 <__aeabi_dsub>
 8009fb4:	e9cd 0100 	strd	r0, r1, [sp]
 8009fb8:	4642      	mov	r2, r8
 8009fba:	464b      	mov	r3, r9
 8009fbc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fc0:	f7f6 f9c4 	bl	800034c <__adddf3>
 8009fc4:	2000      	movs	r0, #0
 8009fc6:	a37a      	add	r3, pc, #488	; (adr r3, 800a1b0 <__ieee754_pow+0x9c0>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	4604      	mov	r4, r0
 8009fce:	460d      	mov	r5, r1
 8009fd0:	f7f6 fb6e 	bl	80006b0 <__aeabi_dmul>
 8009fd4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fd8:	4606      	mov	r6, r0
 8009fda:	460f      	mov	r7, r1
 8009fdc:	4620      	mov	r0, r4
 8009fde:	4629      	mov	r1, r5
 8009fe0:	f7f6 f9b2 	bl	8000348 <__aeabi_dsub>
 8009fe4:	4602      	mov	r2, r0
 8009fe6:	460b      	mov	r3, r1
 8009fe8:	4640      	mov	r0, r8
 8009fea:	4649      	mov	r1, r9
 8009fec:	f7f6 f9ac 	bl	8000348 <__aeabi_dsub>
 8009ff0:	a371      	add	r3, pc, #452	; (adr r3, 800a1b8 <__ieee754_pow+0x9c8>)
 8009ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff6:	f7f6 fb5b 	bl	80006b0 <__aeabi_dmul>
 8009ffa:	a371      	add	r3, pc, #452	; (adr r3, 800a1c0 <__ieee754_pow+0x9d0>)
 8009ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a000:	4680      	mov	r8, r0
 800a002:	4689      	mov	r9, r1
 800a004:	4620      	mov	r0, r4
 800a006:	4629      	mov	r1, r5
 800a008:	f7f6 fb52 	bl	80006b0 <__aeabi_dmul>
 800a00c:	4602      	mov	r2, r0
 800a00e:	460b      	mov	r3, r1
 800a010:	4640      	mov	r0, r8
 800a012:	4649      	mov	r1, r9
 800a014:	f7f6 f99a 	bl	800034c <__adddf3>
 800a018:	4604      	mov	r4, r0
 800a01a:	460d      	mov	r5, r1
 800a01c:	4602      	mov	r2, r0
 800a01e:	460b      	mov	r3, r1
 800a020:	4630      	mov	r0, r6
 800a022:	4639      	mov	r1, r7
 800a024:	f7f6 f992 	bl	800034c <__adddf3>
 800a028:	4632      	mov	r2, r6
 800a02a:	463b      	mov	r3, r7
 800a02c:	4680      	mov	r8, r0
 800a02e:	4689      	mov	r9, r1
 800a030:	f7f6 f98a 	bl	8000348 <__aeabi_dsub>
 800a034:	4602      	mov	r2, r0
 800a036:	460b      	mov	r3, r1
 800a038:	4620      	mov	r0, r4
 800a03a:	4629      	mov	r1, r5
 800a03c:	f7f6 f984 	bl	8000348 <__aeabi_dsub>
 800a040:	4642      	mov	r2, r8
 800a042:	4606      	mov	r6, r0
 800a044:	460f      	mov	r7, r1
 800a046:	464b      	mov	r3, r9
 800a048:	4640      	mov	r0, r8
 800a04a:	4649      	mov	r1, r9
 800a04c:	f7f6 fb30 	bl	80006b0 <__aeabi_dmul>
 800a050:	a35d      	add	r3, pc, #372	; (adr r3, 800a1c8 <__ieee754_pow+0x9d8>)
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	4604      	mov	r4, r0
 800a058:	460d      	mov	r5, r1
 800a05a:	f7f6 fb29 	bl	80006b0 <__aeabi_dmul>
 800a05e:	a35c      	add	r3, pc, #368	; (adr r3, 800a1d0 <__ieee754_pow+0x9e0>)
 800a060:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a064:	f7f6 f970 	bl	8000348 <__aeabi_dsub>
 800a068:	4622      	mov	r2, r4
 800a06a:	462b      	mov	r3, r5
 800a06c:	f7f6 fb20 	bl	80006b0 <__aeabi_dmul>
 800a070:	a359      	add	r3, pc, #356	; (adr r3, 800a1d8 <__ieee754_pow+0x9e8>)
 800a072:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a076:	f7f6 f969 	bl	800034c <__adddf3>
 800a07a:	4622      	mov	r2, r4
 800a07c:	462b      	mov	r3, r5
 800a07e:	f7f6 fb17 	bl	80006b0 <__aeabi_dmul>
 800a082:	a357      	add	r3, pc, #348	; (adr r3, 800a1e0 <__ieee754_pow+0x9f0>)
 800a084:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a088:	f7f6 f95e 	bl	8000348 <__aeabi_dsub>
 800a08c:	4622      	mov	r2, r4
 800a08e:	462b      	mov	r3, r5
 800a090:	f7f6 fb0e 	bl	80006b0 <__aeabi_dmul>
 800a094:	a354      	add	r3, pc, #336	; (adr r3, 800a1e8 <__ieee754_pow+0x9f8>)
 800a096:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a09a:	f7f6 f957 	bl	800034c <__adddf3>
 800a09e:	4622      	mov	r2, r4
 800a0a0:	462b      	mov	r3, r5
 800a0a2:	f7f6 fb05 	bl	80006b0 <__aeabi_dmul>
 800a0a6:	4602      	mov	r2, r0
 800a0a8:	460b      	mov	r3, r1
 800a0aa:	4640      	mov	r0, r8
 800a0ac:	4649      	mov	r1, r9
 800a0ae:	f7f6 f94b 	bl	8000348 <__aeabi_dsub>
 800a0b2:	4604      	mov	r4, r0
 800a0b4:	460d      	mov	r5, r1
 800a0b6:	4602      	mov	r2, r0
 800a0b8:	460b      	mov	r3, r1
 800a0ba:	4640      	mov	r0, r8
 800a0bc:	4649      	mov	r1, r9
 800a0be:	f7f6 faf7 	bl	80006b0 <__aeabi_dmul>
 800a0c2:	2200      	movs	r2, #0
 800a0c4:	e9cd 0100 	strd	r0, r1, [sp]
 800a0c8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a0cc:	4620      	mov	r0, r4
 800a0ce:	4629      	mov	r1, r5
 800a0d0:	f7f6 f93a 	bl	8000348 <__aeabi_dsub>
 800a0d4:	4602      	mov	r2, r0
 800a0d6:	460b      	mov	r3, r1
 800a0d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a0dc:	f7f6 fc12 	bl	8000904 <__aeabi_ddiv>
 800a0e0:	4632      	mov	r2, r6
 800a0e2:	4604      	mov	r4, r0
 800a0e4:	460d      	mov	r5, r1
 800a0e6:	463b      	mov	r3, r7
 800a0e8:	4640      	mov	r0, r8
 800a0ea:	4649      	mov	r1, r9
 800a0ec:	f7f6 fae0 	bl	80006b0 <__aeabi_dmul>
 800a0f0:	4632      	mov	r2, r6
 800a0f2:	463b      	mov	r3, r7
 800a0f4:	f7f6 f92a 	bl	800034c <__adddf3>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4620      	mov	r0, r4
 800a0fe:	4629      	mov	r1, r5
 800a100:	f7f6 f922 	bl	8000348 <__aeabi_dsub>
 800a104:	4642      	mov	r2, r8
 800a106:	464b      	mov	r3, r9
 800a108:	f7f6 f91e 	bl	8000348 <__aeabi_dsub>
 800a10c:	4602      	mov	r2, r0
 800a10e:	460b      	mov	r3, r1
 800a110:	2000      	movs	r0, #0
 800a112:	493b      	ldr	r1, [pc, #236]	; (800a200 <__ieee754_pow+0xa10>)
 800a114:	f7f6 f918 	bl	8000348 <__aeabi_dsub>
 800a118:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800a11c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800a120:	4602      	mov	r2, r0
 800a122:	460b      	mov	r3, r1
 800a124:	da31      	bge.n	800a18a <__ieee754_pow+0x99a>
 800a126:	4650      	mov	r0, sl
 800a128:	ec43 2b10 	vmov	d0, r2, r3
 800a12c:	f000 fa0c 	bl	800a548 <scalbn>
 800a130:	ec51 0b10 	vmov	r0, r1, d0
 800a134:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a138:	f7ff bbf1 	b.w	800991e <__ieee754_pow+0x12e>
 800a13c:	4b31      	ldr	r3, [pc, #196]	; (800a204 <__ieee754_pow+0xa14>)
 800a13e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a142:	429e      	cmp	r6, r3
 800a144:	f77f af0c 	ble.w	8009f60 <__ieee754_pow+0x770>
 800a148:	4b2f      	ldr	r3, [pc, #188]	; (800a208 <__ieee754_pow+0xa18>)
 800a14a:	440b      	add	r3, r1
 800a14c:	4303      	orrs	r3, r0
 800a14e:	d00b      	beq.n	800a168 <__ieee754_pow+0x978>
 800a150:	a327      	add	r3, pc, #156	; (adr r3, 800a1f0 <__ieee754_pow+0xa00>)
 800a152:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a156:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a15a:	f7f6 faa9 	bl	80006b0 <__aeabi_dmul>
 800a15e:	a324      	add	r3, pc, #144	; (adr r3, 800a1f0 <__ieee754_pow+0xa00>)
 800a160:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a164:	f7ff bbdb 	b.w	800991e <__ieee754_pow+0x12e>
 800a168:	4622      	mov	r2, r4
 800a16a:	462b      	mov	r3, r5
 800a16c:	f7f6 f8ec 	bl	8000348 <__aeabi_dsub>
 800a170:	4602      	mov	r2, r0
 800a172:	460b      	mov	r3, r1
 800a174:	4640      	mov	r0, r8
 800a176:	4649      	mov	r1, r9
 800a178:	f7f6 fd16 	bl	8000ba8 <__aeabi_dcmple>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	f43f aeef 	beq.w	8009f60 <__ieee754_pow+0x770>
 800a182:	e7e5      	b.n	800a150 <__ieee754_pow+0x960>
 800a184:	f04f 0a00 	mov.w	sl, #0
 800a188:	e716      	b.n	8009fb8 <__ieee754_pow+0x7c8>
 800a18a:	4621      	mov	r1, r4
 800a18c:	e7d2      	b.n	800a134 <__ieee754_pow+0x944>
 800a18e:	2000      	movs	r0, #0
 800a190:	491b      	ldr	r1, [pc, #108]	; (800a200 <__ieee754_pow+0xa10>)
 800a192:	f7ff bb8d 	b.w	80098b0 <__ieee754_pow+0xc0>
 800a196:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a19a:	f7ff bb89 	b.w	80098b0 <__ieee754_pow+0xc0>
 800a19e:	4630      	mov	r0, r6
 800a1a0:	4639      	mov	r1, r7
 800a1a2:	f7ff bb85 	b.w	80098b0 <__ieee754_pow+0xc0>
 800a1a6:	4693      	mov	fp, r2
 800a1a8:	f7ff bb96 	b.w	80098d8 <__ieee754_pow+0xe8>
 800a1ac:	f3af 8000 	nop.w
 800a1b0:	00000000 	.word	0x00000000
 800a1b4:	3fe62e43 	.word	0x3fe62e43
 800a1b8:	fefa39ef 	.word	0xfefa39ef
 800a1bc:	3fe62e42 	.word	0x3fe62e42
 800a1c0:	0ca86c39 	.word	0x0ca86c39
 800a1c4:	be205c61 	.word	0xbe205c61
 800a1c8:	72bea4d0 	.word	0x72bea4d0
 800a1cc:	3e663769 	.word	0x3e663769
 800a1d0:	c5d26bf1 	.word	0xc5d26bf1
 800a1d4:	3ebbbd41 	.word	0x3ebbbd41
 800a1d8:	af25de2c 	.word	0xaf25de2c
 800a1dc:	3f11566a 	.word	0x3f11566a
 800a1e0:	16bebd93 	.word	0x16bebd93
 800a1e4:	3f66c16c 	.word	0x3f66c16c
 800a1e8:	5555553e 	.word	0x5555553e
 800a1ec:	3fc55555 	.word	0x3fc55555
 800a1f0:	c2f8f359 	.word	0xc2f8f359
 800a1f4:	01a56e1f 	.word	0x01a56e1f
 800a1f8:	3fe00000 	.word	0x3fe00000
 800a1fc:	000fffff 	.word	0x000fffff
 800a200:	3ff00000 	.word	0x3ff00000
 800a204:	4090cbff 	.word	0x4090cbff
 800a208:	3f6f3400 	.word	0x3f6f3400
 800a20c:	652b82fe 	.word	0x652b82fe
 800a210:	3c971547 	.word	0x3c971547

0800a214 <__ieee754_sqrt>:
 800a214:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a218:	ec55 4b10 	vmov	r4, r5, d0
 800a21c:	4e54      	ldr	r6, [pc, #336]	; (800a370 <__ieee754_sqrt+0x15c>)
 800a21e:	43ae      	bics	r6, r5
 800a220:	ee10 0a10 	vmov	r0, s0
 800a224:	462b      	mov	r3, r5
 800a226:	462a      	mov	r2, r5
 800a228:	4621      	mov	r1, r4
 800a22a:	d113      	bne.n	800a254 <__ieee754_sqrt+0x40>
 800a22c:	ee10 2a10 	vmov	r2, s0
 800a230:	462b      	mov	r3, r5
 800a232:	ee10 0a10 	vmov	r0, s0
 800a236:	4629      	mov	r1, r5
 800a238:	f7f6 fa3a 	bl	80006b0 <__aeabi_dmul>
 800a23c:	4602      	mov	r2, r0
 800a23e:	460b      	mov	r3, r1
 800a240:	4620      	mov	r0, r4
 800a242:	4629      	mov	r1, r5
 800a244:	f7f6 f882 	bl	800034c <__adddf3>
 800a248:	4604      	mov	r4, r0
 800a24a:	460d      	mov	r5, r1
 800a24c:	ec45 4b10 	vmov	d0, r4, r5
 800a250:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a254:	2d00      	cmp	r5, #0
 800a256:	dc10      	bgt.n	800a27a <__ieee754_sqrt+0x66>
 800a258:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a25c:	4330      	orrs	r0, r6
 800a25e:	d0f5      	beq.n	800a24c <__ieee754_sqrt+0x38>
 800a260:	b15d      	cbz	r5, 800a27a <__ieee754_sqrt+0x66>
 800a262:	ee10 2a10 	vmov	r2, s0
 800a266:	462b      	mov	r3, r5
 800a268:	4620      	mov	r0, r4
 800a26a:	4629      	mov	r1, r5
 800a26c:	f7f6 f86c 	bl	8000348 <__aeabi_dsub>
 800a270:	4602      	mov	r2, r0
 800a272:	460b      	mov	r3, r1
 800a274:	f7f6 fb46 	bl	8000904 <__aeabi_ddiv>
 800a278:	e7e6      	b.n	800a248 <__ieee754_sqrt+0x34>
 800a27a:	151b      	asrs	r3, r3, #20
 800a27c:	d10c      	bne.n	800a298 <__ieee754_sqrt+0x84>
 800a27e:	2a00      	cmp	r2, #0
 800a280:	d06d      	beq.n	800a35e <__ieee754_sqrt+0x14a>
 800a282:	2000      	movs	r0, #0
 800a284:	02d6      	lsls	r6, r2, #11
 800a286:	d56e      	bpl.n	800a366 <__ieee754_sqrt+0x152>
 800a288:	1e44      	subs	r4, r0, #1
 800a28a:	1b1b      	subs	r3, r3, r4
 800a28c:	f1c0 0420 	rsb	r4, r0, #32
 800a290:	fa21 f404 	lsr.w	r4, r1, r4
 800a294:	4322      	orrs	r2, r4
 800a296:	4081      	lsls	r1, r0
 800a298:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a29c:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800a2a0:	07dd      	lsls	r5, r3, #31
 800a2a2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800a2a6:	bf42      	ittt	mi
 800a2a8:	0052      	lslmi	r2, r2, #1
 800a2aa:	eb02 72d1 	addmi.w	r2, r2, r1, lsr #31
 800a2ae:	0049      	lslmi	r1, r1, #1
 800a2b0:	1058      	asrs	r0, r3, #1
 800a2b2:	2500      	movs	r5, #0
 800a2b4:	eb02 73d1 	add.w	r3, r2, r1, lsr #31
 800a2b8:	441a      	add	r2, r3
 800a2ba:	0049      	lsls	r1, r1, #1
 800a2bc:	2316      	movs	r3, #22
 800a2be:	462c      	mov	r4, r5
 800a2c0:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800a2c4:	19a7      	adds	r7, r4, r6
 800a2c6:	4297      	cmp	r7, r2
 800a2c8:	bfde      	ittt	le
 800a2ca:	1bd2      	suble	r2, r2, r7
 800a2cc:	19bc      	addle	r4, r7, r6
 800a2ce:	19ad      	addle	r5, r5, r6
 800a2d0:	0052      	lsls	r2, r2, #1
 800a2d2:	3b01      	subs	r3, #1
 800a2d4:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800a2d8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a2dc:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a2e0:	d1f0      	bne.n	800a2c4 <__ieee754_sqrt+0xb0>
 800a2e2:	f04f 0e20 	mov.w	lr, #32
 800a2e6:	469c      	mov	ip, r3
 800a2e8:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a2ec:	42a2      	cmp	r2, r4
 800a2ee:	eb06 070c 	add.w	r7, r6, ip
 800a2f2:	dc02      	bgt.n	800a2fa <__ieee754_sqrt+0xe6>
 800a2f4:	d112      	bne.n	800a31c <__ieee754_sqrt+0x108>
 800a2f6:	428f      	cmp	r7, r1
 800a2f8:	d810      	bhi.n	800a31c <__ieee754_sqrt+0x108>
 800a2fa:	2f00      	cmp	r7, #0
 800a2fc:	eb07 0c06 	add.w	ip, r7, r6
 800a300:	da34      	bge.n	800a36c <__ieee754_sqrt+0x158>
 800a302:	f1bc 0f00 	cmp.w	ip, #0
 800a306:	db31      	blt.n	800a36c <__ieee754_sqrt+0x158>
 800a308:	f104 0801 	add.w	r8, r4, #1
 800a30c:	1b12      	subs	r2, r2, r4
 800a30e:	428f      	cmp	r7, r1
 800a310:	bf88      	it	hi
 800a312:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800a316:	1bc9      	subs	r1, r1, r7
 800a318:	4433      	add	r3, r6
 800a31a:	4644      	mov	r4, r8
 800a31c:	eb02 77d1 	add.w	r7, r2, r1, lsr #31
 800a320:	f1be 0e01 	subs.w	lr, lr, #1
 800a324:	443a      	add	r2, r7
 800a326:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800a32a:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800a32e:	d1dd      	bne.n	800a2ec <__ieee754_sqrt+0xd8>
 800a330:	430a      	orrs	r2, r1
 800a332:	d006      	beq.n	800a342 <__ieee754_sqrt+0x12e>
 800a334:	1c5c      	adds	r4, r3, #1
 800a336:	bf13      	iteet	ne
 800a338:	3301      	addne	r3, #1
 800a33a:	3501      	addeq	r5, #1
 800a33c:	4673      	moveq	r3, lr
 800a33e:	f023 0301 	bicne.w	r3, r3, #1
 800a342:	106a      	asrs	r2, r5, #1
 800a344:	085b      	lsrs	r3, r3, #1
 800a346:	07e9      	lsls	r1, r5, #31
 800a348:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a34c:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a350:	bf48      	it	mi
 800a352:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a356:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800a35a:	461c      	mov	r4, r3
 800a35c:	e776      	b.n	800a24c <__ieee754_sqrt+0x38>
 800a35e:	0aca      	lsrs	r2, r1, #11
 800a360:	3b15      	subs	r3, #21
 800a362:	0549      	lsls	r1, r1, #21
 800a364:	e78b      	b.n	800a27e <__ieee754_sqrt+0x6a>
 800a366:	0052      	lsls	r2, r2, #1
 800a368:	3001      	adds	r0, #1
 800a36a:	e78b      	b.n	800a284 <__ieee754_sqrt+0x70>
 800a36c:	46a0      	mov	r8, r4
 800a36e:	e7cd      	b.n	800a30c <__ieee754_sqrt+0xf8>
 800a370:	7ff00000 	.word	0x7ff00000

0800a374 <__ieee754_sqrtf>:
 800a374:	ee10 2a10 	vmov	r2, s0
 800a378:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 800a37c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a380:	b570      	push	{r4, r5, r6, lr}
 800a382:	d302      	bcc.n	800a38a <__ieee754_sqrtf+0x16>
 800a384:	eea0 0a00 	vfma.f32	s0, s0, s0
 800a388:	bd70      	pop	{r4, r5, r6, pc}
 800a38a:	b3b1      	cbz	r1, 800a3fa <__ieee754_sqrtf+0x86>
 800a38c:	2a00      	cmp	r2, #0
 800a38e:	da04      	bge.n	800a39a <__ieee754_sqrtf+0x26>
 800a390:	ee70 7a40 	vsub.f32	s15, s0, s0
 800a394:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800a398:	bd70      	pop	{r4, r5, r6, pc}
 800a39a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800a39e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 800a3a2:	d204      	bcs.n	800a3ae <__ieee754_sqrtf+0x3a>
 800a3a4:	2100      	movs	r1, #0
 800a3a6:	0210      	lsls	r0, r2, #8
 800a3a8:	d528      	bpl.n	800a3fc <__ieee754_sqrtf+0x88>
 800a3aa:	3901      	subs	r1, #1
 800a3ac:	1a5b      	subs	r3, r3, r1
 800a3ae:	3b7f      	subs	r3, #127	; 0x7f
 800a3b0:	f3c2 0216 	ubfx	r2, r2, #0, #23
 800a3b4:	07d9      	lsls	r1, r3, #31
 800a3b6:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a3ba:	bf48      	it	mi
 800a3bc:	0052      	lslmi	r2, r2, #1
 800a3be:	1059      	asrs	r1, r3, #1
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	0052      	lsls	r2, r2, #1
 800a3c4:	2419      	movs	r4, #25
 800a3c6:	461e      	mov	r6, r3
 800a3c8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 800a3cc:	1835      	adds	r5, r6, r0
 800a3ce:	4295      	cmp	r5, r2
 800a3d0:	bfde      	ittt	le
 800a3d2:	182e      	addle	r6, r5, r0
 800a3d4:	1b52      	suble	r2, r2, r5
 800a3d6:	181b      	addle	r3, r3, r0
 800a3d8:	3c01      	subs	r4, #1
 800a3da:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a3de:	ea4f 0050 	mov.w	r0, r0, lsr #1
 800a3e2:	d1f3      	bne.n	800a3cc <__ieee754_sqrtf+0x58>
 800a3e4:	b112      	cbz	r2, 800a3ec <__ieee754_sqrtf+0x78>
 800a3e6:	3301      	adds	r3, #1
 800a3e8:	f023 0301 	bic.w	r3, r3, #1
 800a3ec:	105b      	asrs	r3, r3, #1
 800a3ee:	f103 537c 	add.w	r3, r3, #1056964608	; 0x3f000000
 800a3f2:	eb03 53c1 	add.w	r3, r3, r1, lsl #23
 800a3f6:	ee00 3a10 	vmov	s0, r3
 800a3fa:	bd70      	pop	{r4, r5, r6, pc}
 800a3fc:	0052      	lsls	r2, r2, #1
 800a3fe:	3101      	adds	r1, #1
 800a400:	e7d1      	b.n	800a3a6 <__ieee754_sqrtf+0x32>

0800a402 <fabs>:
 800a402:	ec53 2b10 	vmov	r2, r3, d0
 800a406:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a40a:	ec43 2b10 	vmov	d0, r2, r3
 800a40e:	4770      	bx	lr

0800a410 <finite>:
 800a410:	ee10 3a90 	vmov	r3, s1
 800a414:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 800a418:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800a41c:	0fc0      	lsrs	r0, r0, #31
 800a41e:	4770      	bx	lr

0800a420 <matherr>:
 800a420:	2000      	movs	r0, #0
 800a422:	4770      	bx	lr
 800a424:	0000      	movs	r0, r0
	...

0800a428 <nan>:
 800a428:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a430 <nan+0x8>
 800a42c:	4770      	bx	lr
 800a42e:	bf00      	nop
 800a430:	00000000 	.word	0x00000000
 800a434:	7ff80000 	.word	0x7ff80000

0800a438 <rint>:
 800a438:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a43a:	ec51 0b10 	vmov	r0, r1, d0
 800a43e:	f3c1 540a 	ubfx	r4, r1, #20, #11
 800a442:	f2a4 36ff 	subw	r6, r4, #1023	; 0x3ff
 800a446:	2e13      	cmp	r6, #19
 800a448:	ee10 7a10 	vmov	r7, s0
 800a44c:	460b      	mov	r3, r1
 800a44e:	4602      	mov	r2, r0
 800a450:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 800a454:	dc58      	bgt.n	800a508 <rint+0xd0>
 800a456:	2e00      	cmp	r6, #0
 800a458:	da2b      	bge.n	800a4b2 <rint+0x7a>
 800a45a:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a45e:	4302      	orrs	r2, r0
 800a460:	d023      	beq.n	800a4aa <rint+0x72>
 800a462:	f3c1 0213 	ubfx	r2, r1, #0, #20
 800a466:	4302      	orrs	r2, r0
 800a468:	4251      	negs	r1, r2
 800a46a:	4311      	orrs	r1, r2
 800a46c:	0b09      	lsrs	r1, r1, #12
 800a46e:	0c5b      	lsrs	r3, r3, #17
 800a470:	f401 2100 	and.w	r1, r1, #524288	; 0x80000
 800a474:	045b      	lsls	r3, r3, #17
 800a476:	ea41 0703 	orr.w	r7, r1, r3
 800a47a:	4b31      	ldr	r3, [pc, #196]	; (800a540 <rint+0x108>)
 800a47c:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800a480:	4639      	mov	r1, r7
 800a482:	e9d3 6700 	ldrd	r6, r7, [r3]
 800a486:	ee10 0a10 	vmov	r0, s0
 800a48a:	4632      	mov	r2, r6
 800a48c:	463b      	mov	r3, r7
 800a48e:	f7f5 ff5d 	bl	800034c <__adddf3>
 800a492:	e9cd 0100 	strd	r0, r1, [sp]
 800a496:	463b      	mov	r3, r7
 800a498:	4632      	mov	r2, r6
 800a49a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a49e:	f7f5 ff53 	bl	8000348 <__aeabi_dsub>
 800a4a2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a4a6:	ea43 71c5 	orr.w	r1, r3, r5, lsl #31
 800a4aa:	ec41 0b10 	vmov	d0, r0, r1
 800a4ae:	b003      	add	sp, #12
 800a4b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a4b2:	4c24      	ldr	r4, [pc, #144]	; (800a544 <rint+0x10c>)
 800a4b4:	4134      	asrs	r4, r6
 800a4b6:	ea01 0704 	and.w	r7, r1, r4
 800a4ba:	4307      	orrs	r7, r0
 800a4bc:	d0f5      	beq.n	800a4aa <rint+0x72>
 800a4be:	0861      	lsrs	r1, r4, #1
 800a4c0:	ea03 0001 	and.w	r0, r3, r1
 800a4c4:	4302      	orrs	r2, r0
 800a4c6:	d00b      	beq.n	800a4e0 <rint+0xa8>
 800a4c8:	ea23 0101 	bic.w	r1, r3, r1
 800a4cc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800a4d0:	2e13      	cmp	r6, #19
 800a4d2:	fa43 f306 	asr.w	r3, r3, r6
 800a4d6:	bf0c      	ite	eq
 800a4d8:	f04f 4200 	moveq.w	r2, #2147483648	; 0x80000000
 800a4dc:	2200      	movne	r2, #0
 800a4de:	430b      	orrs	r3, r1
 800a4e0:	4619      	mov	r1, r3
 800a4e2:	4b17      	ldr	r3, [pc, #92]	; (800a540 <rint+0x108>)
 800a4e4:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a4e8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800a4ec:	4610      	mov	r0, r2
 800a4ee:	462b      	mov	r3, r5
 800a4f0:	4622      	mov	r2, r4
 800a4f2:	f7f5 ff2b 	bl	800034c <__adddf3>
 800a4f6:	e9cd 0100 	strd	r0, r1, [sp]
 800a4fa:	4622      	mov	r2, r4
 800a4fc:	462b      	mov	r3, r5
 800a4fe:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a502:	f7f5 ff21 	bl	8000348 <__aeabi_dsub>
 800a506:	e7d0      	b.n	800a4aa <rint+0x72>
 800a508:	2e33      	cmp	r6, #51	; 0x33
 800a50a:	dd08      	ble.n	800a51e <rint+0xe6>
 800a50c:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800a510:	d1cb      	bne.n	800a4aa <rint+0x72>
 800a512:	ee10 2a10 	vmov	r2, s0
 800a516:	460b      	mov	r3, r1
 800a518:	f7f5 ff18 	bl	800034c <__adddf3>
 800a51c:	e7c5      	b.n	800a4aa <rint+0x72>
 800a51e:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800a522:	f04f 34ff 	mov.w	r4, #4294967295
 800a526:	40f4      	lsrs	r4, r6
 800a528:	4220      	tst	r0, r4
 800a52a:	d0be      	beq.n	800a4aa <rint+0x72>
 800a52c:	0861      	lsrs	r1, r4, #1
 800a52e:	420f      	tst	r7, r1
 800a530:	bf1f      	itttt	ne
 800a532:	f04f 4280 	movne.w	r2, #1073741824	; 0x40000000
 800a536:	ea27 0101 	bicne.w	r1, r7, r1
 800a53a:	4132      	asrne	r2, r6
 800a53c:	430a      	orrne	r2, r1
 800a53e:	e7cf      	b.n	800a4e0 <rint+0xa8>
 800a540:	0801ea18 	.word	0x0801ea18
 800a544:	000fffff 	.word	0x000fffff

0800a548 <scalbn>:
 800a548:	b570      	push	{r4, r5, r6, lr}
 800a54a:	ec55 4b10 	vmov	r4, r5, d0
 800a54e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800a552:	4606      	mov	r6, r0
 800a554:	462b      	mov	r3, r5
 800a556:	b9b2      	cbnz	r2, 800a586 <scalbn+0x3e>
 800a558:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a55c:	4323      	orrs	r3, r4
 800a55e:	d03c      	beq.n	800a5da <scalbn+0x92>
 800a560:	2200      	movs	r2, #0
 800a562:	4b33      	ldr	r3, [pc, #204]	; (800a630 <scalbn+0xe8>)
 800a564:	4629      	mov	r1, r5
 800a566:	ee10 0a10 	vmov	r0, s0
 800a56a:	f7f6 f8a1 	bl	80006b0 <__aeabi_dmul>
 800a56e:	4a31      	ldr	r2, [pc, #196]	; (800a634 <scalbn+0xec>)
 800a570:	4296      	cmp	r6, r2
 800a572:	4604      	mov	r4, r0
 800a574:	460d      	mov	r5, r1
 800a576:	460b      	mov	r3, r1
 800a578:	da13      	bge.n	800a5a2 <scalbn+0x5a>
 800a57a:	a329      	add	r3, pc, #164	; (adr r3, 800a620 <scalbn+0xd8>)
 800a57c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a580:	f7f6 f896 	bl	80006b0 <__aeabi_dmul>
 800a584:	e00a      	b.n	800a59c <scalbn+0x54>
 800a586:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800a58a:	428a      	cmp	r2, r1
 800a58c:	d10c      	bne.n	800a5a8 <scalbn+0x60>
 800a58e:	ee10 2a10 	vmov	r2, s0
 800a592:	462b      	mov	r3, r5
 800a594:	4620      	mov	r0, r4
 800a596:	4629      	mov	r1, r5
 800a598:	f7f5 fed8 	bl	800034c <__adddf3>
 800a59c:	4604      	mov	r4, r0
 800a59e:	460d      	mov	r5, r1
 800a5a0:	e01b      	b.n	800a5da <scalbn+0x92>
 800a5a2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800a5a6:	3a36      	subs	r2, #54	; 0x36
 800a5a8:	4432      	add	r2, r6
 800a5aa:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a5ae:	428a      	cmp	r2, r1
 800a5b0:	dd0b      	ble.n	800a5ca <scalbn+0x82>
 800a5b2:	ec45 4b11 	vmov	d1, r4, r5
 800a5b6:	ed9f 0b1c 	vldr	d0, [pc, #112]	; 800a628 <scalbn+0xe0>
 800a5ba:	f000 fa19 	bl	800a9f0 <copysign>
 800a5be:	a31a      	add	r3, pc, #104	; (adr r3, 800a628 <scalbn+0xe0>)
 800a5c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5c4:	ec51 0b10 	vmov	r0, r1, d0
 800a5c8:	e7da      	b.n	800a580 <scalbn+0x38>
 800a5ca:	2a00      	cmp	r2, #0
 800a5cc:	dd08      	ble.n	800a5e0 <scalbn+0x98>
 800a5ce:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a5d2:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a5d6:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a5da:	ec45 4b10 	vmov	d0, r4, r5
 800a5de:	bd70      	pop	{r4, r5, r6, pc}
 800a5e0:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a5e4:	da0d      	bge.n	800a602 <scalbn+0xba>
 800a5e6:	f24c 3350 	movw	r3, #50000	; 0xc350
 800a5ea:	429e      	cmp	r6, r3
 800a5ec:	ec45 4b11 	vmov	d1, r4, r5
 800a5f0:	dce1      	bgt.n	800a5b6 <scalbn+0x6e>
 800a5f2:	ed9f 0b0b 	vldr	d0, [pc, #44]	; 800a620 <scalbn+0xd8>
 800a5f6:	f000 f9fb 	bl	800a9f0 <copysign>
 800a5fa:	a309      	add	r3, pc, #36	; (adr r3, 800a620 <scalbn+0xd8>)
 800a5fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a600:	e7e0      	b.n	800a5c4 <scalbn+0x7c>
 800a602:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a606:	3236      	adds	r2, #54	; 0x36
 800a608:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a60c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a610:	4620      	mov	r0, r4
 800a612:	4629      	mov	r1, r5
 800a614:	2200      	movs	r2, #0
 800a616:	4b08      	ldr	r3, [pc, #32]	; (800a638 <scalbn+0xf0>)
 800a618:	e7b2      	b.n	800a580 <scalbn+0x38>
 800a61a:	bf00      	nop
 800a61c:	f3af 8000 	nop.w
 800a620:	c2f8f359 	.word	0xc2f8f359
 800a624:	01a56e1f 	.word	0x01a56e1f
 800a628:	8800759c 	.word	0x8800759c
 800a62c:	7e37e43c 	.word	0x7e37e43c
 800a630:	43500000 	.word	0x43500000
 800a634:	ffff3cb0 	.word	0xffff3cb0
 800a638:	3c900000 	.word	0x3c900000
 800a63c:	00000000 	.word	0x00000000

0800a640 <__ieee754_log>:
 800a640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a644:	ec51 0b10 	vmov	r0, r1, d0
 800a648:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a64c:	b087      	sub	sp, #28
 800a64e:	ee10 3a10 	vmov	r3, s0
 800a652:	460d      	mov	r5, r1
 800a654:	da27      	bge.n	800a6a6 <__ieee754_log+0x66>
 800a656:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 800a65a:	4313      	orrs	r3, r2
 800a65c:	d10a      	bne.n	800a674 <__ieee754_log+0x34>
 800a65e:	49cc      	ldr	r1, [pc, #816]	; (800a990 <__ieee754_log+0x350>)
 800a660:	2200      	movs	r2, #0
 800a662:	2300      	movs	r3, #0
 800a664:	2000      	movs	r0, #0
 800a666:	f7f6 f94d 	bl	8000904 <__aeabi_ddiv>
 800a66a:	ec41 0b10 	vmov	d0, r0, r1
 800a66e:	b007      	add	sp, #28
 800a670:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a674:	2900      	cmp	r1, #0
 800a676:	da07      	bge.n	800a688 <__ieee754_log+0x48>
 800a678:	ee10 2a10 	vmov	r2, s0
 800a67c:	460b      	mov	r3, r1
 800a67e:	f7f5 fe63 	bl	8000348 <__aeabi_dsub>
 800a682:	2200      	movs	r2, #0
 800a684:	2300      	movs	r3, #0
 800a686:	e7ee      	b.n	800a666 <__ieee754_log+0x26>
 800a688:	4bc2      	ldr	r3, [pc, #776]	; (800a994 <__ieee754_log+0x354>)
 800a68a:	2200      	movs	r2, #0
 800a68c:	f7f6 f810 	bl	80006b0 <__aeabi_dmul>
 800a690:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a694:	460d      	mov	r5, r1
 800a696:	4ac0      	ldr	r2, [pc, #768]	; (800a998 <__ieee754_log+0x358>)
 800a698:	4295      	cmp	r5, r2
 800a69a:	dd06      	ble.n	800a6aa <__ieee754_log+0x6a>
 800a69c:	4602      	mov	r2, r0
 800a69e:	460b      	mov	r3, r1
 800a6a0:	f7f5 fe54 	bl	800034c <__adddf3>
 800a6a4:	e7e1      	b.n	800a66a <__ieee754_log+0x2a>
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	e7f5      	b.n	800a696 <__ieee754_log+0x56>
 800a6aa:	152c      	asrs	r4, r5, #20
 800a6ac:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a6b0:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a6b4:	441c      	add	r4, r3
 800a6b6:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a6ba:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a6be:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a6c2:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a6c6:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a6ca:	ea42 0105 	orr.w	r1, r2, r5
 800a6ce:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	4bb1      	ldr	r3, [pc, #708]	; (800a99c <__ieee754_log+0x35c>)
 800a6d6:	f7f5 fe37 	bl	8000348 <__aeabi_dsub>
 800a6da:	1cab      	adds	r3, r5, #2
 800a6dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a6e0:	2b02      	cmp	r3, #2
 800a6e2:	4682      	mov	sl, r0
 800a6e4:	468b      	mov	fp, r1
 800a6e6:	f04f 0200 	mov.w	r2, #0
 800a6ea:	dc5b      	bgt.n	800a7a4 <__ieee754_log+0x164>
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	f7f6 fa47 	bl	8000b80 <__aeabi_dcmpeq>
 800a6f2:	b1d0      	cbz	r0, 800a72a <__ieee754_log+0xea>
 800a6f4:	2c00      	cmp	r4, #0
 800a6f6:	f000 8170 	beq.w	800a9da <__ieee754_log+0x39a>
 800a6fa:	4620      	mov	r0, r4
 800a6fc:	f7f5 ff72 	bl	80005e4 <__aeabi_i2d>
 800a700:	a38f      	add	r3, pc, #572	; (adr r3, 800a940 <__ieee754_log+0x300>)
 800a702:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a706:	4606      	mov	r6, r0
 800a708:	460f      	mov	r7, r1
 800a70a:	f7f5 ffd1 	bl	80006b0 <__aeabi_dmul>
 800a70e:	a38e      	add	r3, pc, #568	; (adr r3, 800a948 <__ieee754_log+0x308>)
 800a710:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a714:	4604      	mov	r4, r0
 800a716:	460d      	mov	r5, r1
 800a718:	4630      	mov	r0, r6
 800a71a:	4639      	mov	r1, r7
 800a71c:	f7f5 ffc8 	bl	80006b0 <__aeabi_dmul>
 800a720:	4602      	mov	r2, r0
 800a722:	460b      	mov	r3, r1
 800a724:	4620      	mov	r0, r4
 800a726:	4629      	mov	r1, r5
 800a728:	e7ba      	b.n	800a6a0 <__ieee754_log+0x60>
 800a72a:	a389      	add	r3, pc, #548	; (adr r3, 800a950 <__ieee754_log+0x310>)
 800a72c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a730:	4650      	mov	r0, sl
 800a732:	4659      	mov	r1, fp
 800a734:	f7f5 ffbc 	bl	80006b0 <__aeabi_dmul>
 800a738:	4602      	mov	r2, r0
 800a73a:	460b      	mov	r3, r1
 800a73c:	2000      	movs	r0, #0
 800a73e:	4998      	ldr	r1, [pc, #608]	; (800a9a0 <__ieee754_log+0x360>)
 800a740:	f7f5 fe02 	bl	8000348 <__aeabi_dsub>
 800a744:	4652      	mov	r2, sl
 800a746:	4606      	mov	r6, r0
 800a748:	460f      	mov	r7, r1
 800a74a:	465b      	mov	r3, fp
 800a74c:	4650      	mov	r0, sl
 800a74e:	4659      	mov	r1, fp
 800a750:	f7f5 ffae 	bl	80006b0 <__aeabi_dmul>
 800a754:	4602      	mov	r2, r0
 800a756:	460b      	mov	r3, r1
 800a758:	4630      	mov	r0, r6
 800a75a:	4639      	mov	r1, r7
 800a75c:	f7f5 ffa8 	bl	80006b0 <__aeabi_dmul>
 800a760:	4606      	mov	r6, r0
 800a762:	460f      	mov	r7, r1
 800a764:	b934      	cbnz	r4, 800a774 <__ieee754_log+0x134>
 800a766:	4602      	mov	r2, r0
 800a768:	460b      	mov	r3, r1
 800a76a:	4650      	mov	r0, sl
 800a76c:	4659      	mov	r1, fp
 800a76e:	f7f5 fdeb 	bl	8000348 <__aeabi_dsub>
 800a772:	e77a      	b.n	800a66a <__ieee754_log+0x2a>
 800a774:	4620      	mov	r0, r4
 800a776:	f7f5 ff35 	bl	80005e4 <__aeabi_i2d>
 800a77a:	a371      	add	r3, pc, #452	; (adr r3, 800a940 <__ieee754_log+0x300>)
 800a77c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a780:	4680      	mov	r8, r0
 800a782:	4689      	mov	r9, r1
 800a784:	f7f5 ff94 	bl	80006b0 <__aeabi_dmul>
 800a788:	a36f      	add	r3, pc, #444	; (adr r3, 800a948 <__ieee754_log+0x308>)
 800a78a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a78e:	4604      	mov	r4, r0
 800a790:	460d      	mov	r5, r1
 800a792:	4640      	mov	r0, r8
 800a794:	4649      	mov	r1, r9
 800a796:	f7f5 ff8b 	bl	80006b0 <__aeabi_dmul>
 800a79a:	4602      	mov	r2, r0
 800a79c:	460b      	mov	r3, r1
 800a79e:	4630      	mov	r0, r6
 800a7a0:	4639      	mov	r1, r7
 800a7a2:	e0b2      	b.n	800a90a <__ieee754_log+0x2ca>
 800a7a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a7a8:	f7f5 fdd0 	bl	800034c <__adddf3>
 800a7ac:	4602      	mov	r2, r0
 800a7ae:	460b      	mov	r3, r1
 800a7b0:	4650      	mov	r0, sl
 800a7b2:	4659      	mov	r1, fp
 800a7b4:	f7f6 f8a6 	bl	8000904 <__aeabi_ddiv>
 800a7b8:	e9cd 0100 	strd	r0, r1, [sp]
 800a7bc:	4620      	mov	r0, r4
 800a7be:	f7f5 ff11 	bl	80005e4 <__aeabi_i2d>
 800a7c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a7c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a7ca:	4610      	mov	r0, r2
 800a7cc:	4619      	mov	r1, r3
 800a7ce:	f7f5 ff6f 	bl	80006b0 <__aeabi_dmul>
 800a7d2:	4602      	mov	r2, r0
 800a7d4:	460b      	mov	r3, r1
 800a7d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a7da:	f7f5 ff69 	bl	80006b0 <__aeabi_dmul>
 800a7de:	a35e      	add	r3, pc, #376	; (adr r3, 800a958 <__ieee754_log+0x318>)
 800a7e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7e4:	4606      	mov	r6, r0
 800a7e6:	460f      	mov	r7, r1
 800a7e8:	f7f5 ff62 	bl	80006b0 <__aeabi_dmul>
 800a7ec:	a35c      	add	r3, pc, #368	; (adr r3, 800a960 <__ieee754_log+0x320>)
 800a7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7f2:	f7f5 fdab 	bl	800034c <__adddf3>
 800a7f6:	4632      	mov	r2, r6
 800a7f8:	463b      	mov	r3, r7
 800a7fa:	f7f5 ff59 	bl	80006b0 <__aeabi_dmul>
 800a7fe:	a35a      	add	r3, pc, #360	; (adr r3, 800a968 <__ieee754_log+0x328>)
 800a800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a804:	f7f5 fda2 	bl	800034c <__adddf3>
 800a808:	4632      	mov	r2, r6
 800a80a:	463b      	mov	r3, r7
 800a80c:	f7f5 ff50 	bl	80006b0 <__aeabi_dmul>
 800a810:	a357      	add	r3, pc, #348	; (adr r3, 800a970 <__ieee754_log+0x330>)
 800a812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a816:	f7f5 fd99 	bl	800034c <__adddf3>
 800a81a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a81e:	f7f5 ff47 	bl	80006b0 <__aeabi_dmul>
 800a822:	a355      	add	r3, pc, #340	; (adr r3, 800a978 <__ieee754_log+0x338>)
 800a824:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a828:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a82c:	4630      	mov	r0, r6
 800a82e:	4639      	mov	r1, r7
 800a830:	f7f5 ff3e 	bl	80006b0 <__aeabi_dmul>
 800a834:	a352      	add	r3, pc, #328	; (adr r3, 800a980 <__ieee754_log+0x340>)
 800a836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a83a:	f7f5 fd87 	bl	800034c <__adddf3>
 800a83e:	4632      	mov	r2, r6
 800a840:	463b      	mov	r3, r7
 800a842:	f7f5 ff35 	bl	80006b0 <__aeabi_dmul>
 800a846:	a350      	add	r3, pc, #320	; (adr r3, 800a988 <__ieee754_log+0x348>)
 800a848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a84c:	f7f5 fd7e 	bl	800034c <__adddf3>
 800a850:	4632      	mov	r2, r6
 800a852:	463b      	mov	r3, r7
 800a854:	f7f5 ff2c 	bl	80006b0 <__aeabi_dmul>
 800a858:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 800a85c:	4602      	mov	r2, r0
 800a85e:	460b      	mov	r3, r1
 800a860:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a864:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a868:	f7f5 fd70 	bl	800034c <__adddf3>
 800a86c:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 800a870:	3551      	adds	r5, #81	; 0x51
 800a872:	ea45 0508 	orr.w	r5, r5, r8
 800a876:	2d00      	cmp	r5, #0
 800a878:	4606      	mov	r6, r0
 800a87a:	460f      	mov	r7, r1
 800a87c:	dd50      	ble.n	800a920 <__ieee754_log+0x2e0>
 800a87e:	2200      	movs	r2, #0
 800a880:	4b47      	ldr	r3, [pc, #284]	; (800a9a0 <__ieee754_log+0x360>)
 800a882:	4650      	mov	r0, sl
 800a884:	4659      	mov	r1, fp
 800a886:	f7f5 ff13 	bl	80006b0 <__aeabi_dmul>
 800a88a:	4652      	mov	r2, sl
 800a88c:	465b      	mov	r3, fp
 800a88e:	f7f5 ff0f 	bl	80006b0 <__aeabi_dmul>
 800a892:	4680      	mov	r8, r0
 800a894:	4689      	mov	r9, r1
 800a896:	b994      	cbnz	r4, 800a8be <__ieee754_log+0x27e>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4630      	mov	r0, r6
 800a89e:	4639      	mov	r1, r7
 800a8a0:	f7f5 fd54 	bl	800034c <__adddf3>
 800a8a4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8a8:	f7f5 ff02 	bl	80006b0 <__aeabi_dmul>
 800a8ac:	4602      	mov	r2, r0
 800a8ae:	460b      	mov	r3, r1
 800a8b0:	4640      	mov	r0, r8
 800a8b2:	4649      	mov	r1, r9
 800a8b4:	f7f5 fd48 	bl	8000348 <__aeabi_dsub>
 800a8b8:	4602      	mov	r2, r0
 800a8ba:	460b      	mov	r3, r1
 800a8bc:	e755      	b.n	800a76a <__ieee754_log+0x12a>
 800a8be:	a320      	add	r3, pc, #128	; (adr r3, 800a940 <__ieee754_log+0x300>)
 800a8c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8c8:	f7f5 fef2 	bl	80006b0 <__aeabi_dmul>
 800a8cc:	4642      	mov	r2, r8
 800a8ce:	464b      	mov	r3, r9
 800a8d0:	4604      	mov	r4, r0
 800a8d2:	460d      	mov	r5, r1
 800a8d4:	4630      	mov	r0, r6
 800a8d6:	4639      	mov	r1, r7
 800a8d8:	f7f5 fd38 	bl	800034c <__adddf3>
 800a8dc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a8e0:	f7f5 fee6 	bl	80006b0 <__aeabi_dmul>
 800a8e4:	a318      	add	r3, pc, #96	; (adr r3, 800a948 <__ieee754_log+0x308>)
 800a8e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8ea:	4606      	mov	r6, r0
 800a8ec:	460f      	mov	r7, r1
 800a8ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a8f2:	f7f5 fedd 	bl	80006b0 <__aeabi_dmul>
 800a8f6:	4602      	mov	r2, r0
 800a8f8:	460b      	mov	r3, r1
 800a8fa:	4630      	mov	r0, r6
 800a8fc:	4639      	mov	r1, r7
 800a8fe:	f7f5 fd25 	bl	800034c <__adddf3>
 800a902:	4602      	mov	r2, r0
 800a904:	460b      	mov	r3, r1
 800a906:	4640      	mov	r0, r8
 800a908:	4649      	mov	r1, r9
 800a90a:	f7f5 fd1d 	bl	8000348 <__aeabi_dsub>
 800a90e:	4652      	mov	r2, sl
 800a910:	465b      	mov	r3, fp
 800a912:	f7f5 fd19 	bl	8000348 <__aeabi_dsub>
 800a916:	4602      	mov	r2, r0
 800a918:	460b      	mov	r3, r1
 800a91a:	4620      	mov	r0, r4
 800a91c:	4629      	mov	r1, r5
 800a91e:	e726      	b.n	800a76e <__ieee754_log+0x12e>
 800a920:	2c00      	cmp	r4, #0
 800a922:	d13f      	bne.n	800a9a4 <__ieee754_log+0x364>
 800a924:	4602      	mov	r2, r0
 800a926:	460b      	mov	r3, r1
 800a928:	4650      	mov	r0, sl
 800a92a:	4659      	mov	r1, fp
 800a92c:	f7f5 fd0c 	bl	8000348 <__aeabi_dsub>
 800a930:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a934:	f7f5 febc 	bl	80006b0 <__aeabi_dmul>
 800a938:	e7be      	b.n	800a8b8 <__ieee754_log+0x278>
 800a93a:	bf00      	nop
 800a93c:	f3af 8000 	nop.w
 800a940:	fee00000 	.word	0xfee00000
 800a944:	3fe62e42 	.word	0x3fe62e42
 800a948:	35793c76 	.word	0x35793c76
 800a94c:	3dea39ef 	.word	0x3dea39ef
 800a950:	55555555 	.word	0x55555555
 800a954:	3fd55555 	.word	0x3fd55555
 800a958:	df3e5244 	.word	0xdf3e5244
 800a95c:	3fc2f112 	.word	0x3fc2f112
 800a960:	96cb03de 	.word	0x96cb03de
 800a964:	3fc74664 	.word	0x3fc74664
 800a968:	94229359 	.word	0x94229359
 800a96c:	3fd24924 	.word	0x3fd24924
 800a970:	55555593 	.word	0x55555593
 800a974:	3fe55555 	.word	0x3fe55555
 800a978:	d078c69f 	.word	0xd078c69f
 800a97c:	3fc39a09 	.word	0x3fc39a09
 800a980:	1d8e78af 	.word	0x1d8e78af
 800a984:	3fcc71c5 	.word	0x3fcc71c5
 800a988:	9997fa04 	.word	0x9997fa04
 800a98c:	3fd99999 	.word	0x3fd99999
 800a990:	c3500000 	.word	0xc3500000
 800a994:	43500000 	.word	0x43500000
 800a998:	7fefffff 	.word	0x7fefffff
 800a99c:	3ff00000 	.word	0x3ff00000
 800a9a0:	3fe00000 	.word	0x3fe00000
 800a9a4:	a30e      	add	r3, pc, #56	; (adr r3, 800a9e0 <__ieee754_log+0x3a0>)
 800a9a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9aa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9ae:	f7f5 fe7f 	bl	80006b0 <__aeabi_dmul>
 800a9b2:	4632      	mov	r2, r6
 800a9b4:	463b      	mov	r3, r7
 800a9b6:	4604      	mov	r4, r0
 800a9b8:	460d      	mov	r5, r1
 800a9ba:	4650      	mov	r0, sl
 800a9bc:	4659      	mov	r1, fp
 800a9be:	f7f5 fcc3 	bl	8000348 <__aeabi_dsub>
 800a9c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9c6:	f7f5 fe73 	bl	80006b0 <__aeabi_dmul>
 800a9ca:	a307      	add	r3, pc, #28	; (adr r3, 800a9e8 <__ieee754_log+0x3a8>)
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	4606      	mov	r6, r0
 800a9d2:	460f      	mov	r7, r1
 800a9d4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9d8:	e6dd      	b.n	800a796 <__ieee754_log+0x156>
 800a9da:	2000      	movs	r0, #0
 800a9dc:	2100      	movs	r1, #0
 800a9de:	e644      	b.n	800a66a <__ieee754_log+0x2a>
 800a9e0:	fee00000 	.word	0xfee00000
 800a9e4:	3fe62e42 	.word	0x3fe62e42
 800a9e8:	35793c76 	.word	0x35793c76
 800a9ec:	3dea39ef 	.word	0x3dea39ef

0800a9f0 <copysign>:
 800a9f0:	ec53 2b10 	vmov	r2, r3, d0
 800a9f4:	ee11 0a90 	vmov	r0, s3
 800a9f8:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a9fc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800aa00:	ea41 0300 	orr.w	r3, r1, r0
 800aa04:	ec43 2b10 	vmov	d0, r2, r3
 800aa08:	4770      	bx	lr
	...

0800aa0c <_init>:
 800aa0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa0e:	bf00      	nop
 800aa10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa12:	bc08      	pop	{r3}
 800aa14:	469e      	mov	lr, r3
 800aa16:	4770      	bx	lr

0800aa18 <_fini>:
 800aa18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa1a:	bf00      	nop
 800aa1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aa1e:	bc08      	pop	{r3}
 800aa20:	469e      	mov	lr, r3
 800aa22:	4770      	bx	lr
