

================================================================
== Synthesis Summary Report of 'accelerator'
================================================================
+ General Information: 
    * Date:           Mon Jul 25 22:36:30 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        byte_count_stream
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010i-clg225-1L
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |                 Modules                | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |        |    |           |            |     |
    |                 & Loops                | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |     LUT    | URAM|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+
    |+ accelerator*                          |     -|  0.21|     1158|  1.158e+04|         -|     1159|     -|  dataflow|  2 (1%)|   -|  229 (~0%)|  2521 (14%)|    -|
    | + count                                |     -|  1.25|     1158|  1.158e+04|         -|     1158|     -|        no|       -|   -|  180 (~0%)|  2325 (13%)|    -|
    |  + count_Pipeline_APPEARANCES          |     -|  1.25|     1028|  1.028e+04|         -|     1028|     -|        no|       -|   -|   47 (~0%)|   161 (~0%)|    -|
    |   o APPEARANCES                        |     -|  7.30|     1026|  1.026e+04|         4|        1|  1024|       yes|       -|   -|          -|           -|    -|
    | + threshold                            |     -|  0.21|      260|  2.600e+03|         -|      260|     -|        no|       -|   -|   49 (~0%)|    194 (1%)|    -|
    |  + threshold_Pipeline_VITIS_LOOP_54_1  |     -|  0.21|      258|  2.580e+03|         -|      258|     -|        no|       -|   -|   44 (~0%)|   154 (~0%)|    -|
    |   o VITIS_LOOP_54_1                    |     -|  7.30|      256|  2.560e+03|         2|        1|   256|       yes|       -|   -|          -|           -|    -|
    +----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+--------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| In_r      | 8          |
| Out_r     | 32         |
+-----------+------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------------------+
| Argument | Direction | Datatype                  |
+----------+-----------+---------------------------+
| In       | in        | stream<unsigned char, 0>& |
| Out      | out       | stream<int, 0>&           |
+----------+-----------+---------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| In       | In_r         | interface |
| Out      | Out_r        | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op  | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-----+--------+---------+
| + accelerator                          | 0   |        |          |     |        |         |
|  + count                               | 0   |        |          |     |        |         |
|   + count_Pipeline_APPEARANCES         | 0   |        |          |     |        |         |
|     i_3_fu_120_p2                      | -   |        | i_3      | add | fabric | 0       |
|     count_1_fu_176_p2                  | -   |        | count_1  | add | fabric | 0       |
|  + threshold                           | 0   |        |          |     |        |         |
|   + threshold_Pipeline_VITIS_LOOP_54_1 | 0   |        |          |     |        |         |
|     add_ln54_fu_79_p2                  | -   |        | add_ln54 | add | fabric | 0       |
|     add_ln56_fu_108_p2                 | -   |        | add_ln56 | add | fabric | 0       |
+----------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + accelerator | 2    | 0    |        |          |         |      |         |
|   appear_U    | 1    | -    |        | appear   | ram_t2p | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+---------------------------------+----------------------------------------------------------------------+
| Type       | Options                         | Location                                                             |
+------------+---------------------------------+----------------------------------------------------------------------+
| interface  | mode=ap_ctrl_chain port=return  | byte_count_stream/src/byte_count_stream.cpp:7 in accelerator, return |
| dataflow   |                                 | byte_count_stream/src/byte_count_stream.cpp:8 in accelerator         |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:17 in count              |
| dependence | variable=appear intra RAW false | byte_count_stream/src/byte_count_stream.cpp:18 in count, appear      |
| unroll     |                                 | byte_count_stream/src/byte_count_stream.cpp:21 in count              |
| pipeline   | II=1                            | byte_count_stream/src/byte_count_stream.cpp:30 in count              |
| inline     | off                             | byte_count_stream/src/byte_count_stream.cpp:50 in threshold          |
+------------+---------------------------------+----------------------------------------------------------------------+


