

================================================================
== Vitis HLS Report for 'pl_vecadd'
================================================================
* Date:           Sun Nov  3 17:13:12 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Lab1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1045|     1045|  10.450 us|  10.450 us|  1046|  1046|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     1042|     1042|        20|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      72|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |       12|     2|    2963|    2720|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     116|    -|
|Register         |        -|     -|     721|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       12|     2|    3684|    3004|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        4|    ~0|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                       |ctrl_s_axi                      |        0|   0|  246|  424|    0|
    |data0_m_axi_U                      |data0_m_axi                     |        4|   0|  830|  694|    0|
    |data1_m_axi_U                      |data1_m_axi                     |        4|   0|  830|  694|    0|
    |data2_m_axi_U                      |data2_m_axi                     |        4|   0|  830|  694|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U1  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |       12|   2| 2963| 2720|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_191_p2                  |         +|   0|  0|  18|          11|           1|
    |ap_block_state16_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter19  |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_1_fu_242_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln14_fu_185_p2                 |      icmp|   0|  0|  19|          11|          12|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter9   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_io                  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|  72|          42|          34|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter19  |   9|          2|    1|          2|
    |data0_blk_n_AR            |   9|          2|    1|          2|
    |data0_blk_n_R             |   9|          2|    1|          2|
    |data1_blk_n_AR            |   9|          2|    1|          2|
    |data1_blk_n_R             |   9|          2|    1|          2|
    |data2_blk_n_AW            |   9|          2|    1|          2|
    |data2_blk_n_B             |   9|          2|    1|          2|
    |data2_blk_n_W             |   9|          2|    1|          2|
    |i_fu_98                   |   9|          2|   11|         22|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 116|         25|   21|         45|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |a_0_data_reg              |  64|   0|   64|          0|
    |a_0_vld_reg               |   0|   0|    1|          1|
    |a_read_reg_296            |  64|   0|   64|          0|
    |add_ln14_reg_305          |  11|   0|   11|          0|
    |add_reg_352               |  32|   0|   32|          0|
    |ap_CS_fsm                 |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9   |   1|   0|    1|          0|
    |b_0_data_reg              |  64|   0|   64|          0|
    |b_0_vld_reg               |   0|   0|    1|          1|
    |b_read_reg_291            |  64|   0|   64|          0|
    |c_0_data_reg              |  64|   0|   64|          0|
    |c_0_vld_reg               |   0|   0|    1|          1|
    |c_read_reg_286            |  64|   0|   64|          0|
    |data0_addr_read_reg_322   |  32|   0|   32|          0|
    |data1_addr_read_reg_327   |  32|   0|   32|          0|
    |first_iter_0_reg_160      |   1|   0|    1|          0|
    |i_fu_98                   |  11|   0|   11|          0|
    |icmp_ln14_1_reg_332       |   1|   0|    1|          0|
    |icmp_ln14_reg_301         |   1|   0|    1|          0|
    |add_ln14_reg_305          |  64|  32|   11|          0|
    |first_iter_0_reg_160      |  64|  32|    1|          0|
    |icmp_ln14_1_reg_332       |  64|  32|    1|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 721|  96|  545|          3|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA      |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB      |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID    |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY    |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR     |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA      |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID     |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY     |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP      |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk                |   in|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|interrupt             |  out|    1|  ap_ctrl_hs|     pl_vecadd|  return value|
|m_axi_data0_AWVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_AWID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_AWLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_AWSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_AWCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_AWQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_AWUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WVALID    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WREADY    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WDATA     |  out|   32|       m_axi|         data0|       pointer|
|m_axi_data0_WSTRB     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_WLAST     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WID       |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_WUSER     |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARVALID   |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARREADY   |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARADDR    |  out|   64|       m_axi|         data0|       pointer|
|m_axi_data0_ARID      |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_ARLEN     |  out|    8|       m_axi|         data0|       pointer|
|m_axi_data0_ARSIZE    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARBURST   |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARLOCK    |  out|    2|       m_axi|         data0|       pointer|
|m_axi_data0_ARCACHE   |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARPROT    |  out|    3|       m_axi|         data0|       pointer|
|m_axi_data0_ARQOS     |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARREGION  |  out|    4|       m_axi|         data0|       pointer|
|m_axi_data0_ARUSER    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RDATA     |   in|   32|       m_axi|         data0|       pointer|
|m_axi_data0_RLAST     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_RRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BVALID    |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BREADY    |  out|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BRESP     |   in|    2|       m_axi|         data0|       pointer|
|m_axi_data0_BID       |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data0_BUSER     |   in|    1|       m_axi|         data0|       pointer|
|m_axi_data1_AWVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_AWID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_AWLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_AWSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_AWCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_AWQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_AWUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WVALID    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WREADY    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WDATA     |  out|   32|       m_axi|         data1|       pointer|
|m_axi_data1_WSTRB     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_WLAST     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WID       |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_WUSER     |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARVALID   |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARREADY   |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARADDR    |  out|   64|       m_axi|         data1|       pointer|
|m_axi_data1_ARID      |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_ARLEN     |  out|    8|       m_axi|         data1|       pointer|
|m_axi_data1_ARSIZE    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARBURST   |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARLOCK    |  out|    2|       m_axi|         data1|       pointer|
|m_axi_data1_ARCACHE   |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARPROT    |  out|    3|       m_axi|         data1|       pointer|
|m_axi_data1_ARQOS     |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARREGION  |  out|    4|       m_axi|         data1|       pointer|
|m_axi_data1_ARUSER    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RDATA     |   in|   32|       m_axi|         data1|       pointer|
|m_axi_data1_RLAST     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_RRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BVALID    |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BREADY    |  out|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BRESP     |   in|    2|       m_axi|         data1|       pointer|
|m_axi_data1_BID       |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data1_BUSER     |   in|    1|       m_axi|         data1|       pointer|
|m_axi_data2_AWVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_AWID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_AWLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_AWSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_AWCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_AWQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_AWUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WVALID    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WREADY    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WDATA     |  out|   32|       m_axi|         data2|       pointer|
|m_axi_data2_WSTRB     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_WLAST     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WID       |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_WUSER     |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARVALID   |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARREADY   |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARADDR    |  out|   64|       m_axi|         data2|       pointer|
|m_axi_data2_ARID      |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_ARLEN     |  out|    8|       m_axi|         data2|       pointer|
|m_axi_data2_ARSIZE    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARBURST   |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARLOCK    |  out|    2|       m_axi|         data2|       pointer|
|m_axi_data2_ARCACHE   |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARPROT    |  out|    3|       m_axi|         data2|       pointer|
|m_axi_data2_ARQOS     |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARREGION  |  out|    4|       m_axi|         data2|       pointer|
|m_axi_data2_ARUSER    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RDATA     |   in|   32|       m_axi|         data2|       pointer|
|m_axi_data2_RLAST     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RUSER     |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_RRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BVALID    |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BREADY    |  out|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BRESP     |   in|    2|       m_axi|         data2|       pointer|
|m_axi_data2_BID       |   in|    1|       m_axi|         data2|       pointer|
|m_axi_data2_BUSER     |   in|    1|       m_axi|         data2|       pointer|
+----------------------+-----+-----+------------+--------------+--------------+

