******************************************************************************
             TMS320C2000 Linker PC v22.6.1                     
******************************************************************************
>> Linked Mon May 20 13:41:55 2024

OUTPUT FILE NAME:   <PWM_H2.out>
ENTRY POINT SYMBOL: "_c_int00"  address: 0000a6a5


MEMORY CONFIGURATION

         name            origin    length      used     unused   attr    fill
----------------------  --------  ---------  --------  --------  ----  --------
PAGE 0:
  BEGIN                 00000000   00000002  00000002  00000000  RWIX
  BOOT_RSVD             00000002   00000126  00000000  00000126  RWIX
  RAMM0                 00000128   000002d8  00000028  000002b0  RWIX
  RAMM1                 00000400   000003f8  00000200  000001f8  RWIX
  RAMLS4567             0000a000   00002000  00000b2f  000014d1  RWIX
  RAMGS0                0000c000   000007f8  00000000  000007f8  RWIX
  FLASH_BANK0_SEC0      00080002   00000ffe  00000000  00000ffe  RWIX
  FLASH_BANK0_SEC1      00081000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC2      00082000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC3      00083000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC4      00084000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC5      00085000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC6      00086000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC7      00087000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC8      00088000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC9      00089000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC10     0008a000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC11     0008b000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC12     0008c000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC13     0008d000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC14     0008e000   00001000  00000000  00001000  RWIX
  FLASH_BANK0_SEC15     0008f000   00000ff8  00000000  00000ff8  RWIX
  BOOTROM               003f0000   00008000  00000000  00008000  RWIX
  BOOTROM_EXT           003f8000   00007fc0  00000000  00007fc0  RWIX
  RESET                 003fffc0   00000002  00000000  00000002  RWIX

PAGE 1:
  ADCARESULT            00000b00   00000018  00000000  00000018  RWIX
  ADCCRESULT            00000b40   00000018  00000000  00000018  RWIX
  CPUTIMER0             00000c00   00000008  00000000  00000008  RWIX
  CPUTIMER1             00000c08   00000008  00000008  00000000  RWIX
  CPUTIMER2             00000c10   00000008  00000000  00000008  RWIX
  PIECTRL               00000ce0   0000001a  0000001a  00000000  RWIX
  PIEVECTTABLE          00000d00   00000200  000001c0  00000040  RWIX
  DMA                   00001000   00000200  00000000  00000200  RWIX
  CLB1LOGICCFG          00003000   00000052  00000000  00000052  RWIX
  CLB1LOGICCTRL         00003100   00000040  00000000  00000040  RWIX
  CLB1DATAEXCH          00003180   00000080  00000000  00000080  RWIX
  CLB2LOGICCFG          00003400   00000052  00000000  00000052  RWIX
  CLB2LOGICCTRL         00003500   00000040  00000000  00000040  RWIX
  CLB2DATAEXCH          00003580   00000080  00000000  00000080  RWIX
  EPWM1                 00004000   00000100  00000100  00000000  RWIX
  EPWM2                 00004100   00000100  00000000  00000100  RWIX
  EPWM3                 00004200   00000100  00000000  00000100  RWIX
  EPWM4                 00004300   00000100  00000000  00000100  RWIX
  EPWM5                 00004400   00000100  00000000  00000100  RWIX
  EPWM6                 00004500   00000100  00000000  00000100  RWIX
  EPWM7                 00004600   00000100  00000000  00000100  RWIX
  EQEP1                 00005100   00000040  00000000  00000040  RWIX
  EQEP2                 00005140   00000040  00000000  00000040  RWIX
  ECAP1                 00005200   00000020  00000000  00000020  RWIX
  ECAP2                 00005240   00000020  00000000  00000020  RWIX
  ECAP3                 00005280   00000020  00000000  00000020  RWIX
  HRCAP3                000052a0   00000020  00000000  00000020  RWIX
  CMPSS1                00005c80   00000020  00000000  00000020  RWIX
  CMPSS2                00005ca0   00000020  00000000  00000020  RWIX
  CMPSS3                00005cc0   00000020  00000000  00000020  RWIX
  CMPSS4                00005ce0   00000020  00000000  00000020  RWIX
  SPIA                  00006100   00000010  00000000  00000010  RWIX
  SPIB                  00006110   00000010  00000000  00000010  RWIX
  BGCRCCPU              00006340   00000040  00000000  00000040  RWIX
  PMBUSA                00006400   00000020  00000000  00000020  RWIX
  HIC                   00006500   00000080  00000000  00000080  RWIX
  FSITXA                00006600   00000050  00000000  00000050  RWIX
  FSIRXA                00006680   00000050  00000000  00000050  RWIX
  LINA                  00006a00   000000ec  00000000  000000ec  RWIX
  LINB                  00006b00   000000ec  00000000  000000ec  RWIX
  WD                    00007000   0000002c  0000002b  00000001  RWIX
  NMIINTRUPT            00007060   00000010  00000000  00000010  RWIX
  XINT                  00007070   0000000c  00000000  0000000c  RWIX
  SCIA                  00007200   00000010  00000000  00000010  RWIX
  I2CA                  00007300   00000022  00000000  00000022  RWIX
  I2CB                  00007340   00000022  00000000  00000022  RWIX
  ADCA                  00007400   00000080  00000000  00000080  RWIX
  ADCC                  00007500   00000080  00000000  00000080  RWIX
  INPUTXBAR             00007900   00000020  00000000  00000020  RWIX
  XBAR                  00007920   00000020  00000000  00000020  RWIX
  SYNCSOC               00007940   00000006  00000000  00000006  RWIX
  CLBINPUTXBAR          00007960   00000020  00000000  00000020  RWIX
  DMACLASRCSEL          00007980   0000001a  00000000  0000001a  RWIX
  EPWMXBAR              00007a00   00000040  00000000  00000040  RWIX
  CLBXBAR               00007a40   00000040  00000000  00000040  RWIX
  OUTPUTXBAR            00007a80   00000040  00000000  00000040  RWIX
  CLBOUTPUTXBAR         00007bc0   00000040  00000000  00000040  RWIX
  GPIOCTRL              00007c00   00000200  00000200  00000000  RWIX
  GPIODATA              00007f00   00000040  00000000  00000040  RWIX
  GPIODATAREAD          00007f80   00000010  00000000  00000010  RWIX
  CANA                  00048000   00000200  00000000  00000200  RWIX
  DEVCFG                0005d000   000001ac  00000000  000001ac  RWIX
  CLKCFG                0005d200   00000100  0000003e  000000c2  RWIX
  CPUSYS                0005d300   000000a0  00000082  0000001e  RWIX
  SYSPERIPHAC           0005d500   00000200  00000000  00000200  RWIX
  ANALOGSUBSYS          0005d700   00000100  00000000  00000100  RWIX
  DCC0                  0005e700   00000038  0000002c  0000000c  RWIX
  DCC1                  0005e740   00000038  0000002c  0000000c  RWIX
  ERADGLOBAL            0005e800   00000014  00000000  00000014  RWIX
  ERADHWBP1             0005e900   00000008  00000000  00000008  RWIX
  ERADHWBP2             0005e908   00000008  00000000  00000008  RWIX
  ERADHWBP3             0005e910   00000008  00000000  00000008  RWIX
  ERADHWBP4             0005e918   00000008  00000000  00000008  RWIX
  ERADHWBP5             0005e920   00000008  00000000  00000008  RWIX
  ERADHWBP6             0005e928   00000008  00000000  00000008  RWIX
  ERADHWBP7             0005e930   00000008  00000000  00000008  RWIX
  ERADHWBP8             0005e938   00000008  00000000  00000008  RWIX
  ERADCOUNTER1          0005e980   00000010  00000000  00000010  RWIX
  ERADCOUNTER2          0005e990   00000010  00000000  00000010  RWIX
  ERADCOUNTER3          0005e9a0   00000010  00000000  00000010  RWIX
  ERADCOUNTER4          0005e9b0   00000010  00000000  00000010  RWIX
  ERADCRCGLOBAL         0005ea00   00000010  00000000  00000010  RWIX
  ERADCRC1              0005ea10   00000010  00000000  00000010  RWIX
  ERADCRC2              0005ea20   00000010  00000000  00000010  RWIX
  ERADCRC3              0005ea30   00000010  00000000  00000010  RWIX
  ERADCRC4              0005ea40   00000010  00000000  00000010  RWIX
  ERADCRC5              0005ea50   00000010  00000000  00000010  RWIX
  ERADCRC6              0005ea60   00000010  00000000  00000010  RWIX
  ERADCRC7              0005ea70   00000010  00000000  00000010  RWIX
  ERADCRC8              0005ea80   00000010  00000000  00000010  RWIX
  DCSMBANK0Z1           0005f000   00000024  00000000  00000024  RWIX
  DCSMBANK0Z2           0005f040   00000024  00000000  00000024  RWIX
  DCSMCOMMON            0005f070   00000010  00000000  00000010  RWIX
  MEMCFG                0005f400   000000c0  00000000  000000c0  RWIX
  ACCESSPROTECTION      0005f500   0000003e  00000000  0000003e  RWIX
  MEMORYERROR           0005f540   00000040  00000000  00000040  RWIX
  TESTERROR             0005f590   00000010  00000000  00000010  RWIX
  FLASH0CTRL            0005f800   00000182  00000000  00000182  RWIX
  FLASH0ECC             0005fb00   00000028  00000000  00000028  RWIX
  UID                   000701f4   00000010  00000000  00000010  RWIX
  DCSMBANK0Z1OTP        00078000   00000020  00000000  00000020  RWIX
  DCSMBANK0Z2OTP        00078200   00000020  00000000  00000020  RWIX


SECTION ALLOCATION MAP

 output                                  attributes/
section   page    origin      length       input sections
--------  ----  ----------  ----------   ----------------
.TI.ramfunc 
*          0    00000128    00000004     
                  00000128    00000004     f28002x_usdelay.obj (.TI.ramfunc)

.cinit     0    0000012c    00000024     
                  0000012c    00000009     (.cinit..data.load) [load image, compression = lzss]
                  00000135    00000001     --HOLE-- [fill = 0]
                  00000136    00000006     (__TI_handler_table)
                  0000013c    00000004     (.cinit..bss.load) [load image, compression = zero_init]
                  00000140    00000004     (.cinit.PieVectTableFile.load) [load image, compression = zero_init]
                  00000144    0000000c     (__TI_cinit_table)

.text      0    0000a200    0000094c     
                  0000a200    000000e6     f28002x_sysctrl.obj (.text:InitSysPll)
                  0000a2e6    000000a0     f28002x_sysctrl.obj (.text:IsPLLValid)
                  0000a386    0000008e     f28002x_sysctrl.obj (.text:ComputeCntrSeedValue)
                  0000a414    00000088     rts2800_fpu32_eabi.lib : fs_div28.asm.obj (.text)
                  0000a49c    0000004d     f28002x_sysctrl.obj (.text:InitPeripheralClocks)
                  0000a4e9    00000036     main.obj (.text:H2_init_ePWM)
                  0000a51f    00000031     main.obj (.text:init_system)
                  0000a550    00000030     rts2800_fpu32_eabi.lib : copy_decompress_lzss.c.obj (.text:decompress:lzss)
                  0000a580    0000002b                            : autoinit.c.obj (.text:__TI_auto_init_nobinit_nopinit)
                  0000a5ab    00000029                            : exit.c.obj (.text)
                  0000a5d4    00000025     f28002x_pievect.obj (.text:InitPieVectTable)
                  0000a5f9    00000020     f28002x_sysctrl.obj (.text:SysXtalOscSel)
                  0000a619    0000001f     f28002x_piectrl.obj (.text:InitPieCtrl)
                  0000a638    0000001d     rts2800_fpu32_eabi.lib : memcpy.c.obj (.text)
                  0000a655    0000001b     main.obj (.text:H2_config_timer1)
                  0000a670    0000001b     f28002x_sysctrl.obj (.text:PollX1Counter)
                  0000a68b    0000001a     main.obj (.text:main)
                  0000a6a5    00000017     rts2800_fpu32_eabi.lib : boot28.asm.obj (.text)
                  0000a6bc    00000015     main.obj (.text:H2_config_GPIO)
                  0000a6d1    00000015     f28002x_sysctrl.obj (.text:SysXtalOscSESel)
                  0000a6e6    00000015     main.obj (.text:cpu_timer1_isr)
                  0000a6fb    00000014     f28002x_sysctrl.obj (.text:InitSysCtrl)
                  0000a70f    0000000d     f28002x_sysctrl.obj (.text:DisableDog)
                  0000a71c    0000000d     f28002x_defaultisr.obj (.text:EMPTY_ISR)
                  0000a729    0000000d     rts2800_fpu32_eabi.lib : copy_zero_init.c.obj (.text:decompress:ZI:__TI_zero_init_nomemset)
                  0000a736    0000000c                            : args_main.c.obj (.text)
                  0000a742    0000000a     f28002x_defaultisr.obj (.text:ADCA1_ISR)
                  0000a74c    0000000a     f28002x_defaultisr.obj (.text:ADCA2_ISR)
                  0000a756    0000000a     f28002x_defaultisr.obj (.text:ADCA3_ISR)
                  0000a760    0000000a     f28002x_defaultisr.obj (.text:ADCA4_ISR)
                  0000a76a    0000000a     f28002x_defaultisr.obj (.text:ADCA_EVT_ISR)
                  0000a774    0000000a     f28002x_defaultisr.obj (.text:ADCC1_ISR)
                  0000a77e    0000000a     f28002x_defaultisr.obj (.text:ADCC2_ISR)
                  0000a788    0000000a     f28002x_defaultisr.obj (.text:ADCC3_ISR)
                  0000a792    0000000a     f28002x_defaultisr.obj (.text:ADCC4_ISR)
                  0000a79c    0000000a     f28002x_defaultisr.obj (.text:ADCC_EVT_ISR)
                  0000a7a6    0000000a     f28002x_defaultisr.obj (.text:BGCRC_ISR)
                  0000a7b0    0000000a     f28002x_defaultisr.obj (.text:CANA0_ISR)
                  0000a7ba    0000000a     f28002x_defaultisr.obj (.text:CANA1_ISR)
                  0000a7c4    0000000a     f28002x_defaultisr.obj (.text:CLB1_ISR)
                  0000a7ce    0000000a     f28002x_defaultisr.obj (.text:CLB2_ISR)
                  0000a7d8    0000000a     f28002x_defaultisr.obj (.text:DATALOG_ISR)
                  0000a7e2    0000000a     f28002x_defaultisr.obj (.text:DCC0_ISR)
                  0000a7ec    0000000a     f28002x_defaultisr.obj (.text:DCC1_ISR)
                  0000a7f6    0000000a     f28002x_defaultisr.obj (.text:DMA_CH1_ISR)
                  0000a800    0000000a     f28002x_defaultisr.obj (.text:DMA_CH2_ISR)
                  0000a80a    0000000a     f28002x_defaultisr.obj (.text:DMA_CH3_ISR)
                  0000a814    0000000a     f28002x_defaultisr.obj (.text:DMA_CH4_ISR)
                  0000a81e    0000000a     f28002x_defaultisr.obj (.text:DMA_CH5_ISR)
                  0000a828    0000000a     f28002x_defaultisr.obj (.text:DMA_CH6_ISR)
                  0000a832    0000000a     f28002x_defaultisr.obj (.text:ECAP1_ISR)
                  0000a83c    0000000a     f28002x_defaultisr.obj (.text:ECAP2_ISR)
                  0000a846    0000000a     f28002x_defaultisr.obj (.text:ECAP3_2_ISR)
                  0000a850    0000000a     f28002x_defaultisr.obj (.text:ECAP3_ISR)
                  0000a85a    0000000a     f28002x_defaultisr.obj (.text:EMU_ISR)
                  0000a864    0000000a     f28002x_defaultisr.obj (.text:EPWM1_ISR)
                  0000a86e    0000000a     f28002x_defaultisr.obj (.text:EPWM1_TZ_ISR)
                  0000a878    0000000a     f28002x_defaultisr.obj (.text:EPWM2_ISR)
                  0000a882    0000000a     f28002x_defaultisr.obj (.text:EPWM2_TZ_ISR)
                  0000a88c    0000000a     f28002x_defaultisr.obj (.text:EPWM3_ISR)
                  0000a896    0000000a     f28002x_defaultisr.obj (.text:EPWM3_TZ_ISR)
                  0000a8a0    0000000a     f28002x_defaultisr.obj (.text:EPWM4_ISR)
                  0000a8aa    0000000a     f28002x_defaultisr.obj (.text:EPWM4_TZ_ISR)
                  0000a8b4    0000000a     f28002x_defaultisr.obj (.text:EPWM5_ISR)
                  0000a8be    0000000a     f28002x_defaultisr.obj (.text:EPWM5_TZ_ISR)
                  0000a8c8    0000000a     f28002x_defaultisr.obj (.text:EPWM6_ISR)
                  0000a8d2    0000000a     f28002x_defaultisr.obj (.text:EPWM6_TZ_ISR)
                  0000a8dc    0000000a     f28002x_defaultisr.obj (.text:EPWM7_ISR)
                  0000a8e6    0000000a     f28002x_defaultisr.obj (.text:EPWM7_TZ_ISR)
                  0000a8f0    0000000a     f28002x_defaultisr.obj (.text:EQEP1_ISR)
                  0000a8fa    0000000a     f28002x_defaultisr.obj (.text:EQEP2_ISR)
                  0000a904    0000000a     f28002x_defaultisr.obj (.text:FLASH_CORR_ERR_ISR)
                  0000a90e    0000000a     f28002x_defaultisr.obj (.text:FMC_ISR)
                  0000a918    0000000a     f28002x_defaultisr.obj (.text:FPU_OVERFLOW_ISR)
                  0000a922    0000000a     f28002x_defaultisr.obj (.text:FPU_UNDERFLOW_ISR)
                  0000a92c    0000000a     f28002x_defaultisr.obj (.text:FSIRXA1_ISR)
                  0000a936    0000000a     f28002x_defaultisr.obj (.text:FSIRXA2_ISR)
                  0000a940    0000000a     f28002x_defaultisr.obj (.text:FSITXA1_ISR)
                  0000a94a    0000000a     f28002x_defaultisr.obj (.text:FSITXA2_ISR)
                  0000a954    0000000a     f28002x_defaultisr.obj (.text:HICA_ISR)
                  0000a95e    0000000a     f28002x_defaultisr.obj (.text:I2CA_FIFO_ISR)
                  0000a968    0000000a     f28002x_defaultisr.obj (.text:I2CA_ISR)
                  0000a972    0000000a     f28002x_defaultisr.obj (.text:I2CB_FIFO_ISR)
                  0000a97c    0000000a     f28002x_defaultisr.obj (.text:I2CB_ISR)
                  0000a986    0000000a     f28002x_defaultisr.obj (.text:ILLEGAL_ISR)
                  0000a990    0000000a     f28002x_defaultisr.obj (.text:LINA_0_ISR)
                  0000a99a    0000000a     f28002x_defaultisr.obj (.text:LINA_1_ISR)
                  0000a9a4    0000000a     f28002x_defaultisr.obj (.text:LINB_0_ISR)
                  0000a9ae    0000000a     f28002x_defaultisr.obj (.text:LINB_1_ISR)
                  0000a9b8    0000000a     f28002x_defaultisr.obj (.text:MPOST_ISR)
                  0000a9c2    0000000a     f28002x_defaultisr.obj (.text:NMI_ISR)
                  0000a9cc    0000000a     f28002x_defaultisr.obj (.text:NOTUSED_ISR)
                  0000a9d6    0000000a     f28002x_defaultisr.obj (.text:PIE_RESERVED_ISR)
                  0000a9e0    0000000a     f28002x_defaultisr.obj (.text:PMBUSA_ISR)
                  0000a9ea    0000000a     f28002x_defaultisr.obj (.text:RAM_ACC_VIOL_ISR)
                  0000a9f4    0000000a     f28002x_defaultisr.obj (.text:RAM_CORR_ERR_ISR)
                  0000a9fe    0000000a     f28002x_defaultisr.obj (.text:RTOS_ISR)
                  0000aa08    0000000a     f28002x_defaultisr.obj (.text:SCIA_RX_ISR)
                  0000aa12    0000000a     f28002x_defaultisr.obj (.text:SCIA_TX_ISR)
                  0000aa1c    0000000a     f28002x_defaultisr.obj (.text:SPIA_RX_ISR)
                  0000aa26    0000000a     f28002x_defaultisr.obj (.text:SPIA_TX_ISR)
                  0000aa30    0000000a     f28002x_defaultisr.obj (.text:SPIB_RX_ISR)
                  0000aa3a    0000000a     f28002x_defaultisr.obj (.text:SPIB_TX_ISR)
                  0000aa44    0000000a     f28002x_defaultisr.obj (.text:SYS_PLL_SLIP_ISR)
                  0000aa4e    0000000a     f28002x_defaultisr.obj (.text:TIMER0_ISR)
                  0000aa58    0000000a     f28002x_defaultisr.obj (.text:TIMER1_ISR)
                  0000aa62    0000000a     f28002x_defaultisr.obj (.text:TIMER2_ISR)
                  0000aa6c    0000000a     f28002x_defaultisr.obj (.text:USER10_ISR)
                  0000aa76    0000000a     f28002x_defaultisr.obj (.text:USER11_ISR)
                  0000aa80    0000000a     f28002x_defaultisr.obj (.text:USER12_ISR)
                  0000aa8a    0000000a     f28002x_defaultisr.obj (.text:USER1_ISR)
                  0000aa94    0000000a     f28002x_defaultisr.obj (.text:USER2_ISR)
                  0000aa9e    0000000a     f28002x_defaultisr.obj (.text:USER3_ISR)
                  0000aaa8    0000000a     f28002x_defaultisr.obj (.text:USER4_ISR)
                  0000aab2    0000000a     f28002x_defaultisr.obj (.text:USER5_ISR)
                  0000aabc    0000000a     f28002x_defaultisr.obj (.text:USER6_ISR)
                  0000aac6    0000000a     f28002x_defaultisr.obj (.text:USER7_ISR)
                  0000aad0    0000000a     f28002x_defaultisr.obj (.text:USER8_ISR)
                  0000aada    0000000a     f28002x_defaultisr.obj (.text:USER9_ISR)
                  0000aae4    0000000a     f28002x_defaultisr.obj (.text:WAKE_ISR)
                  0000aaee    0000000a     f28002x_defaultisr.obj (.text:XINT1_ISR)
                  0000aaf8    0000000a     f28002x_defaultisr.obj (.text:XINT2_ISR)
                  0000ab02    0000000a     f28002x_defaultisr.obj (.text:XINT3_ISR)
                  0000ab0c    0000000a     f28002x_defaultisr.obj (.text:XINT4_ISR)
                  0000ab16    0000000a     f28002x_defaultisr.obj (.text:XINT5_ISR)
                  0000ab20    00000009     f28002x_sysctrl.obj (.text:SysIntOsc1Sel)
                  0000ab29    00000009     rts2800_fpu32_eabi.lib : _lock.c.obj (.text)
                  0000ab32    00000008                            : copy_decompress_none.c.obj (.text:decompress:none)
                  0000ab3a    00000008     f28002x_codestartbranch.obj (.text)
                  0000ab42    00000007     f28002x_sysctrl.obj (.text:SysIntOsc2Sel)
                  0000ab49    00000002     rts2800_fpu32_eabi.lib : pre_init.c.obj (.text)
                  0000ab4b    00000001                            : startup.c.obj (.text)

.reset     0    003fffc0    00000000     DSECT

codestart 
*          0    00000000    00000002     
                  00000000    00000002     f28002x_codestartbranch.obj (codestart)

.stack     0    00000400    00000200     UNINITIALIZED
                  00000400    00000200     --HOLE--

.bss       0    0000a000    00000018     UNINITIALIZED
                  0000a000    00000018     f28002x_cputimers.obj (.bss)

.init_array 
*          0    00000128    00000000     UNINITIALIZED

.data      0    0000a018    0000000b     UNINITIALIZED
                  0000a018    00000006     rts2800_fpu32_eabi.lib : exit.c.obj (.data)
                  0000a01e    00000002                            : _lock.c.obj (.data:_lock)
                  0000a020    00000002                            : _lock.c.obj (.data:_unlock)
                  0000a022    00000001     main.obj (.data)

.const     0    0000a040    000001c0     
                  0000a040    000001c0     f28002x_pievect.obj (.const)

PieVectTableFile 
*          1    00000d00    000001c0     UNINITIALIZED
                  00000d00    000001c0     f28002x_globalvariabledefs.obj (PieVectTableFile)

EmuKeyVar 
*          1    00000d00    00000000     UNINITIALIZED

EmuBModeVar 
*          1    00000d00    00000000     UNINITIALIZED

EmuBootPinsVar 
*          1    00000d00    00000000     UNINITIALIZED

FlashCallbackVar 
*          1    00000d00    00000000     UNINITIALIZED

FlashScalingVar 
*          1    00000d00    00000000     UNINITIALIZED

ClkCfgRegsFile 
*          1    0005d200    0000003e     UNINITIALIZED
                  0005d200    0000003e     f28002x_globalvariabledefs.obj (ClkCfgRegsFile)

CpuTimer1RegsFile 
*          1    00000c08    00000008     UNINITIALIZED
                  00000c08    00000008     f28002x_globalvariabledefs.obj (CpuTimer1RegsFile)

CpuSysRegsFile 
*          1    0005d300    00000082     UNINITIALIZED
                  0005d300    00000082     f28002x_globalvariabledefs.obj (CpuSysRegsFile)

Dcc0RegsFile 
*          1    0005e700    0000002c     UNINITIALIZED
                  0005e700    0000002c     f28002x_globalvariabledefs.obj (Dcc0RegsFile)

Dcc1RegsFile 
*          1    0005e740    0000002c     UNINITIALIZED
                  0005e740    0000002c     f28002x_globalvariabledefs.obj (Dcc1RegsFile)

EPwm1RegsFile 
*          1    00004000    00000100     UNINITIALIZED
                  00004000    00000100     f28002x_globalvariabledefs.obj (EPwm1RegsFile)

GpioCtrlRegsFile 
*          1    00007c00    00000200     UNINITIALIZED
                  00007c00    00000200     f28002x_globalvariabledefs.obj (GpioCtrlRegsFile)

PieCtrlRegsFile 
*          1    00000ce0    0000001a     UNINITIALIZED
                  00000ce0    0000001a     f28002x_globalvariabledefs.obj (PieCtrlRegsFile)

WdRegsFile 
*          1    00007000    0000002b     UNINITIALIZED
                  00007000    0000002b     f28002x_globalvariabledefs.obj (WdRegsFile)

MODULE SUMMARY

       Module                           code   ro data   rw data
       ------                           ----   -------   -------
    .\
       f28002x_globalvariabledefs.obj   0      0         1573   
       f28002x_defaultisr.obj           1003   0         0      
       f28002x_sysctrl.obj              738    0         0      
       f28002x_pievect.obj              37     448       0      
       main.obj                         198    0         1      
       f28002x_piectrl.obj              31     0         0      
       f28002x_cputimers.obj            0      0         24     
       f28002x_codestartbranch.obj      10     0         0      
       f28002x_usdelay.obj              4      0         0      
    +--+--------------------------------+------+---------+---------+
       Total:                           2021   448       1598   
                                                                
    C:\ti\ccs1270\ccs\tools\compiler\ti-cgt-c2000_22.6.1.LTS\lib\rts2800_fpu32_eabi.lib
       fs_div28.asm.obj                 136    0         0      
       copy_decompress_lzss.c.obj       48     0         0      
       exit.c.obj                       41     0         6      
       autoinit.c.obj                   43     0         0      
       memcpy.c.obj                     29     0         0      
       boot28.asm.obj                   23     0         0      
       _lock.c.obj                      9      0         4      
       copy_zero_init.c.obj             13     0         0      
       args_main.c.obj                  12     0         0      
       copy_decompress_none.c.obj       8      0         0      
       pre_init.c.obj                   2      0         0      
       startup.c.obj                    1      0         0      
    +--+--------------------------------+------+---------+---------+
       Total:                           365    0         10     
                                                                
       Stack:                           0      0         512    
       Linker Generated:                0      35        0      
    +--+--------------------------------+------+---------+---------+
       Grand Total:                     2386   483       2120   


LINKER GENERATED COPY TABLES

__TI_cinit_table @ 00000144 records: 3, size/record: 4, table size: 12
	.data: load addr=0000012c, load size=00000009 bytes, run addr=0000a018, run size=0000000b bytes, compression=lzss
	.bss: load addr=0000013c, load size=00000004 bytes, run addr=0000a000, run size=00000018 bytes, compression=zero_init
	PieVectTableFile: load addr=00000140, load size=00000004 bytes, run addr=00000d00, run size=000001c0 bytes, compression=zero_init


LINKER GENERATED HANDLER TABLE

__TI_handler_table @ 00000136 records: 3, size/record: 2, table size: 6
	index: 0, handler: __TI_zero_init
	index: 1, handler: __TI_decompress_lzss
	index: 2, handler: __TI_decompress_none


GLOBAL DATA SYMBOLS: SORTED BY DATA PAGE

address     data page           name
--------    ----------------    ----
00000400      10 (00000400)     __stack

00000c08      30 (00000c00)     CpuTimer1Regs

00000ce0      33 (00000cc0)     PieCtrlRegs

00000d00      34 (00000d00)     PieVectTable

00004000     100 (00004000)     EPwm1Regs

00007000     1c0 (00007000)     WdRegs

00007c00     1f0 (00007c00)     GpioCtrlRegs

0000a000     280 (0000a000)     CpuTimer0
0000a008     280 (0000a000)     CpuTimer1
0000a010     280 (0000a000)     CpuTimer2
0000a018     280 (0000a000)     __TI_enable_exit_profile_output
0000a01a     280 (0000a000)     __TI_cleanup_ptr
0000a01c     280 (0000a000)     __TI_dtors_ptr
0000a01e     280 (0000a000)     _lock
0000a020     280 (0000a000)     _unlock
0000a022     280 (0000a000)     flag_timer1

0000a040     281 (0000a040)     PieVectTableInit

0005d200    1748 (0005d200)     ClkCfgRegs

0005d300    174c (0005d300)     CpuSysRegs

0005e700    179c (0005e700)     Dcc0Regs

0005e740    179d (0005e740)     Dcc1Regs


GLOBAL SYMBOLS: SORTED ALPHABETICALLY BY Name 

page  address   name                           
----  -------   ----                           
0     0000a742  ADCA1_ISR                      
0     0000a74c  ADCA2_ISR                      
0     0000a756  ADCA3_ISR                      
0     0000a760  ADCA4_ISR                      
0     0000a76a  ADCA_EVT_ISR                   
0     0000a774  ADCC1_ISR                      
0     0000a77e  ADCC2_ISR                      
0     0000a788  ADCC3_ISR                      
0     0000a792  ADCC4_ISR                      
0     0000a79c  ADCC_EVT_ISR                   
0     0000a7a6  BGCRC_ISR                      
0     0000a5ab  C$$EXIT                        
0     0000a7b0  CANA0_ISR                      
0     0000a7ba  CANA1_ISR                      
0     0000a7c4  CLB1_ISR                       
0     0000a7ce  CLB2_ISR                       
1     0005d200  ClkCfgRegs                     
0     0000a386  ComputeCntrSeedValue           
1     0005d300  CpuSysRegs                     
0     0000a000  CpuTimer0                      
0     0000a008  CpuTimer1                      
1     00000c08  CpuTimer1Regs                  
0     0000a010  CpuTimer2                      
0     0000a7d8  DATALOG_ISR                    
0     0000a7e2  DCC0_ISR                       
0     0000a7ec  DCC1_ISR                       
0     0000a7f6  DMA_CH1_ISR                    
0     0000a800  DMA_CH2_ISR                    
0     0000a80a  DMA_CH3_ISR                    
0     0000a814  DMA_CH4_ISR                    
0     0000a81e  DMA_CH5_ISR                    
0     0000a828  DMA_CH6_ISR                    
1     0005e700  Dcc0Regs                       
1     0005e740  Dcc1Regs                       
0     0000a70f  DisableDog                     
0     0000a832  ECAP1_ISR                      
0     0000a83c  ECAP2_ISR                      
0     0000a846  ECAP3_2_ISR                    
0     0000a850  ECAP3_ISR                      
0     0000a71c  EMPTY_ISR                      
0     0000a85a  EMU_ISR                        
0     0000a864  EPWM1_ISR                      
0     0000a86e  EPWM1_TZ_ISR                   
0     0000a878  EPWM2_ISR                      
0     0000a882  EPWM2_TZ_ISR                   
0     0000a88c  EPWM3_ISR                      
0     0000a896  EPWM3_TZ_ISR                   
0     0000a8a0  EPWM4_ISR                      
0     0000a8aa  EPWM4_TZ_ISR                   
0     0000a8b4  EPWM5_ISR                      
0     0000a8be  EPWM5_TZ_ISR                   
0     0000a8c8  EPWM6_ISR                      
0     0000a8d2  EPWM6_TZ_ISR                   
0     0000a8dc  EPWM7_ISR                      
0     0000a8e6  EPWM7_TZ_ISR                   
1     00004000  EPwm1Regs                      
0     0000a8f0  EQEP1_ISR                      
0     0000a8fa  EQEP2_ISR                      
0     00000128  F28x_usDelay                   
0     0000a904  FLASH_CORR_ERR_ISR             
0     0000a90e  FMC_ISR                        
0     0000a918  FPU_OVERFLOW_ISR               
0     0000a922  FPU_UNDERFLOW_ISR              
0     0000a92c  FSIRXA1_ISR                    
0     0000a936  FSIRXA2_ISR                    
0     0000a940  FSITXA1_ISR                    
0     0000a94a  FSITXA2_ISR                    
1     00007c00  GpioCtrlRegs                   
0     0000a6bc  H2_config_GPIO                 
0     0000a655  H2_config_timer1               
0     0000a4e9  H2_init_ePWM                   
0     0000a954  HICA_ISR                       
0     0000a95e  I2CA_FIFO_ISR                  
0     0000a968  I2CA_ISR                       
0     0000a972  I2CB_FIFO_ISR                  
0     0000a97c  I2CB_ISR                       
0     0000a986  ILLEGAL_ISR                    
0     0000a49c  InitPeripheralClocks           
0     0000a619  InitPieCtrl                    
0     0000a5d4  InitPieVectTable               
0     0000a6fb  InitSysCtrl                    
0     0000a200  InitSysPll                     
0     0000a2e6  IsPLLValid                     
0     0000a990  LINA_0_ISR                     
0     0000a99a  LINA_1_ISR                     
0     0000a9a4  LINB_0_ISR                     
0     0000a9ae  LINB_1_ISR                     
0     0000a9b8  MPOST_ISR                      
0     0000a9c2  NMI_ISR                        
0     0000a9cc  NOTUSED_ISR                    
0     0000a9d6  PIE_RESERVED_ISR               
0     0000a9e0  PMBUSA_ISR                     
1     00000ce0  PieCtrlRegs                    
1     00000d00  PieVectTable                   
0     0000a040  PieVectTableInit               
0     0000a9ea  RAM_ACC_VIOL_ISR               
0     0000a9f4  RAM_CORR_ERR_ISR               
0     0000a9fe  RTOS_ISR                       
0     0000aa08  SCIA_RX_ISR                    
0     0000aa12  SCIA_TX_ISR                    
0     0000aa1c  SPIA_RX_ISR                    
0     0000aa26  SPIA_TX_ISR                    
0     0000aa30  SPIB_RX_ISR                    
0     0000aa3a  SPIB_TX_ISR                    
0     0000aa44  SYS_PLL_SLIP_ISR               
0     0000ab20  SysIntOsc1Sel                  
0     0000ab42  SysIntOsc2Sel                  
0     0000a6d1  SysXtalOscSESel                
0     0000a5f9  SysXtalOscSel                  
0     0000aa4e  TIMER0_ISR                     
0     0000aa58  TIMER1_ISR                     
0     0000aa62  TIMER2_ISR                     
0     0000aa6c  USER10_ISR                     
0     0000aa76  USER11_ISR                     
0     0000aa80  USER12_ISR                     
0     0000aa8a  USER1_ISR                      
0     0000aa94  USER2_ISR                      
0     0000aa9e  USER3_ISR                      
0     0000aaa8  USER4_ISR                      
0     0000aab2  USER5_ISR                      
0     0000aabc  USER6_ISR                      
0     0000aac6  USER7_ISR                      
0     0000aad0  USER8_ISR                      
0     0000aada  USER9_ISR                      
0     0000aae4  WAKE_ISR                       
1     00007000  WdRegs                         
0     0000aaee  XINT1_ISR                      
0     0000aaf8  XINT2_ISR                      
0     0000ab02  XINT3_ISR                      
0     0000ab0c  XINT4_ISR                      
0     0000ab16  XINT5_ISR                      
0     00000144  __TI_CINIT_Base                
0     00000150  __TI_CINIT_Limit               
0     00000150  __TI_CINIT_Warm                
0     00000136  __TI_Handler_Table_Base        
0     0000013c  __TI_Handler_Table_Limit       
0     00000600  __TI_STACK_END                 
abs   00000200  __TI_STACK_SIZE                
0     0000a580  __TI_auto_init_nobinit_nopinit 
0     0000a01a  __TI_cleanup_ptr               
0     0000a550  __TI_decompress_lzss           
0     0000ab32  __TI_decompress_none           
0     0000a01c  __TI_dtors_ptr                 
0     0000a018  __TI_enable_exit_profile_output
abs   ffffffff  __TI_pprof_out_hndl            
abs   ffffffff  __TI_prof_data_size            
abs   ffffffff  __TI_prof_data_start           
0     0000a729  __TI_zero_init_nomemset        
0     0000a414  __c28xabi_divf                 
n/a   UNDEFED   __c_args__                     
0     00000400  __stack                        
0     0000a736  _args_main                     
0     0000a6a5  _c_int00                       
0     0000a01e  _lock                          
0     0000ab31  _nop                           
0     0000ab2d  _register_lock                 
0     0000ab29  _register_unlock               
0     0000ab4b  _system_post_cinit             
0     0000ab49  _system_pre_init               
0     0000a020  _unlock                        
0     0000a5ab  abort                          
0     00000000  code_start                     
0     0000a6e6  cpu_timer1_isr                 
0     0000a5ad  exit                           
0     0000a022  flag_timer1                    
0     0000a51f  init_system                    
0     0000a68b  main                           
0     0000a638  memcpy                         


GLOBAL SYMBOLS: SORTED BY Symbol Address 

page  address   name                           
----  -------   ----                           
0     00000000  code_start                     
0     00000128  F28x_usDelay                   
0     00000136  __TI_Handler_Table_Base        
0     0000013c  __TI_Handler_Table_Limit       
0     00000144  __TI_CINIT_Base                
0     00000150  __TI_CINIT_Limit               
0     00000150  __TI_CINIT_Warm                
0     00000400  __stack                        
0     00000600  __TI_STACK_END                 
0     0000a000  CpuTimer0                      
0     0000a008  CpuTimer1                      
0     0000a010  CpuTimer2                      
0     0000a018  __TI_enable_exit_profile_output
0     0000a01a  __TI_cleanup_ptr               
0     0000a01c  __TI_dtors_ptr                 
0     0000a01e  _lock                          
0     0000a020  _unlock                        
0     0000a022  flag_timer1                    
0     0000a040  PieVectTableInit               
0     0000a200  InitSysPll                     
0     0000a2e6  IsPLLValid                     
0     0000a386  ComputeCntrSeedValue           
0     0000a414  __c28xabi_divf                 
0     0000a49c  InitPeripheralClocks           
0     0000a4e9  H2_init_ePWM                   
0     0000a51f  init_system                    
0     0000a550  __TI_decompress_lzss           
0     0000a580  __TI_auto_init_nobinit_nopinit 
0     0000a5ab  C$$EXIT                        
0     0000a5ab  abort                          
0     0000a5ad  exit                           
0     0000a5d4  InitPieVectTable               
0     0000a5f9  SysXtalOscSel                  
0     0000a619  InitPieCtrl                    
0     0000a638  memcpy                         
0     0000a655  H2_config_timer1               
0     0000a68b  main                           
0     0000a6a5  _c_int00                       
0     0000a6bc  H2_config_GPIO                 
0     0000a6d1  SysXtalOscSESel                
0     0000a6e6  cpu_timer1_isr                 
0     0000a6fb  InitSysCtrl                    
0     0000a70f  DisableDog                     
0     0000a71c  EMPTY_ISR                      
0     0000a729  __TI_zero_init_nomemset        
0     0000a736  _args_main                     
0     0000a742  ADCA1_ISR                      
0     0000a74c  ADCA2_ISR                      
0     0000a756  ADCA3_ISR                      
0     0000a760  ADCA4_ISR                      
0     0000a76a  ADCA_EVT_ISR                   
0     0000a774  ADCC1_ISR                      
0     0000a77e  ADCC2_ISR                      
0     0000a788  ADCC3_ISR                      
0     0000a792  ADCC4_ISR                      
0     0000a79c  ADCC_EVT_ISR                   
0     0000a7a6  BGCRC_ISR                      
0     0000a7b0  CANA0_ISR                      
0     0000a7ba  CANA1_ISR                      
0     0000a7c4  CLB1_ISR                       
0     0000a7ce  CLB2_ISR                       
0     0000a7d8  DATALOG_ISR                    
0     0000a7e2  DCC0_ISR                       
0     0000a7ec  DCC1_ISR                       
0     0000a7f6  DMA_CH1_ISR                    
0     0000a800  DMA_CH2_ISR                    
0     0000a80a  DMA_CH3_ISR                    
0     0000a814  DMA_CH4_ISR                    
0     0000a81e  DMA_CH5_ISR                    
0     0000a828  DMA_CH6_ISR                    
0     0000a832  ECAP1_ISR                      
0     0000a83c  ECAP2_ISR                      
0     0000a846  ECAP3_2_ISR                    
0     0000a850  ECAP3_ISR                      
0     0000a85a  EMU_ISR                        
0     0000a864  EPWM1_ISR                      
0     0000a86e  EPWM1_TZ_ISR                   
0     0000a878  EPWM2_ISR                      
0     0000a882  EPWM2_TZ_ISR                   
0     0000a88c  EPWM3_ISR                      
0     0000a896  EPWM3_TZ_ISR                   
0     0000a8a0  EPWM4_ISR                      
0     0000a8aa  EPWM4_TZ_ISR                   
0     0000a8b4  EPWM5_ISR                      
0     0000a8be  EPWM5_TZ_ISR                   
0     0000a8c8  EPWM6_ISR                      
0     0000a8d2  EPWM6_TZ_ISR                   
0     0000a8dc  EPWM7_ISR                      
0     0000a8e6  EPWM7_TZ_ISR                   
0     0000a8f0  EQEP1_ISR                      
0     0000a8fa  EQEP2_ISR                      
0     0000a904  FLASH_CORR_ERR_ISR             
0     0000a90e  FMC_ISR                        
0     0000a918  FPU_OVERFLOW_ISR               
0     0000a922  FPU_UNDERFLOW_ISR              
0     0000a92c  FSIRXA1_ISR                    
0     0000a936  FSIRXA2_ISR                    
0     0000a940  FSITXA1_ISR                    
0     0000a94a  FSITXA2_ISR                    
0     0000a954  HICA_ISR                       
0     0000a95e  I2CA_FIFO_ISR                  
0     0000a968  I2CA_ISR                       
0     0000a972  I2CB_FIFO_ISR                  
0     0000a97c  I2CB_ISR                       
0     0000a986  ILLEGAL_ISR                    
0     0000a990  LINA_0_ISR                     
0     0000a99a  LINA_1_ISR                     
0     0000a9a4  LINB_0_ISR                     
0     0000a9ae  LINB_1_ISR                     
0     0000a9b8  MPOST_ISR                      
0     0000a9c2  NMI_ISR                        
0     0000a9cc  NOTUSED_ISR                    
0     0000a9d6  PIE_RESERVED_ISR               
0     0000a9e0  PMBUSA_ISR                     
0     0000a9ea  RAM_ACC_VIOL_ISR               
0     0000a9f4  RAM_CORR_ERR_ISR               
0     0000a9fe  RTOS_ISR                       
0     0000aa08  SCIA_RX_ISR                    
0     0000aa12  SCIA_TX_ISR                    
0     0000aa1c  SPIA_RX_ISR                    
0     0000aa26  SPIA_TX_ISR                    
0     0000aa30  SPIB_RX_ISR                    
0     0000aa3a  SPIB_TX_ISR                    
0     0000aa44  SYS_PLL_SLIP_ISR               
0     0000aa4e  TIMER0_ISR                     
0     0000aa58  TIMER1_ISR                     
0     0000aa62  TIMER2_ISR                     
0     0000aa6c  USER10_ISR                     
0     0000aa76  USER11_ISR                     
0     0000aa80  USER12_ISR                     
0     0000aa8a  USER1_ISR                      
0     0000aa94  USER2_ISR                      
0     0000aa9e  USER3_ISR                      
0     0000aaa8  USER4_ISR                      
0     0000aab2  USER5_ISR                      
0     0000aabc  USER6_ISR                      
0     0000aac6  USER7_ISR                      
0     0000aad0  USER8_ISR                      
0     0000aada  USER9_ISR                      
0     0000aae4  WAKE_ISR                       
0     0000aaee  XINT1_ISR                      
0     0000aaf8  XINT2_ISR                      
0     0000ab02  XINT3_ISR                      
0     0000ab0c  XINT4_ISR                      
0     0000ab16  XINT5_ISR                      
0     0000ab20  SysIntOsc1Sel                  
0     0000ab29  _register_unlock               
0     0000ab2d  _register_lock                 
0     0000ab31  _nop                           
0     0000ab32  __TI_decompress_none           
0     0000ab42  SysIntOsc2Sel                  
0     0000ab49  _system_pre_init               
0     0000ab4b  _system_post_cinit             
1     00000c08  CpuTimer1Regs                  
1     00000ce0  PieCtrlRegs                    
1     00000d00  PieVectTable                   
1     00004000  EPwm1Regs                      
1     00007000  WdRegs                         
1     00007c00  GpioCtrlRegs                   
1     0005d200  ClkCfgRegs                     
1     0005d300  CpuSysRegs                     
1     0005e700  Dcc0Regs                       
1     0005e740  Dcc1Regs                       
abs   00000200  __TI_STACK_SIZE                
abs   ffffffff  __TI_pprof_out_hndl            
abs   ffffffff  __TI_prof_data_size            
abs   ffffffff  __TI_prof_data_start           
n/a   UNDEFED   __c_args__                     

[168 symbols]
