// Seed: 1537431357
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    input supply0 id_2,
    input uwire id_3,
    output supply0 id_4,
    input wand id_5
    , id_11,
    output tri0 id_6,
    input wor id_7,
    input supply1 id_8,
    input tri0 id_9
);
  module_0();
  assign id_0 = 1 * id_3 - 1;
endmodule
module module_2 (
    input uwire id_0,
    output tri0 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply1 id_7
);
  assign id_4 = 1'b0;
  xor (id_1, id_2, id_3, id_5, id_6, id_7);
  module_0();
endmodule
