; PlatformIO Project Configuration File
;
;   Build options: build flags, source filter, extra scripting
;   Upload options: custom port, speed and extra flags
;   Library options: dependencies, extra library storages
;
; Please visit documentation for the other options and examples
; http://docs.platformio.org/page/projectconf.html

[env:swervolf_nexys]
platform = chipsalliance
board = swervolf_nexys
; board_build.ldscript = ld/link.ld


board_build.bitstream_file=C:\RVfpga\proj2-rojobot-ak_jl\rojobot_vivado\rojobot_vivado.runs\impl_1\rvfpga.bit
framework = wd-riscv-sdk


; Before debugging start verilator using command "pio run -t start_verilator"
; debug_tool = verilator
; debug_init_break = tbreak next

; Path to a bitstream used with "program_fpga" target
; board_build.bitstream_file = swervolf_0.bit

; Path to Vivado project files for "generate_bitstream" target
; board_build.swervolf_run_tc = swervolf_0.6_run.tcl
; board_build.swervolf_xpr = swervolf_0.6.xpr
