// Seed: 692023987
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  input wire id_14;
  inout wire id_13;
  assign module_1.id_0 = 0;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout tri id_2;
  input wire id_1;
  assign id_2 = 1;
  logic id_16;
  logic id_17;
  ;
endmodule
module module_1 #(
    parameter id_19 = 32'd79,
    parameter id_24 = 32'd77,
    parameter id_4  = 32'd62
) (
    output tri0 id_0,
    input tri0 id_1,
    input tri id_2,
    output wire id_3,
    input wand _id_4,
    input wire id_5,
    input wand id_6,
    output tri1 id_7,
    input wand id_8,
    inout wire id_9,
    output tri0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input uwire id_13,
    output tri0 id_14,
    output tri id_15,
    output tri0 id_16,
    input uwire id_17,
    output tri0 id_18,
    input wire _id_19,
    output uwire id_20,
    input tri0 id_21,
    output tri1 id_22,
    output tri0 id_23,
    input uwire _id_24
);
  assign id_20 = -1 ? id_5 : 1;
  assign id_16 = -1;
  logic [1 : -1] id_26;
  wire [id_4  (  id_24  ,  id_19  ) : -1 'b0] id_27;
  wire \id_28 = ~(1'b0);
  module_0 modCall_1 (
      \id_28 ,
      \id_28 ,
      id_27,
      id_27,
      \id_28 ,
      id_26,
      \id_28 ,
      \id_28 ,
      id_27,
      id_26,
      id_27,
      id_26,
      id_27,
      id_26,
      id_27
  );
endmodule
