`begin_keywords "1800-2017"
`line 1 "AddCounter16bit.v" 1
module AddCounter16bit(clk, en, out_q);
    input clk;
    input en;
    output reg [15 : 0] out_q;

`line 6 "AddCounter16bit.v" 0
    always @(posedge clk) begin
        if (en) out_q <= out_q + 1;
        else out_q <= 0;
    end

`line 11 "AddCounter16bit.v" 0
endmodule

`line 13 "AddCounter16bit.v" 2
