
Blinky.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005488  08000198  08000198  00001198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000210  08005620  08005620  00006620  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005830  08005830  0000700c  2**0
                  CONTENTS
  4 .ARM          00000000  08005830  08005830  0000700c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005830  08005830  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005830  08005830  00006830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005834  08005834  00006834  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08005838  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000700c  2**0
                  CONTENTS
 10 .bss          000010ec  2000000c  2000000c  0000700c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200010f8  200010f8  0000700c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00010501  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000288c  00000000  00000000  0001753d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000e88  00000000  00000000  00019dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b3e  00000000  00000000  0001ac58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00021bb3  00000000  00000000  0001b796  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001415f  00000000  00000000  0003d349  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cc164  00000000  00000000  000514a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0011d60c  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003f78  00000000  00000000  0011d650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005f  00000000  00000000  001215c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	2000000c 	.word	0x2000000c
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08005608 	.word	0x08005608

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000010 	.word	0x20000010
 80001d4:	08005608 	.word	0x08005608

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	@ 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2uiz>:
 8000ad4:	004a      	lsls	r2, r1, #1
 8000ad6:	d211      	bcs.n	8000afc <__aeabi_d2uiz+0x28>
 8000ad8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000adc:	d211      	bcs.n	8000b02 <__aeabi_d2uiz+0x2e>
 8000ade:	d50d      	bpl.n	8000afc <__aeabi_d2uiz+0x28>
 8000ae0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ae4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae8:	d40e      	bmi.n	8000b08 <__aeabi_d2uiz+0x34>
 8000aea:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aee:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000af2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000af6:	fa23 f002 	lsr.w	r0, r3, r2
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d102      	bne.n	8000b0e <__aeabi_d2uiz+0x3a>
 8000b08:	f04f 30ff 	mov.w	r0, #4294967295
 8000b0c:	4770      	bx	lr
 8000b0e:	f04f 0000 	mov.w	r0, #0
 8000b12:	4770      	bx	lr

08000b14 <MX_DAC1_Init>:
DAC_HandleTypeDef hdac1;
DMA_HandleTypeDef hdma_dac1_ch1;

/* DAC1 init function */
void MX_DAC1_Init(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000b1a:	1d3b      	adds	r3, r7, #4
 8000b1c:	2200      	movs	r2, #0
 8000b1e:	601a      	str	r2, [r3, #0]
 8000b20:	605a      	str	r2, [r3, #4]
 8000b22:	609a      	str	r2, [r3, #8]

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8000b24:	4b0e      	ldr	r3, [pc, #56]	@ (8000b60 <MX_DAC1_Init+0x4c>)
 8000b26:	4a0f      	ldr	r2, [pc, #60]	@ (8000b64 <MX_DAC1_Init+0x50>)
 8000b28:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000b2a:	480d      	ldr	r0, [pc, #52]	@ (8000b60 <MX_DAC1_Init+0x4c>)
 8000b2c:	f000 fd1f 	bl	800156e <HAL_DAC_Init>
 8000b30:	4603      	mov	r3, r0
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	d001      	beq.n	8000b3a <MX_DAC1_Init+0x26>
  {
    Error_Handler();
 8000b36:	f000 fa39 	bl	8000fac <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_T7_TRGO;
 8000b3a:	2314      	movs	r3, #20
 8000b3c:	607b      	str	r3, [r7, #4]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	60bb      	str	r3, [r7, #8]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000b42:	1d3b      	adds	r3, r7, #4
 8000b44:	2200      	movs	r2, #0
 8000b46:	4619      	mov	r1, r3
 8000b48:	4805      	ldr	r0, [pc, #20]	@ (8000b60 <MX_DAC1_Init+0x4c>)
 8000b4a:	f000 fe0d 	bl	8001768 <HAL_DAC_ConfigChannel>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	2b00      	cmp	r3, #0
 8000b52:	d001      	beq.n	8000b58 <MX_DAC1_Init+0x44>
  {
    Error_Handler();
 8000b54:	f000 fa2a 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000b58:	bf00      	nop
 8000b5a:	3710      	adds	r7, #16
 8000b5c:	46bd      	mov	sp, r7
 8000b5e:	bd80      	pop	{r7, pc}
 8000b60:	20000028 	.word	0x20000028
 8000b64:	40007400 	.word	0x40007400

08000b68 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b08a      	sub	sp, #40	@ 0x28
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	f107 0314 	add.w	r3, r7, #20
 8000b74:	2200      	movs	r2, #0
 8000b76:	601a      	str	r2, [r3, #0]
 8000b78:	605a      	str	r2, [r3, #4]
 8000b7a:	609a      	str	r2, [r3, #8]
 8000b7c:	60da      	str	r2, [r3, #12]
 8000b7e:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a2c      	ldr	r2, [pc, #176]	@ (8000c38 <HAL_DAC_MspInit+0xd0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d152      	bne.n	8000c30 <HAL_DAC_MspInit+0xc8>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* DAC1 clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8000b8a:	4b2c      	ldr	r3, [pc, #176]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000b8c:	69db      	ldr	r3, [r3, #28]
 8000b8e:	4a2b      	ldr	r2, [pc, #172]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000b90:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8000b94:	61d3      	str	r3, [r2, #28]
 8000b96:	4b29      	ldr	r3, [pc, #164]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000b98:	69db      	ldr	r3, [r3, #28]
 8000b9a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8000b9e:	613b      	str	r3, [r7, #16]
 8000ba0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b26      	ldr	r3, [pc, #152]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000ba4:	695b      	ldr	r3, [r3, #20]
 8000ba6:	4a25      	ldr	r2, [pc, #148]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000ba8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000bac:	6153      	str	r3, [r2, #20]
 8000bae:	4b23      	ldr	r3, [pc, #140]	@ (8000c3c <HAL_DAC_MspInit+0xd4>)
 8000bb0:	695b      	ldr	r3, [r3, #20]
 8000bb2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000bb6:	60fb      	str	r3, [r7, #12]
 8000bb8:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000bba:	2310      	movs	r3, #16
 8000bbc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000bbe:	2303      	movs	r3, #3
 8000bc0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc6:	f107 0314 	add.w	r3, r7, #20
 8000bca:	4619      	mov	r1, r3
 8000bcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000bd0:	f001 f854 	bl	8001c7c <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel3;
 8000bd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000bd6:	4a1b      	ldr	r2, [pc, #108]	@ (8000c44 <HAL_DAC_MspInit+0xdc>)
 8000bd8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000bda:	4b19      	ldr	r3, [pc, #100]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000bdc:	2210      	movs	r2, #16
 8000bde:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000be0:	4b17      	ldr	r3, [pc, #92]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000be2:	2200      	movs	r2, #0
 8000be4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8000be6:	4b16      	ldr	r3, [pc, #88]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000be8:	2280      	movs	r2, #128	@ 0x80
 8000bea:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000bec:	4b14      	ldr	r3, [pc, #80]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000bee:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000bf2:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8000bf4:	4b12      	ldr	r3, [pc, #72]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000bf6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000bfa:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8000bfc:	4b10      	ldr	r3, [pc, #64]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000bfe:	2220      	movs	r2, #32
 8000c00:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8000c02:	4b0f      	ldr	r3, [pc, #60]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000c04:	2200      	movs	r2, #0
 8000c06:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8000c08:	480d      	ldr	r0, [pc, #52]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000c0a:	f000 fe84 	bl	8001916 <HAL_DMA_Init>
 8000c0e:	4603      	mov	r3, r0
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	d001      	beq.n	8000c18 <HAL_DAC_MspInit+0xb0>
    {
      Error_Handler();
 8000c14:	f000 f9ca 	bl	8000fac <Error_Handler>
    }

    __HAL_DMA_REMAP_CHANNEL_ENABLE(HAL_REMAPDMA_TIM6_DAC1_CH1_DMA1_CH3);
 8000c18:	4b0b      	ldr	r3, [pc, #44]	@ (8000c48 <HAL_DAC_MspInit+0xe0>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8000c48 <HAL_DAC_MspInit+0xe0>)
 8000c1e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000c22:	6013      	str	r3, [r2, #0]

    __HAL_LINKDMA(dacHandle,DMA_Handle1,hdma_dac1_ch1);
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	4a06      	ldr	r2, [pc, #24]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000c28:	609a      	str	r2, [r3, #8]
 8000c2a:	4a05      	ldr	r2, [pc, #20]	@ (8000c40 <HAL_DAC_MspInit+0xd8>)
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	6253      	str	r3, [r2, #36]	@ 0x24

  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }
}
 8000c30:	bf00      	nop
 8000c32:	3728      	adds	r7, #40	@ 0x28
 8000c34:	46bd      	mov	sp, r7
 8000c36:	bd80      	pop	{r7, pc}
 8000c38:	40007400 	.word	0x40007400
 8000c3c:	40021000 	.word	0x40021000
 8000c40:	2000003c 	.word	0x2000003c
 8000c44:	40020030 	.word	0x40020030
 8000c48:	40010000 	.word	0x40010000

08000c4c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b082      	sub	sp, #8
 8000c50:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c52:	4b0c      	ldr	r3, [pc, #48]	@ (8000c84 <MX_DMA_Init+0x38>)
 8000c54:	695b      	ldr	r3, [r3, #20]
 8000c56:	4a0b      	ldr	r2, [pc, #44]	@ (8000c84 <MX_DMA_Init+0x38>)
 8000c58:	f043 0301 	orr.w	r3, r3, #1
 8000c5c:	6153      	str	r3, [r2, #20]
 8000c5e:	4b09      	ldr	r3, [pc, #36]	@ (8000c84 <MX_DMA_Init+0x38>)
 8000c60:	695b      	ldr	r3, [r3, #20]
 8000c62:	f003 0301 	and.w	r3, r3, #1
 8000c66:	607b      	str	r3, [r7, #4]
 8000c68:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2100      	movs	r1, #0
 8000c6e:	200d      	movs	r0, #13
 8000c70:	f000 fc47 	bl	8001502 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c74:	200d      	movs	r0, #13
 8000c76:	f000 fc60 	bl	800153a <HAL_NVIC_EnableIRQ>

}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}
 8000c82:	bf00      	nop
 8000c84:	40021000 	.word	0x40021000

08000c88 <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b08a      	sub	sp, #40	@ 0x28
 8000c8c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	f107 0314 	add.w	r3, r7, #20
 8000c92:	2200      	movs	r2, #0
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	605a      	str	r2, [r3, #4]
 8000c98:	609a      	str	r2, [r3, #8]
 8000c9a:	60da      	str	r2, [r3, #12]
 8000c9c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c9e:	4b4b      	ldr	r3, [pc, #300]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000ca0:	695b      	ldr	r3, [r3, #20]
 8000ca2:	4a4a      	ldr	r2, [pc, #296]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000ca4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000ca8:	6153      	str	r3, [r2, #20]
 8000caa:	4b48      	ldr	r3, [pc, #288]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cac:	695b      	ldr	r3, [r3, #20]
 8000cae:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000cb2:	613b      	str	r3, [r7, #16]
 8000cb4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000cb6:	4b45      	ldr	r3, [pc, #276]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cb8:	695b      	ldr	r3, [r3, #20]
 8000cba:	4a44      	ldr	r2, [pc, #272]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cbc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000cc0:	6153      	str	r3, [r2, #20]
 8000cc2:	4b42      	ldr	r3, [pc, #264]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cc4:	695b      	ldr	r3, [r3, #20]
 8000cc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000cca:	60fb      	str	r3, [r7, #12]
 8000ccc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cce:	4b3f      	ldr	r3, [pc, #252]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cd0:	695b      	ldr	r3, [r3, #20]
 8000cd2:	4a3e      	ldr	r2, [pc, #248]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cd4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000cd8:	6153      	str	r3, [r2, #20]
 8000cda:	4b3c      	ldr	r3, [pc, #240]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cdc:	695b      	ldr	r3, [r3, #20]
 8000cde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000ce2:	60bb      	str	r3, [r7, #8]
 8000ce4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ce6:	4b39      	ldr	r3, [pc, #228]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000ce8:	695b      	ldr	r3, [r3, #20]
 8000cea:	4a38      	ldr	r2, [pc, #224]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000cf0:	6153      	str	r3, [r2, #20]
 8000cf2:	4b36      	ldr	r3, [pc, #216]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000cf4:	695b      	ldr	r3, [r3, #20]
 8000cf6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000cfe:	4b33      	ldr	r3, [pc, #204]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000d00:	695b      	ldr	r3, [r3, #20]
 8000d02:	4a32      	ldr	r2, [pc, #200]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000d04:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000d08:	6153      	str	r3, [r2, #20]
 8000d0a:	4b30      	ldr	r3, [pc, #192]	@ (8000dcc <MX_GPIO_Init+0x144>)
 8000d0c:	695b      	ldr	r3, [r3, #20]
 8000d0e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2120      	movs	r1, #32
 8000d1a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d1e:	f001 f937 	bl	8001f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000d22:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000d28:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000d2c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2e:	2300      	movs	r3, #0
 8000d30:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000d32:	f107 0314 	add.w	r3, r7, #20
 8000d36:	4619      	mov	r1, r3
 8000d38:	4825      	ldr	r0, [pc, #148]	@ (8000dd0 <MX_GPIO_Init+0x148>)
 8000d3a:	f000 ff9f 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11
                           PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000d3e:	f641 73ff 	movw	r3, #8191	@ 0x1fff
 8000d42:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d44:	2303      	movs	r3, #3
 8000d46:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d4c:	f107 0314 	add.w	r3, r7, #20
 8000d50:	4619      	mov	r1, r3
 8000d52:	481f      	ldr	r0, [pc, #124]	@ (8000dd0 <MX_GPIO_Init+0x148>)
 8000d54:	f000 ff92 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA6 PA7
                           PA8 PA9 PA10 PA11
                           PA12 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7
 8000d58:	f649 73c3 	movw	r3, #40899	@ 0x9fc3
 8000d5c:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
                          |GPIO_PIN_12|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d5e:	2303      	movs	r3, #3
 8000d60:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d62:	2300      	movs	r3, #0
 8000d64:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d66:	f107 0314 	add.w	r3, r7, #20
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d70:	f000 ff84 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000d74:	2320      	movs	r3, #32
 8000d76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d78:	2301      	movs	r3, #1
 8000d7a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d7c:	2300      	movs	r3, #0
 8000d7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d80:	2300      	movs	r3, #0
 8000d82:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000d84:	f107 0314 	add.w	r3, r7, #20
 8000d88:	4619      	mov	r1, r3
 8000d8a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d8e:	f000 ff75 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB10
                           PB11 PB12 PB13 PB14
                           PB15 PB4 PB5 PB6
                           PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_10
 8000d92:	f64f 73f7 	movw	r3, #65527	@ 0xfff7
 8000d96:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
                          |GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000d98:	2303      	movs	r3, #3
 8000d9a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000da0:	f107 0314 	add.w	r3, r7, #20
 8000da4:	4619      	mov	r1, r3
 8000da6:	480b      	ldr	r0, [pc, #44]	@ (8000dd4 <MX_GPIO_Init+0x14c>)
 8000da8:	f000 ff68 	bl	8001c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000dac:	2304      	movs	r3, #4
 8000dae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000db0:	2303      	movs	r3, #3
 8000db2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000db8:	f107 0314 	add.w	r3, r7, #20
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4806      	ldr	r0, [pc, #24]	@ (8000dd8 <MX_GPIO_Init+0x150>)
 8000dc0:	f000 ff5c 	bl	8001c7c <HAL_GPIO_Init>

}
 8000dc4:	bf00      	nop
 8000dc6:	3728      	adds	r7, #40	@ 0x28
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}
 8000dcc:	40021000 	.word	0x40021000
 8000dd0:	48000800 	.word	0x48000800
 8000dd4:	48000400 	.word	0x48000400
 8000dd8:	48000c00 	.word	0x48000c00
 8000ddc:	00000000 	.word	0x00000000

08000de0 <getSineValues>:
	out[5] = 'e'; // end indicator
	HAL_UART_Transmit(&huart2, out, 6, 10);
}

void getSineValues()
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b082      	sub	sp, #8
 8000de4:	af00      	add	r7, sp, #0
	for ( int i = 0; i < MAX_SAMPLES; i += 1 )
 8000de6:	2300      	movs	r3, #0
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	e044      	b.n	8000e76 <getSineValues+0x96>
	{
		sine_values[i] = ( ( sin( i * 2 * PI / MAX_SAMPLES ) +1  ) ) * RES_12B / 2;
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	005b      	lsls	r3, r3, #1
 8000df0:	4618      	mov	r0, r3
 8000df2:	f7ff fb43 	bl	800047c <__aeabi_i2d>
 8000df6:	a328      	add	r3, pc, #160	@ (adr r3, 8000e98 <getSineValues+0xb8>)
 8000df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000dfc:	f7ff fba8 	bl	8000550 <__aeabi_dmul>
 8000e00:	4602      	mov	r2, r0
 8000e02:	460b      	mov	r3, r1
 8000e04:	4610      	mov	r0, r2
 8000e06:	4619      	mov	r1, r3
 8000e08:	f04f 0200 	mov.w	r2, #0
 8000e0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000e88 <getSineValues+0xa8>)
 8000e0e:	f7ff fcc9 	bl	80007a4 <__aeabi_ddiv>
 8000e12:	4602      	mov	r2, r0
 8000e14:	460b      	mov	r3, r1
 8000e16:	ec43 2b17 	vmov	d7, r2, r3
 8000e1a:	eeb0 0a47 	vmov.f32	s0, s14
 8000e1e:	eef0 0a67 	vmov.f32	s1, s15
 8000e22:	f003 fbc1 	bl	80045a8 <sin>
 8000e26:	ec51 0b10 	vmov	r0, r1, d0
 8000e2a:	f04f 0200 	mov.w	r2, #0
 8000e2e:	4b17      	ldr	r3, [pc, #92]	@ (8000e8c <getSineValues+0xac>)
 8000e30:	f7ff f9d8 	bl	80001e4 <__adddf3>
 8000e34:	4602      	mov	r2, r0
 8000e36:	460b      	mov	r3, r1
 8000e38:	4610      	mov	r0, r2
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	f04f 0200 	mov.w	r2, #0
 8000e40:	4b13      	ldr	r3, [pc, #76]	@ (8000e90 <getSineValues+0xb0>)
 8000e42:	f7ff fb85 	bl	8000550 <__aeabi_dmul>
 8000e46:	4602      	mov	r2, r0
 8000e48:	460b      	mov	r3, r1
 8000e4a:	4610      	mov	r0, r2
 8000e4c:	4619      	mov	r1, r3
 8000e4e:	f04f 0200 	mov.w	r2, #0
 8000e52:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000e56:	f7ff fca5 	bl	80007a4 <__aeabi_ddiv>
 8000e5a:	4602      	mov	r2, r0
 8000e5c:	460b      	mov	r3, r1
 8000e5e:	4610      	mov	r0, r2
 8000e60:	4619      	mov	r1, r3
 8000e62:	f7ff fe37 	bl	8000ad4 <__aeabi_d2uiz>
 8000e66:	4602      	mov	r2, r0
 8000e68:	490a      	ldr	r1, [pc, #40]	@ (8000e94 <getSineValues+0xb4>)
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	for ( int i = 0; i < MAX_SAMPLES; i += 1 )
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	3301      	adds	r3, #1
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e7c:	dbb6      	blt.n	8000dec <getSineValues+0xc>
	}
}
 8000e7e:	bf00      	nop
 8000e80:	bf00      	nop
 8000e82:	3708      	adds	r7, #8
 8000e84:	46bd      	mov	sp, r7
 8000e86:	bd80      	pop	{r7, pc}
 8000e88:	408f4000 	.word	0x408f4000
 8000e8c:	3ff00000 	.word	0x3ff00000
 8000e90:	40b00000 	.word	0x40b00000
 8000e94:	20000080 	.word	0x20000080
 8000e98:	d2412aee 	.word	0xd2412aee
 8000e9c:	400921e9 	.word	0x400921e9

08000ea0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000ea6:	f000 f9eb 	bl	8001280 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000eaa:	f000 f821 	bl	8000ef0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000eae:	f7ff feeb 	bl	8000c88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000eb2:	f7ff fecb 	bl	8000c4c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000eb6:	f000 f947 	bl	8001148 <MX_USART2_UART_Init>
  MX_DAC1_Init();
 8000eba:	f7ff fe2b 	bl	8000b14 <MX_DAC1_Init>
  MX_TIM7_Init();
 8000ebe:	f000 f8eb 	bl	8001098 <MX_TIM7_Init>
  /* USER CODE BEGIN 2 */
  getSineValues();
 8000ec2:	f7ff ff8d 	bl	8000de0 <getSineValues>
  HAL_TIM_Base_Start( &htim7 );
 8000ec6:	4807      	ldr	r0, [pc, #28]	@ (8000ee4 <main+0x44>)
 8000ec8:	f002 fd64 	bl	8003994 <HAL_TIM_Base_Start>
  HAL_DAC_Start_DMA( &hdac1, DAC1_CHANNEL_1, sine_values, MAX_SAMPLES, DAC_ALIGN_12B_R);
 8000ecc:	2300      	movs	r3, #0
 8000ece:	9300      	str	r3, [sp, #0]
 8000ed0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000ed4:	4a04      	ldr	r2, [pc, #16]	@ (8000ee8 <main+0x48>)
 8000ed6:	2100      	movs	r1, #0
 8000ed8:	4804      	ldr	r0, [pc, #16]	@ (8000eec <main+0x4c>)
 8000eda:	f000 fb89 	bl	80015f0 <HAL_DAC_Start_DMA>
//  scheduler_run();
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000ede:	bf00      	nop
 8000ee0:	e7fd      	b.n	8000ede <main+0x3e>
 8000ee2:	bf00      	nop
 8000ee4:	20001020 	.word	0x20001020
 8000ee8:	20000080 	.word	0x20000080
 8000eec:	20000028 	.word	0x20000028

08000ef0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b0a6      	sub	sp, #152	@ 0x98
 8000ef4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ef6:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000efa:	2228      	movs	r2, #40	@ 0x28
 8000efc:	2100      	movs	r1, #0
 8000efe:	4618      	mov	r0, r3
 8000f00:	f003 fb23 	bl	800454a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f04:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f08:	2200      	movs	r2, #0
 8000f0a:	601a      	str	r2, [r3, #0]
 8000f0c:	605a      	str	r2, [r3, #4]
 8000f0e:	609a      	str	r2, [r3, #8]
 8000f10:	60da      	str	r2, [r3, #12]
 8000f12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2258      	movs	r2, #88	@ 0x58
 8000f18:	2100      	movs	r1, #0
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	f003 fb15 	bl	800454a <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f20:	2302      	movs	r3, #2
 8000f22:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f24:	2301      	movs	r3, #1
 8000f26:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f28:	2310      	movs	r3, #16
 8000f2a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f2e:	2302      	movs	r3, #2
 8000f30:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000f38:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000f3c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000f40:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000f44:	2300      	movs	r3, #0
 8000f46:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f4a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 8000f4e:	4618      	mov	r0, r3
 8000f50:	f001 f836 	bl	8001fc0 <HAL_RCC_OscConfig>
 8000f54:	4603      	mov	r3, r0
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d001      	beq.n	8000f5e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000f5a:	f000 f827 	bl	8000fac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f5e:	230f      	movs	r3, #15
 8000f60:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f62:	2302      	movs	r3, #2
 8000f64:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000f66:	2300      	movs	r3, #0
 8000f68:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000f6a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f6e:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000f70:	2300      	movs	r3, #0
 8000f72:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000f74:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000f78:	2102      	movs	r1, #2
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	f002 f874 	bl	8003068 <HAL_RCC_ClockConfig>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d001      	beq.n	8000f8a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000f86:	f000 f811 	bl	8000fac <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000f8e:	2300      	movs	r3, #0
 8000f90:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000f92:	1d3b      	adds	r3, r7, #4
 8000f94:	4618      	mov	r0, r3
 8000f96:	f002 fa87 	bl	80034a8 <HAL_RCCEx_PeriphCLKConfig>
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d001      	beq.n	8000fa4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000fa0:	f000 f804 	bl	8000fac <Error_Handler>
  }
}
 8000fa4:	bf00      	nop
 8000fa6:	3798      	adds	r7, #152	@ 0x98
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}

08000fac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb0:	b672      	cpsid	i
}
 8000fb2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <Error_Handler+0x8>

08000fb8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fbe:	4b0f      	ldr	r3, [pc, #60]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc0:	699b      	ldr	r3, [r3, #24]
 8000fc2:	4a0e      	ldr	r2, [pc, #56]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fc4:	f043 0301 	orr.w	r3, r3, #1
 8000fc8:	6193      	str	r3, [r2, #24]
 8000fca:	4b0c      	ldr	r3, [pc, #48]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fcc:	699b      	ldr	r3, [r3, #24]
 8000fce:	f003 0301 	and.w	r3, r3, #1
 8000fd2:	607b      	str	r3, [r7, #4]
 8000fd4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fd6:	4b09      	ldr	r3, [pc, #36]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	4a08      	ldr	r2, [pc, #32]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fdc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fe0:	61d3      	str	r3, [r2, #28]
 8000fe2:	4b06      	ldr	r3, [pc, #24]	@ (8000ffc <HAL_MspInit+0x44>)
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fea:	603b      	str	r3, [r7, #0]
 8000fec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fee:	2007      	movs	r0, #7
 8000ff0:	f000 fa7c 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	3708      	adds	r7, #8
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bd80      	pop	{r7, pc}
 8000ffc:	40021000 	.word	0x40021000

08001000 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001000:	b480      	push	{r7}
 8001002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001004:	bf00      	nop
 8001006:	e7fd      	b.n	8001004 <NMI_Handler+0x4>

08001008 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001008:	b480      	push	{r7}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800100c:	bf00      	nop
 800100e:	e7fd      	b.n	800100c <HardFault_Handler+0x4>

08001010 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001010:	b480      	push	{r7}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <MemManage_Handler+0x4>

08001018 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800101c:	bf00      	nop
 800101e:	e7fd      	b.n	800101c <BusFault_Handler+0x4>

08001020 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001020:	b480      	push	{r7}
 8001022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001024:	bf00      	nop
 8001026:	e7fd      	b.n	8001024 <UsageFault_Handler+0x4>

08001028 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001028:	b480      	push	{r7}
 800102a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr

08001036 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001036:	b480      	push	{r7}
 8001038:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800103a:	bf00      	nop
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001044:	b480      	push	{r7}
 8001046:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001048:	bf00      	nop
 800104a:	46bd      	mov	sp, r7
 800104c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001050:	4770      	bx	lr

08001052 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001056:	f000 f959 	bl	800130c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800105a:	bf00      	nop
 800105c:	bd80      	pop	{r7, pc}
	...

08001060 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8001064:	4802      	ldr	r0, [pc, #8]	@ (8001070 <DMA1_Channel3_IRQHandler+0x10>)
 8001066:	f000 fcfc 	bl	8001a62 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	2000003c 	.word	0x2000003c

08001074 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001074:	b480      	push	{r7}
 8001076:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001078:	4b06      	ldr	r3, [pc, #24]	@ (8001094 <SystemInit+0x20>)
 800107a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800107e:	4a05      	ldr	r2, [pc, #20]	@ (8001094 <SystemInit+0x20>)
 8001080:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001084:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001088:	bf00      	nop
 800108a:	46bd      	mov	sp, r7
 800108c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop
 8001094:	e000ed00 	.word	0xe000ed00

08001098 <MX_TIM7_Init>:

TIM_HandleTypeDef htim7;

/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b084      	sub	sp, #16
 800109c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800109e:	1d3b      	adds	r3, r7, #4
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80010a8:	4b15      	ldr	r3, [pc, #84]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010aa:	4a16      	ldr	r2, [pc, #88]	@ (8001104 <MX_TIM7_Init+0x6c>)
 80010ac:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 360-1;
 80010ae:	4b14      	ldr	r3, [pc, #80]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010b0:	f240 1267 	movw	r2, #359	@ 0x167
 80010b4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010b6:	4b12      	ldr	r3, [pc, #72]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 1000-1;
 80010bc:	4b10      	ldr	r3, [pc, #64]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010be:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010c2:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80010ca:	480d      	ldr	r0, [pc, #52]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010cc:	f002 fc0a 	bl	80038e4 <HAL_TIM_Base_Init>
 80010d0:	4603      	mov	r3, r0
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d001      	beq.n	80010da <MX_TIM7_Init+0x42>
  {
    Error_Handler();
 80010d6:	f7ff ff69 	bl	8000fac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 80010da:	2320      	movs	r3, #32
 80010dc:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010de:	2300      	movs	r3, #0
 80010e0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4619      	mov	r1, r3
 80010e6:	4806      	ldr	r0, [pc, #24]	@ (8001100 <MX_TIM7_Init+0x68>)
 80010e8:	f002 fd66 	bl	8003bb8 <HAL_TIMEx_MasterConfigSynchronization>
 80010ec:	4603      	mov	r3, r0
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d001      	beq.n	80010f6 <MX_TIM7_Init+0x5e>
  {
    Error_Handler();
 80010f2:	f7ff ff5b 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80010f6:	bf00      	nop
 80010f8:	3710      	adds	r7, #16
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bd80      	pop	{r7, pc}
 80010fe:	bf00      	nop
 8001100:	20001020 	.word	0x20001020
 8001104:	40001400 	.word	0x40001400

08001108 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001108:	b480      	push	{r7}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	4a0a      	ldr	r2, [pc, #40]	@ (8001140 <HAL_TIM_Base_MspInit+0x38>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d10b      	bne.n	8001132 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 800111a:	4b0a      	ldr	r3, [pc, #40]	@ (8001144 <HAL_TIM_Base_MspInit+0x3c>)
 800111c:	69db      	ldr	r3, [r3, #28]
 800111e:	4a09      	ldr	r2, [pc, #36]	@ (8001144 <HAL_TIM_Base_MspInit+0x3c>)
 8001120:	f043 0320 	orr.w	r3, r3, #32
 8001124:	61d3      	str	r3, [r2, #28]
 8001126:	4b07      	ldr	r3, [pc, #28]	@ (8001144 <HAL_TIM_Base_MspInit+0x3c>)
 8001128:	69db      	ldr	r3, [r3, #28]
 800112a:	f003 0320 	and.w	r3, r3, #32
 800112e:	60fb      	str	r3, [r7, #12]
 8001130:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 8001132:	bf00      	nop
 8001134:	3714      	adds	r7, #20
 8001136:	46bd      	mov	sp, r7
 8001138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113c:	4770      	bx	lr
 800113e:	bf00      	nop
 8001140:	40001400 	.word	0x40001400
 8001144:	40021000 	.word	0x40021000

08001148 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800114c:	4b14      	ldr	r3, [pc, #80]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 800114e:	4a15      	ldr	r2, [pc, #84]	@ (80011a4 <MX_USART2_UART_Init+0x5c>)
 8001150:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8001152:	4b13      	ldr	r3, [pc, #76]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001154:	f44f 4216 	mov.w	r2, #38400	@ 0x9600
 8001158:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800115a:	4b11      	ldr	r3, [pc, #68]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 800115c:	2200      	movs	r2, #0
 800115e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001160:	4b0f      	ldr	r3, [pc, #60]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001162:	2200      	movs	r2, #0
 8001164:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001166:	4b0e      	ldr	r3, [pc, #56]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001168:	2200      	movs	r2, #0
 800116a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800116c:	4b0c      	ldr	r3, [pc, #48]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 800116e:	220c      	movs	r2, #12
 8001170:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001172:	4b0b      	ldr	r3, [pc, #44]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001174:	2200      	movs	r2, #0
 8001176:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001178:	4b09      	ldr	r3, [pc, #36]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 800117a:	2200      	movs	r2, #0
 800117c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800117e:	4b08      	ldr	r3, [pc, #32]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001180:	2200      	movs	r2, #0
 8001182:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001184:	4b06      	ldr	r3, [pc, #24]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 8001186:	2200      	movs	r2, #0
 8001188:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800118a:	4805      	ldr	r0, [pc, #20]	@ (80011a0 <MX_USART2_UART_Init+0x58>)
 800118c:	f002 fda0 	bl	8003cd0 <HAL_UART_Init>
 8001190:	4603      	mov	r3, r0
 8001192:	2b00      	cmp	r3, #0
 8001194:	d001      	beq.n	800119a <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8001196:	f7ff ff09 	bl	8000fac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800119a:	bf00      	nop
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	2000106c 	.word	0x2000106c
 80011a4:	40004400 	.word	0x40004400

080011a8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b08a      	sub	sp, #40	@ 0x28
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b0:	f107 0314 	add.w	r3, r7, #20
 80011b4:	2200      	movs	r2, #0
 80011b6:	601a      	str	r2, [r3, #0]
 80011b8:	605a      	str	r2, [r3, #4]
 80011ba:	609a      	str	r2, [r3, #8]
 80011bc:	60da      	str	r2, [r3, #12]
 80011be:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	4a17      	ldr	r2, [pc, #92]	@ (8001224 <HAL_UART_MspInit+0x7c>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d128      	bne.n	800121c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80011ca:	4b17      	ldr	r3, [pc, #92]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011cc:	69db      	ldr	r3, [r3, #28]
 80011ce:	4a16      	ldr	r2, [pc, #88]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011d0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011d4:	61d3      	str	r3, [r2, #28]
 80011d6:	4b14      	ldr	r3, [pc, #80]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011d8:	69db      	ldr	r3, [r3, #28]
 80011da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011de:	613b      	str	r3, [r7, #16]
 80011e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011e2:	4b11      	ldr	r3, [pc, #68]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011e4:	695b      	ldr	r3, [r3, #20]
 80011e6:	4a10      	ldr	r2, [pc, #64]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011e8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80011ec:	6153      	str	r3, [r2, #20]
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <HAL_UART_MspInit+0x80>)
 80011f0:	695b      	ldr	r3, [r3, #20]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	60fb      	str	r3, [r7, #12]
 80011f8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80011fa:	230c      	movs	r3, #12
 80011fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011fe:	2302      	movs	r3, #2
 8001200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001202:	2300      	movs	r3, #0
 8001204:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001206:	2300      	movs	r3, #0
 8001208:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800120a:	2307      	movs	r3, #7
 800120c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800120e:	f107 0314 	add.w	r3, r7, #20
 8001212:	4619      	mov	r1, r3
 8001214:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001218:	f000 fd30 	bl	8001c7c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800121c:	bf00      	nop
 800121e:	3728      	adds	r7, #40	@ 0x28
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40004400 	.word	0x40004400
 8001228:	40021000 	.word	0x40021000

0800122c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800122c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001264 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001230:	f7ff ff20 	bl	8001074 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001234:	480c      	ldr	r0, [pc, #48]	@ (8001268 <LoopForever+0x6>)
  ldr r1, =_edata
 8001236:	490d      	ldr	r1, [pc, #52]	@ (800126c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001238:	4a0d      	ldr	r2, [pc, #52]	@ (8001270 <LoopForever+0xe>)
  movs r3, #0
 800123a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800123c:	e002      	b.n	8001244 <LoopCopyDataInit>

0800123e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800123e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001240:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001242:	3304      	adds	r3, #4

08001244 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001244:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001246:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001248:	d3f9      	bcc.n	800123e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800124a:	4a0a      	ldr	r2, [pc, #40]	@ (8001274 <LoopForever+0x12>)
  ldr r4, =_ebss
 800124c:	4c0a      	ldr	r4, [pc, #40]	@ (8001278 <LoopForever+0x16>)
  movs r3, #0
 800124e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001250:	e001      	b.n	8001256 <LoopFillZerobss>

08001252 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001252:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001254:	3204      	adds	r2, #4

08001256 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001256:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001258:	d3fb      	bcc.n	8001252 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800125a:	f003 f97f 	bl	800455c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800125e:	f7ff fe1f 	bl	8000ea0 <main>

08001262 <LoopForever>:

LoopForever:
    b LoopForever
 8001262:	e7fe      	b.n	8001262 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001264:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001268:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800126c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001270:	08005838 	.word	0x08005838
  ldr r2, =_sbss
 8001274:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001278:	200010f8 	.word	0x200010f8

0800127c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800127c:	e7fe      	b.n	800127c <ADC1_2_IRQHandler>
	...

08001280 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001284:	4b08      	ldr	r3, [pc, #32]	@ (80012a8 <HAL_Init+0x28>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a07      	ldr	r2, [pc, #28]	@ (80012a8 <HAL_Init+0x28>)
 800128a:	f043 0310 	orr.w	r3, r3, #16
 800128e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001290:	2003      	movs	r0, #3
 8001292:	f000 f92b 	bl	80014ec <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001296:	2000      	movs	r0, #0
 8001298:	f000 f808 	bl	80012ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800129c:	f7ff fe8c 	bl	8000fb8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80012a0:	2300      	movs	r3, #0
}
 80012a2:	4618      	mov	r0, r3
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	40022000 	.word	0x40022000

080012ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b082      	sub	sp, #8
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80012b4:	4b12      	ldr	r3, [pc, #72]	@ (8001300 <HAL_InitTick+0x54>)
 80012b6:	681a      	ldr	r2, [r3, #0]
 80012b8:	4b12      	ldr	r3, [pc, #72]	@ (8001304 <HAL_InitTick+0x58>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	4619      	mov	r1, r3
 80012be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f000 f943 	bl	8001556 <HAL_SYSTICK_Config>
 80012d0:	4603      	mov	r3, r0
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d001      	beq.n	80012da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e00e      	b.n	80012f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	2b0f      	cmp	r3, #15
 80012de:	d80a      	bhi.n	80012f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012e0:	2200      	movs	r2, #0
 80012e2:	6879      	ldr	r1, [r7, #4]
 80012e4:	f04f 30ff 	mov.w	r0, #4294967295
 80012e8:	f000 f90b 	bl	8001502 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012ec:	4a06      	ldr	r2, [pc, #24]	@ (8001308 <HAL_InitTick+0x5c>)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80012f2:	2300      	movs	r3, #0
 80012f4:	e000      	b.n	80012f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80012f6:	2301      	movs	r3, #1
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	20000000 	.word	0x20000000
 8001304:	20000008 	.word	0x20000008
 8001308:	20000004 	.word	0x20000004

0800130c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x20>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_IncTick+0x24>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <HAL_IncTick+0x24>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	20000008 	.word	0x20000008
 8001330:	200010f4 	.word	0x200010f4

08001334 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;  
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <HAL_GetTick+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200010f4 	.word	0x200010f4

0800134c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001368:	4013      	ands	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001374:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800137c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137e:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	60d3      	str	r3, [r2, #12]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <__NVIC_GetPriorityGrouping+0x18>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	f003 0307 	and.w	r3, r3, #7
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db0b      	blt.n	80013da <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	f003 021f 	and.w	r2, r3, #31
 80013c8:	4907      	ldr	r1, [pc, #28]	@ (80013e8 <__NVIC_EnableIRQ+0x38>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	095b      	lsrs	r3, r3, #5
 80013d0:	2001      	movs	r0, #1
 80013d2:	fa00 f202 	lsl.w	r2, r0, r2
 80013d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000e100 	.word	0xe000e100

080013ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	db0a      	blt.n	8001416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	b2da      	uxtb	r2, r3
 8001404:	490c      	ldr	r1, [pc, #48]	@ (8001438 <__NVIC_SetPriority+0x4c>)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	0112      	lsls	r2, r2, #4
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	440b      	add	r3, r1
 8001410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001414:	e00a      	b.n	800142c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4908      	ldr	r1, [pc, #32]	@ (800143c <__NVIC_SetPriority+0x50>)
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	3b04      	subs	r3, #4
 8001424:	0112      	lsls	r2, r2, #4
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	440b      	add	r3, r1
 800142a:	761a      	strb	r2, [r3, #24]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001440:	b480      	push	{r7}
 8001442:	b089      	sub	sp, #36	@ 0x24
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f1c3 0307 	rsb	r3, r3, #7
 800145a:	2b04      	cmp	r3, #4
 800145c:	bf28      	it	cs
 800145e:	2304      	movcs	r3, #4
 8001460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	3304      	adds	r3, #4
 8001466:	2b06      	cmp	r3, #6
 8001468:	d902      	bls.n	8001470 <NVIC_EncodePriority+0x30>
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	3b03      	subs	r3, #3
 800146e:	e000      	b.n	8001472 <NVIC_EncodePriority+0x32>
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	f04f 32ff 	mov.w	r2, #4294967295
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43da      	mvns	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	401a      	ands	r2, r3
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001488:	f04f 31ff 	mov.w	r1, #4294967295
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	fa01 f303 	lsl.w	r3, r1, r3
 8001492:	43d9      	mvns	r1, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001498:	4313      	orrs	r3, r2
         );
}
 800149a:	4618      	mov	r0, r3
 800149c:	3724      	adds	r7, #36	@ 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr
	...

080014a8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80014a8:	b580      	push	{r7, lr}
 80014aa:	b082      	sub	sp, #8
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3b01      	subs	r3, #1
 80014b4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014b8:	d301      	bcc.n	80014be <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014ba:	2301      	movs	r3, #1
 80014bc:	e00f      	b.n	80014de <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <SysTick_Config+0x40>)
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	3b01      	subs	r3, #1
 80014c4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014c6:	210f      	movs	r1, #15
 80014c8:	f04f 30ff 	mov.w	r0, #4294967295
 80014cc:	f7ff ff8e 	bl	80013ec <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014d0:	4b05      	ldr	r3, [pc, #20]	@ (80014e8 <SysTick_Config+0x40>)
 80014d2:	2200      	movs	r2, #0
 80014d4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014d6:	4b04      	ldr	r3, [pc, #16]	@ (80014e8 <SysTick_Config+0x40>)
 80014d8:	2207      	movs	r2, #7
 80014da:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014dc:	2300      	movs	r3, #0
}
 80014de:	4618      	mov	r0, r3
 80014e0:	3708      	adds	r7, #8
 80014e2:	46bd      	mov	sp, r7
 80014e4:	bd80      	pop	{r7, pc}
 80014e6:	bf00      	nop
 80014e8:	e000e010 	.word	0xe000e010

080014ec <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b082      	sub	sp, #8
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014f4:	6878      	ldr	r0, [r7, #4]
 80014f6:	f7ff ff29 	bl	800134c <__NVIC_SetPriorityGrouping>
}
 80014fa:	bf00      	nop
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}

08001502 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b086      	sub	sp, #24
 8001506:	af00      	add	r7, sp, #0
 8001508:	4603      	mov	r3, r0
 800150a:	60b9      	str	r1, [r7, #8]
 800150c:	607a      	str	r2, [r7, #4]
 800150e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001510:	2300      	movs	r3, #0
 8001512:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001514:	f7ff ff3e 	bl	8001394 <__NVIC_GetPriorityGrouping>
 8001518:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800151a:	687a      	ldr	r2, [r7, #4]
 800151c:	68b9      	ldr	r1, [r7, #8]
 800151e:	6978      	ldr	r0, [r7, #20]
 8001520:	f7ff ff8e 	bl	8001440 <NVIC_EncodePriority>
 8001524:	4602      	mov	r2, r0
 8001526:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800152a:	4611      	mov	r1, r2
 800152c:	4618      	mov	r0, r3
 800152e:	f7ff ff5d 	bl	80013ec <__NVIC_SetPriority>
}
 8001532:	bf00      	nop
 8001534:	3718      	adds	r7, #24
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}

0800153a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800153a:	b580      	push	{r7, lr}
 800153c:	b082      	sub	sp, #8
 800153e:	af00      	add	r7, sp, #0
 8001540:	4603      	mov	r3, r0
 8001542:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001544:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001548:	4618      	mov	r0, r3
 800154a:	f7ff ff31 	bl	80013b0 <__NVIC_EnableIRQ>
}
 800154e:	bf00      	nop
 8001550:	3708      	adds	r7, #8
 8001552:	46bd      	mov	sp, r7
 8001554:	bd80      	pop	{r7, pc}

08001556 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001556:	b580      	push	{r7, lr}
 8001558:	b082      	sub	sp, #8
 800155a:	af00      	add	r7, sp, #0
 800155c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800155e:	6878      	ldr	r0, [r7, #4]
 8001560:	f7ff ffa2 	bl	80014a8 <SysTick_Config>
 8001564:	4603      	mov	r3, r0
}
 8001566:	4618      	mov	r0, r3
 8001568:	3708      	adds	r7, #8
 800156a:	46bd      	mov	sp, r7
 800156c:	bd80      	pop	{r7, pc}

0800156e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef* hdac)
{
 800156e:	b580      	push	{r7, lr}
 8001570:	b082      	sub	sp, #8
 8001572:	af00      	add	r7, sp, #0
 8001574:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if(hdac == NULL)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d101      	bne.n	8001580 <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 800157c:	2301      	movs	r3, #1
 800157e:	e014      	b.n	80015aa <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if(hdac->State == HAL_DAC_STATE_RESET)
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	791b      	ldrb	r3, [r3, #4]
 8001584:	b2db      	uxtb	r3, r3
 8001586:	2b00      	cmp	r3, #0
 8001588:	d105      	bne.n	8001596 <HAL_DAC_Init+0x28>
    hdac->MspDeInitCallback             = HAL_DAC_MspDeInit;
  }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	2200      	movs	r2, #0
 800158e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff fae9 	bl	8000b68 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2202      	movs	r2, #2
 800159a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2200      	movs	r2, #0
 80015a0:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	2201      	movs	r2, #1
 80015a6:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 80015a8:	2300      	movs	r3, #0
}
 80015aa:	4618      	mov	r0, r3
 80015ac:	3708      	adds	r7, #8
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}

080015b2 <HAL_DAC_ConvCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80015b2:	b480      	push	{r7}
 80015b4:	b083      	sub	sp, #12
 80015b6:	af00      	add	r7, sp, #0
 80015b8:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvCpltCallback1 could be implemented in the user file
   */
}
 80015ba:	bf00      	nop
 80015bc:	370c      	adds	r7, #12
 80015be:	46bd      	mov	sp, r7
 80015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c4:	4770      	bx	lr

080015c6 <HAL_DAC_ConvHalfCpltCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef* hdac)
{
 80015c6:	b480      	push	{r7}
 80015c8:	b083      	sub	sp, #12
 80015ca:	af00      	add	r7, sp, #0
 80015cc:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ConvHalfCpltCallbackCh1 could be implemented in the user file
   */
}
 80015ce:	bf00      	nop
 80015d0:	370c      	adds	r7, #12
 80015d2:	46bd      	mov	sp, r7
 80015d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d8:	4770      	bx	lr

080015da <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 80015da:	b480      	push	{r7}
 80015dc:	b083      	sub	sp, #12
 80015de:	af00      	add	r7, sp, #0
 80015e0:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallback could be implemented in the user file
   */
}
 80015e2:	bf00      	nop
 80015e4:	370c      	adds	r7, #12
 80015e6:	46bd      	mov	sp, r7
 80015e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ec:	4770      	bx	lr
	...

080015f0 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_L: 12bit left data alignment selected
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef* hdac, uint32_t Channel, uint32_t* pData, uint32_t Length, uint32_t Alignment)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	60f8      	str	r0, [r7, #12]
 80015f8:	60b9      	str	r1, [r7, #8]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpreg = 0U;
 80015fe:	2300      	movs	r3, #0
 8001600:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL_INSTANCE(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  
  /* Process locked */
  __HAL_LOCK(hdac);
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	795b      	ldrb	r3, [r3, #5]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d101      	bne.n	800160e <HAL_DAC_Start_DMA+0x1e>
 800160a:	2302      	movs	r3, #2
 800160c:	e09b      	b.n	8001746 <HAL_DAC_Start_DMA+0x156>
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	2201      	movs	r2, #1
 8001612:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	2202      	movs	r2, #2
 8001618:	711a      	strb	r2, [r3, #4]

  if(Channel == DAC_CHANNEL_1)
 800161a:	68bb      	ldr	r3, [r7, #8]
 800161c:	2b00      	cmp	r3, #0
 800161e:	d12f      	bne.n	8001680 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4a4a      	ldr	r2, [pc, #296]	@ (8001750 <HAL_DAC_Start_DMA+0x160>)
 8001626:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	4a49      	ldr	r2, [pc, #292]	@ (8001754 <HAL_DAC_Start_DMA+0x164>)
 800162e:	62da      	str	r2, [r3, #44]	@ 0x2c
      
    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	4a48      	ldr	r2, [pc, #288]	@ (8001758 <HAL_DAC_Start_DMA+0x168>)
 8001636:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);   
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	681a      	ldr	r2, [r3, #0]
 800163e:	68fb      	ldr	r3, [r7, #12]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001646:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1U */
    switch(Alignment)
 8001648:	6a3b      	ldr	r3, [r7, #32]
 800164a:	2b08      	cmp	r3, #8
 800164c:	d013      	beq.n	8001676 <HAL_DAC_Start_DMA+0x86>
 800164e:	6a3b      	ldr	r3, [r7, #32]
 8001650:	2b08      	cmp	r3, #8
 8001652:	d845      	bhi.n	80016e0 <HAL_DAC_Start_DMA+0xf0>
 8001654:	6a3b      	ldr	r3, [r7, #32]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <HAL_DAC_Start_DMA+0x72>
 800165a:	6a3b      	ldr	r3, [r7, #32]
 800165c:	2b04      	cmp	r3, #4
 800165e:	d005      	beq.n	800166c <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8001660:	e03e      	b.n	80016e0 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8001662:	68fb      	ldr	r3, [r7, #12]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	3308      	adds	r3, #8
 8001668:	617b      	str	r3, [r7, #20]
        break;
 800166a:	e03c      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	330c      	adds	r3, #12
 8001672:	617b      	str	r3, [r7, #20]
        break;
 8001674:	e037      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8001676:	68fb      	ldr	r3, [r7, #12]
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	3310      	adds	r3, #16
 800167c:	617b      	str	r3, [r7, #20]
        break;
 800167e:	e032      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	68db      	ldr	r3, [r3, #12]
 8001684:	4a35      	ldr	r2, [pc, #212]	@ (800175c <HAL_DAC_Start_DMA+0x16c>)
 8001686:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	4a34      	ldr	r2, [pc, #208]	@ (8001760 <HAL_DAC_Start_DMA+0x170>)
 800168e:	62da      	str	r2, [r3, #44]	@ 0x2c
       
    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4a33      	ldr	r2, [pc, #204]	@ (8001764 <HAL_DAC_Start_DMA+0x174>)
 8001696:	631a      	str	r2, [r3, #48]	@ 0x30
 
    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2); 
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	681a      	ldr	r2, [r3, #0]
 800169e:	68fb      	ldr	r3, [r7, #12]
 80016a0:	681b      	ldr	r3, [r3, #0]
 80016a2:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80016a6:	601a      	str	r2, [r3, #0]
   
    /* Case of use of channel 2U */
    switch(Alignment)
 80016a8:	6a3b      	ldr	r3, [r7, #32]
 80016aa:	2b08      	cmp	r3, #8
 80016ac:	d013      	beq.n	80016d6 <HAL_DAC_Start_DMA+0xe6>
 80016ae:	6a3b      	ldr	r3, [r7, #32]
 80016b0:	2b08      	cmp	r3, #8
 80016b2:	d817      	bhi.n	80016e4 <HAL_DAC_Start_DMA+0xf4>
 80016b4:	6a3b      	ldr	r3, [r7, #32]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d003      	beq.n	80016c2 <HAL_DAC_Start_DMA+0xd2>
 80016ba:	6a3b      	ldr	r3, [r7, #32]
 80016bc:	2b04      	cmp	r3, #4
 80016be:	d005      	beq.n	80016cc <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 80016c0:	e010      	b.n	80016e4 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	3314      	adds	r3, #20
 80016c8:	617b      	str	r3, [r7, #20]
        break;
 80016ca:	e00c      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 80016cc:	68fb      	ldr	r3, [r7, #12]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	3318      	adds	r3, #24
 80016d2:	617b      	str	r3, [r7, #20]
        break;
 80016d4:	e007      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	331c      	adds	r3, #28
 80016dc:	617b      	str	r3, [r7, #20]
        break;
 80016de:	e002      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        break;
 80016e0:	bf00      	nop
 80016e2:	e000      	b.n	80016e6 <HAL_DAC_Start_DMA+0xf6>
        break;
 80016e4:	bf00      	nop
    }
  }
 
  /* Enable the DMA Channel */
  if(Channel == DAC_CHANNEL_1)
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	d10f      	bne.n	800170c <HAL_DAC_Start_DMA+0x11c>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	681a      	ldr	r2, [r3, #0]
 80016f2:	68fb      	ldr	r3, [r7, #12]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80016fa:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	6898      	ldr	r0, [r3, #8]
 8001700:	6879      	ldr	r1, [r7, #4]
 8001702:	683b      	ldr	r3, [r7, #0]
 8001704:	697a      	ldr	r2, [r7, #20]
 8001706:	f000 f94d 	bl	80019a4 <HAL_DMA_Start_IT>
 800170a:	e00e      	b.n	800172a <HAL_DAC_Start_DMA+0x13a>
  } 
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 800170c:	68fb      	ldr	r3, [r7, #12]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	681a      	ldr	r2, [r3, #0]
 8001712:	68fb      	ldr	r3, [r7, #12]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800171a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	68d8      	ldr	r0, [r3, #12]
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	683b      	ldr	r3, [r7, #0]
 8001724:	697a      	ldr	r2, [r7, #20]
 8001726:	f000 f93d 	bl	80019a4 <HAL_DMA_Start_IT>
  }
 
  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	2200      	movs	r2, #0
 800172e:	715a      	strb	r2, [r3, #5]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	6819      	ldr	r1, [r3, #0]
 8001736:	2201      	movs	r2, #1
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	409a      	lsls	r2, r3
 800173c:	68fb      	ldr	r3, [r7, #12]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	430a      	orrs	r2, r1
 8001742:	601a      	str	r2, [r3, #0]
  
  /* Return function status */
  return HAL_OK;
 8001744:	2300      	movs	r3, #0
}
 8001746:	4618      	mov	r0, r3
 8001748:	3718      	adds	r7, #24
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	0800183f 	.word	0x0800183f
 8001754:	08001861 	.word	0x08001861
 8001758:	0800187d 	.word	0x0800187d
 800175c:	080018ab 	.word	0x080018ab
 8001760:	080018cd 	.word	0x080018cd
 8001764:	080018e9 	.word	0x080018e9

08001768 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC2 Channel1 selected 
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef* hdac, DAC_ChannelConfTypeDef* sConfig, uint32_t Channel)
{
 8001768:	b480      	push	{r7}
 800176a:	b087      	sub	sp, #28
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1 = 0U, tmpreg2 = 0U;
 8001774:	2300      	movs	r3, #0
 8001776:	617b      	str	r3, [r7, #20]
 8001778:	2300      	movs	r3, #0
 800177a:	613b      	str	r3, [r7, #16]
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));    
#endif /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  assert_param(IS_DAC_CHANNEL(Channel));   
 
  /* Process locked */
  __HAL_LOCK(hdac);
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	795b      	ldrb	r3, [r3, #5]
 8001780:	2b01      	cmp	r3, #1
 8001782:	d101      	bne.n	8001788 <HAL_DAC_ConfigChannel+0x20>
 8001784:	2302      	movs	r3, #2
 8001786:	e036      	b.n	80017f6 <HAL_DAC_ConfigChannel+0x8e>
 8001788:	68fb      	ldr	r3, [r7, #12]
 800178a:	2201      	movs	r2, #1
 800178c:	715a      	strb	r2, [r3, #5]
  
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800178e:	68fb      	ldr	r3, [r7, #12]
 8001790:	2202      	movs	r2, #2
 8001792:	711a      	strb	r2, [r3, #4]
  
  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	617b      	str	r3, [r7, #20]
    /* Output Switch (OUTEN) control */
    tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_OUTEN1)) << Channel);    
    tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputSwitch);    
  }    
#else
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << Channel);
 800179c:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	fa02 f303 	lsl.w	r3, r2, r3
 80017a6:	43db      	mvns	r3, r3
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	4013      	ands	r3, r2
 80017ac:	617b      	str	r3, [r7, #20]
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80017ae:	68bb      	ldr	r3, [r7, #8]
 80017b0:	681a      	ldr	r2, [r3, #0]
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	4313      	orrs	r3, r2
 80017b8:	613b      	str	r3, [r7, #16]
#endif  /* STM32F303x8 || STM32F334x8 || STM32F328xx || */
  
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << Channel;
 80017ba:	693a      	ldr	r2, [r7, #16]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	fa02 f303 	lsl.w	r3, r2, r3
 80017c2:	697a      	ldr	r2, [r7, #20]
 80017c4:	4313      	orrs	r3, r2
 80017c6:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	697a      	ldr	r2, [r7, #20]
 80017ce:	601a      	str	r2, [r3, #0]
  
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << Channel);
 80017d0:	68fb      	ldr	r3, [r7, #12]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	6819      	ldr	r1, [r3, #0]
 80017d6:	22c0      	movs	r2, #192	@ 0xc0
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	fa02 f303 	lsl.w	r3, r2, r3
 80017de:	43da      	mvns	r2, r3
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	681b      	ldr	r3, [r3, #0]
 80017e4:	400a      	ands	r2, r1
 80017e6:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80017e8:	68fb      	ldr	r3, [r7, #12]
 80017ea:	2201      	movs	r2, #1
 80017ec:	711a      	strb	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80017ee:	68fb      	ldr	r3, [r7, #12]
 80017f0:	2200      	movs	r2, #0
 80017f2:	715a      	strb	r2, [r3, #5]
  
  /* Return function status */
  return HAL_OK;
 80017f4:	2300      	movs	r3, #0
}
 80017f6:	4618      	mov	r0, r3
 80017f8:	371c      	adds	r7, #28
 80017fa:	46bd      	mov	sp, r7
 80017fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001800:	4770      	bx	lr

08001802 <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8001802:	b480      	push	{r7}
 8001804:	b083      	sub	sp, #12
 8001806:	af00      	add	r7, sp, #0
 8001808:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 800180a:	bf00      	nop
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr

08001816 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef* hdac)
{
 8001816:	b480      	push	{r7}
 8001818:	b083      	sub	sp, #12
 800181a:	af00      	add	r7, sp, #0
 800181c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 800181e:	bf00      	nop
 8001820:	370c      	adds	r7, #12
 8001822:	46bd      	mov	sp, r7
 8001824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001828:	4770      	bx	lr

0800182a <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800182a:	b480      	push	{r7}
 800182c:	b083      	sub	sp, #12
 800182e:	af00      	add	r7, sp, #0
 8001830:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 8001832:	bf00      	nop
 8001834:	370c      	adds	r7, #12
 8001836:	46bd      	mov	sp, r7
 8001838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800183c:	4770      	bx	lr

0800183e <DAC_DMAConvCpltCh1>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 800183e:	b580      	push	{r7, lr}
 8001840:	b084      	sub	sp, #16
 8001842:	af00      	add	r7, sp, #0
 8001844:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800184a:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac); 
 800184c:	68f8      	ldr	r0, [r7, #12]
 800184e:	f7ff feb0 	bl	80015b2 <HAL_DAC_ConvCpltCallbackCh1>
#endif 
  
  hdac->State= HAL_DAC_STATE_READY;
 8001852:	68fb      	ldr	r3, [r7, #12]
 8001854:	2201      	movs	r2, #1
 8001856:	711a      	strb	r2, [r3, #4]
}
 8001858:	bf00      	nop
 800185a:	3710      	adds	r7, #16
 800185c:	46bd      	mov	sp, r7
 800185e:	bd80      	pop	{r7, pc}

08001860 <DAC_DMAHalfConvCpltCh1>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)   
{
 8001860:	b580      	push	{r7, lr}
 8001862:	b084      	sub	sp, #16
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800186c:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
    HAL_DAC_ConvHalfCpltCallbackCh1(hdac); 
 800186e:	68f8      	ldr	r0, [r7, #12]
 8001870:	f7ff fea9 	bl	80015c6 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif
}
 8001874:	bf00      	nop
 8001876:	3710      	adds	r7, #16
 8001878:	46bd      	mov	sp, r7
 800187a:	bd80      	pop	{r7, pc}

0800187c <DAC_DMAErrorCh1>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)   
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b084      	sub	sp, #16
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001888:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	691b      	ldr	r3, [r3, #16]
 800188e:	f043 0204 	orr.w	r2, r3, #4
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else  
  HAL_DAC_ErrorCallbackCh1(hdac); 
 8001896:	68f8      	ldr	r0, [r7, #12]
 8001898:	f7ff fe9f 	bl	80015da <HAL_DAC_ErrorCallbackCh1>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	2201      	movs	r2, #1
 80018a0:	711a      	strb	r2, [r3, #4]
}
 80018a2:	bf00      	nop
 80018a4:	3710      	adds	r7, #16
 80018a6:	46bd      	mov	sp, r7
 80018a8:	bd80      	pop	{r7, pc}

080018aa <DAC_DMAConvCpltCh2>:
  * @brief  DMA conversion complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80018aa:	b580      	push	{r7, lr}
 80018ac:	b084      	sub	sp, #16
 80018ae:	af00      	add	r7, sp, #0
 80018b0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b6:	60fb      	str	r3, [r7, #12]
  
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac); 
 80018b8:	68f8      	ldr	r0, [r7, #12]
 80018ba:	f7ff ffa2 	bl	8001802 <HAL_DACEx_ConvCpltCallbackCh2>
#endif
  
  hdac->State= HAL_DAC_STATE_READY;
 80018be:	68fb      	ldr	r3, [r7, #12]
 80018c0:	2201      	movs	r2, #1
 80018c2:	711a      	strb	r2, [r3, #4]
}
 80018c4:	bf00      	nop
 80018c6:	3710      	adds	r7, #16
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}

080018cc <DAC_DMAHalfConvCpltCh2>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)   
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b084      	sub	sp, #16
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
    DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d8:	60fb      	str	r3, [r7, #12]

    /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)  
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
    HAL_DACEx_ConvHalfCpltCallbackCh2(hdac); 
 80018da:	68f8      	ldr	r0, [r7, #12]
 80018dc:	f7ff ff9b 	bl	8001816 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif
}
 80018e0:	bf00      	nop
 80018e2:	3710      	adds	r7, #16
 80018e4:	46bd      	mov	sp, r7
 80018e6:	bd80      	pop	{r7, pc}

080018e8 <DAC_DMAErrorCh2>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)   
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b084      	sub	sp, #16
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef* hdac = ( DAC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f4:	60fb      	str	r3, [r7, #12]
    
  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	691b      	ldr	r3, [r3, #16]
 80018fa:	f043 0204 	orr.w	r2, r3, #4
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	611a      	str	r2, [r3, #16]
    
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else 
  HAL_DACEx_ErrorCallbackCh2(hdac); 
 8001902:	68f8      	ldr	r0, [r7, #12]
 8001904:	f7ff ff91 	bl	800182a <HAL_DACEx_ErrorCallbackCh2>
#endif
    
  hdac->State= HAL_DAC_STATE_READY;
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	2201      	movs	r2, #1
 800190c:	711a      	strb	r2, [r3, #4]
}
 800190e:	bf00      	nop
 8001910:	3710      	adds	r7, #16
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b084      	sub	sp, #16
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800191e:	2300      	movs	r3, #0
 8001920:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d101      	bne.n	800192c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001928:	2301      	movs	r3, #1
 800192a:	e037      	b.n	800199c <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	2202      	movs	r2, #2
 8001930:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8001942:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001946:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001950:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	68db      	ldr	r3, [r3, #12]
 8001956:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800195c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	695b      	ldr	r3, [r3, #20]
 8001962:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001968:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	69db      	ldr	r3, [r3, #28]
 800196e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	4313      	orrs	r3, r2
 8001974:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	68fa      	ldr	r2, [r7, #12]
 800197c:	601a      	str	r2, [r3, #0]

  /* Initialize DmaBaseAddress and ChannelIndex parameters used
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800197e:	6878      	ldr	r0, [r7, #4]
 8001980:	f000 f940 	bl	8001c04 <DMA_CalcBaseAndBitshift>

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	2201      	movs	r2, #1
 800198e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	2200      	movs	r2, #0
 8001996:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800199a:	2300      	movs	r3, #0
}
 800199c:	4618      	mov	r0, r3
 800199e:	3710      	adds	r7, #16
 80019a0:	46bd      	mov	sp, r7
 80019a2:	bd80      	pop	{r7, pc}

080019a4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
 80019b0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80019b2:	2300      	movs	r3, #0
 80019b4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019bc:	2b01      	cmp	r3, #1
 80019be:	d101      	bne.n	80019c4 <HAL_DMA_Start_IT+0x20>
 80019c0:	2302      	movs	r3, #2
 80019c2:	e04a      	b.n	8001a5a <HAL_DMA_Start_IT+0xb6>
 80019c4:	68fb      	ldr	r3, [r7, #12]
 80019c6:	2201      	movs	r2, #1
 80019c8:	f883 2020 	strb.w	r2, [r3, #32]

  if(HAL_DMA_STATE_READY == hdma->State)
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80019d2:	2b01      	cmp	r3, #1
 80019d4:	d13a      	bne.n	8001a4c <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2202      	movs	r2, #2
 80019da:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2200      	movs	r2, #0
 80019e2:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Disable the peripheral */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	681a      	ldr	r2, [r3, #0]
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f022 0201 	bic.w	r2, r2, #1
 80019f2:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	687a      	ldr	r2, [r7, #4]
 80019f8:	68b9      	ldr	r1, [r7, #8]
 80019fa:	68f8      	ldr	r0, [r7, #12]
 80019fc:	f000 f8d4 	bl	8001ba8 <DMA_SetConfig>

    /* Enable the transfer complete, & transfer error interrupts */
    /* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a04:	2b00      	cmp	r3, #0
 8001a06:	d008      	beq.n	8001a1a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	681b      	ldr	r3, [r3, #0]
 8001a0c:	681a      	ldr	r2, [r3, #0]
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f042 020e 	orr.w	r2, r2, #14
 8001a16:	601a      	str	r2, [r3, #0]
 8001a18:	e00f      	b.n	8001a3a <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	681a      	ldr	r2, [r3, #0]
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f042 020a 	orr.w	r2, r2, #10
 8001a28:	601a      	str	r2, [r3, #0]
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	681a      	ldr	r2, [r3, #0]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f022 0204 	bic.w	r2, r2, #4
 8001a38:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    hdma->Instance->CCR |= DMA_CCR_EN;
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	68fb      	ldr	r3, [r7, #12]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f042 0201 	orr.w	r2, r2, #1
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	e005      	b.n	8001a58 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	2200      	movs	r2, #0
 8001a50:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8001a54:	2302      	movs	r3, #2
 8001a56:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8001a58:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3718      	adds	r7, #24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001a62:	b580      	push	{r7, lr}
 8001a64:	b084      	sub	sp, #16
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a7e:	2204      	movs	r2, #4
 8001a80:	409a      	lsls	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	4013      	ands	r3, r2
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d024      	beq.n	8001ad4 <HAL_DMA_IRQHandler+0x72>
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	f003 0304 	and.w	r3, r3, #4
 8001a90:	2b00      	cmp	r3, #0
 8001a92:	d01f      	beq.n	8001ad4 <HAL_DMA_IRQHandler+0x72>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f003 0320 	and.w	r3, r3, #32
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d107      	bne.n	8001ab2 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      hdma->Instance->CCR &= ~DMA_IT_HT;
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	681a      	ldr	r2, [r3, #0]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f022 0204 	bic.w	r2, r2, #4
 8001ab0:	601a      	str	r2, [r3, #0]
    }

    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001aba:	2104      	movs	r1, #4
 8001abc:	fa01 f202 	lsl.w	r2, r1, r2
 8001ac0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* State is updated only in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d06a      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ace:	6878      	ldr	r0, [r7, #4]
 8001ad0:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8001ad2:	e065      	b.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ad8:	2202      	movs	r2, #2
 8001ada:	409a      	lsls	r2, r3
 8001adc:	68fb      	ldr	r3, [r7, #12]
 8001ade:	4013      	ands	r3, r2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d02c      	beq.n	8001b3e <HAL_DMA_IRQHandler+0xdc>
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	f003 0302 	and.w	r3, r3, #2
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d027      	beq.n	8001b3e <HAL_DMA_IRQHandler+0xdc>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0320 	and.w	r3, r3, #32
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	d10b      	bne.n	8001b14 <HAL_DMA_IRQHandler+0xb2>
    {
      /* Disable the transfer complete  & transfer error interrupts */
      /* if the DMA mode is not CIRCULAR */
      hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f022 020a 	bic.w	r2, r2, #10
 8001b0a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	2201      	movs	r2, #1
 8001b10:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }

    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b1c:	2102      	movs	r1, #2
 8001b1e:	fa01 f202 	lsl.w	r2, r1, r2
 8001b22:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	2200      	movs	r2, #0
 8001b28:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d035      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8001b3c:	e030      	b.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
    }
  }

  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b42:	2208      	movs	r2, #8
 8001b44:	409a      	lsls	r2, r3
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	4013      	ands	r3, r2
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d028      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	f003 0308 	and.w	r3, r3, #8
 8001b54:	2b00      	cmp	r3, #0
 8001b56:	d023      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	681b      	ldr	r3, [r3, #0]
 8001b62:	f022 020e 	bic.w	r2, r2, #14
 8001b66:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001b70:	2101      	movs	r1, #1
 8001b72:	fa01 f202 	lsl.w	r2, r1, r2
 8001b76:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	2200      	movs	r2, #0
 8001b8a:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferErrorCallback != NULL)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d004      	beq.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	4798      	blx	r3
    }
  }
}
 8001b9e:	e7ff      	b.n	8001ba0 <HAL_DMA_IRQHandler+0x13e>
 8001ba0:	bf00      	nop
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
 8001bb4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001bb6:	68fb      	ldr	r3, [r7, #12]
 8001bb8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001bba:	68fb      	ldr	r3, [r7, #12]
 8001bbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bbe:	2101      	movs	r1, #1
 8001bc0:	fa01 f202 	lsl.w	r2, r1, r2
 8001bc4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001bc6:	68fb      	ldr	r3, [r7, #12]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	685b      	ldr	r3, [r3, #4]
 8001bd2:	2b10      	cmp	r3, #16
 8001bd4:	d108      	bne.n	8001be8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001bde:	68fb      	ldr	r3, [r7, #12]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	68ba      	ldr	r2, [r7, #8]
 8001be4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001be6:	e007      	b.n	8001bf8 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	68ba      	ldr	r2, [r7, #8]
 8001bee:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	687a      	ldr	r2, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]
}
 8001bf8:	bf00      	nop
 8001bfa:	3714      	adds	r7, #20
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr

08001c04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001c04:	b480      	push	{r7}
 8001c06:	b083      	sub	sp, #12
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	461a      	mov	r2, r3
 8001c12:	4b14      	ldr	r3, [pc, #80]	@ (8001c64 <DMA_CalcBaseAndBitshift+0x60>)
 8001c14:	429a      	cmp	r2, r3
 8001c16:	d80f      	bhi.n	8001c38 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	461a      	mov	r2, r3
 8001c1e:	4b12      	ldr	r3, [pc, #72]	@ (8001c68 <DMA_CalcBaseAndBitshift+0x64>)
 8001c20:	4413      	add	r3, r2
 8001c22:	4a12      	ldr	r2, [pc, #72]	@ (8001c6c <DMA_CalcBaseAndBitshift+0x68>)
 8001c24:	fba2 2303 	umull	r2, r3, r2, r3
 8001c28:	091b      	lsrs	r3, r3, #4
 8001c2a:	009a      	lsls	r2, r3, #2
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA1;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4a0f      	ldr	r2, [pc, #60]	@ (8001c70 <DMA_CalcBaseAndBitshift+0x6c>)
 8001c34:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8001c36:	e00e      	b.n	8001c56 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	4b0d      	ldr	r3, [pc, #52]	@ (8001c74 <DMA_CalcBaseAndBitshift+0x70>)
 8001c40:	4413      	add	r3, r2
 8001c42:	4a0a      	ldr	r2, [pc, #40]	@ (8001c6c <DMA_CalcBaseAndBitshift+0x68>)
 8001c44:	fba2 2303 	umull	r2, r3, r2, r3
 8001c48:	091b      	lsrs	r3, r3, #4
 8001c4a:	009a      	lsls	r2, r3, #2
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	641a      	str	r2, [r3, #64]	@ 0x40
    hdma->DmaBaseAddress = DMA2;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	4a09      	ldr	r2, [pc, #36]	@ (8001c78 <DMA_CalcBaseAndBitshift+0x74>)
 8001c54:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8001c56:	bf00      	nop
 8001c58:	370c      	adds	r7, #12
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c60:	4770      	bx	lr
 8001c62:	bf00      	nop
 8001c64:	40020407 	.word	0x40020407
 8001c68:	bffdfff8 	.word	0xbffdfff8
 8001c6c:	cccccccd 	.word	0xcccccccd
 8001c70:	40020000 	.word	0x40020000
 8001c74:	bffdfbf8 	.word	0xbffdfbf8
 8001c78:	40020400 	.word	0x40020400

08001c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
 8001c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c86:	2300      	movs	r3, #0
 8001c88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c8a:	e160      	b.n	8001f4e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	681a      	ldr	r2, [r3, #0]
 8001c90:	2101      	movs	r1, #1
 8001c92:	697b      	ldr	r3, [r7, #20]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	4013      	ands	r3, r2
 8001c9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	f000 8152 	beq.w	8001f48 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	685b      	ldr	r3, [r3, #4]
 8001ca8:	f003 0303 	and.w	r3, r3, #3
 8001cac:	2b01      	cmp	r3, #1
 8001cae:	d005      	beq.n	8001cbc <HAL_GPIO_Init+0x40>
 8001cb0:	683b      	ldr	r3, [r7, #0]
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	f003 0303 	and.w	r3, r3, #3
 8001cb8:	2b02      	cmp	r3, #2
 8001cba:	d130      	bne.n	8001d1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	689b      	ldr	r3, [r3, #8]
 8001cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	005b      	lsls	r3, r3, #1
 8001cc6:	2203      	movs	r2, #3
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	693a      	ldr	r2, [r7, #16]
 8001cd0:	4013      	ands	r3, r2
 8001cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	68da      	ldr	r2, [r3, #12]
 8001cd8:	697b      	ldr	r3, [r7, #20]
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	693a      	ldr	r2, [r7, #16]
 8001ce2:	4313      	orrs	r3, r2
 8001ce4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	693a      	ldr	r2, [r7, #16]
 8001cea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cf2:	2201      	movs	r2, #1
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cfa:	43db      	mvns	r3, r3
 8001cfc:	693a      	ldr	r2, [r7, #16]
 8001cfe:	4013      	ands	r3, r2
 8001d00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	091b      	lsrs	r3, r3, #4
 8001d08:	f003 0201 	and.w	r2, r3, #1
 8001d0c:	697b      	ldr	r3, [r7, #20]
 8001d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d12:	693a      	ldr	r2, [r7, #16]
 8001d14:	4313      	orrs	r3, r2
 8001d16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	685b      	ldr	r3, [r3, #4]
 8001d22:	f003 0303 	and.w	r3, r3, #3
 8001d26:	2b03      	cmp	r3, #3
 8001d28:	d017      	beq.n	8001d5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	68db      	ldr	r3, [r3, #12]
 8001d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001d30:	697b      	ldr	r3, [r7, #20]
 8001d32:	005b      	lsls	r3, r3, #1
 8001d34:	2203      	movs	r2, #3
 8001d36:	fa02 f303 	lsl.w	r3, r2, r3
 8001d3a:	43db      	mvns	r3, r3
 8001d3c:	693a      	ldr	r2, [r7, #16]
 8001d3e:	4013      	ands	r3, r2
 8001d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	689a      	ldr	r2, [r3, #8]
 8001d46:	697b      	ldr	r3, [r7, #20]
 8001d48:	005b      	lsls	r3, r3, #1
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	693a      	ldr	r2, [r7, #16]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	693a      	ldr	r2, [r7, #16]
 8001d58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	f003 0303 	and.w	r3, r3, #3
 8001d62:	2b02      	cmp	r3, #2
 8001d64:	d123      	bne.n	8001dae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d66:	697b      	ldr	r3, [r7, #20]
 8001d68:	08da      	lsrs	r2, r3, #3
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	3208      	adds	r2, #8
 8001d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	f003 0307 	and.w	r3, r3, #7
 8001d7a:	009b      	lsls	r3, r3, #2
 8001d7c:	220f      	movs	r2, #15
 8001d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d82:	43db      	mvns	r3, r3
 8001d84:	693a      	ldr	r2, [r7, #16]
 8001d86:	4013      	ands	r3, r2
 8001d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d8a:	683b      	ldr	r3, [r7, #0]
 8001d8c:	691a      	ldr	r2, [r3, #16]
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	f003 0307 	and.w	r3, r3, #7
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	fa02 f303 	lsl.w	r3, r2, r3
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001da0:	697b      	ldr	r3, [r7, #20]
 8001da2:	08da      	lsrs	r2, r3, #3
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	3208      	adds	r2, #8
 8001da8:	6939      	ldr	r1, [r7, #16]
 8001daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001db4:	697b      	ldr	r3, [r7, #20]
 8001db6:	005b      	lsls	r3, r3, #1
 8001db8:	2203      	movs	r2, #3
 8001dba:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbe:	43db      	mvns	r3, r3
 8001dc0:	693a      	ldr	r2, [r7, #16]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	f003 0203 	and.w	r2, r3, #3
 8001dce:	697b      	ldr	r3, [r7, #20]
 8001dd0:	005b      	lsls	r3, r3, #1
 8001dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd6:	693a      	ldr	r2, [r7, #16]
 8001dd8:	4313      	orrs	r3, r2
 8001dda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001de2:	683b      	ldr	r3, [r7, #0]
 8001de4:	685b      	ldr	r3, [r3, #4]
 8001de6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	f000 80ac 	beq.w	8001f48 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001df0:	4b5e      	ldr	r3, [pc, #376]	@ (8001f6c <HAL_GPIO_Init+0x2f0>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	4a5d      	ldr	r2, [pc, #372]	@ (8001f6c <HAL_GPIO_Init+0x2f0>)
 8001df6:	f043 0301 	orr.w	r3, r3, #1
 8001dfa:	6193      	str	r3, [r2, #24]
 8001dfc:	4b5b      	ldr	r3, [pc, #364]	@ (8001f6c <HAL_GPIO_Init+0x2f0>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	f003 0301 	and.w	r3, r3, #1
 8001e04:	60bb      	str	r3, [r7, #8]
 8001e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001e08:	4a59      	ldr	r2, [pc, #356]	@ (8001f70 <HAL_GPIO_Init+0x2f4>)
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	089b      	lsrs	r3, r3, #2
 8001e0e:	3302      	adds	r3, #2
 8001e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	f003 0303 	and.w	r3, r3, #3
 8001e1c:	009b      	lsls	r3, r3, #2
 8001e1e:	220f      	movs	r2, #15
 8001e20:	fa02 f303 	lsl.w	r3, r2, r3
 8001e24:	43db      	mvns	r3, r3
 8001e26:	693a      	ldr	r2, [r7, #16]
 8001e28:	4013      	ands	r3, r2
 8001e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001e32:	d025      	beq.n	8001e80 <HAL_GPIO_Init+0x204>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a4f      	ldr	r2, [pc, #316]	@ (8001f74 <HAL_GPIO_Init+0x2f8>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d01f      	beq.n	8001e7c <HAL_GPIO_Init+0x200>
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	4a4e      	ldr	r2, [pc, #312]	@ (8001f78 <HAL_GPIO_Init+0x2fc>)
 8001e40:	4293      	cmp	r3, r2
 8001e42:	d019      	beq.n	8001e78 <HAL_GPIO_Init+0x1fc>
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	4a4d      	ldr	r2, [pc, #308]	@ (8001f7c <HAL_GPIO_Init+0x300>)
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d013      	beq.n	8001e74 <HAL_GPIO_Init+0x1f8>
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	4a4c      	ldr	r2, [pc, #304]	@ (8001f80 <HAL_GPIO_Init+0x304>)
 8001e50:	4293      	cmp	r3, r2
 8001e52:	d00d      	beq.n	8001e70 <HAL_GPIO_Init+0x1f4>
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	4a4b      	ldr	r2, [pc, #300]	@ (8001f84 <HAL_GPIO_Init+0x308>)
 8001e58:	4293      	cmp	r3, r2
 8001e5a:	d007      	beq.n	8001e6c <HAL_GPIO_Init+0x1f0>
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	4a4a      	ldr	r2, [pc, #296]	@ (8001f88 <HAL_GPIO_Init+0x30c>)
 8001e60:	4293      	cmp	r3, r2
 8001e62:	d101      	bne.n	8001e68 <HAL_GPIO_Init+0x1ec>
 8001e64:	2306      	movs	r3, #6
 8001e66:	e00c      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e68:	2307      	movs	r3, #7
 8001e6a:	e00a      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e6c:	2305      	movs	r3, #5
 8001e6e:	e008      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e70:	2304      	movs	r3, #4
 8001e72:	e006      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e74:	2303      	movs	r3, #3
 8001e76:	e004      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e78:	2302      	movs	r3, #2
 8001e7a:	e002      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e7c:	2301      	movs	r3, #1
 8001e7e:	e000      	b.n	8001e82 <HAL_GPIO_Init+0x206>
 8001e80:	2300      	movs	r3, #0
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	f002 0203 	and.w	r2, r2, #3
 8001e88:	0092      	lsls	r2, r2, #2
 8001e8a:	4093      	lsls	r3, r2
 8001e8c:	693a      	ldr	r2, [r7, #16]
 8001e8e:	4313      	orrs	r3, r2
 8001e90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e92:	4937      	ldr	r1, [pc, #220]	@ (8001f70 <HAL_GPIO_Init+0x2f4>)
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	089b      	lsrs	r3, r3, #2
 8001e98:	3302      	adds	r3, #2
 8001e9a:	693a      	ldr	r2, [r7, #16]
 8001e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ea0:	4b3a      	ldr	r3, [pc, #232]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	43db      	mvns	r3, r3
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	4013      	ands	r3, r2
 8001eae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001eb0:	683b      	ldr	r3, [r7, #0]
 8001eb2:	685b      	ldr	r3, [r3, #4]
 8001eb4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d003      	beq.n	8001ec4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001ebc:	693a      	ldr	r2, [r7, #16]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001ec4:	4a31      	ldr	r2, [pc, #196]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001ec6:	693b      	ldr	r3, [r7, #16]
 8001ec8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001eca:	4b30      	ldr	r3, [pc, #192]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001ecc:	68db      	ldr	r3, [r3, #12]
 8001ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	43db      	mvns	r3, r3
 8001ed4:	693a      	ldr	r2, [r7, #16]
 8001ed6:	4013      	ands	r3, r2
 8001ed8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d003      	beq.n	8001eee <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8001ee6:	693a      	ldr	r2, [r7, #16]
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	4313      	orrs	r3, r2
 8001eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001eee:	4a27      	ldr	r2, [pc, #156]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ef4:	4b25      	ldr	r3, [pc, #148]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001ef6:	685b      	ldr	r3, [r3, #4]
 8001ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	43db      	mvns	r3, r3
 8001efe:	693a      	ldr	r2, [r7, #16]
 8001f00:	4013      	ands	r3, r2
 8001f02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f04:	683b      	ldr	r3, [r7, #0]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f0c:	2b00      	cmp	r3, #0
 8001f0e:	d003      	beq.n	8001f18 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	4313      	orrs	r3, r2
 8001f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001f18:	4a1c      	ldr	r2, [pc, #112]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f1e:	4b1b      	ldr	r3, [pc, #108]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f24:	68fb      	ldr	r3, [r7, #12]
 8001f26:	43db      	mvns	r3, r3
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	4013      	ands	r3, r2
 8001f2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d003      	beq.n	8001f42 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001f3a:	693a      	ldr	r2, [r7, #16]
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	4313      	orrs	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001f42:	4a12      	ldr	r2, [pc, #72]	@ (8001f8c <HAL_GPIO_Init+0x310>)
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	3301      	adds	r3, #1
 8001f4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f4e:	683b      	ldr	r3, [r7, #0]
 8001f50:	681a      	ldr	r2, [r3, #0]
 8001f52:	697b      	ldr	r3, [r7, #20]
 8001f54:	fa22 f303 	lsr.w	r3, r2, r3
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	f47f ae97 	bne.w	8001c8c <HAL_GPIO_Init+0x10>
  }
}
 8001f5e:	bf00      	nop
 8001f60:	bf00      	nop
 8001f62:	371c      	adds	r7, #28
 8001f64:	46bd      	mov	sp, r7
 8001f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f6a:	4770      	bx	lr
 8001f6c:	40021000 	.word	0x40021000
 8001f70:	40010000 	.word	0x40010000
 8001f74:	48000400 	.word	0x48000400
 8001f78:	48000800 	.word	0x48000800
 8001f7c:	48000c00 	.word	0x48000c00
 8001f80:	48001000 	.word	0x48001000
 8001f84:	48001400 	.word	0x48001400
 8001f88:	48001800 	.word	0x48001800
 8001f8c:	40010400 	.word	0x40010400

08001f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f90:	b480      	push	{r7}
 8001f92:	b083      	sub	sp, #12
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
 8001f98:	460b      	mov	r3, r1
 8001f9a:	807b      	strh	r3, [r7, #2]
 8001f9c:	4613      	mov	r3, r2
 8001f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001fa0:	787b      	ldrb	r3, [r7, #1]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001fa6:	887a      	ldrh	r2, [r7, #2]
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001fac:	e002      	b.n	8001fb4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001fae:	887a      	ldrh	r2, [r7, #2]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001fb4:	bf00      	nop
 8001fb6:	370c      	adds	r7, #12
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fbe:	4770      	bx	lr

08001fc0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fcc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fd0:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001fd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d102      	bne.n	8001fe6 <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8001fe0:	2301      	movs	r3, #1
 8001fe2:	f001 b83a 	b.w	800305a <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001fe6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8001fea:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	f003 0301 	and.w	r3, r3, #1
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	f000 816f 	beq.w	80022da <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001ffc:	4bb5      	ldr	r3, [pc, #724]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f003 030c 	and.w	r3, r3, #12
 8002004:	2b04      	cmp	r3, #4
 8002006:	d00c      	beq.n	8002022 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002008:	4bb2      	ldr	r3, [pc, #712]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800200a:	685b      	ldr	r3, [r3, #4]
 800200c:	f003 030c 	and.w	r3, r3, #12
 8002010:	2b08      	cmp	r3, #8
 8002012:	d15c      	bne.n	80020ce <HAL_RCC_OscConfig+0x10e>
 8002014:	4baf      	ldr	r3, [pc, #700]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002016:	685b      	ldr	r3, [r3, #4]
 8002018:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 800201c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002020:	d155      	bne.n	80020ce <HAL_RCC_OscConfig+0x10e>
 8002022:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002026:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800202a:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 800202e:	fa93 f3a3 	rbit	r3, r3
 8002032:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002036:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800203a:	fab3 f383 	clz	r3, r3
 800203e:	b2db      	uxtb	r3, r3
 8002040:	095b      	lsrs	r3, r3, #5
 8002042:	b2db      	uxtb	r3, r3
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	b2db      	uxtb	r3, r3
 800204a:	2b01      	cmp	r3, #1
 800204c:	d102      	bne.n	8002054 <HAL_RCC_OscConfig+0x94>
 800204e:	4ba1      	ldr	r3, [pc, #644]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	e015      	b.n	8002080 <HAL_RCC_OscConfig+0xc0>
 8002054:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002058:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800205c:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002060:	fa93 f3a3 	rbit	r3, r3
 8002064:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002068:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800206c:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002070:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002074:	fa93 f3a3 	rbit	r3, r3
 8002078:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 800207c:	4b95      	ldr	r3, [pc, #596]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800207e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002080:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002084:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002088:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 800208c:	fa92 f2a2 	rbit	r2, r2
 8002090:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002094:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002098:	fab2 f282 	clz	r2, r2
 800209c:	b2d2      	uxtb	r2, r2
 800209e:	f042 0220 	orr.w	r2, r2, #32
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	f002 021f 	and.w	r2, r2, #31
 80020a8:	2101      	movs	r1, #1
 80020aa:	fa01 f202 	lsl.w	r2, r1, r2
 80020ae:	4013      	ands	r3, r2
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	f000 8111 	beq.w	80022d8 <HAL_RCC_OscConfig+0x318>
 80020b6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020ba:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	f040 8108 	bne.w	80022d8 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	f000 bfc6 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020d2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80020de:	d106      	bne.n	80020ee <HAL_RCC_OscConfig+0x12e>
 80020e0:	4b7c      	ldr	r3, [pc, #496]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4a7b      	ldr	r2, [pc, #492]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 80020e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020ea:	6013      	str	r3, [r2, #0]
 80020ec:	e036      	b.n	800215c <HAL_RCC_OscConfig+0x19c>
 80020ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80020f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	685b      	ldr	r3, [r3, #4]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d10c      	bne.n	8002118 <HAL_RCC_OscConfig+0x158>
 80020fe:	4b75      	ldr	r3, [pc, #468]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	4a74      	ldr	r2, [pc, #464]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002108:	6013      	str	r3, [r2, #0]
 800210a:	4b72      	ldr	r3, [pc, #456]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	4a71      	ldr	r2, [pc, #452]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002110:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002114:	6013      	str	r3, [r2, #0]
 8002116:	e021      	b.n	800215c <HAL_RCC_OscConfig+0x19c>
 8002118:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800211c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002128:	d10c      	bne.n	8002144 <HAL_RCC_OscConfig+0x184>
 800212a:	4b6a      	ldr	r3, [pc, #424]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800212c:	681b      	ldr	r3, [r3, #0]
 800212e:	4a69      	ldr	r2, [pc, #420]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002134:	6013      	str	r3, [r2, #0]
 8002136:	4b67      	ldr	r3, [pc, #412]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	4a66      	ldr	r2, [pc, #408]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800213c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002140:	6013      	str	r3, [r2, #0]
 8002142:	e00b      	b.n	800215c <HAL_RCC_OscConfig+0x19c>
 8002144:	4b63      	ldr	r3, [pc, #396]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a62      	ldr	r2, [pc, #392]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800214a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800214e:	6013      	str	r3, [r2, #0]
 8002150:	4b60      	ldr	r3, [pc, #384]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	4a5f      	ldr	r2, [pc, #380]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 8002156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800215a:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800215c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002160:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	2b00      	cmp	r3, #0
 800216a:	d059      	beq.n	8002220 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800216c:	f7ff f8e2 	bl	8001334 <HAL_GetTick>
 8002170:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002174:	e00a      	b.n	800218c <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002176:	f7ff f8dd 	bl	8001334 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002180:	1ad3      	subs	r3, r2, r3
 8002182:	2b64      	cmp	r3, #100	@ 0x64
 8002184:	d902      	bls.n	800218c <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 8002186:	2303      	movs	r3, #3
 8002188:	f000 bf67 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 800218c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002190:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002194:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8002198:	fa93 f3a3 	rbit	r3, r3
 800219c:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 80021a0:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80021a4:	fab3 f383 	clz	r3, r3
 80021a8:	b2db      	uxtb	r3, r3
 80021aa:	095b      	lsrs	r3, r3, #5
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	f043 0301 	orr.w	r3, r3, #1
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	2b01      	cmp	r3, #1
 80021b6:	d102      	bne.n	80021be <HAL_RCC_OscConfig+0x1fe>
 80021b8:	4b46      	ldr	r3, [pc, #280]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	e015      	b.n	80021ea <HAL_RCC_OscConfig+0x22a>
 80021be:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021c2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021c6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80021ca:	fa93 f3a3 	rbit	r3, r3
 80021ce:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80021d2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80021d6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80021da:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80021de:	fa93 f3a3 	rbit	r3, r3
 80021e2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80021e6:	4b3b      	ldr	r3, [pc, #236]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 80021e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021ea:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80021ee:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80021f2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80021f6:	fa92 f2a2 	rbit	r2, r2
 80021fa:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80021fe:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 8002202:	fab2 f282 	clz	r2, r2
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	f042 0220 	orr.w	r2, r2, #32
 800220c:	b2d2      	uxtb	r2, r2
 800220e:	f002 021f 	and.w	r2, r2, #31
 8002212:	2101      	movs	r1, #1
 8002214:	fa01 f202 	lsl.w	r2, r1, r2
 8002218:	4013      	ands	r3, r2
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0ab      	beq.n	8002176 <HAL_RCC_OscConfig+0x1b6>
 800221e:	e05c      	b.n	80022da <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002220:	f7ff f888 	bl	8001334 <HAL_GetTick>
 8002224:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002228:	e00a      	b.n	8002240 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800222a:	f7ff f883 	bl	8001334 <HAL_GetTick>
 800222e:	4602      	mov	r2, r0
 8002230:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002234:	1ad3      	subs	r3, r2, r3
 8002236:	2b64      	cmp	r3, #100	@ 0x64
 8002238:	d902      	bls.n	8002240 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800223a:	2303      	movs	r3, #3
 800223c:	f000 bf0d 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 8002240:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002244:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002248:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800224c:	fa93 f3a3 	rbit	r3, r3
 8002250:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8002254:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002258:	fab3 f383 	clz	r3, r3
 800225c:	b2db      	uxtb	r3, r3
 800225e:	095b      	lsrs	r3, r3, #5
 8002260:	b2db      	uxtb	r3, r3
 8002262:	f043 0301 	orr.w	r3, r3, #1
 8002266:	b2db      	uxtb	r3, r3
 8002268:	2b01      	cmp	r3, #1
 800226a:	d102      	bne.n	8002272 <HAL_RCC_OscConfig+0x2b2>
 800226c:	4b19      	ldr	r3, [pc, #100]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	e015      	b.n	800229e <HAL_RCC_OscConfig+0x2de>
 8002272:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002276:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800227a:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 800227e:	fa93 f3a3 	rbit	r3, r3
 8002282:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8002286:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800228a:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 800228e:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8002292:	fa93 f3a3 	rbit	r3, r3
 8002296:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 800229a:	4b0e      	ldr	r3, [pc, #56]	@ (80022d4 <HAL_RCC_OscConfig+0x314>)
 800229c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800229e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80022a2:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 80022a6:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 80022aa:	fa92 f2a2 	rbit	r2, r2
 80022ae:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 80022b2:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 80022b6:	fab2 f282 	clz	r2, r2
 80022ba:	b2d2      	uxtb	r2, r2
 80022bc:	f042 0220 	orr.w	r2, r2, #32
 80022c0:	b2d2      	uxtb	r2, r2
 80022c2:	f002 021f 	and.w	r2, r2, #31
 80022c6:	2101      	movs	r1, #1
 80022c8:	fa01 f202 	lsl.w	r2, r1, r2
 80022cc:	4013      	ands	r3, r2
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d1ab      	bne.n	800222a <HAL_RCC_OscConfig+0x26a>
 80022d2:	e002      	b.n	80022da <HAL_RCC_OscConfig+0x31a>
 80022d4:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80022de:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	f003 0302 	and.w	r3, r3, #2
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	f000 817f 	beq.w	80025ee <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022f0:	4ba7      	ldr	r3, [pc, #668]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f003 030c 	and.w	r3, r3, #12
 80022f8:	2b00      	cmp	r3, #0
 80022fa:	d00c      	beq.n	8002316 <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022fc:	4ba4      	ldr	r3, [pc, #656]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80022fe:	685b      	ldr	r3, [r3, #4]
 8002300:	f003 030c 	and.w	r3, r3, #12
 8002304:	2b08      	cmp	r3, #8
 8002306:	d173      	bne.n	80023f0 <HAL_RCC_OscConfig+0x430>
 8002308:	4ba1      	ldr	r3, [pc, #644]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002310:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002314:	d16c      	bne.n	80023f0 <HAL_RCC_OscConfig+0x430>
 8002316:	2302      	movs	r3, #2
 8002318:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800231c:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 8002320:	fa93 f3a3 	rbit	r3, r3
 8002324:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8002328:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800232c:	fab3 f383 	clz	r3, r3
 8002330:	b2db      	uxtb	r3, r3
 8002332:	095b      	lsrs	r3, r3, #5
 8002334:	b2db      	uxtb	r3, r3
 8002336:	f043 0301 	orr.w	r3, r3, #1
 800233a:	b2db      	uxtb	r3, r3
 800233c:	2b01      	cmp	r3, #1
 800233e:	d102      	bne.n	8002346 <HAL_RCC_OscConfig+0x386>
 8002340:	4b93      	ldr	r3, [pc, #588]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	e013      	b.n	800236e <HAL_RCC_OscConfig+0x3ae>
 8002346:	2302      	movs	r3, #2
 8002348:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800234c:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 8002350:	fa93 f3a3 	rbit	r3, r3
 8002354:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8002358:	2302      	movs	r3, #2
 800235a:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800235e:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8002362:	fa93 f3a3 	rbit	r3, r3
 8002366:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 800236a:	4b89      	ldr	r3, [pc, #548]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 800236c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800236e:	2202      	movs	r2, #2
 8002370:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8002374:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8002378:	fa92 f2a2 	rbit	r2, r2
 800237c:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 8002380:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8002384:	fab2 f282 	clz	r2, r2
 8002388:	b2d2      	uxtb	r2, r2
 800238a:	f042 0220 	orr.w	r2, r2, #32
 800238e:	b2d2      	uxtb	r2, r2
 8002390:	f002 021f 	and.w	r2, r2, #31
 8002394:	2101      	movs	r1, #1
 8002396:	fa01 f202 	lsl.w	r2, r1, r2
 800239a:	4013      	ands	r3, r2
 800239c:	2b00      	cmp	r3, #0
 800239e:	d00a      	beq.n	80023b6 <HAL_RCC_OscConfig+0x3f6>
 80023a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	68db      	ldr	r3, [r3, #12]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d002      	beq.n	80023b6 <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 80023b0:	2301      	movs	r3, #1
 80023b2:	f000 be52 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80023b6:	4b76      	ldr	r3, [pc, #472]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80023be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	691b      	ldr	r3, [r3, #16]
 80023ca:	21f8      	movs	r1, #248	@ 0xf8
 80023cc:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d0:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80023d4:	fa91 f1a1 	rbit	r1, r1
 80023d8:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80023dc:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80023e0:	fab1 f181 	clz	r1, r1
 80023e4:	b2c9      	uxtb	r1, r1
 80023e6:	408b      	lsls	r3, r1
 80023e8:	4969      	ldr	r1, [pc, #420]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80023ea:	4313      	orrs	r3, r2
 80023ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80023ee:	e0fe      	b.n	80025ee <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80023f0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80023f4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	68db      	ldr	r3, [r3, #12]
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	f000 8088 	beq.w	8002512 <HAL_RCC_OscConfig+0x552>
 8002402:	2301      	movs	r3, #1
 8002404:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002408:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800240c:	fa93 f3a3 	rbit	r3, r3
 8002410:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 8002414:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002418:	fab3 f383 	clz	r3, r3
 800241c:	b2db      	uxtb	r3, r3
 800241e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002422:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	461a      	mov	r2, r3
 800242a:	2301      	movs	r3, #1
 800242c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800242e:	f7fe ff81 	bl	8001334 <HAL_GetTick>
 8002432:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002436:	e00a      	b.n	800244e <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002438:	f7fe ff7c 	bl	8001334 <HAL_GetTick>
 800243c:	4602      	mov	r2, r0
 800243e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002442:	1ad3      	subs	r3, r2, r3
 8002444:	2b02      	cmp	r3, #2
 8002446:	d902      	bls.n	800244e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8002448:	2303      	movs	r3, #3
 800244a:	f000 be06 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 800244e:	2302      	movs	r3, #2
 8002450:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8002458:	fa93 f3a3 	rbit	r3, r3
 800245c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 8002460:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002464:	fab3 f383 	clz	r3, r3
 8002468:	b2db      	uxtb	r3, r3
 800246a:	095b      	lsrs	r3, r3, #5
 800246c:	b2db      	uxtb	r3, r3
 800246e:	f043 0301 	orr.w	r3, r3, #1
 8002472:	b2db      	uxtb	r3, r3
 8002474:	2b01      	cmp	r3, #1
 8002476:	d102      	bne.n	800247e <HAL_RCC_OscConfig+0x4be>
 8002478:	4b45      	ldr	r3, [pc, #276]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	e013      	b.n	80024a6 <HAL_RCC_OscConfig+0x4e6>
 800247e:	2302      	movs	r3, #2
 8002480:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002484:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002488:	fa93 f3a3 	rbit	r3, r3
 800248c:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8002490:	2302      	movs	r3, #2
 8002492:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 8002496:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800249a:	fa93 f3a3 	rbit	r3, r3
 800249e:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 80024a2:	4b3b      	ldr	r3, [pc, #236]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80024a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024a6:	2202      	movs	r2, #2
 80024a8:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 80024ac:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 80024b0:	fa92 f2a2 	rbit	r2, r2
 80024b4:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 80024b8:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 80024bc:	fab2 f282 	clz	r2, r2
 80024c0:	b2d2      	uxtb	r2, r2
 80024c2:	f042 0220 	orr.w	r2, r2, #32
 80024c6:	b2d2      	uxtb	r2, r2
 80024c8:	f002 021f 	and.w	r2, r2, #31
 80024cc:	2101      	movs	r1, #1
 80024ce:	fa01 f202 	lsl.w	r2, r1, r2
 80024d2:	4013      	ands	r3, r2
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0af      	beq.n	8002438 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80024e4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	21f8      	movs	r1, #248	@ 0xf8
 80024ee:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024f2:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80024f6:	fa91 f1a1 	rbit	r1, r1
 80024fa:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80024fe:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 8002502:	fab1 f181 	clz	r1, r1
 8002506:	b2c9      	uxtb	r1, r1
 8002508:	408b      	lsls	r3, r1
 800250a:	4921      	ldr	r1, [pc, #132]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 800250c:	4313      	orrs	r3, r2
 800250e:	600b      	str	r3, [r1, #0]
 8002510:	e06d      	b.n	80025ee <HAL_RCC_OscConfig+0x62e>
 8002512:	2301      	movs	r3, #1
 8002514:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002518:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 800251c:	fa93 f3a3 	rbit	r3, r3
 8002520:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 8002524:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
 800252e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002532:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	461a      	mov	r2, r3
 800253a:	2300      	movs	r3, #0
 800253c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800253e:	f7fe fef9 	bl	8001334 <HAL_GetTick>
 8002542:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002546:	e00a      	b.n	800255e <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002548:	f7fe fef4 	bl	8001334 <HAL_GetTick>
 800254c:	4602      	mov	r2, r0
 800254e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002552:	1ad3      	subs	r3, r2, r3
 8002554:	2b02      	cmp	r3, #2
 8002556:	d902      	bls.n	800255e <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 8002558:	2303      	movs	r3, #3
 800255a:	f000 bd7e 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 800255e:	2302      	movs	r3, #2
 8002560:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002564:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8002568:	fa93 f3a3 	rbit	r3, r3
 800256c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8002570:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002574:	fab3 f383 	clz	r3, r3
 8002578:	b2db      	uxtb	r3, r3
 800257a:	095b      	lsrs	r3, r3, #5
 800257c:	b2db      	uxtb	r3, r3
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b01      	cmp	r3, #1
 8002586:	d105      	bne.n	8002594 <HAL_RCC_OscConfig+0x5d4>
 8002588:	4b01      	ldr	r3, [pc, #4]	@ (8002590 <HAL_RCC_OscConfig+0x5d0>)
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	e016      	b.n	80025bc <HAL_RCC_OscConfig+0x5fc>
 800258e:	bf00      	nop
 8002590:	40021000 	.word	0x40021000
 8002594:	2302      	movs	r3, #2
 8002596:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800259a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800259e:	fa93 f3a3 	rbit	r3, r3
 80025a2:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 80025a6:	2302      	movs	r3, #2
 80025a8:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80025ac:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80025b0:	fa93 f3a3 	rbit	r3, r3
 80025b4:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80025b8:	4bbf      	ldr	r3, [pc, #764]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 80025ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025bc:	2202      	movs	r2, #2
 80025be:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 80025c2:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 80025c6:	fa92 f2a2 	rbit	r2, r2
 80025ca:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 80025ce:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80025d2:	fab2 f282 	clz	r2, r2
 80025d6:	b2d2      	uxtb	r2, r2
 80025d8:	f042 0220 	orr.w	r2, r2, #32
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	f002 021f 	and.w	r2, r2, #31
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f202 	lsl.w	r2, r1, r2
 80025e8:	4013      	ands	r3, r2
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d1ac      	bne.n	8002548 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80025ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80025f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 0308 	and.w	r3, r3, #8
 80025fe:	2b00      	cmp	r3, #0
 8002600:	f000 8113 	beq.w	800282a <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002604:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002608:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	695b      	ldr	r3, [r3, #20]
 8002610:	2b00      	cmp	r3, #0
 8002612:	d07c      	beq.n	800270e <HAL_RCC_OscConfig+0x74e>
 8002614:	2301      	movs	r3, #1
 8002616:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800261a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800261e:	fa93 f3a3 	rbit	r3, r3
 8002622:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 8002626:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800262a:	fab3 f383 	clz	r3, r3
 800262e:	b2db      	uxtb	r3, r3
 8002630:	461a      	mov	r2, r3
 8002632:	4ba2      	ldr	r3, [pc, #648]	@ (80028bc <HAL_RCC_OscConfig+0x8fc>)
 8002634:	4413      	add	r3, r2
 8002636:	009b      	lsls	r3, r3, #2
 8002638:	461a      	mov	r2, r3
 800263a:	2301      	movs	r3, #1
 800263c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800263e:	f7fe fe79 	bl	8001334 <HAL_GetTick>
 8002642:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002646:	e00a      	b.n	800265e <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002648:	f7fe fe74 	bl	8001334 <HAL_GetTick>
 800264c:	4602      	mov	r2, r0
 800264e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002652:	1ad3      	subs	r3, r2, r3
 8002654:	2b02      	cmp	r3, #2
 8002656:	d902      	bls.n	800265e <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 8002658:	2303      	movs	r3, #3
 800265a:	f000 bcfe 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 800265e:	2302      	movs	r3, #2
 8002660:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002664:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002668:	fa93 f2a3 	rbit	r2, r3
 800266c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002670:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8002674:	601a      	str	r2, [r3, #0]
 8002676:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800267a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800267e:	2202      	movs	r2, #2
 8002680:	601a      	str	r2, [r3, #0]
 8002682:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002686:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	fa93 f2a3 	rbit	r2, r3
 8002690:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002694:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8002698:	601a      	str	r2, [r3, #0]
 800269a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800269e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026a2:	2202      	movs	r2, #2
 80026a4:	601a      	str	r2, [r3, #0]
 80026a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	fa93 f2a3 	rbit	r2, r3
 80026b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026b8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 80026bc:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80026be:	4b7e      	ldr	r3, [pc, #504]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 80026c0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80026c2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026c6:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026ca:	2102      	movs	r1, #2
 80026cc:	6019      	str	r1, [r3, #0]
 80026ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026d2:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	fa93 f1a3 	rbit	r1, r3
 80026dc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026e0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026e4:	6019      	str	r1, [r3, #0]
  return result;
 80026e6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80026ea:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	fab3 f383 	clz	r3, r3
 80026f4:	b2db      	uxtb	r3, r3
 80026f6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80026fa:	b2db      	uxtb	r3, r3
 80026fc:	f003 031f 	and.w	r3, r3, #31
 8002700:	2101      	movs	r1, #1
 8002702:	fa01 f303 	lsl.w	r3, r1, r3
 8002706:	4013      	ands	r3, r2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d09d      	beq.n	8002648 <HAL_RCC_OscConfig+0x688>
 800270c:	e08d      	b.n	800282a <HAL_RCC_OscConfig+0x86a>
 800270e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002712:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002716:	2201      	movs	r2, #1
 8002718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800271a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800271e:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	fa93 f2a3 	rbit	r2, r3
 8002728:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800272c:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8002730:	601a      	str	r2, [r3, #0]
  return result;
 8002732:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002736:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 800273a:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800273c:	fab3 f383 	clz	r3, r3
 8002740:	b2db      	uxtb	r3, r3
 8002742:	461a      	mov	r2, r3
 8002744:	4b5d      	ldr	r3, [pc, #372]	@ (80028bc <HAL_RCC_OscConfig+0x8fc>)
 8002746:	4413      	add	r3, r2
 8002748:	009b      	lsls	r3, r3, #2
 800274a:	461a      	mov	r2, r3
 800274c:	2300      	movs	r3, #0
 800274e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002750:	f7fe fdf0 	bl	8001334 <HAL_GetTick>
 8002754:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002758:	e00a      	b.n	8002770 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800275a:	f7fe fdeb 	bl	8001334 <HAL_GetTick>
 800275e:	4602      	mov	r2, r0
 8002760:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d902      	bls.n	8002770 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	f000 bc75 	b.w	800305a <HAL_RCC_OscConfig+0x109a>
 8002770:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002774:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002778:	2202      	movs	r2, #2
 800277a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800277c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002780:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	fa93 f2a3 	rbit	r2, r3
 800278a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800278e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8002792:	601a      	str	r2, [r3, #0]
 8002794:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002798:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800279c:	2202      	movs	r2, #2
 800279e:	601a      	str	r2, [r3, #0]
 80027a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027a4:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 80027a8:	681b      	ldr	r3, [r3, #0]
 80027aa:	fa93 f2a3 	rbit	r2, r3
 80027ae:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027b2:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 80027b6:	601a      	str	r2, [r3, #0]
 80027b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027bc:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027c0:	2202      	movs	r2, #2
 80027c2:	601a      	str	r2, [r3, #0]
 80027c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027c8:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	fa93 f2a3 	rbit	r2, r3
 80027d2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027d6:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 80027da:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027dc:	4b36      	ldr	r3, [pc, #216]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 80027de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80027e0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027e4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027e8:	2102      	movs	r1, #2
 80027ea:	6019      	str	r1, [r3, #0]
 80027ec:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027f0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	fa93 f1a3 	rbit	r1, r3
 80027fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80027fe:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 8002802:	6019      	str	r1, [r3, #0]
  return result;
 8002804:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002808:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	fab3 f383 	clz	r3, r3
 8002812:	b2db      	uxtb	r3, r3
 8002814:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8002818:	b2db      	uxtb	r3, r3
 800281a:	f003 031f 	and.w	r3, r3, #31
 800281e:	2101      	movs	r1, #1
 8002820:	fa01 f303 	lsl.w	r3, r1, r3
 8002824:	4013      	ands	r3, r2
 8002826:	2b00      	cmp	r3, #0
 8002828:	d197      	bne.n	800275a <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800282a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800282e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0304 	and.w	r3, r3, #4
 800283a:	2b00      	cmp	r3, #0
 800283c:	f000 81a5 	beq.w	8002b8a <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002840:	2300      	movs	r3, #0
 8002842:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002846:	4b1c      	ldr	r3, [pc, #112]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 8002848:	69db      	ldr	r3, [r3, #28]
 800284a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800284e:	2b00      	cmp	r3, #0
 8002850:	d116      	bne.n	8002880 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002852:	4b19      	ldr	r3, [pc, #100]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 8002854:	69db      	ldr	r3, [r3, #28]
 8002856:	4a18      	ldr	r2, [pc, #96]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 8002858:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800285c:	61d3      	str	r3, [r2, #28]
 800285e:	4b16      	ldr	r3, [pc, #88]	@ (80028b8 <HAL_RCC_OscConfig+0x8f8>)
 8002860:	69db      	ldr	r3, [r3, #28]
 8002862:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8002866:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800286a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800286e:	601a      	str	r2, [r3, #0]
 8002870:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002874:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8002878:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800287a:	2301      	movs	r3, #1
 800287c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002880:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <HAL_RCC_OscConfig+0x900>)
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002888:	2b00      	cmp	r3, #0
 800288a:	d121      	bne.n	80028d0 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800288c:	4b0c      	ldr	r3, [pc, #48]	@ (80028c0 <HAL_RCC_OscConfig+0x900>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	4a0b      	ldr	r2, [pc, #44]	@ (80028c0 <HAL_RCC_OscConfig+0x900>)
 8002892:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002896:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002898:	f7fe fd4c 	bl	8001334 <HAL_GetTick>
 800289c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028a0:	e010      	b.n	80028c4 <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80028a2:	f7fe fd47 	bl	8001334 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80028ac:	1ad3      	subs	r3, r2, r3
 80028ae:	2b64      	cmp	r3, #100	@ 0x64
 80028b0:	d908      	bls.n	80028c4 <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 80028b2:	2303      	movs	r3, #3
 80028b4:	e3d1      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 80028b6:	bf00      	nop
 80028b8:	40021000 	.word	0x40021000
 80028bc:	10908120 	.word	0x10908120
 80028c0:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80028c4:	4b8d      	ldr	r3, [pc, #564]	@ (8002afc <HAL_RCC_OscConfig+0xb3c>)
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0e8      	beq.n	80028a2 <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80028d0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028d4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d106      	bne.n	80028ee <HAL_RCC_OscConfig+0x92e>
 80028e0:	4b87      	ldr	r3, [pc, #540]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 80028e2:	6a1b      	ldr	r3, [r3, #32]
 80028e4:	4a86      	ldr	r2, [pc, #536]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 80028e6:	f043 0301 	orr.w	r3, r3, #1
 80028ea:	6213      	str	r3, [r2, #32]
 80028ec:	e035      	b.n	800295a <HAL_RCC_OscConfig+0x99a>
 80028ee:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80028f2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	689b      	ldr	r3, [r3, #8]
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d10c      	bne.n	8002918 <HAL_RCC_OscConfig+0x958>
 80028fe:	4b80      	ldr	r3, [pc, #512]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002900:	6a1b      	ldr	r3, [r3, #32]
 8002902:	4a7f      	ldr	r2, [pc, #508]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002904:	f023 0301 	bic.w	r3, r3, #1
 8002908:	6213      	str	r3, [r2, #32]
 800290a:	4b7d      	ldr	r3, [pc, #500]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 800290c:	6a1b      	ldr	r3, [r3, #32]
 800290e:	4a7c      	ldr	r2, [pc, #496]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002910:	f023 0304 	bic.w	r3, r3, #4
 8002914:	6213      	str	r3, [r2, #32]
 8002916:	e020      	b.n	800295a <HAL_RCC_OscConfig+0x99a>
 8002918:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800291c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	2b05      	cmp	r3, #5
 8002926:	d10c      	bne.n	8002942 <HAL_RCC_OscConfig+0x982>
 8002928:	4b75      	ldr	r3, [pc, #468]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 800292a:	6a1b      	ldr	r3, [r3, #32]
 800292c:	4a74      	ldr	r2, [pc, #464]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 800292e:	f043 0304 	orr.w	r3, r3, #4
 8002932:	6213      	str	r3, [r2, #32]
 8002934:	4b72      	ldr	r3, [pc, #456]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002936:	6a1b      	ldr	r3, [r3, #32]
 8002938:	4a71      	ldr	r2, [pc, #452]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 800293a:	f043 0301 	orr.w	r3, r3, #1
 800293e:	6213      	str	r3, [r2, #32]
 8002940:	e00b      	b.n	800295a <HAL_RCC_OscConfig+0x99a>
 8002942:	4b6f      	ldr	r3, [pc, #444]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002944:	6a1b      	ldr	r3, [r3, #32]
 8002946:	4a6e      	ldr	r2, [pc, #440]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002948:	f023 0301 	bic.w	r3, r3, #1
 800294c:	6213      	str	r3, [r2, #32]
 800294e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002950:	6a1b      	ldr	r3, [r3, #32]
 8002952:	4a6b      	ldr	r2, [pc, #428]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002954:	f023 0304 	bic.w	r3, r3, #4
 8002958:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800295a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800295e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	689b      	ldr	r3, [r3, #8]
 8002966:	2b00      	cmp	r3, #0
 8002968:	f000 8081 	beq.w	8002a6e <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800296c:	f7fe fce2 	bl	8001334 <HAL_GetTick>
 8002970:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002974:	e00b      	b.n	800298e <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002976:	f7fe fcdd 	bl	8001334 <HAL_GetTick>
 800297a:	4602      	mov	r2, r0
 800297c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002986:	4293      	cmp	r3, r2
 8002988:	d901      	bls.n	800298e <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 800298a:	2303      	movs	r3, #3
 800298c:	e365      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 800298e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002992:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8002996:	2202      	movs	r2, #2
 8002998:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800299a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800299e:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	fa93 f2a3 	rbit	r2, r3
 80029a8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029ac:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80029b0:	601a      	str	r2, [r3, #0]
 80029b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029b6:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029ba:	2202      	movs	r2, #2
 80029bc:	601a      	str	r2, [r3, #0]
 80029be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029c2:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	fa93 f2a3 	rbit	r2, r3
 80029cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029d0:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029d4:	601a      	str	r2, [r3, #0]
  return result;
 80029d6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029da:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 80029de:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80029e0:	fab3 f383 	clz	r3, r3
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	095b      	lsrs	r3, r3, #5
 80029e8:	b2db      	uxtb	r3, r3
 80029ea:	f043 0302 	orr.w	r3, r3, #2
 80029ee:	b2db      	uxtb	r3, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d102      	bne.n	80029fa <HAL_RCC_OscConfig+0xa3a>
 80029f4:	4b42      	ldr	r3, [pc, #264]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 80029f6:	6a1b      	ldr	r3, [r3, #32]
 80029f8:	e013      	b.n	8002a22 <HAL_RCC_OscConfig+0xa62>
 80029fa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80029fe:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002a02:	2202      	movs	r2, #2
 8002a04:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a06:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a0a:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	fa93 f2a3 	rbit	r2, r3
 8002a14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a18:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002a1c:	601a      	str	r2, [r3, #0]
 8002a1e:	4b38      	ldr	r3, [pc, #224]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a22:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a26:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a2a:	2102      	movs	r1, #2
 8002a2c:	6011      	str	r1, [r2, #0]
 8002a2e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a32:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 8002a36:	6812      	ldr	r2, [r2, #0]
 8002a38:	fa92 f1a2 	rbit	r1, r2
 8002a3c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a40:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a44:	6011      	str	r1, [r2, #0]
  return result;
 8002a46:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002a4a:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8002a4e:	6812      	ldr	r2, [r2, #0]
 8002a50:	fab2 f282 	clz	r2, r2
 8002a54:	b2d2      	uxtb	r2, r2
 8002a56:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002a5a:	b2d2      	uxtb	r2, r2
 8002a5c:	f002 021f 	and.w	r2, r2, #31
 8002a60:	2101      	movs	r1, #1
 8002a62:	fa01 f202 	lsl.w	r2, r1, r2
 8002a66:	4013      	ands	r3, r2
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d084      	beq.n	8002976 <HAL_RCC_OscConfig+0x9b6>
 8002a6c:	e083      	b.n	8002b76 <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a6e:	f7fe fc61 	bl	8001334 <HAL_GetTick>
 8002a72:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002a76:	e00b      	b.n	8002a90 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002a78:	f7fe fc5c 	bl	8001334 <HAL_GetTick>
 8002a7c:	4602      	mov	r2, r0
 8002a7e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002a82:	1ad3      	subs	r3, r2, r3
 8002a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002a88:	4293      	cmp	r3, r2
 8002a8a:	d901      	bls.n	8002a90 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8002a8c:	2303      	movs	r3, #3
 8002a8e:	e2e4      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 8002a90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002a94:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002a98:	2202      	movs	r2, #2
 8002a9a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aa0:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	fa93 f2a3 	rbit	r2, r3
 8002aaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002aae:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 8002ab2:	601a      	str	r2, [r3, #0]
 8002ab4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ab8:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002abc:	2202      	movs	r2, #2
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ac4:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	fa93 f2a3 	rbit	r2, r3
 8002ace:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ad2:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002ad6:	601a      	str	r2, [r3, #0]
  return result;
 8002ad8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002adc:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8002ae0:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ae2:	fab3 f383 	clz	r3, r3
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	095b      	lsrs	r3, r3, #5
 8002aea:	b2db      	uxtb	r3, r3
 8002aec:	f043 0302 	orr.w	r3, r3, #2
 8002af0:	b2db      	uxtb	r3, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d106      	bne.n	8002b04 <HAL_RCC_OscConfig+0xb44>
 8002af6:	4b02      	ldr	r3, [pc, #8]	@ (8002b00 <HAL_RCC_OscConfig+0xb40>)
 8002af8:	6a1b      	ldr	r3, [r3, #32]
 8002afa:	e017      	b.n	8002b2c <HAL_RCC_OscConfig+0xb6c>
 8002afc:	40007000 	.word	0x40007000
 8002b00:	40021000 	.word	0x40021000
 8002b04:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b08:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b0c:	2202      	movs	r2, #2
 8002b0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b10:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b14:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	fa93 f2a3 	rbit	r2, r3
 8002b1e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b22:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 8002b26:	601a      	str	r2, [r3, #0]
 8002b28:	4bb3      	ldr	r3, [pc, #716]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b30:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b34:	2102      	movs	r1, #2
 8002b36:	6011      	str	r1, [r2, #0]
 8002b38:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b3c:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 8002b40:	6812      	ldr	r2, [r2, #0]
 8002b42:	fa92 f1a2 	rbit	r1, r2
 8002b46:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b4a:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b4e:	6011      	str	r1, [r2, #0]
  return result;
 8002b50:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002b54:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8002b58:	6812      	ldr	r2, [r2, #0]
 8002b5a:	fab2 f282 	clz	r2, r2
 8002b5e:	b2d2      	uxtb	r2, r2
 8002b60:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b64:	b2d2      	uxtb	r2, r2
 8002b66:	f002 021f 	and.w	r2, r2, #31
 8002b6a:	2101      	movs	r1, #1
 8002b6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b70:	4013      	ands	r3, r2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d180      	bne.n	8002a78 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002b76:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	d105      	bne.n	8002b8a <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b7e:	4b9e      	ldr	r3, [pc, #632]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002b80:	69db      	ldr	r3, [r3, #28]
 8002b82:	4a9d      	ldr	r2, [pc, #628]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002b84:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b88:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b8a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002b8e:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	699b      	ldr	r3, [r3, #24]
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	f000 825e 	beq.w	8003058 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002b9c:	4b96      	ldr	r3, [pc, #600]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 030c 	and.w	r3, r3, #12
 8002ba4:	2b08      	cmp	r3, #8
 8002ba6:	f000 821f 	beq.w	8002fe8 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002baa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bae:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	2b02      	cmp	r3, #2
 8002bb8:	f040 8170 	bne.w	8002e9c <HAL_RCC_OscConfig+0xedc>
 8002bbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bc0:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bc4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002bc8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bce:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	fa93 f2a3 	rbit	r2, r3
 8002bd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002bdc:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002be0:	601a      	str	r2, [r3, #0]
  return result;
 8002be2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002be6:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8002bea:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002bf6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002bfa:	009b      	lsls	r3, r3, #2
 8002bfc:	461a      	mov	r2, r3
 8002bfe:	2300      	movs	r3, #0
 8002c00:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002c02:	f7fe fb97 	bl	8001334 <HAL_GetTick>
 8002c06:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c0a:	e009      	b.n	8002c20 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002c0c:	f7fe fb92 	bl	8001334 <HAL_GetTick>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e21c      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 8002c20:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c24:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c28:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c2c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c2e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c32:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	fa93 f2a3 	rbit	r2, r3
 8002c3c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c40:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c44:	601a      	str	r2, [r3, #0]
  return result;
 8002c46:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c4a:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8002c4e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002c50:	fab3 f383 	clz	r3, r3
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	095b      	lsrs	r3, r3, #5
 8002c58:	b2db      	uxtb	r3, r3
 8002c5a:	f043 0301 	orr.w	r3, r3, #1
 8002c5e:	b2db      	uxtb	r3, r3
 8002c60:	2b01      	cmp	r3, #1
 8002c62:	d102      	bne.n	8002c6a <HAL_RCC_OscConfig+0xcaa>
 8002c64:	4b64      	ldr	r3, [pc, #400]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	e027      	b.n	8002cba <HAL_RCC_OscConfig+0xcfa>
 8002c6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c6e:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c72:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c7c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	fa93 f2a3 	rbit	r2, r3
 8002c86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c8a:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8002c8e:	601a      	str	r2, [r3, #0]
 8002c90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002c94:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002c98:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002c9c:	601a      	str	r2, [r3, #0]
 8002c9e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ca2:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	fa93 f2a3 	rbit	r2, r3
 8002cac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002cb0:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8002cb4:	601a      	str	r2, [r3, #0]
 8002cb6:	4b50      	ldr	r3, [pc, #320]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cbe:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cc2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002cc6:	6011      	str	r1, [r2, #0]
 8002cc8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ccc:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8002cd0:	6812      	ldr	r2, [r2, #0]
 8002cd2:	fa92 f1a2 	rbit	r1, r2
 8002cd6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002cda:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002cde:	6011      	str	r1, [r2, #0]
  return result;
 8002ce0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002ce4:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8002ce8:	6812      	ldr	r2, [r2, #0]
 8002cea:	fab2 f282 	clz	r2, r2
 8002cee:	b2d2      	uxtb	r2, r2
 8002cf0:	f042 0220 	orr.w	r2, r2, #32
 8002cf4:	b2d2      	uxtb	r2, r2
 8002cf6:	f002 021f 	and.w	r2, r2, #31
 8002cfa:	2101      	movs	r1, #1
 8002cfc:	fa01 f202 	lsl.w	r2, r1, r2
 8002d00:	4013      	ands	r3, r2
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d182      	bne.n	8002c0c <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002d06:	4b3c      	ldr	r3, [pc, #240]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002d08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d0a:	f023 020f 	bic.w	r2, r3, #15
 8002d0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d12:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1a:	4937      	ldr	r1, [pc, #220]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8002d20:	4b35      	ldr	r3, [pc, #212]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8002d28:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d2c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	6a19      	ldr	r1, [r3, #32]
 8002d34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d38:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	69db      	ldr	r3, [r3, #28]
 8002d40:	430b      	orrs	r3, r1
 8002d42:	492d      	ldr	r1, [pc, #180]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002d44:	4313      	orrs	r3, r2
 8002d46:	604b      	str	r3, [r1, #4]
 8002d48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d4c:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d50:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002d54:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d5a:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	fa93 f2a3 	rbit	r2, r3
 8002d64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d68:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d6c:	601a      	str	r2, [r3, #0]
  return result;
 8002d6e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002d72:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8002d76:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d78:	fab3 f383 	clz	r3, r3
 8002d7c:	b2db      	uxtb	r3, r3
 8002d7e:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002d82:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	461a      	mov	r2, r3
 8002d8a:	2301      	movs	r3, #1
 8002d8c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d8e:	f7fe fad1 	bl	8001334 <HAL_GetTick>
 8002d92:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002d96:	e009      	b.n	8002dac <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d98:	f7fe facc 	bl	8001334 <HAL_GetTick>
 8002d9c:	4602      	mov	r2, r0
 8002d9e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002da2:	1ad3      	subs	r3, r2, r3
 8002da4:	2b02      	cmp	r3, #2
 8002da6:	d901      	bls.n	8002dac <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8002da8:	2303      	movs	r3, #3
 8002daa:	e156      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 8002dac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002db0:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002db4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002db8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dbe:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	fa93 f2a3 	rbit	r2, r3
 8002dc8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dcc:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dd0:	601a      	str	r2, [r3, #0]
  return result;
 8002dd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002dd6:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8002dda:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002ddc:	fab3 f383 	clz	r3, r3
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	095b      	lsrs	r3, r3, #5
 8002de4:	b2db      	uxtb	r3, r3
 8002de6:	f043 0301 	orr.w	r3, r3, #1
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2b01      	cmp	r3, #1
 8002dee:	d105      	bne.n	8002dfc <HAL_RCC_OscConfig+0xe3c>
 8002df0:	4b01      	ldr	r3, [pc, #4]	@ (8002df8 <HAL_RCC_OscConfig+0xe38>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	e02a      	b.n	8002e4c <HAL_RCC_OscConfig+0xe8c>
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e00:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002e04:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e08:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e0a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e0e:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	fa93 f2a3 	rbit	r2, r3
 8002e18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e1c:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8002e20:	601a      	str	r2, [r3, #0]
 8002e22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e26:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e2a:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002e2e:	601a      	str	r2, [r3, #0]
 8002e30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e34:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	fa93 f2a3 	rbit	r2, r3
 8002e3e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002e42:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	4b86      	ldr	r3, [pc, #536]	@ (8003064 <HAL_RCC_OscConfig+0x10a4>)
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e4c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e50:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e54:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002e58:	6011      	str	r1, [r2, #0]
 8002e5a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e5e:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8002e62:	6812      	ldr	r2, [r2, #0]
 8002e64:	fa92 f1a2 	rbit	r1, r2
 8002e68:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e6c:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e70:	6011      	str	r1, [r2, #0]
  return result;
 8002e72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002e76:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8002e7a:	6812      	ldr	r2, [r2, #0]
 8002e7c:	fab2 f282 	clz	r2, r2
 8002e80:	b2d2      	uxtb	r2, r2
 8002e82:	f042 0220 	orr.w	r2, r2, #32
 8002e86:	b2d2      	uxtb	r2, r2
 8002e88:	f002 021f 	and.w	r2, r2, #31
 8002e8c:	2101      	movs	r1, #1
 8002e8e:	fa01 f202 	lsl.w	r2, r1, r2
 8002e92:	4013      	ands	r3, r2
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	f43f af7f 	beq.w	8002d98 <HAL_RCC_OscConfig+0xdd8>
 8002e9a:	e0dd      	b.n	8003058 <HAL_RCC_OscConfig+0x1098>
 8002e9c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ea0:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002ea4:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8002ea8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002eaa:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eae:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	fa93 f2a3 	rbit	r2, r3
 8002eb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ebc:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002ec0:	601a      	str	r2, [r3, #0]
  return result;
 8002ec2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ec6:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8002eca:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ecc:	fab3 f383 	clz	r3, r3
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8002ed6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	461a      	mov	r2, r3
 8002ede:	2300      	movs	r3, #0
 8002ee0:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee2:	f7fe fa27 	bl	8001334 <HAL_GetTick>
 8002ee6:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002eea:	e009      	b.n	8002f00 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002eec:	f7fe fa22 	bl	8001334 <HAL_GetTick>
 8002ef0:	4602      	mov	r2, r0
 8002ef2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e0ac      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
 8002f00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f04:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002f08:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f0c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f12:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	fa93 f2a3 	rbit	r2, r3
 8002f1c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f20:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f24:	601a      	str	r2, [r3, #0]
  return result;
 8002f26:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f2a:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8002f2e:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f30:	fab3 f383 	clz	r3, r3
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	095b      	lsrs	r3, r3, #5
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	f043 0301 	orr.w	r3, r3, #1
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b01      	cmp	r3, #1
 8002f42:	d102      	bne.n	8002f4a <HAL_RCC_OscConfig+0xf8a>
 8002f44:	4b47      	ldr	r3, [pc, #284]	@ (8003064 <HAL_RCC_OscConfig+0x10a4>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	e027      	b.n	8002f9a <HAL_RCC_OscConfig+0xfda>
 8002f4a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f4e:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f52:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f56:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f5c:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	fa93 f2a3 	rbit	r2, r3
 8002f66:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f6a:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8002f6e:	601a      	str	r2, [r3, #0]
 8002f70:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f74:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f78:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002f7c:	601a      	str	r2, [r3, #0]
 8002f7e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f82:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	fa93 f2a3 	rbit	r2, r3
 8002f8c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002f90:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8002f94:	601a      	str	r2, [r3, #0]
 8002f96:	4b33      	ldr	r3, [pc, #204]	@ (8003064 <HAL_RCC_OscConfig+0x10a4>)
 8002f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f9a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002f9e:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002fa2:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8002fa6:	6011      	str	r1, [r2, #0]
 8002fa8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fac:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8002fb0:	6812      	ldr	r2, [r2, #0]
 8002fb2:	fa92 f1a2 	rbit	r1, r2
 8002fb6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fba:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002fbe:	6011      	str	r1, [r2, #0]
  return result;
 8002fc0:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8002fc4:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8002fc8:	6812      	ldr	r2, [r2, #0]
 8002fca:	fab2 f282 	clz	r2, r2
 8002fce:	b2d2      	uxtb	r2, r2
 8002fd0:	f042 0220 	orr.w	r2, r2, #32
 8002fd4:	b2d2      	uxtb	r2, r2
 8002fd6:	f002 021f 	and.w	r2, r2, #31
 8002fda:	2101      	movs	r1, #1
 8002fdc:	fa01 f202 	lsl.w	r2, r1, r2
 8002fe0:	4013      	ands	r3, r2
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d182      	bne.n	8002eec <HAL_RCC_OscConfig+0xf2c>
 8002fe6:	e037      	b.n	8003058 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fe8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fec:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	699b      	ldr	r3, [r3, #24]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d101      	bne.n	8002ffc <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e02e      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002ffc:	4b19      	ldr	r3, [pc, #100]	@ (8003064 <HAL_RCC_OscConfig+0x10a4>)
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003004:	4b17      	ldr	r3, [pc, #92]	@ (8003064 <HAL_RCC_OscConfig+0x10a4>)
 8003006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003008:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800300c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003010:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003014:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003018:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	69db      	ldr	r3, [r3, #28]
 8003020:	429a      	cmp	r2, r3
 8003022:	d117      	bne.n	8003054 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003024:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003028:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800302c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003030:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003038:	429a      	cmp	r2, r3
 800303a:	d10b      	bne.n	8003054 <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 800303c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003040:	f003 020f 	and.w	r2, r3, #15
 8003044:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003048:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003050:	429a      	cmp	r2, r3
 8003052:	d001      	beq.n	8003058 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e000      	b.n	800305a <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	4618      	mov	r0, r3
 800305c:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	40021000 	.word	0x40021000

08003068 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b09e      	sub	sp, #120	@ 0x78
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
 8003070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003072:	2300      	movs	r3, #0
 8003074:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d101      	bne.n	8003080 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e162      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003080:	4b90      	ldr	r3, [pc, #576]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0307 	and.w	r3, r3, #7
 8003088:	683a      	ldr	r2, [r7, #0]
 800308a:	429a      	cmp	r2, r3
 800308c:	d910      	bls.n	80030b0 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800308e:	4b8d      	ldr	r3, [pc, #564]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f023 0207 	bic.w	r2, r3, #7
 8003096:	498b      	ldr	r1, [pc, #556]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 8003098:	683b      	ldr	r3, [r7, #0]
 800309a:	4313      	orrs	r3, r2
 800309c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800309e:	4b89      	ldr	r3, [pc, #548]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0307 	and.w	r3, r3, #7
 80030a6:	683a      	ldr	r2, [r7, #0]
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d001      	beq.n	80030b0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e14a      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	f003 0302 	and.w	r3, r3, #2
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	d008      	beq.n	80030ce <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030bc:	4b82      	ldr	r3, [pc, #520]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 80030be:	685b      	ldr	r3, [r3, #4]
 80030c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	497f      	ldr	r1, [pc, #508]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 80030ca:	4313      	orrs	r3, r2
 80030cc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f000 80dc 	beq.w	8003294 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	2b01      	cmp	r3, #1
 80030e2:	d13c      	bne.n	800315e <HAL_RCC_ClockConfig+0xf6>
 80030e4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030e8:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80030ec:	fa93 f3a3 	rbit	r3, r3
 80030f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 80030f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030f4:	fab3 f383 	clz	r3, r3
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	095b      	lsrs	r3, r3, #5
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	f043 0301 	orr.w	r3, r3, #1
 8003102:	b2db      	uxtb	r3, r3
 8003104:	2b01      	cmp	r3, #1
 8003106:	d102      	bne.n	800310e <HAL_RCC_ClockConfig+0xa6>
 8003108:	4b6f      	ldr	r3, [pc, #444]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	e00f      	b.n	800312e <HAL_RCC_ClockConfig+0xc6>
 800310e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003112:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003114:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003116:	fa93 f3a3 	rbit	r3, r3
 800311a:	667b      	str	r3, [r7, #100]	@ 0x64
 800311c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003120:	663b      	str	r3, [r7, #96]	@ 0x60
 8003122:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003124:	fa93 f3a3 	rbit	r3, r3
 8003128:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800312a:	4b67      	ldr	r3, [pc, #412]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 800312c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800312e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003132:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003134:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003136:	fa92 f2a2 	rbit	r2, r2
 800313a:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 800313c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800313e:	fab2 f282 	clz	r2, r2
 8003142:	b2d2      	uxtb	r2, r2
 8003144:	f042 0220 	orr.w	r2, r2, #32
 8003148:	b2d2      	uxtb	r2, r2
 800314a:	f002 021f 	and.w	r2, r2, #31
 800314e:	2101      	movs	r1, #1
 8003150:	fa01 f202 	lsl.w	r2, r1, r2
 8003154:	4013      	ands	r3, r2
 8003156:	2b00      	cmp	r3, #0
 8003158:	d17b      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800315a:	2301      	movs	r3, #1
 800315c:	e0f3      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	2b02      	cmp	r3, #2
 8003164:	d13c      	bne.n	80031e0 <HAL_RCC_ClockConfig+0x178>
 8003166:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800316a:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800316c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800316e:	fa93 f3a3 	rbit	r3, r3
 8003172:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003174:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003176:	fab3 f383 	clz	r3, r3
 800317a:	b2db      	uxtb	r3, r3
 800317c:	095b      	lsrs	r3, r3, #5
 800317e:	b2db      	uxtb	r3, r3
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b01      	cmp	r3, #1
 8003188:	d102      	bne.n	8003190 <HAL_RCC_ClockConfig+0x128>
 800318a:	4b4f      	ldr	r3, [pc, #316]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	e00f      	b.n	80031b0 <HAL_RCC_ClockConfig+0x148>
 8003190:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003194:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003196:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003198:	fa93 f3a3 	rbit	r3, r3
 800319c:	647b      	str	r3, [r7, #68]	@ 0x44
 800319e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80031a2:	643b      	str	r3, [r7, #64]	@ 0x40
 80031a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80031a6:	fa93 f3a3 	rbit	r3, r3
 80031aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80031ac:	4b46      	ldr	r3, [pc, #280]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 80031ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031b0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 80031b4:	63ba      	str	r2, [r7, #56]	@ 0x38
 80031b6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80031b8:	fa92 f2a2 	rbit	r2, r2
 80031bc:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 80031be:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80031c0:	fab2 f282 	clz	r2, r2
 80031c4:	b2d2      	uxtb	r2, r2
 80031c6:	f042 0220 	orr.w	r2, r2, #32
 80031ca:	b2d2      	uxtb	r2, r2
 80031cc:	f002 021f 	and.w	r2, r2, #31
 80031d0:	2101      	movs	r1, #1
 80031d2:	fa01 f202 	lsl.w	r2, r1, r2
 80031d6:	4013      	ands	r3, r2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d13a      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	e0b2      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
 80031e0:	2302      	movs	r3, #2
 80031e2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80031e6:	fa93 f3a3 	rbit	r3, r3
 80031ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80031ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031ee:	fab3 f383 	clz	r3, r3
 80031f2:	b2db      	uxtb	r3, r3
 80031f4:	095b      	lsrs	r3, r3, #5
 80031f6:	b2db      	uxtb	r3, r3
 80031f8:	f043 0301 	orr.w	r3, r3, #1
 80031fc:	b2db      	uxtb	r3, r3
 80031fe:	2b01      	cmp	r3, #1
 8003200:	d102      	bne.n	8003208 <HAL_RCC_ClockConfig+0x1a0>
 8003202:	4b31      	ldr	r3, [pc, #196]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	e00d      	b.n	8003224 <HAL_RCC_ClockConfig+0x1bc>
 8003208:	2302      	movs	r3, #2
 800320a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800320e:	fa93 f3a3 	rbit	r3, r3
 8003212:	627b      	str	r3, [r7, #36]	@ 0x24
 8003214:	2302      	movs	r3, #2
 8003216:	623b      	str	r3, [r7, #32]
 8003218:	6a3b      	ldr	r3, [r7, #32]
 800321a:	fa93 f3a3 	rbit	r3, r3
 800321e:	61fb      	str	r3, [r7, #28]
 8003220:	4b29      	ldr	r3, [pc, #164]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 8003222:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003224:	2202      	movs	r2, #2
 8003226:	61ba      	str	r2, [r7, #24]
 8003228:	69ba      	ldr	r2, [r7, #24]
 800322a:	fa92 f2a2 	rbit	r2, r2
 800322e:	617a      	str	r2, [r7, #20]
  return result;
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	fab2 f282 	clz	r2, r2
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	f042 0220 	orr.w	r2, r2, #32
 800323c:	b2d2      	uxtb	r2, r2
 800323e:	f002 021f 	and.w	r2, r2, #31
 8003242:	2101      	movs	r1, #1
 8003244:	fa01 f202 	lsl.w	r2, r1, r2
 8003248:	4013      	ands	r3, r2
 800324a:	2b00      	cmp	r3, #0
 800324c:	d101      	bne.n	8003252 <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e079      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003252:	4b1d      	ldr	r3, [pc, #116]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 8003254:	685b      	ldr	r3, [r3, #4]
 8003256:	f023 0203 	bic.w	r2, r3, #3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	685b      	ldr	r3, [r3, #4]
 800325e:	491a      	ldr	r1, [pc, #104]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 8003260:	4313      	orrs	r3, r2
 8003262:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003264:	f7fe f866 	bl	8001334 <HAL_GetTick>
 8003268:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800326a:	e00a      	b.n	8003282 <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800326c:	f7fe f862 	bl	8001334 <HAL_GetTick>
 8003270:	4602      	mov	r2, r0
 8003272:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003274:	1ad3      	subs	r3, r2, r3
 8003276:	f241 3288 	movw	r2, #5000	@ 0x1388
 800327a:	4293      	cmp	r3, r2
 800327c:	d901      	bls.n	8003282 <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800327e:	2303      	movs	r3, #3
 8003280:	e061      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003282:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <HAL_RCC_ClockConfig+0x260>)
 8003284:	685b      	ldr	r3, [r3, #4]
 8003286:	f003 020c 	and.w	r2, r3, #12
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	685b      	ldr	r3, [r3, #4]
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	429a      	cmp	r2, r3
 8003292:	d1eb      	bne.n	800326c <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003294:	4b0b      	ldr	r3, [pc, #44]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	f003 0307 	and.w	r3, r3, #7
 800329c:	683a      	ldr	r2, [r7, #0]
 800329e:	429a      	cmp	r2, r3
 80032a0:	d214      	bcs.n	80032cc <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a2:	4b08      	ldr	r3, [pc, #32]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f023 0207 	bic.w	r2, r3, #7
 80032aa:	4906      	ldr	r1, [pc, #24]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	4313      	orrs	r3, r2
 80032b0:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b2:	4b04      	ldr	r3, [pc, #16]	@ (80032c4 <HAL_RCC_ClockConfig+0x25c>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f003 0307 	and.w	r3, r3, #7
 80032ba:	683a      	ldr	r2, [r7, #0]
 80032bc:	429a      	cmp	r2, r3
 80032be:	d005      	beq.n	80032cc <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 80032c0:	2301      	movs	r3, #1
 80032c2:	e040      	b.n	8003346 <HAL_RCC_ClockConfig+0x2de>
 80032c4:	40022000 	.word	0x40022000
 80032c8:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f003 0304 	and.w	r3, r3, #4
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d008      	beq.n	80032ea <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032d8:	4b1d      	ldr	r3, [pc, #116]	@ (8003350 <HAL_RCC_ClockConfig+0x2e8>)
 80032da:	685b      	ldr	r3, [r3, #4]
 80032dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	68db      	ldr	r3, [r3, #12]
 80032e4:	491a      	ldr	r1, [pc, #104]	@ (8003350 <HAL_RCC_ClockConfig+0x2e8>)
 80032e6:	4313      	orrs	r3, r2
 80032e8:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0308 	and.w	r3, r3, #8
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d009      	beq.n	800330a <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80032f6:	4b16      	ldr	r3, [pc, #88]	@ (8003350 <HAL_RCC_ClockConfig+0x2e8>)
 80032f8:	685b      	ldr	r3, [r3, #4]
 80032fa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	00db      	lsls	r3, r3, #3
 8003304:	4912      	ldr	r1, [pc, #72]	@ (8003350 <HAL_RCC_ClockConfig+0x2e8>)
 8003306:	4313      	orrs	r3, r2
 8003308:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 800330a:	f000 f829 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 800330e:	4601      	mov	r1, r0
 8003310:	4b0f      	ldr	r3, [pc, #60]	@ (8003350 <HAL_RCC_ClockConfig+0x2e8>)
 8003312:	685b      	ldr	r3, [r3, #4]
 8003314:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003318:	22f0      	movs	r2, #240	@ 0xf0
 800331a:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800331c:	693a      	ldr	r2, [r7, #16]
 800331e:	fa92 f2a2 	rbit	r2, r2
 8003322:	60fa      	str	r2, [r7, #12]
  return result;
 8003324:	68fa      	ldr	r2, [r7, #12]
 8003326:	fab2 f282 	clz	r2, r2
 800332a:	b2d2      	uxtb	r2, r2
 800332c:	40d3      	lsrs	r3, r2
 800332e:	4a09      	ldr	r2, [pc, #36]	@ (8003354 <HAL_RCC_ClockConfig+0x2ec>)
 8003330:	5cd3      	ldrb	r3, [r2, r3]
 8003332:	fa21 f303 	lsr.w	r3, r1, r3
 8003336:	4a08      	ldr	r2, [pc, #32]	@ (8003358 <HAL_RCC_ClockConfig+0x2f0>)
 8003338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 800333a:	4b08      	ldr	r3, [pc, #32]	@ (800335c <HAL_RCC_ClockConfig+0x2f4>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f7fd ffb4 	bl	80012ac <HAL_InitTick>
  
  return HAL_OK;
 8003344:	2300      	movs	r3, #0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3778      	adds	r7, #120	@ 0x78
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40021000 	.word	0x40021000
 8003354:	08005620 	.word	0x08005620
 8003358:	20000000 	.word	0x20000000
 800335c:	20000004 	.word	0x20000004

08003360 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003360:	b480      	push	{r7}
 8003362:	b087      	sub	sp, #28
 8003364:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003366:	2300      	movs	r3, #0
 8003368:	60fb      	str	r3, [r7, #12]
 800336a:	2300      	movs	r3, #0
 800336c:	60bb      	str	r3, [r7, #8]
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	2300      	movs	r3, #0
 8003374:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8003376:	2300      	movs	r3, #0
 8003378:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 800337a:	4b1f      	ldr	r3, [pc, #124]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x98>)
 800337c:	685b      	ldr	r3, [r3, #4]
 800337e:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	f003 030c 	and.w	r3, r3, #12
 8003386:	2b04      	cmp	r3, #4
 8003388:	d002      	beq.n	8003390 <HAL_RCC_GetSysClockFreq+0x30>
 800338a:	2b08      	cmp	r3, #8
 800338c:	d003      	beq.n	8003396 <HAL_RCC_GetSysClockFreq+0x36>
 800338e:	e029      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003390:	4b1a      	ldr	r3, [pc, #104]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x9c>)
 8003392:	613b      	str	r3, [r7, #16]
      break;
 8003394:	e029      	b.n	80033ea <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	0c9b      	lsrs	r3, r3, #18
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	4a18      	ldr	r2, [pc, #96]	@ (8003400 <HAL_RCC_GetSysClockFreq+0xa0>)
 80033a0:	5cd3      	ldrb	r3, [r2, r3]
 80033a2:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 80033a4:	4b14      	ldr	r3, [pc, #80]	@ (80033f8 <HAL_RCC_GetSysClockFreq+0x98>)
 80033a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a8:	f003 030f 	and.w	r3, r3, #15
 80033ac:	4a15      	ldr	r2, [pc, #84]	@ (8003404 <HAL_RCC_GetSysClockFreq+0xa4>)
 80033ae:	5cd3      	ldrb	r3, [r2, r3]
 80033b0:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d008      	beq.n	80033ce <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033bc:	4a0f      	ldr	r2, [pc, #60]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	fbb2 f2f3 	udiv	r2, r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	fb02 f303 	mul.w	r3, r2, r3
 80033ca:	617b      	str	r3, [r7, #20]
 80033cc:	e007      	b.n	80033de <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80033ce:	4a0b      	ldr	r2, [pc, #44]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80033d0:	68bb      	ldr	r3, [r7, #8]
 80033d2:	fbb2 f2f3 	udiv	r2, r2, r3
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	fb02 f303 	mul.w	r3, r2, r3
 80033dc:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	613b      	str	r3, [r7, #16]
      break;
 80033e2:	e002      	b.n	80033ea <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80033e4:	4b05      	ldr	r3, [pc, #20]	@ (80033fc <HAL_RCC_GetSysClockFreq+0x9c>)
 80033e6:	613b      	str	r3, [r7, #16]
      break;
 80033e8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80033ea:	693b      	ldr	r3, [r7, #16]
}
 80033ec:	4618      	mov	r0, r3
 80033ee:	371c      	adds	r7, #28
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	40021000 	.word	0x40021000
 80033fc:	007a1200 	.word	0x007a1200
 8003400:	08005638 	.word	0x08005638
 8003404:	08005648 	.word	0x08005648

08003408 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003408:	b480      	push	{r7}
 800340a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800340c:	4b03      	ldr	r3, [pc, #12]	@ (800341c <HAL_RCC_GetHCLKFreq+0x14>)
 800340e:	681b      	ldr	r3, [r3, #0]
}
 8003410:	4618      	mov	r0, r3
 8003412:	46bd      	mov	sp, r7
 8003414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003418:	4770      	bx	lr
 800341a:	bf00      	nop
 800341c:	20000000 	.word	0x20000000

08003420 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003420:	b580      	push	{r7, lr}
 8003422:	b082      	sub	sp, #8
 8003424:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003426:	f7ff ffef 	bl	8003408 <HAL_RCC_GetHCLKFreq>
 800342a:	4601      	mov	r1, r0
 800342c:	4b0b      	ldr	r3, [pc, #44]	@ (800345c <HAL_RCC_GetPCLK1Freq+0x3c>)
 800342e:	685b      	ldr	r3, [r3, #4]
 8003430:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003434:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8003438:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800343a:	687a      	ldr	r2, [r7, #4]
 800343c:	fa92 f2a2 	rbit	r2, r2
 8003440:	603a      	str	r2, [r7, #0]
  return result;
 8003442:	683a      	ldr	r2, [r7, #0]
 8003444:	fab2 f282 	clz	r2, r2
 8003448:	b2d2      	uxtb	r2, r2
 800344a:	40d3      	lsrs	r3, r2
 800344c:	4a04      	ldr	r2, [pc, #16]	@ (8003460 <HAL_RCC_GetPCLK1Freq+0x40>)
 800344e:	5cd3      	ldrb	r3, [r2, r3]
 8003450:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003454:	4618      	mov	r0, r3
 8003456:	3708      	adds	r7, #8
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}
 800345c:	40021000 	.word	0x40021000
 8003460:	08005630 	.word	0x08005630

08003464 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800346a:	f7ff ffcd 	bl	8003408 <HAL_RCC_GetHCLKFreq>
 800346e:	4601      	mov	r1, r0
 8003470:	4b0b      	ldr	r3, [pc, #44]	@ (80034a0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003472:	685b      	ldr	r3, [r3, #4]
 8003474:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 8003478:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 800347c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800347e:	687a      	ldr	r2, [r7, #4]
 8003480:	fa92 f2a2 	rbit	r2, r2
 8003484:	603a      	str	r2, [r7, #0]
  return result;
 8003486:	683a      	ldr	r2, [r7, #0]
 8003488:	fab2 f282 	clz	r2, r2
 800348c:	b2d2      	uxtb	r2, r2
 800348e:	40d3      	lsrs	r3, r2
 8003490:	4a04      	ldr	r2, [pc, #16]	@ (80034a4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003492:	5cd3      	ldrb	r3, [r2, r3]
 8003494:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003498:	4618      	mov	r0, r3
 800349a:	3708      	adds	r7, #8
 800349c:	46bd      	mov	sp, r7
 800349e:	bd80      	pop	{r7, pc}
 80034a0:	40021000 	.word	0x40021000
 80034a4:	08005630 	.word	0x08005630

080034a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b092      	sub	sp, #72	@ 0x48
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80034b0:	2300      	movs	r3, #0
 80034b2:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 80034b4:	2300      	movs	r3, #0
 80034b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 80034b8:	2300      	movs	r3, #0
 80034ba:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	f000 80d4 	beq.w	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80034cc:	4b4e      	ldr	r3, [pc, #312]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034ce:	69db      	ldr	r3, [r3, #28]
 80034d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10e      	bne.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80034d8:	4b4b      	ldr	r3, [pc, #300]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034da:	69db      	ldr	r3, [r3, #28]
 80034dc:	4a4a      	ldr	r2, [pc, #296]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80034e2:	61d3      	str	r3, [r2, #28]
 80034e4:	4b48      	ldr	r3, [pc, #288]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80034ec:	60bb      	str	r3, [r7, #8]
 80034ee:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80034f0:	2301      	movs	r3, #1
 80034f2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80034f6:	4b45      	ldr	r3, [pc, #276]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d118      	bne.n	8003534 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003502:	4b42      	ldr	r3, [pc, #264]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	4a41      	ldr	r2, [pc, #260]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003508:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800350c:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800350e:	f7fd ff11 	bl	8001334 <HAL_GetTick>
 8003512:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003514:	e008      	b.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003516:	f7fd ff0d 	bl	8001334 <HAL_GetTick>
 800351a:	4602      	mov	r2, r0
 800351c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800351e:	1ad3      	subs	r3, r2, r3
 8003520:	2b64      	cmp	r3, #100	@ 0x64
 8003522:	d901      	bls.n	8003528 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e1d6      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003528:	4b38      	ldr	r3, [pc, #224]	@ (800360c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003530:	2b00      	cmp	r3, #0
 8003532:	d0f0      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003534:	4b34      	ldr	r3, [pc, #208]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003536:	6a1b      	ldr	r3, [r3, #32]
 8003538:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800353c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800353e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 8084 	beq.w	800364e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800354e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003550:	429a      	cmp	r2, r3
 8003552:	d07c      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003554:	4b2c      	ldr	r3, [pc, #176]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003556:	6a1b      	ldr	r3, [r3, #32]
 8003558:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800355c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800355e:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003562:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003564:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003566:	fa93 f3a3 	rbit	r3, r3
 800356a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800356c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	461a      	mov	r2, r3
 8003576:	4b26      	ldr	r3, [pc, #152]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003578:	4413      	add	r3, r2
 800357a:	009b      	lsls	r3, r3, #2
 800357c:	461a      	mov	r2, r3
 800357e:	2301      	movs	r3, #1
 8003580:	6013      	str	r3, [r2, #0]
 8003582:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003586:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003588:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800358a:	fa93 f3a3 	rbit	r3, r3
 800358e:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8003590:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003592:	fab3 f383 	clz	r3, r3
 8003596:	b2db      	uxtb	r3, r3
 8003598:	461a      	mov	r2, r3
 800359a:	4b1d      	ldr	r3, [pc, #116]	@ (8003610 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800359c:	4413      	add	r3, r2
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	461a      	mov	r2, r3
 80035a2:	2300      	movs	r3, #0
 80035a4:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80035a6:	4a18      	ldr	r2, [pc, #96]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80035a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035aa:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80035ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80035ae:	f003 0301 	and.w	r3, r3, #1
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d04b      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b6:	f7fd febd 	bl	8001334 <HAL_GetTick>
 80035ba:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035bc:	e00a      	b.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80035be:	f7fd feb9 	bl	8001334 <HAL_GetTick>
 80035c2:	4602      	mov	r2, r0
 80035c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80035c6:	1ad3      	subs	r3, r2, r3
 80035c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035cc:	4293      	cmp	r3, r2
 80035ce:	d901      	bls.n	80035d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e180      	b.n	80038d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
 80035d4:	2302      	movs	r3, #2
 80035d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	627b      	str	r3, [r7, #36]	@ 0x24
 80035e0:	2302      	movs	r3, #2
 80035e2:	623b      	str	r3, [r7, #32]
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	fa93 f3a3 	rbit	r3, r3
 80035ea:	61fb      	str	r3, [r7, #28]
  return result;
 80035ec:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80035ee:	fab3 f383 	clz	r3, r3
 80035f2:	b2db      	uxtb	r3, r3
 80035f4:	095b      	lsrs	r3, r3, #5
 80035f6:	b2db      	uxtb	r3, r3
 80035f8:	f043 0302 	orr.w	r3, r3, #2
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b02      	cmp	r3, #2
 8003600:	d108      	bne.n	8003614 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 8003602:	4b01      	ldr	r3, [pc, #4]	@ (8003608 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	e00d      	b.n	8003624 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 8003608:	40021000 	.word	0x40021000
 800360c:	40007000 	.word	0x40007000
 8003610:	10908100 	.word	0x10908100
 8003614:	2302      	movs	r3, #2
 8003616:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	fa93 f3a3 	rbit	r3, r3
 800361e:	617b      	str	r3, [r7, #20]
 8003620:	4b9a      	ldr	r3, [pc, #616]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003622:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003624:	2202      	movs	r2, #2
 8003626:	613a      	str	r2, [r7, #16]
 8003628:	693a      	ldr	r2, [r7, #16]
 800362a:	fa92 f2a2 	rbit	r2, r2
 800362e:	60fa      	str	r2, [r7, #12]
  return result;
 8003630:	68fa      	ldr	r2, [r7, #12]
 8003632:	fab2 f282 	clz	r2, r2
 8003636:	b2d2      	uxtb	r2, r2
 8003638:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800363c:	b2d2      	uxtb	r2, r2
 800363e:	f002 021f 	and.w	r2, r2, #31
 8003642:	2101      	movs	r1, #1
 8003644:	fa01 f202 	lsl.w	r2, r1, r2
 8003648:	4013      	ands	r3, r2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0b7      	beq.n	80035be <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 800364e:	4b8f      	ldr	r3, [pc, #572]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003650:	6a1b      	ldr	r3, [r3, #32]
 8003652:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	498c      	ldr	r1, [pc, #560]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800365c:	4313      	orrs	r3, r2
 800365e:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003660:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003664:	2b01      	cmp	r3, #1
 8003666:	d105      	bne.n	8003674 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003668:	4b88      	ldr	r3, [pc, #544]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800366a:	69db      	ldr	r3, [r3, #28]
 800366c:	4a87      	ldr	r2, [pc, #540]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800366e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003672:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 0301 	and.w	r3, r3, #1
 800367c:	2b00      	cmp	r3, #0
 800367e:	d008      	beq.n	8003692 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003680:	4b82      	ldr	r3, [pc, #520]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003684:	f023 0203 	bic.w	r2, r3, #3
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	689b      	ldr	r3, [r3, #8]
 800368c:	497f      	ldr	r1, [pc, #508]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800368e:	4313      	orrs	r3, r2
 8003690:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f003 0302 	and.w	r3, r3, #2
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800369e:	4b7b      	ldr	r3, [pc, #492]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	4978      	ldr	r1, [pc, #480]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036ac:	4313      	orrs	r3, r2
 80036ae:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f003 0304 	and.w	r3, r3, #4
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d008      	beq.n	80036ce <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036bc:	4b73      	ldr	r3, [pc, #460]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	4970      	ldr	r1, [pc, #448]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036ca:	4313      	orrs	r3, r2
 80036cc:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	f003 0320 	and.w	r3, r3, #32
 80036d6:	2b00      	cmp	r3, #0
 80036d8:	d008      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80036da:	4b6c      	ldr	r3, [pc, #432]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036de:	f023 0210 	bic.w	r2, r3, #16
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	69db      	ldr	r3, [r3, #28]
 80036e6:	4969      	ldr	r1, [pc, #420]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036e8:	4313      	orrs	r3, r2
 80036ea:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d008      	beq.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 80036f8:	4b64      	ldr	r3, [pc, #400]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003704:	4961      	ldr	r1, [pc, #388]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003706:	4313      	orrs	r3, r2
 8003708:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003712:	2b00      	cmp	r3, #0
 8003714:	d008      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003716:	4b5d      	ldr	r3, [pc, #372]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800371a:	f023 0220 	bic.w	r2, r3, #32
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	6a1b      	ldr	r3, [r3, #32]
 8003722:	495a      	ldr	r1, [pc, #360]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003724:	4313      	orrs	r3, r2
 8003726:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003734:	4b55      	ldr	r3, [pc, #340]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003738:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	4952      	ldr	r1, [pc, #328]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003742:	4313      	orrs	r3, r2
 8003744:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 0308 	and.w	r3, r3, #8
 800374e:	2b00      	cmp	r3, #0
 8003750:	d008      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003752:	4b4e      	ldr	r3, [pc, #312]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003756:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	695b      	ldr	r3, [r3, #20]
 800375e:	494b      	ldr	r1, [pc, #300]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003760:	4313      	orrs	r3, r2
 8003762:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0310 	and.w	r3, r3, #16
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003770:	4b46      	ldr	r3, [pc, #280]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003774:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	699b      	ldr	r3, [r3, #24]
 800377c:	4943      	ldr	r1, [pc, #268]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800377e:	4313      	orrs	r3, r2
 8003780:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800378a:	2b00      	cmp	r3, #0
 800378c:	d008      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800378e:	4b3f      	ldr	r3, [pc, #252]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379a:	493c      	ldr	r1, [pc, #240]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800379c:	4313      	orrs	r3, r2
 800379e:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d008      	beq.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80037ac:	4b37      	ldr	r3, [pc, #220]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b0:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037b8:	4934      	ldr	r1, [pc, #208]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037ba:	4313      	orrs	r3, r2
 80037bc:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d008      	beq.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 80037ca:	4b30      	ldr	r3, [pc, #192]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ce:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037d6:	492d      	ldr	r1, [pc, #180]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d008      	beq.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80037e8:	4b28      	ldr	r3, [pc, #160]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80037f4:	4925      	ldr	r1, [pc, #148]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80037f6:	4313      	orrs	r3, r2
 80037f8:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003802:	2b00      	cmp	r3, #0
 8003804:	d008      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 8003806:	4b21      	ldr	r3, [pc, #132]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003808:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800380a:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003812:	491e      	ldr	r1, [pc, #120]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003814:	4313      	orrs	r3, r2
 8003816:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d008      	beq.n	8003836 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 8003824:	4b19      	ldr	r3, [pc, #100]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003826:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003828:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003830:	4916      	ldr	r1, [pc, #88]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003832:	4313      	orrs	r3, r2
 8003834:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800383e:	2b00      	cmp	r3, #0
 8003840:	d008      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 8003842:	4b12      	ldr	r3, [pc, #72]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003844:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003846:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800384e:	490f      	ldr	r1, [pc, #60]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003850:	4313      	orrs	r3, r2
 8003852:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800385c:	2b00      	cmp	r3, #0
 800385e:	d008      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003860:	4b0a      	ldr	r3, [pc, #40]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003862:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003864:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386c:	4907      	ldr	r1, [pc, #28]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800386e:	4313      	orrs	r3, r2
 8003870:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d00c      	beq.n	8003898 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 800387e:	4b03      	ldr	r3, [pc, #12]	@ (800388c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8003880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003882:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	e002      	b.n	8003890 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800388a:	bf00      	nop
 800388c:	40021000 	.word	0x40021000
 8003890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003892:	4913      	ldr	r1, [pc, #76]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8003894:	4313      	orrs	r3, r2
 8003896:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d008      	beq.n	80038b6 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 80038a4:	4b0e      	ldr	r3, [pc, #56]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038a8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80038b0:	490b      	ldr	r1, [pc, #44]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038b2:	4313      	orrs	r3, r2
 80038b4:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d008      	beq.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 80038c2:	4b07      	ldr	r3, [pc, #28]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038c6:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80038ce:	4904      	ldr	r1, [pc, #16]	@ (80038e0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 80038d0:	4313      	orrs	r3, r2
 80038d2:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 80038d4:	2300      	movs	r3, #0
}
 80038d6:	4618      	mov	r0, r3
 80038d8:	3748      	adds	r7, #72	@ 0x48
 80038da:	46bd      	mov	sp, r7
 80038dc:	bd80      	pop	{r7, pc}
 80038de:	bf00      	nop
 80038e0:	40021000 	.word	0x40021000

080038e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b082      	sub	sp, #8
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d101      	bne.n	80038f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e049      	b.n	800398a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80038fc:	b2db      	uxtb	r3, r3
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d106      	bne.n	8003910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	2200      	movs	r2, #0
 8003906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800390a:	6878      	ldr	r0, [r7, #4]
 800390c:	f7fd fbfc 	bl	8001108 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2202      	movs	r2, #2
 8003914:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681a      	ldr	r2, [r3, #0]
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	3304      	adds	r3, #4
 8003920:	4619      	mov	r1, r3
 8003922:	4610      	mov	r0, r2
 8003924:	f000 f89e 	bl	8003a64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d001      	beq.n	80039ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e047      	b.n	8003a3c <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2202      	movs	r2, #2
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a23      	ldr	r2, [pc, #140]	@ (8003a48 <HAL_TIM_Base_Start+0xb4>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d01d      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039c6:	d018      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1f      	ldr	r2, [pc, #124]	@ (8003a4c <HAL_TIM_Base_Start+0xb8>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d013      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a1e      	ldr	r2, [pc, #120]	@ (8003a50 <HAL_TIM_Base_Start+0xbc>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d00e      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a1c      	ldr	r2, [pc, #112]	@ (8003a54 <HAL_TIM_Base_Start+0xc0>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d009      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003a58 <HAL_TIM_Base_Start+0xc4>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d004      	beq.n	80039fa <HAL_TIM_Base_Start+0x66>
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a19      	ldr	r2, [pc, #100]	@ (8003a5c <HAL_TIM_Base_Start+0xc8>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d115      	bne.n	8003a26 <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	689a      	ldr	r2, [r3, #8]
 8003a00:	4b17      	ldr	r3, [pc, #92]	@ (8003a60 <HAL_TIM_Base_Start+0xcc>)
 8003a02:	4013      	ands	r3, r2
 8003a04:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	2b06      	cmp	r3, #6
 8003a0a:	d015      	beq.n	8003a38 <HAL_TIM_Base_Start+0xa4>
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a12:	d011      	beq.n	8003a38 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a24:	e008      	b.n	8003a38 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f042 0201 	orr.w	r2, r2, #1
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	e000      	b.n	8003a3a <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a38:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003a3a:	2300      	movs	r3, #0
}
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	3714      	adds	r7, #20
 8003a40:	46bd      	mov	sp, r7
 8003a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a46:	4770      	bx	lr
 8003a48:	40012c00 	.word	0x40012c00
 8003a4c:	40000400 	.word	0x40000400
 8003a50:	40000800 	.word	0x40000800
 8003a54:	40013400 	.word	0x40013400
 8003a58:	40014000 	.word	0x40014000
 8003a5c:	40015000 	.word	0x40015000
 8003a60:	00010007 	.word	0x00010007

08003a64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003a64:	b480      	push	{r7}
 8003a66:	b085      	sub	sp, #20
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
 8003a6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	4a48      	ldr	r2, [pc, #288]	@ (8003b98 <TIM_Base_SetConfig+0x134>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d013      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a82:	d00f      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	4a45      	ldr	r2, [pc, #276]	@ (8003b9c <TIM_Base_SetConfig+0x138>)
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d00b      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	4a44      	ldr	r2, [pc, #272]	@ (8003ba0 <TIM_Base_SetConfig+0x13c>)
 8003a90:	4293      	cmp	r3, r2
 8003a92:	d007      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a43      	ldr	r2, [pc, #268]	@ (8003ba4 <TIM_Base_SetConfig+0x140>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d003      	beq.n	8003aa4 <TIM_Base_SetConfig+0x40>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a42      	ldr	r2, [pc, #264]	@ (8003ba8 <TIM_Base_SetConfig+0x144>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d108      	bne.n	8003ab6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aaa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	4a37      	ldr	r2, [pc, #220]	@ (8003b98 <TIM_Base_SetConfig+0x134>)
 8003aba:	4293      	cmp	r3, r2
 8003abc:	d01f      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ac4:	d01b      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	4a34      	ldr	r2, [pc, #208]	@ (8003b9c <TIM_Base_SetConfig+0x138>)
 8003aca:	4293      	cmp	r3, r2
 8003acc:	d017      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	4a33      	ldr	r2, [pc, #204]	@ (8003ba0 <TIM_Base_SetConfig+0x13c>)
 8003ad2:	4293      	cmp	r3, r2
 8003ad4:	d013      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	4a32      	ldr	r2, [pc, #200]	@ (8003ba4 <TIM_Base_SetConfig+0x140>)
 8003ada:	4293      	cmp	r3, r2
 8003adc:	d00f      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a32      	ldr	r2, [pc, #200]	@ (8003bac <TIM_Base_SetConfig+0x148>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d00b      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a31      	ldr	r2, [pc, #196]	@ (8003bb0 <TIM_Base_SetConfig+0x14c>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d007      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	4a30      	ldr	r2, [pc, #192]	@ (8003bb4 <TIM_Base_SetConfig+0x150>)
 8003af2:	4293      	cmp	r3, r2
 8003af4:	d003      	beq.n	8003afe <TIM_Base_SetConfig+0x9a>
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	4a2b      	ldr	r2, [pc, #172]	@ (8003ba8 <TIM_Base_SetConfig+0x144>)
 8003afa:	4293      	cmp	r3, r2
 8003afc:	d108      	bne.n	8003b10 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	68fa      	ldr	r2, [r7, #12]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	695b      	ldr	r3, [r3, #20]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	68fa      	ldr	r2, [r7, #12]
 8003b22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	689a      	ldr	r2, [r3, #8]
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681a      	ldr	r2, [r3, #0]
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	4a18      	ldr	r2, [pc, #96]	@ (8003b98 <TIM_Base_SetConfig+0x134>)
 8003b38:	4293      	cmp	r3, r2
 8003b3a:	d013      	beq.n	8003b64 <TIM_Base_SetConfig+0x100>
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	4a19      	ldr	r2, [pc, #100]	@ (8003ba4 <TIM_Base_SetConfig+0x140>)
 8003b40:	4293      	cmp	r3, r2
 8003b42:	d00f      	beq.n	8003b64 <TIM_Base_SetConfig+0x100>
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	4a19      	ldr	r2, [pc, #100]	@ (8003bac <TIM_Base_SetConfig+0x148>)
 8003b48:	4293      	cmp	r3, r2
 8003b4a:	d00b      	beq.n	8003b64 <TIM_Base_SetConfig+0x100>
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	4a18      	ldr	r2, [pc, #96]	@ (8003bb0 <TIM_Base_SetConfig+0x14c>)
 8003b50:	4293      	cmp	r3, r2
 8003b52:	d007      	beq.n	8003b64 <TIM_Base_SetConfig+0x100>
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	4a17      	ldr	r2, [pc, #92]	@ (8003bb4 <TIM_Base_SetConfig+0x150>)
 8003b58:	4293      	cmp	r3, r2
 8003b5a:	d003      	beq.n	8003b64 <TIM_Base_SetConfig+0x100>
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	4a12      	ldr	r2, [pc, #72]	@ (8003ba8 <TIM_Base_SetConfig+0x144>)
 8003b60:	4293      	cmp	r3, r2
 8003b62:	d103      	bne.n	8003b6c <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	691a      	ldr	r2, [r3, #16]
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2201      	movs	r2, #1
 8003b70:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	f003 0301 	and.w	r3, r3, #1
 8003b7a:	2b01      	cmp	r3, #1
 8003b7c:	d105      	bne.n	8003b8a <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	691b      	ldr	r3, [r3, #16]
 8003b82:	f023 0201 	bic.w	r2, r3, #1
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	611a      	str	r2, [r3, #16]
  }
}
 8003b8a:	bf00      	nop
 8003b8c:	3714      	adds	r7, #20
 8003b8e:	46bd      	mov	sp, r7
 8003b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b94:	4770      	bx	lr
 8003b96:	bf00      	nop
 8003b98:	40012c00 	.word	0x40012c00
 8003b9c:	40000400 	.word	0x40000400
 8003ba0:	40000800 	.word	0x40000800
 8003ba4:	40013400 	.word	0x40013400
 8003ba8:	40015000 	.word	0x40015000
 8003bac:	40014000 	.word	0x40014000
 8003bb0:	40014400 	.word	0x40014400
 8003bb4:	40014800 	.word	0x40014800

08003bb8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b085      	sub	sp, #20
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
 8003bc0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003bc8:	2b01      	cmp	r3, #1
 8003bca:	d101      	bne.n	8003bd0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003bcc:	2302      	movs	r3, #2
 8003bce:	e06d      	b.n	8003cac <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	2201      	movs	r2, #1
 8003bd4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2202      	movs	r2, #2
 8003bdc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	689b      	ldr	r3, [r3, #8]
 8003bee:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a30      	ldr	r2, [pc, #192]	@ (8003cb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d009      	beq.n	8003c0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a2f      	ldr	r2, [pc, #188]	@ (8003cbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d004      	beq.n	8003c0e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a2d      	ldr	r2, [pc, #180]	@ (8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d108      	bne.n	8003c20 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003c14:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	685b      	ldr	r3, [r3, #4]
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003c28:	683b      	ldr	r3, [r7, #0]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	68fa      	ldr	r2, [r7, #12]
 8003c2e:	4313      	orrs	r3, r2
 8003c30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	68fa      	ldr	r2, [r7, #12]
 8003c38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	4a1e      	ldr	r2, [pc, #120]	@ (8003cb8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003c40:	4293      	cmp	r3, r2
 8003c42:	d01d      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c4c:	d018      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	4a1c      	ldr	r2, [pc, #112]	@ (8003cc4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8003c54:	4293      	cmp	r3, r2
 8003c56:	d013      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a1a      	ldr	r2, [pc, #104]	@ (8003cc8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d00e      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	4a15      	ldr	r2, [pc, #84]	@ (8003cbc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8003c68:	4293      	cmp	r3, r2
 8003c6a:	d009      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4a16      	ldr	r2, [pc, #88]	@ (8003ccc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003c72:	4293      	cmp	r3, r2
 8003c74:	d004      	beq.n	8003c80 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4a11      	ldr	r2, [pc, #68]	@ (8003cc0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8003c7c:	4293      	cmp	r3, r2
 8003c7e:	d10c      	bne.n	8003c9a <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c86:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003c88:	683b      	ldr	r3, [r7, #0]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	68ba      	ldr	r2, [r7, #8]
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	68ba      	ldr	r2, [r7, #8]
 8003c98:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003caa:	2300      	movs	r3, #0
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	3714      	adds	r7, #20
 8003cb0:	46bd      	mov	sp, r7
 8003cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb6:	4770      	bx	lr
 8003cb8:	40012c00 	.word	0x40012c00
 8003cbc:	40013400 	.word	0x40013400
 8003cc0:	40015000 	.word	0x40015000
 8003cc4:	40000400 	.word	0x40000400
 8003cc8:	40000800 	.word	0x40000800
 8003ccc:	40014000 	.word	0x40014000

08003cd0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cd0:	b580      	push	{r7, lr}
 8003cd2:	b082      	sub	sp, #8
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	e040      	b.n	8003d64 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d106      	bne.n	8003cf8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cf2:	6878      	ldr	r0, [r7, #4]
 8003cf4:	f7fd fa58 	bl	80011a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2224      	movs	r2, #36	@ 0x24
 8003cfc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681a      	ldr	r2, [r3, #0]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0201 	bic.w	r2, r2, #1
 8003d0c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d002      	beq.n	8003d1c <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	f000 f9fc 	bl	8004114 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003d1c:	6878      	ldr	r0, [r7, #4]
 8003d1e:	f000 f825 	bl	8003d6c <UART_SetConfig>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b01      	cmp	r3, #1
 8003d26:	d101      	bne.n	8003d2c <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8003d28:	2301      	movs	r3, #1
 8003d2a:	e01b      	b.n	8003d64 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	685a      	ldr	r2, [r3, #4]
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d3a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	689a      	ldr	r2, [r3, #8]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d4a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681a      	ldr	r2, [r3, #0]
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	f042 0201 	orr.w	r2, r2, #1
 8003d5a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003d5c:	6878      	ldr	r0, [r7, #4]
 8003d5e:	f000 fa7b 	bl	8004258 <UART_CheckIdleState>
 8003d62:	4603      	mov	r3, r0
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3708      	adds	r7, #8
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b088      	sub	sp, #32
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	689a      	ldr	r2, [r3, #8]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	691b      	ldr	r3, [r3, #16]
 8003d80:	431a      	orrs	r2, r3
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	695b      	ldr	r3, [r3, #20]
 8003d86:	431a      	orrs	r2, r3
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	69db      	ldr	r3, [r3, #28]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	681b      	ldr	r3, [r3, #0]
 8003d94:	681a      	ldr	r2, [r3, #0]
 8003d96:	4b92      	ldr	r3, [pc, #584]	@ (8003fe0 <UART_SetConfig+0x274>)
 8003d98:	4013      	ands	r3, r2
 8003d9a:	687a      	ldr	r2, [r7, #4]
 8003d9c:	6812      	ldr	r2, [r2, #0]
 8003d9e:	6979      	ldr	r1, [r7, #20]
 8003da0:	430b      	orrs	r3, r1
 8003da2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	685b      	ldr	r3, [r3, #4]
 8003daa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	68da      	ldr	r2, [r3, #12]
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	430a      	orrs	r2, r1
 8003db8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	699b      	ldr	r3, [r3, #24]
 8003dbe:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	697a      	ldr	r2, [r7, #20]
 8003dc6:	4313      	orrs	r3, r2
 8003dc8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	689b      	ldr	r3, [r3, #8]
 8003dd0:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	697a      	ldr	r2, [r7, #20]
 8003dda:	430a      	orrs	r2, r1
 8003ddc:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4a80      	ldr	r2, [pc, #512]	@ (8003fe4 <UART_SetConfig+0x278>)
 8003de4:	4293      	cmp	r3, r2
 8003de6:	d120      	bne.n	8003e2a <UART_SetConfig+0xbe>
 8003de8:	4b7f      	ldr	r3, [pc, #508]	@ (8003fe8 <UART_SetConfig+0x27c>)
 8003dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dec:	f003 0303 	and.w	r3, r3, #3
 8003df0:	2b03      	cmp	r3, #3
 8003df2:	d817      	bhi.n	8003e24 <UART_SetConfig+0xb8>
 8003df4:	a201      	add	r2, pc, #4	@ (adr r2, 8003dfc <UART_SetConfig+0x90>)
 8003df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003dfa:	bf00      	nop
 8003dfc:	08003e0d 	.word	0x08003e0d
 8003e00:	08003e19 	.word	0x08003e19
 8003e04:	08003e1f 	.word	0x08003e1f
 8003e08:	08003e13 	.word	0x08003e13
 8003e0c:	2301      	movs	r3, #1
 8003e0e:	77fb      	strb	r3, [r7, #31]
 8003e10:	e0b5      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e12:	2302      	movs	r3, #2
 8003e14:	77fb      	strb	r3, [r7, #31]
 8003e16:	e0b2      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e18:	2304      	movs	r3, #4
 8003e1a:	77fb      	strb	r3, [r7, #31]
 8003e1c:	e0af      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e1e:	2308      	movs	r3, #8
 8003e20:	77fb      	strb	r3, [r7, #31]
 8003e22:	e0ac      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e24:	2310      	movs	r3, #16
 8003e26:	77fb      	strb	r3, [r7, #31]
 8003e28:	e0a9      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	4a6f      	ldr	r2, [pc, #444]	@ (8003fec <UART_SetConfig+0x280>)
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d124      	bne.n	8003e7e <UART_SetConfig+0x112>
 8003e34:	4b6c      	ldr	r3, [pc, #432]	@ (8003fe8 <UART_SetConfig+0x27c>)
 8003e36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e38:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e3c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e40:	d011      	beq.n	8003e66 <UART_SetConfig+0xfa>
 8003e42:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003e46:	d817      	bhi.n	8003e78 <UART_SetConfig+0x10c>
 8003e48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e4c:	d011      	beq.n	8003e72 <UART_SetConfig+0x106>
 8003e4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003e52:	d811      	bhi.n	8003e78 <UART_SetConfig+0x10c>
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d003      	beq.n	8003e60 <UART_SetConfig+0xf4>
 8003e58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e5c:	d006      	beq.n	8003e6c <UART_SetConfig+0x100>
 8003e5e:	e00b      	b.n	8003e78 <UART_SetConfig+0x10c>
 8003e60:	2300      	movs	r3, #0
 8003e62:	77fb      	strb	r3, [r7, #31]
 8003e64:	e08b      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e66:	2302      	movs	r3, #2
 8003e68:	77fb      	strb	r3, [r7, #31]
 8003e6a:	e088      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e6c:	2304      	movs	r3, #4
 8003e6e:	77fb      	strb	r3, [r7, #31]
 8003e70:	e085      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e72:	2308      	movs	r3, #8
 8003e74:	77fb      	strb	r3, [r7, #31]
 8003e76:	e082      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e78:	2310      	movs	r3, #16
 8003e7a:	77fb      	strb	r3, [r7, #31]
 8003e7c:	e07f      	b.n	8003f7e <UART_SetConfig+0x212>
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	4a5b      	ldr	r2, [pc, #364]	@ (8003ff0 <UART_SetConfig+0x284>)
 8003e84:	4293      	cmp	r3, r2
 8003e86:	d124      	bne.n	8003ed2 <UART_SetConfig+0x166>
 8003e88:	4b57      	ldr	r3, [pc, #348]	@ (8003fe8 <UART_SetConfig+0x27c>)
 8003e8a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e8c:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8003e90:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e94:	d011      	beq.n	8003eba <UART_SetConfig+0x14e>
 8003e96:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e9a:	d817      	bhi.n	8003ecc <UART_SetConfig+0x160>
 8003e9c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ea0:	d011      	beq.n	8003ec6 <UART_SetConfig+0x15a>
 8003ea2:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003ea6:	d811      	bhi.n	8003ecc <UART_SetConfig+0x160>
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d003      	beq.n	8003eb4 <UART_SetConfig+0x148>
 8003eac:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003eb0:	d006      	beq.n	8003ec0 <UART_SetConfig+0x154>
 8003eb2:	e00b      	b.n	8003ecc <UART_SetConfig+0x160>
 8003eb4:	2300      	movs	r3, #0
 8003eb6:	77fb      	strb	r3, [r7, #31]
 8003eb8:	e061      	b.n	8003f7e <UART_SetConfig+0x212>
 8003eba:	2302      	movs	r3, #2
 8003ebc:	77fb      	strb	r3, [r7, #31]
 8003ebe:	e05e      	b.n	8003f7e <UART_SetConfig+0x212>
 8003ec0:	2304      	movs	r3, #4
 8003ec2:	77fb      	strb	r3, [r7, #31]
 8003ec4:	e05b      	b.n	8003f7e <UART_SetConfig+0x212>
 8003ec6:	2308      	movs	r3, #8
 8003ec8:	77fb      	strb	r3, [r7, #31]
 8003eca:	e058      	b.n	8003f7e <UART_SetConfig+0x212>
 8003ecc:	2310      	movs	r3, #16
 8003ece:	77fb      	strb	r3, [r7, #31]
 8003ed0:	e055      	b.n	8003f7e <UART_SetConfig+0x212>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	4a47      	ldr	r2, [pc, #284]	@ (8003ff4 <UART_SetConfig+0x288>)
 8003ed8:	4293      	cmp	r3, r2
 8003eda:	d124      	bne.n	8003f26 <UART_SetConfig+0x1ba>
 8003edc:	4b42      	ldr	r3, [pc, #264]	@ (8003fe8 <UART_SetConfig+0x27c>)
 8003ede:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ee0:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8003ee4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003ee8:	d011      	beq.n	8003f0e <UART_SetConfig+0x1a2>
 8003eea:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003eee:	d817      	bhi.n	8003f20 <UART_SetConfig+0x1b4>
 8003ef0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003ef4:	d011      	beq.n	8003f1a <UART_SetConfig+0x1ae>
 8003ef6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003efa:	d811      	bhi.n	8003f20 <UART_SetConfig+0x1b4>
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d003      	beq.n	8003f08 <UART_SetConfig+0x19c>
 8003f00:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003f04:	d006      	beq.n	8003f14 <UART_SetConfig+0x1a8>
 8003f06:	e00b      	b.n	8003f20 <UART_SetConfig+0x1b4>
 8003f08:	2300      	movs	r3, #0
 8003f0a:	77fb      	strb	r3, [r7, #31]
 8003f0c:	e037      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f0e:	2302      	movs	r3, #2
 8003f10:	77fb      	strb	r3, [r7, #31]
 8003f12:	e034      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f14:	2304      	movs	r3, #4
 8003f16:	77fb      	strb	r3, [r7, #31]
 8003f18:	e031      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f1a:	2308      	movs	r3, #8
 8003f1c:	77fb      	strb	r3, [r7, #31]
 8003f1e:	e02e      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f20:	2310      	movs	r3, #16
 8003f22:	77fb      	strb	r3, [r7, #31]
 8003f24:	e02b      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	4a33      	ldr	r2, [pc, #204]	@ (8003ff8 <UART_SetConfig+0x28c>)
 8003f2c:	4293      	cmp	r3, r2
 8003f2e:	d124      	bne.n	8003f7a <UART_SetConfig+0x20e>
 8003f30:	4b2d      	ldr	r3, [pc, #180]	@ (8003fe8 <UART_SetConfig+0x27c>)
 8003f32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003f34:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8003f38:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f3c:	d011      	beq.n	8003f62 <UART_SetConfig+0x1f6>
 8003f3e:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003f42:	d817      	bhi.n	8003f74 <UART_SetConfig+0x208>
 8003f44:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f48:	d011      	beq.n	8003f6e <UART_SetConfig+0x202>
 8003f4a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003f4e:	d811      	bhi.n	8003f74 <UART_SetConfig+0x208>
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d003      	beq.n	8003f5c <UART_SetConfig+0x1f0>
 8003f54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f58:	d006      	beq.n	8003f68 <UART_SetConfig+0x1fc>
 8003f5a:	e00b      	b.n	8003f74 <UART_SetConfig+0x208>
 8003f5c:	2300      	movs	r3, #0
 8003f5e:	77fb      	strb	r3, [r7, #31]
 8003f60:	e00d      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f62:	2302      	movs	r3, #2
 8003f64:	77fb      	strb	r3, [r7, #31]
 8003f66:	e00a      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f68:	2304      	movs	r3, #4
 8003f6a:	77fb      	strb	r3, [r7, #31]
 8003f6c:	e007      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f6e:	2308      	movs	r3, #8
 8003f70:	77fb      	strb	r3, [r7, #31]
 8003f72:	e004      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f74:	2310      	movs	r3, #16
 8003f76:	77fb      	strb	r3, [r7, #31]
 8003f78:	e001      	b.n	8003f7e <UART_SetConfig+0x212>
 8003f7a:	2310      	movs	r3, #16
 8003f7c:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	69db      	ldr	r3, [r3, #28]
 8003f82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f86:	d16b      	bne.n	8004060 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8003f88:	7ffb      	ldrb	r3, [r7, #31]
 8003f8a:	2b08      	cmp	r3, #8
 8003f8c:	d838      	bhi.n	8004000 <UART_SetConfig+0x294>
 8003f8e:	a201      	add	r2, pc, #4	@ (adr r2, 8003f94 <UART_SetConfig+0x228>)
 8003f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f94:	08003fb9 	.word	0x08003fb9
 8003f98:	08003fc1 	.word	0x08003fc1
 8003f9c:	08003fc9 	.word	0x08003fc9
 8003fa0:	08004001 	.word	0x08004001
 8003fa4:	08003fcf 	.word	0x08003fcf
 8003fa8:	08004001 	.word	0x08004001
 8003fac:	08004001 	.word	0x08004001
 8003fb0:	08004001 	.word	0x08004001
 8003fb4:	08003fd7 	.word	0x08003fd7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fb8:	f7ff fa32 	bl	8003420 <HAL_RCC_GetPCLK1Freq>
 8003fbc:	61b8      	str	r0, [r7, #24]
        break;
 8003fbe:	e024      	b.n	800400a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003fc0:	f7ff fa50 	bl	8003464 <HAL_RCC_GetPCLK2Freq>
 8003fc4:	61b8      	str	r0, [r7, #24]
        break;
 8003fc6:	e020      	b.n	800400a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8003ffc <UART_SetConfig+0x290>)
 8003fca:	61bb      	str	r3, [r7, #24]
        break;
 8003fcc:	e01d      	b.n	800400a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003fce:	f7ff f9c7 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 8003fd2:	61b8      	str	r0, [r7, #24]
        break;
 8003fd4:	e019      	b.n	800400a <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003fd6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003fda:	61bb      	str	r3, [r7, #24]
        break;
 8003fdc:	e015      	b.n	800400a <UART_SetConfig+0x29e>
 8003fde:	bf00      	nop
 8003fe0:	efff69f3 	.word	0xefff69f3
 8003fe4:	40013800 	.word	0x40013800
 8003fe8:	40021000 	.word	0x40021000
 8003fec:	40004400 	.word	0x40004400
 8003ff0:	40004800 	.word	0x40004800
 8003ff4:	40004c00 	.word	0x40004c00
 8003ff8:	40005000 	.word	0x40005000
 8003ffc:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8004000:	2300      	movs	r3, #0
 8004002:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004004:	2301      	movs	r3, #1
 8004006:	77bb      	strb	r3, [r7, #30]
        break;
 8004008:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800400a:	69bb      	ldr	r3, [r7, #24]
 800400c:	2b00      	cmp	r3, #0
 800400e:	d073      	beq.n	80040f8 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004010:	69bb      	ldr	r3, [r7, #24]
 8004012:	005a      	lsls	r2, r3, #1
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	685b      	ldr	r3, [r3, #4]
 8004018:	085b      	lsrs	r3, r3, #1
 800401a:	441a      	add	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	685b      	ldr	r3, [r3, #4]
 8004020:	fbb2 f3f3 	udiv	r3, r2, r3
 8004024:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004026:	693b      	ldr	r3, [r7, #16]
 8004028:	2b0f      	cmp	r3, #15
 800402a:	d916      	bls.n	800405a <UART_SetConfig+0x2ee>
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004032:	d212      	bcs.n	800405a <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	b29b      	uxth	r3, r3
 8004038:	f023 030f 	bic.w	r3, r3, #15
 800403c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800403e:	693b      	ldr	r3, [r7, #16]
 8004040:	085b      	lsrs	r3, r3, #1
 8004042:	b29b      	uxth	r3, r3
 8004044:	f003 0307 	and.w	r3, r3, #7
 8004048:	b29a      	uxth	r2, r3
 800404a:	89fb      	ldrh	r3, [r7, #14]
 800404c:	4313      	orrs	r3, r2
 800404e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	89fa      	ldrh	r2, [r7, #14]
 8004056:	60da      	str	r2, [r3, #12]
 8004058:	e04e      	b.n	80040f8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 800405a:	2301      	movs	r3, #1
 800405c:	77bb      	strb	r3, [r7, #30]
 800405e:	e04b      	b.n	80040f8 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004060:	7ffb      	ldrb	r3, [r7, #31]
 8004062:	2b08      	cmp	r3, #8
 8004064:	d827      	bhi.n	80040b6 <UART_SetConfig+0x34a>
 8004066:	a201      	add	r2, pc, #4	@ (adr r2, 800406c <UART_SetConfig+0x300>)
 8004068:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800406c:	08004091 	.word	0x08004091
 8004070:	08004099 	.word	0x08004099
 8004074:	080040a1 	.word	0x080040a1
 8004078:	080040b7 	.word	0x080040b7
 800407c:	080040a7 	.word	0x080040a7
 8004080:	080040b7 	.word	0x080040b7
 8004084:	080040b7 	.word	0x080040b7
 8004088:	080040b7 	.word	0x080040b7
 800408c:	080040af 	.word	0x080040af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004090:	f7ff f9c6 	bl	8003420 <HAL_RCC_GetPCLK1Freq>
 8004094:	61b8      	str	r0, [r7, #24]
        break;
 8004096:	e013      	b.n	80040c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004098:	f7ff f9e4 	bl	8003464 <HAL_RCC_GetPCLK2Freq>
 800409c:	61b8      	str	r0, [r7, #24]
        break;
 800409e:	e00f      	b.n	80040c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80040a0:	4b1b      	ldr	r3, [pc, #108]	@ (8004110 <UART_SetConfig+0x3a4>)
 80040a2:	61bb      	str	r3, [r7, #24]
        break;
 80040a4:	e00c      	b.n	80040c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80040a6:	f7ff f95b 	bl	8003360 <HAL_RCC_GetSysClockFreq>
 80040aa:	61b8      	str	r0, [r7, #24]
        break;
 80040ac:	e008      	b.n	80040c0 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80040ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80040b2:	61bb      	str	r3, [r7, #24]
        break;
 80040b4:	e004      	b.n	80040c0 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80040b6:	2300      	movs	r3, #0
 80040b8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80040ba:	2301      	movs	r3, #1
 80040bc:	77bb      	strb	r3, [r7, #30]
        break;
 80040be:	bf00      	nop
    }

    if (pclk != 0U)
 80040c0:	69bb      	ldr	r3, [r7, #24]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d018      	beq.n	80040f8 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	085a      	lsrs	r2, r3, #1
 80040cc:	69bb      	ldr	r3, [r7, #24]
 80040ce:	441a      	add	r2, r3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	2b0f      	cmp	r3, #15
 80040de:	d909      	bls.n	80040f4 <UART_SetConfig+0x388>
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040e6:	d205      	bcs.n	80040f4 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80040e8:	693b      	ldr	r3, [r7, #16]
 80040ea:	b29a      	uxth	r2, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	60da      	str	r2, [r3, #12]
 80040f2:	e001      	b.n	80040f8 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	2200      	movs	r2, #0
 80040fc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	2200      	movs	r2, #0
 8004102:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004104:	7fbb      	ldrb	r3, [r7, #30]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3720      	adds	r7, #32
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}
 800410e:	bf00      	nop
 8004110:	007a1200 	.word	0x007a1200

08004114 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004114:	b480      	push	{r7}
 8004116:	b083      	sub	sp, #12
 8004118:	af00      	add	r7, sp, #0
 800411a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d00a      	beq.n	800413e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	430a      	orrs	r2, r1
 800413c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004142:	f003 0301 	and.w	r3, r3, #1
 8004146:	2b00      	cmp	r3, #0
 8004148:	d00a      	beq.n	8004160 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	681b      	ldr	r3, [r3, #0]
 800415c:	430a      	orrs	r2, r1
 800415e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004164:	f003 0302 	and.w	r3, r3, #2
 8004168:	2b00      	cmp	r3, #0
 800416a:	d00a      	beq.n	8004182 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	430a      	orrs	r2, r1
 8004180:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004186:	f003 0304 	and.w	r3, r3, #4
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00a      	beq.n	80041a4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	685b      	ldr	r3, [r3, #4]
 8004194:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	430a      	orrs	r2, r1
 80041a2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041a8:	f003 0310 	and.w	r3, r3, #16
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d00a      	beq.n	80041c6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ca:	f003 0320 	and.w	r3, r3, #32
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d00a      	beq.n	80041e8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d01a      	beq.n	800422a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	685b      	ldr	r3, [r3, #4]
 80041fa:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800420e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004212:	d10a      	bne.n	800422a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	430a      	orrs	r2, r1
 8004228:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800422e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004232:	2b00      	cmp	r3, #0
 8004234:	d00a      	beq.n	800424c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	685b      	ldr	r3, [r3, #4]
 800423c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	605a      	str	r2, [r3, #4]
  }
}
 800424c:	bf00      	nop
 800424e:	370c      	adds	r7, #12
 8004250:	46bd      	mov	sp, r7
 8004252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004256:	4770      	bx	lr

08004258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b098      	sub	sp, #96	@ 0x60
 800425c:	af02      	add	r7, sp, #8
 800425e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	2200      	movs	r2, #0
 8004264:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004268:	f7fd f864 	bl	8001334 <HAL_GetTick>
 800426c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b08      	cmp	r3, #8
 800427a:	d12e      	bne.n	80042da <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800427c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004280:	9300      	str	r3, [sp, #0]
 8004282:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004284:	2200      	movs	r2, #0
 8004286:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800428a:	6878      	ldr	r0, [r7, #4]
 800428c:	f000 f88c 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 8004290:	4603      	mov	r3, r0
 8004292:	2b00      	cmp	r3, #0
 8004294:	d021      	beq.n	80042da <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800429c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800429e:	e853 3f00 	ldrex	r3, [r3]
 80042a2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80042a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80042aa:	653b      	str	r3, [r7, #80]	@ 0x50
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	461a      	mov	r2, r3
 80042b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80042b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80042b6:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042b8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80042ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80042bc:	e841 2300 	strex	r3, r2, [r1]
 80042c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80042c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d1e6      	bne.n	8004296 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2220      	movs	r2, #32
 80042cc:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80042d6:	2303      	movs	r3, #3
 80042d8:	e062      	b.n	80043a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	f003 0304 	and.w	r3, r3, #4
 80042e4:	2b04      	cmp	r3, #4
 80042e6:	d149      	bne.n	800437c <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80042ec:	9300      	str	r3, [sp, #0]
 80042ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80042f0:	2200      	movs	r2, #0
 80042f2:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80042f6:	6878      	ldr	r0, [r7, #4]
 80042f8:	f000 f856 	bl	80043a8 <UART_WaitOnFlagUntilTimeout>
 80042fc:	4603      	mov	r3, r0
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d03c      	beq.n	800437c <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800430a:	e853 3f00 	ldrex	r3, [r3]
 800430e:	623b      	str	r3, [r7, #32]
   return(result);
 8004310:	6a3b      	ldr	r3, [r7, #32]
 8004312:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004316:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	461a      	mov	r2, r3
 800431e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004320:	633b      	str	r3, [r7, #48]	@ 0x30
 8004322:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004324:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004326:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004328:	e841 2300 	strex	r3, r2, [r1]
 800432c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800432e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004330:	2b00      	cmp	r3, #0
 8004332:	d1e6      	bne.n	8004302 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	3308      	adds	r3, #8
 800433a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800433c:	693b      	ldr	r3, [r7, #16]
 800433e:	e853 3f00 	ldrex	r3, [r3]
 8004342:	60fb      	str	r3, [r7, #12]
   return(result);
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	f023 0301 	bic.w	r3, r3, #1
 800434a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	3308      	adds	r3, #8
 8004352:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004354:	61fa      	str	r2, [r7, #28]
 8004356:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004358:	69b9      	ldr	r1, [r7, #24]
 800435a:	69fa      	ldr	r2, [r7, #28]
 800435c:	e841 2300 	strex	r3, r2, [r1]
 8004360:	617b      	str	r3, [r7, #20]
   return(result);
 8004362:	697b      	ldr	r3, [r7, #20]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1e5      	bne.n	8004334 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	2220      	movs	r2, #32
 800436c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2200      	movs	r2, #0
 8004374:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e011      	b.n	80043a0 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2220      	movs	r2, #32
 8004380:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	2220      	movs	r2, #32
 8004386:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	2200      	movs	r2, #0
 800438e:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	2200      	movs	r2, #0
 8004394:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	2200      	movs	r2, #0
 800439a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 800439e:	2300      	movs	r3, #0
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3758      	adds	r7, #88	@ 0x58
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}

080043a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b084      	sub	sp, #16
 80043ac:	af00      	add	r7, sp, #0
 80043ae:	60f8      	str	r0, [r7, #12]
 80043b0:	60b9      	str	r1, [r7, #8]
 80043b2:	603b      	str	r3, [r7, #0]
 80043b4:	4613      	mov	r3, r2
 80043b6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80043b8:	e04f      	b.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043ba:	69bb      	ldr	r3, [r7, #24]
 80043bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043c0:	d04b      	beq.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043c2:	f7fc ffb7 	bl	8001334 <HAL_GetTick>
 80043c6:	4602      	mov	r2, r0
 80043c8:	683b      	ldr	r3, [r7, #0]
 80043ca:	1ad3      	subs	r3, r2, r3
 80043cc:	69ba      	ldr	r2, [r7, #24]
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d302      	bcc.n	80043d8 <UART_WaitOnFlagUntilTimeout+0x30>
 80043d2:	69bb      	ldr	r3, [r7, #24]
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d101      	bne.n	80043dc <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80043d8:	2303      	movs	r3, #3
 80043da:	e04e      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d037      	beq.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
 80043ea:	68bb      	ldr	r3, [r7, #8]
 80043ec:	2b80      	cmp	r3, #128	@ 0x80
 80043ee:	d034      	beq.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2b40      	cmp	r3, #64	@ 0x40
 80043f4:	d031      	beq.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f003 0308 	and.w	r3, r3, #8
 8004400:	2b08      	cmp	r3, #8
 8004402:	d110      	bne.n	8004426 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2208      	movs	r2, #8
 800440a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800440c:	68f8      	ldr	r0, [r7, #12]
 800440e:	f000 f838 	bl	8004482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2208      	movs	r2, #8
 8004416:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	2200      	movs	r2, #0
 800441e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e029      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	69db      	ldr	r3, [r3, #28]
 800442c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004430:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004434:	d111      	bne.n	800445a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800443e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f000 f81e 	bl	8004482 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2220      	movs	r2, #32
 800444a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2200      	movs	r2, #0
 8004452:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e00f      	b.n	800447a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	69da      	ldr	r2, [r3, #28]
 8004460:	68bb      	ldr	r3, [r7, #8]
 8004462:	4013      	ands	r3, r2
 8004464:	68ba      	ldr	r2, [r7, #8]
 8004466:	429a      	cmp	r2, r3
 8004468:	bf0c      	ite	eq
 800446a:	2301      	moveq	r3, #1
 800446c:	2300      	movne	r3, #0
 800446e:	b2db      	uxtb	r3, r3
 8004470:	461a      	mov	r2, r3
 8004472:	79fb      	ldrb	r3, [r7, #7]
 8004474:	429a      	cmp	r2, r3
 8004476:	d0a0      	beq.n	80043ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004478:	2300      	movs	r3, #0
}
 800447a:	4618      	mov	r0, r3
 800447c:	3710      	adds	r7, #16
 800447e:	46bd      	mov	sp, r7
 8004480:	bd80      	pop	{r7, pc}

08004482 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004482:	b480      	push	{r7}
 8004484:	b095      	sub	sp, #84	@ 0x54
 8004486:	af00      	add	r7, sp, #0
 8004488:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004490:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004492:	e853 3f00 	ldrex	r3, [r3]
 8004496:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800449a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800449e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	461a      	mov	r2, r3
 80044a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80044a8:	643b      	str	r3, [r7, #64]	@ 0x40
 80044aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80044ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80044b0:	e841 2300 	strex	r3, r2, [r1]
 80044b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80044b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80044b8:	2b00      	cmp	r3, #0
 80044ba:	d1e6      	bne.n	800448a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	3308      	adds	r3, #8
 80044c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044c4:	6a3b      	ldr	r3, [r7, #32]
 80044c6:	e853 3f00 	ldrex	r3, [r3]
 80044ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80044cc:	69fb      	ldr	r3, [r7, #28]
 80044ce:	f023 0301 	bic.w	r3, r3, #1
 80044d2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	3308      	adds	r3, #8
 80044da:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80044dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80044de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80044e0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80044e4:	e841 2300 	strex	r3, r2, [r1]
 80044e8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80044ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d1e5      	bne.n	80044bc <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d118      	bne.n	800452a <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	e853 3f00 	ldrex	r3, [r3]
 8004504:	60bb      	str	r3, [r7, #8]
   return(result);
 8004506:	68bb      	ldr	r3, [r7, #8]
 8004508:	f023 0310 	bic.w	r3, r3, #16
 800450c:	647b      	str	r3, [r7, #68]	@ 0x44
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	461a      	mov	r2, r3
 8004514:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004516:	61bb      	str	r3, [r7, #24]
 8004518:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800451a:	6979      	ldr	r1, [r7, #20]
 800451c:	69ba      	ldr	r2, [r7, #24]
 800451e:	e841 2300 	strex	r3, r2, [r1]
 8004522:	613b      	str	r3, [r7, #16]
   return(result);
 8004524:	693b      	ldr	r3, [r7, #16]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d1e6      	bne.n	80044f8 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2220      	movs	r2, #32
 800452e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2200      	movs	r2, #0
 800453c:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800453e:	bf00      	nop
 8004540:	3754      	adds	r7, #84	@ 0x54
 8004542:	46bd      	mov	sp, r7
 8004544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004548:	4770      	bx	lr

0800454a <memset>:
 800454a:	4402      	add	r2, r0
 800454c:	4603      	mov	r3, r0
 800454e:	4293      	cmp	r3, r2
 8004550:	d100      	bne.n	8004554 <memset+0xa>
 8004552:	4770      	bx	lr
 8004554:	f803 1b01 	strb.w	r1, [r3], #1
 8004558:	e7f9      	b.n	800454e <memset+0x4>
	...

0800455c <__libc_init_array>:
 800455c:	b570      	push	{r4, r5, r6, lr}
 800455e:	4d0d      	ldr	r5, [pc, #52]	@ (8004594 <__libc_init_array+0x38>)
 8004560:	4c0d      	ldr	r4, [pc, #52]	@ (8004598 <__libc_init_array+0x3c>)
 8004562:	1b64      	subs	r4, r4, r5
 8004564:	10a4      	asrs	r4, r4, #2
 8004566:	2600      	movs	r6, #0
 8004568:	42a6      	cmp	r6, r4
 800456a:	d109      	bne.n	8004580 <__libc_init_array+0x24>
 800456c:	4d0b      	ldr	r5, [pc, #44]	@ (800459c <__libc_init_array+0x40>)
 800456e:	4c0c      	ldr	r4, [pc, #48]	@ (80045a0 <__libc_init_array+0x44>)
 8004570:	f001 f84a 	bl	8005608 <_init>
 8004574:	1b64      	subs	r4, r4, r5
 8004576:	10a4      	asrs	r4, r4, #2
 8004578:	2600      	movs	r6, #0
 800457a:	42a6      	cmp	r6, r4
 800457c:	d105      	bne.n	800458a <__libc_init_array+0x2e>
 800457e:	bd70      	pop	{r4, r5, r6, pc}
 8004580:	f855 3b04 	ldr.w	r3, [r5], #4
 8004584:	4798      	blx	r3
 8004586:	3601      	adds	r6, #1
 8004588:	e7ee      	b.n	8004568 <__libc_init_array+0xc>
 800458a:	f855 3b04 	ldr.w	r3, [r5], #4
 800458e:	4798      	blx	r3
 8004590:	3601      	adds	r6, #1
 8004592:	e7f2      	b.n	800457a <__libc_init_array+0x1e>
 8004594:	08005830 	.word	0x08005830
 8004598:	08005830 	.word	0x08005830
 800459c:	08005830 	.word	0x08005830
 80045a0:	08005834 	.word	0x08005834
 80045a4:	00000000 	.word	0x00000000

080045a8 <sin>:
 80045a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80045aa:	ec53 2b10 	vmov	r2, r3, d0
 80045ae:	4826      	ldr	r0, [pc, #152]	@ (8004648 <sin+0xa0>)
 80045b0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80045b4:	4281      	cmp	r1, r0
 80045b6:	d807      	bhi.n	80045c8 <sin+0x20>
 80045b8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8004640 <sin+0x98>
 80045bc:	2000      	movs	r0, #0
 80045be:	b005      	add	sp, #20
 80045c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80045c4:	f000 b90c 	b.w	80047e0 <__kernel_sin>
 80045c8:	4820      	ldr	r0, [pc, #128]	@ (800464c <sin+0xa4>)
 80045ca:	4281      	cmp	r1, r0
 80045cc:	d908      	bls.n	80045e0 <sin+0x38>
 80045ce:	4610      	mov	r0, r2
 80045d0:	4619      	mov	r1, r3
 80045d2:	f7fb fe05 	bl	80001e0 <__aeabi_dsub>
 80045d6:	ec41 0b10 	vmov	d0, r0, r1
 80045da:	b005      	add	sp, #20
 80045dc:	f85d fb04 	ldr.w	pc, [sp], #4
 80045e0:	4668      	mov	r0, sp
 80045e2:	f000 f9b9 	bl	8004958 <__ieee754_rem_pio2>
 80045e6:	f000 0003 	and.w	r0, r0, #3
 80045ea:	2801      	cmp	r0, #1
 80045ec:	d00c      	beq.n	8004608 <sin+0x60>
 80045ee:	2802      	cmp	r0, #2
 80045f0:	d011      	beq.n	8004616 <sin+0x6e>
 80045f2:	b9e8      	cbnz	r0, 8004630 <sin+0x88>
 80045f4:	ed9d 1b02 	vldr	d1, [sp, #8]
 80045f8:	ed9d 0b00 	vldr	d0, [sp]
 80045fc:	2001      	movs	r0, #1
 80045fe:	f000 f8ef 	bl	80047e0 <__kernel_sin>
 8004602:	ec51 0b10 	vmov	r0, r1, d0
 8004606:	e7e6      	b.n	80045d6 <sin+0x2e>
 8004608:	ed9d 1b02 	vldr	d1, [sp, #8]
 800460c:	ed9d 0b00 	vldr	d0, [sp]
 8004610:	f000 f81e 	bl	8004650 <__kernel_cos>
 8004614:	e7f5      	b.n	8004602 <sin+0x5a>
 8004616:	ed9d 1b02 	vldr	d1, [sp, #8]
 800461a:	ed9d 0b00 	vldr	d0, [sp]
 800461e:	2001      	movs	r0, #1
 8004620:	f000 f8de 	bl	80047e0 <__kernel_sin>
 8004624:	ec53 2b10 	vmov	r2, r3, d0
 8004628:	4610      	mov	r0, r2
 800462a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800462e:	e7d2      	b.n	80045d6 <sin+0x2e>
 8004630:	ed9d 1b02 	vldr	d1, [sp, #8]
 8004634:	ed9d 0b00 	vldr	d0, [sp]
 8004638:	f000 f80a 	bl	8004650 <__kernel_cos>
 800463c:	e7f2      	b.n	8004624 <sin+0x7c>
 800463e:	bf00      	nop
	...
 8004648:	3fe921fb 	.word	0x3fe921fb
 800464c:	7fefffff 	.word	0x7fefffff

08004650 <__kernel_cos>:
 8004650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004654:	ec57 6b10 	vmov	r6, r7, d0
 8004658:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800465c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8004660:	ed8d 1b00 	vstr	d1, [sp]
 8004664:	d206      	bcs.n	8004674 <__kernel_cos+0x24>
 8004666:	4630      	mov	r0, r6
 8004668:	4639      	mov	r1, r7
 800466a:	f7fc fa0b 	bl	8000a84 <__aeabi_d2iz>
 800466e:	2800      	cmp	r0, #0
 8004670:	f000 8088 	beq.w	8004784 <__kernel_cos+0x134>
 8004674:	4632      	mov	r2, r6
 8004676:	463b      	mov	r3, r7
 8004678:	4630      	mov	r0, r6
 800467a:	4639      	mov	r1, r7
 800467c:	f7fb ff68 	bl	8000550 <__aeabi_dmul>
 8004680:	4b51      	ldr	r3, [pc, #324]	@ (80047c8 <__kernel_cos+0x178>)
 8004682:	2200      	movs	r2, #0
 8004684:	4604      	mov	r4, r0
 8004686:	460d      	mov	r5, r1
 8004688:	f7fb ff62 	bl	8000550 <__aeabi_dmul>
 800468c:	a340      	add	r3, pc, #256	@ (adr r3, 8004790 <__kernel_cos+0x140>)
 800468e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004692:	4682      	mov	sl, r0
 8004694:	468b      	mov	fp, r1
 8004696:	4620      	mov	r0, r4
 8004698:	4629      	mov	r1, r5
 800469a:	f7fb ff59 	bl	8000550 <__aeabi_dmul>
 800469e:	a33e      	add	r3, pc, #248	@ (adr r3, 8004798 <__kernel_cos+0x148>)
 80046a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046a4:	f7fb fd9e 	bl	80001e4 <__adddf3>
 80046a8:	4622      	mov	r2, r4
 80046aa:	462b      	mov	r3, r5
 80046ac:	f7fb ff50 	bl	8000550 <__aeabi_dmul>
 80046b0:	a33b      	add	r3, pc, #236	@ (adr r3, 80047a0 <__kernel_cos+0x150>)
 80046b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046b6:	f7fb fd93 	bl	80001e0 <__aeabi_dsub>
 80046ba:	4622      	mov	r2, r4
 80046bc:	462b      	mov	r3, r5
 80046be:	f7fb ff47 	bl	8000550 <__aeabi_dmul>
 80046c2:	a339      	add	r3, pc, #228	@ (adr r3, 80047a8 <__kernel_cos+0x158>)
 80046c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046c8:	f7fb fd8c 	bl	80001e4 <__adddf3>
 80046cc:	4622      	mov	r2, r4
 80046ce:	462b      	mov	r3, r5
 80046d0:	f7fb ff3e 	bl	8000550 <__aeabi_dmul>
 80046d4:	a336      	add	r3, pc, #216	@ (adr r3, 80047b0 <__kernel_cos+0x160>)
 80046d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046da:	f7fb fd81 	bl	80001e0 <__aeabi_dsub>
 80046de:	4622      	mov	r2, r4
 80046e0:	462b      	mov	r3, r5
 80046e2:	f7fb ff35 	bl	8000550 <__aeabi_dmul>
 80046e6:	a334      	add	r3, pc, #208	@ (adr r3, 80047b8 <__kernel_cos+0x168>)
 80046e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ec:	f7fb fd7a 	bl	80001e4 <__adddf3>
 80046f0:	4622      	mov	r2, r4
 80046f2:	462b      	mov	r3, r5
 80046f4:	f7fb ff2c 	bl	8000550 <__aeabi_dmul>
 80046f8:	4622      	mov	r2, r4
 80046fa:	462b      	mov	r3, r5
 80046fc:	f7fb ff28 	bl	8000550 <__aeabi_dmul>
 8004700:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004704:	4604      	mov	r4, r0
 8004706:	460d      	mov	r5, r1
 8004708:	4630      	mov	r0, r6
 800470a:	4639      	mov	r1, r7
 800470c:	f7fb ff20 	bl	8000550 <__aeabi_dmul>
 8004710:	460b      	mov	r3, r1
 8004712:	4602      	mov	r2, r0
 8004714:	4629      	mov	r1, r5
 8004716:	4620      	mov	r0, r4
 8004718:	f7fb fd62 	bl	80001e0 <__aeabi_dsub>
 800471c:	4b2b      	ldr	r3, [pc, #172]	@ (80047cc <__kernel_cos+0x17c>)
 800471e:	4598      	cmp	r8, r3
 8004720:	4606      	mov	r6, r0
 8004722:	460f      	mov	r7, r1
 8004724:	d810      	bhi.n	8004748 <__kernel_cos+0xf8>
 8004726:	4602      	mov	r2, r0
 8004728:	460b      	mov	r3, r1
 800472a:	4650      	mov	r0, sl
 800472c:	4659      	mov	r1, fp
 800472e:	f7fb fd57 	bl	80001e0 <__aeabi_dsub>
 8004732:	460b      	mov	r3, r1
 8004734:	4926      	ldr	r1, [pc, #152]	@ (80047d0 <__kernel_cos+0x180>)
 8004736:	4602      	mov	r2, r0
 8004738:	2000      	movs	r0, #0
 800473a:	f7fb fd51 	bl	80001e0 <__aeabi_dsub>
 800473e:	ec41 0b10 	vmov	d0, r0, r1
 8004742:	b003      	add	sp, #12
 8004744:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004748:	4b22      	ldr	r3, [pc, #136]	@ (80047d4 <__kernel_cos+0x184>)
 800474a:	4921      	ldr	r1, [pc, #132]	@ (80047d0 <__kernel_cos+0x180>)
 800474c:	4598      	cmp	r8, r3
 800474e:	bf8c      	ite	hi
 8004750:	4d21      	ldrhi	r5, [pc, #132]	@ (80047d8 <__kernel_cos+0x188>)
 8004752:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8004756:	2400      	movs	r4, #0
 8004758:	4622      	mov	r2, r4
 800475a:	462b      	mov	r3, r5
 800475c:	2000      	movs	r0, #0
 800475e:	f7fb fd3f 	bl	80001e0 <__aeabi_dsub>
 8004762:	4622      	mov	r2, r4
 8004764:	4680      	mov	r8, r0
 8004766:	4689      	mov	r9, r1
 8004768:	462b      	mov	r3, r5
 800476a:	4650      	mov	r0, sl
 800476c:	4659      	mov	r1, fp
 800476e:	f7fb fd37 	bl	80001e0 <__aeabi_dsub>
 8004772:	4632      	mov	r2, r6
 8004774:	463b      	mov	r3, r7
 8004776:	f7fb fd33 	bl	80001e0 <__aeabi_dsub>
 800477a:	4602      	mov	r2, r0
 800477c:	460b      	mov	r3, r1
 800477e:	4640      	mov	r0, r8
 8004780:	4649      	mov	r1, r9
 8004782:	e7da      	b.n	800473a <__kernel_cos+0xea>
 8004784:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80047c0 <__kernel_cos+0x170>
 8004788:	e7db      	b.n	8004742 <__kernel_cos+0xf2>
 800478a:	bf00      	nop
 800478c:	f3af 8000 	nop.w
 8004790:	be8838d4 	.word	0xbe8838d4
 8004794:	bda8fae9 	.word	0xbda8fae9
 8004798:	bdb4b1c4 	.word	0xbdb4b1c4
 800479c:	3e21ee9e 	.word	0x3e21ee9e
 80047a0:	809c52ad 	.word	0x809c52ad
 80047a4:	3e927e4f 	.word	0x3e927e4f
 80047a8:	19cb1590 	.word	0x19cb1590
 80047ac:	3efa01a0 	.word	0x3efa01a0
 80047b0:	16c15177 	.word	0x16c15177
 80047b4:	3f56c16c 	.word	0x3f56c16c
 80047b8:	5555554c 	.word	0x5555554c
 80047bc:	3fa55555 	.word	0x3fa55555
 80047c0:	00000000 	.word	0x00000000
 80047c4:	3ff00000 	.word	0x3ff00000
 80047c8:	3fe00000 	.word	0x3fe00000
 80047cc:	3fd33332 	.word	0x3fd33332
 80047d0:	3ff00000 	.word	0x3ff00000
 80047d4:	3fe90000 	.word	0x3fe90000
 80047d8:	3fd20000 	.word	0x3fd20000
 80047dc:	00000000 	.word	0x00000000

080047e0 <__kernel_sin>:
 80047e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047e4:	ec55 4b10 	vmov	r4, r5, d0
 80047e8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 80047ec:	b085      	sub	sp, #20
 80047ee:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 80047f2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80047f6:	4680      	mov	r8, r0
 80047f8:	d205      	bcs.n	8004806 <__kernel_sin+0x26>
 80047fa:	4620      	mov	r0, r4
 80047fc:	4629      	mov	r1, r5
 80047fe:	f7fc f941 	bl	8000a84 <__aeabi_d2iz>
 8004802:	2800      	cmp	r0, #0
 8004804:	d052      	beq.n	80048ac <__kernel_sin+0xcc>
 8004806:	4622      	mov	r2, r4
 8004808:	462b      	mov	r3, r5
 800480a:	4620      	mov	r0, r4
 800480c:	4629      	mov	r1, r5
 800480e:	f7fb fe9f 	bl	8000550 <__aeabi_dmul>
 8004812:	4682      	mov	sl, r0
 8004814:	468b      	mov	fp, r1
 8004816:	4602      	mov	r2, r0
 8004818:	460b      	mov	r3, r1
 800481a:	4620      	mov	r0, r4
 800481c:	4629      	mov	r1, r5
 800481e:	f7fb fe97 	bl	8000550 <__aeabi_dmul>
 8004822:	a342      	add	r3, pc, #264	@ (adr r3, 800492c <__kernel_sin+0x14c>)
 8004824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004828:	e9cd 0100 	strd	r0, r1, [sp]
 800482c:	4650      	mov	r0, sl
 800482e:	4659      	mov	r1, fp
 8004830:	f7fb fe8e 	bl	8000550 <__aeabi_dmul>
 8004834:	a33f      	add	r3, pc, #252	@ (adr r3, 8004934 <__kernel_sin+0x154>)
 8004836:	e9d3 2300 	ldrd	r2, r3, [r3]
 800483a:	f7fb fcd1 	bl	80001e0 <__aeabi_dsub>
 800483e:	4652      	mov	r2, sl
 8004840:	465b      	mov	r3, fp
 8004842:	f7fb fe85 	bl	8000550 <__aeabi_dmul>
 8004846:	a33d      	add	r3, pc, #244	@ (adr r3, 800493c <__kernel_sin+0x15c>)
 8004848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484c:	f7fb fcca 	bl	80001e4 <__adddf3>
 8004850:	4652      	mov	r2, sl
 8004852:	465b      	mov	r3, fp
 8004854:	f7fb fe7c 	bl	8000550 <__aeabi_dmul>
 8004858:	a33a      	add	r3, pc, #232	@ (adr r3, 8004944 <__kernel_sin+0x164>)
 800485a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800485e:	f7fb fcbf 	bl	80001e0 <__aeabi_dsub>
 8004862:	4652      	mov	r2, sl
 8004864:	465b      	mov	r3, fp
 8004866:	f7fb fe73 	bl	8000550 <__aeabi_dmul>
 800486a:	a338      	add	r3, pc, #224	@ (adr r3, 800494c <__kernel_sin+0x16c>)
 800486c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004870:	f7fb fcb8 	bl	80001e4 <__adddf3>
 8004874:	4606      	mov	r6, r0
 8004876:	460f      	mov	r7, r1
 8004878:	f1b8 0f00 	cmp.w	r8, #0
 800487c:	d11b      	bne.n	80048b6 <__kernel_sin+0xd6>
 800487e:	4602      	mov	r2, r0
 8004880:	460b      	mov	r3, r1
 8004882:	4650      	mov	r0, sl
 8004884:	4659      	mov	r1, fp
 8004886:	f7fb fe63 	bl	8000550 <__aeabi_dmul>
 800488a:	a325      	add	r3, pc, #148	@ (adr r3, 8004920 <__kernel_sin+0x140>)
 800488c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004890:	f7fb fca6 	bl	80001e0 <__aeabi_dsub>
 8004894:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004898:	f7fb fe5a 	bl	8000550 <__aeabi_dmul>
 800489c:	4602      	mov	r2, r0
 800489e:	460b      	mov	r3, r1
 80048a0:	4620      	mov	r0, r4
 80048a2:	4629      	mov	r1, r5
 80048a4:	f7fb fc9e 	bl	80001e4 <__adddf3>
 80048a8:	4604      	mov	r4, r0
 80048aa:	460d      	mov	r5, r1
 80048ac:	ec45 4b10 	vmov	d0, r4, r5
 80048b0:	b005      	add	sp, #20
 80048b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80048ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004928 <__kernel_sin+0x148>)
 80048bc:	2200      	movs	r2, #0
 80048be:	f7fb fe47 	bl	8000550 <__aeabi_dmul>
 80048c2:	4632      	mov	r2, r6
 80048c4:	4680      	mov	r8, r0
 80048c6:	4689      	mov	r9, r1
 80048c8:	463b      	mov	r3, r7
 80048ca:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048ce:	f7fb fe3f 	bl	8000550 <__aeabi_dmul>
 80048d2:	4602      	mov	r2, r0
 80048d4:	460b      	mov	r3, r1
 80048d6:	4640      	mov	r0, r8
 80048d8:	4649      	mov	r1, r9
 80048da:	f7fb fc81 	bl	80001e0 <__aeabi_dsub>
 80048de:	4652      	mov	r2, sl
 80048e0:	465b      	mov	r3, fp
 80048e2:	f7fb fe35 	bl	8000550 <__aeabi_dmul>
 80048e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80048ea:	f7fb fc79 	bl	80001e0 <__aeabi_dsub>
 80048ee:	a30c      	add	r3, pc, #48	@ (adr r3, 8004920 <__kernel_sin+0x140>)
 80048f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f4:	4606      	mov	r6, r0
 80048f6:	460f      	mov	r7, r1
 80048f8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80048fc:	f7fb fe28 	bl	8000550 <__aeabi_dmul>
 8004900:	4602      	mov	r2, r0
 8004902:	460b      	mov	r3, r1
 8004904:	4630      	mov	r0, r6
 8004906:	4639      	mov	r1, r7
 8004908:	f7fb fc6c 	bl	80001e4 <__adddf3>
 800490c:	4602      	mov	r2, r0
 800490e:	460b      	mov	r3, r1
 8004910:	4620      	mov	r0, r4
 8004912:	4629      	mov	r1, r5
 8004914:	f7fb fc64 	bl	80001e0 <__aeabi_dsub>
 8004918:	e7c6      	b.n	80048a8 <__kernel_sin+0xc8>
 800491a:	bf00      	nop
 800491c:	f3af 8000 	nop.w
 8004920:	55555549 	.word	0x55555549
 8004924:	3fc55555 	.word	0x3fc55555
 8004928:	3fe00000 	.word	0x3fe00000
 800492c:	5acfd57c 	.word	0x5acfd57c
 8004930:	3de5d93a 	.word	0x3de5d93a
 8004934:	8a2b9ceb 	.word	0x8a2b9ceb
 8004938:	3e5ae5e6 	.word	0x3e5ae5e6
 800493c:	57b1fe7d 	.word	0x57b1fe7d
 8004940:	3ec71de3 	.word	0x3ec71de3
 8004944:	19c161d5 	.word	0x19c161d5
 8004948:	3f2a01a0 	.word	0x3f2a01a0
 800494c:	1110f8a6 	.word	0x1110f8a6
 8004950:	3f811111 	.word	0x3f811111
 8004954:	00000000 	.word	0x00000000

08004958 <__ieee754_rem_pio2>:
 8004958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800495c:	ec57 6b10 	vmov	r6, r7, d0
 8004960:	4bc5      	ldr	r3, [pc, #788]	@ (8004c78 <__ieee754_rem_pio2+0x320>)
 8004962:	b08d      	sub	sp, #52	@ 0x34
 8004964:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8004968:	4598      	cmp	r8, r3
 800496a:	4604      	mov	r4, r0
 800496c:	9704      	str	r7, [sp, #16]
 800496e:	d807      	bhi.n	8004980 <__ieee754_rem_pio2+0x28>
 8004970:	2200      	movs	r2, #0
 8004972:	2300      	movs	r3, #0
 8004974:	ed80 0b00 	vstr	d0, [r0]
 8004978:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800497c:	2500      	movs	r5, #0
 800497e:	e028      	b.n	80049d2 <__ieee754_rem_pio2+0x7a>
 8004980:	4bbe      	ldr	r3, [pc, #760]	@ (8004c7c <__ieee754_rem_pio2+0x324>)
 8004982:	4598      	cmp	r8, r3
 8004984:	d878      	bhi.n	8004a78 <__ieee754_rem_pio2+0x120>
 8004986:	9b04      	ldr	r3, [sp, #16]
 8004988:	4dbd      	ldr	r5, [pc, #756]	@ (8004c80 <__ieee754_rem_pio2+0x328>)
 800498a:	2b00      	cmp	r3, #0
 800498c:	4630      	mov	r0, r6
 800498e:	a3ac      	add	r3, pc, #688	@ (adr r3, 8004c40 <__ieee754_rem_pio2+0x2e8>)
 8004990:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004994:	4639      	mov	r1, r7
 8004996:	dd38      	ble.n	8004a0a <__ieee754_rem_pio2+0xb2>
 8004998:	f7fb fc22 	bl	80001e0 <__aeabi_dsub>
 800499c:	45a8      	cmp	r8, r5
 800499e:	4606      	mov	r6, r0
 80049a0:	460f      	mov	r7, r1
 80049a2:	d01a      	beq.n	80049da <__ieee754_rem_pio2+0x82>
 80049a4:	a3a8      	add	r3, pc, #672	@ (adr r3, 8004c48 <__ieee754_rem_pio2+0x2f0>)
 80049a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049aa:	f7fb fc19 	bl	80001e0 <__aeabi_dsub>
 80049ae:	4602      	mov	r2, r0
 80049b0:	460b      	mov	r3, r1
 80049b2:	4680      	mov	r8, r0
 80049b4:	4689      	mov	r9, r1
 80049b6:	4630      	mov	r0, r6
 80049b8:	4639      	mov	r1, r7
 80049ba:	f7fb fc11 	bl	80001e0 <__aeabi_dsub>
 80049be:	a3a2      	add	r3, pc, #648	@ (adr r3, 8004c48 <__ieee754_rem_pio2+0x2f0>)
 80049c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049c4:	f7fb fc0c 	bl	80001e0 <__aeabi_dsub>
 80049c8:	e9c4 8900 	strd	r8, r9, [r4]
 80049cc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80049d0:	2501      	movs	r5, #1
 80049d2:	4628      	mov	r0, r5
 80049d4:	b00d      	add	sp, #52	@ 0x34
 80049d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80049da:	a39d      	add	r3, pc, #628	@ (adr r3, 8004c50 <__ieee754_rem_pio2+0x2f8>)
 80049dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e0:	f7fb fbfe 	bl	80001e0 <__aeabi_dsub>
 80049e4:	a39c      	add	r3, pc, #624	@ (adr r3, 8004c58 <__ieee754_rem_pio2+0x300>)
 80049e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049ea:	4606      	mov	r6, r0
 80049ec:	460f      	mov	r7, r1
 80049ee:	f7fb fbf7 	bl	80001e0 <__aeabi_dsub>
 80049f2:	4602      	mov	r2, r0
 80049f4:	460b      	mov	r3, r1
 80049f6:	4680      	mov	r8, r0
 80049f8:	4689      	mov	r9, r1
 80049fa:	4630      	mov	r0, r6
 80049fc:	4639      	mov	r1, r7
 80049fe:	f7fb fbef 	bl	80001e0 <__aeabi_dsub>
 8004a02:	a395      	add	r3, pc, #596	@ (adr r3, 8004c58 <__ieee754_rem_pio2+0x300>)
 8004a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a08:	e7dc      	b.n	80049c4 <__ieee754_rem_pio2+0x6c>
 8004a0a:	f7fb fbeb 	bl	80001e4 <__adddf3>
 8004a0e:	45a8      	cmp	r8, r5
 8004a10:	4606      	mov	r6, r0
 8004a12:	460f      	mov	r7, r1
 8004a14:	d018      	beq.n	8004a48 <__ieee754_rem_pio2+0xf0>
 8004a16:	a38c      	add	r3, pc, #560	@ (adr r3, 8004c48 <__ieee754_rem_pio2+0x2f0>)
 8004a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a1c:	f7fb fbe2 	bl	80001e4 <__adddf3>
 8004a20:	4602      	mov	r2, r0
 8004a22:	460b      	mov	r3, r1
 8004a24:	4680      	mov	r8, r0
 8004a26:	4689      	mov	r9, r1
 8004a28:	4630      	mov	r0, r6
 8004a2a:	4639      	mov	r1, r7
 8004a2c:	f7fb fbd8 	bl	80001e0 <__aeabi_dsub>
 8004a30:	a385      	add	r3, pc, #532	@ (adr r3, 8004c48 <__ieee754_rem_pio2+0x2f0>)
 8004a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a36:	f7fb fbd5 	bl	80001e4 <__adddf3>
 8004a3a:	f04f 35ff 	mov.w	r5, #4294967295
 8004a3e:	e9c4 8900 	strd	r8, r9, [r4]
 8004a42:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004a46:	e7c4      	b.n	80049d2 <__ieee754_rem_pio2+0x7a>
 8004a48:	a381      	add	r3, pc, #516	@ (adr r3, 8004c50 <__ieee754_rem_pio2+0x2f8>)
 8004a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a4e:	f7fb fbc9 	bl	80001e4 <__adddf3>
 8004a52:	a381      	add	r3, pc, #516	@ (adr r3, 8004c58 <__ieee754_rem_pio2+0x300>)
 8004a54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a58:	4606      	mov	r6, r0
 8004a5a:	460f      	mov	r7, r1
 8004a5c:	f7fb fbc2 	bl	80001e4 <__adddf3>
 8004a60:	4602      	mov	r2, r0
 8004a62:	460b      	mov	r3, r1
 8004a64:	4680      	mov	r8, r0
 8004a66:	4689      	mov	r9, r1
 8004a68:	4630      	mov	r0, r6
 8004a6a:	4639      	mov	r1, r7
 8004a6c:	f7fb fbb8 	bl	80001e0 <__aeabi_dsub>
 8004a70:	a379      	add	r3, pc, #484	@ (adr r3, 8004c58 <__ieee754_rem_pio2+0x300>)
 8004a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a76:	e7de      	b.n	8004a36 <__ieee754_rem_pio2+0xde>
 8004a78:	4b82      	ldr	r3, [pc, #520]	@ (8004c84 <__ieee754_rem_pio2+0x32c>)
 8004a7a:	4598      	cmp	r8, r3
 8004a7c:	f200 80d1 	bhi.w	8004c22 <__ieee754_rem_pio2+0x2ca>
 8004a80:	f000 f966 	bl	8004d50 <fabs>
 8004a84:	ec57 6b10 	vmov	r6, r7, d0
 8004a88:	a375      	add	r3, pc, #468	@ (adr r3, 8004c60 <__ieee754_rem_pio2+0x308>)
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	4630      	mov	r0, r6
 8004a90:	4639      	mov	r1, r7
 8004a92:	f7fb fd5d 	bl	8000550 <__aeabi_dmul>
 8004a96:	4b7c      	ldr	r3, [pc, #496]	@ (8004c88 <__ieee754_rem_pio2+0x330>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	f7fb fba3 	bl	80001e4 <__adddf3>
 8004a9e:	f7fb fff1 	bl	8000a84 <__aeabi_d2iz>
 8004aa2:	4605      	mov	r5, r0
 8004aa4:	f7fb fcea 	bl	800047c <__aeabi_i2d>
 8004aa8:	4602      	mov	r2, r0
 8004aaa:	460b      	mov	r3, r1
 8004aac:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ab0:	a363      	add	r3, pc, #396	@ (adr r3, 8004c40 <__ieee754_rem_pio2+0x2e8>)
 8004ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ab6:	f7fb fd4b 	bl	8000550 <__aeabi_dmul>
 8004aba:	4602      	mov	r2, r0
 8004abc:	460b      	mov	r3, r1
 8004abe:	4630      	mov	r0, r6
 8004ac0:	4639      	mov	r1, r7
 8004ac2:	f7fb fb8d 	bl	80001e0 <__aeabi_dsub>
 8004ac6:	a360      	add	r3, pc, #384	@ (adr r3, 8004c48 <__ieee754_rem_pio2+0x2f0>)
 8004ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004acc:	4682      	mov	sl, r0
 8004ace:	468b      	mov	fp, r1
 8004ad0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004ad4:	f7fb fd3c 	bl	8000550 <__aeabi_dmul>
 8004ad8:	2d1f      	cmp	r5, #31
 8004ada:	4606      	mov	r6, r0
 8004adc:	460f      	mov	r7, r1
 8004ade:	dc0c      	bgt.n	8004afa <__ieee754_rem_pio2+0x1a2>
 8004ae0:	4b6a      	ldr	r3, [pc, #424]	@ (8004c8c <__ieee754_rem_pio2+0x334>)
 8004ae2:	1e6a      	subs	r2, r5, #1
 8004ae4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004ae8:	4543      	cmp	r3, r8
 8004aea:	d006      	beq.n	8004afa <__ieee754_rem_pio2+0x1a2>
 8004aec:	4632      	mov	r2, r6
 8004aee:	463b      	mov	r3, r7
 8004af0:	4650      	mov	r0, sl
 8004af2:	4659      	mov	r1, fp
 8004af4:	f7fb fb74 	bl	80001e0 <__aeabi_dsub>
 8004af8:	e00e      	b.n	8004b18 <__ieee754_rem_pio2+0x1c0>
 8004afa:	463b      	mov	r3, r7
 8004afc:	4632      	mov	r2, r6
 8004afe:	4650      	mov	r0, sl
 8004b00:	4659      	mov	r1, fp
 8004b02:	f7fb fb6d 	bl	80001e0 <__aeabi_dsub>
 8004b06:	ea4f 5328 	mov.w	r3, r8, asr #20
 8004b0a:	9305      	str	r3, [sp, #20]
 8004b0c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004b10:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8004b14:	2b10      	cmp	r3, #16
 8004b16:	dc02      	bgt.n	8004b1e <__ieee754_rem_pio2+0x1c6>
 8004b18:	e9c4 0100 	strd	r0, r1, [r4]
 8004b1c:	e039      	b.n	8004b92 <__ieee754_rem_pio2+0x23a>
 8004b1e:	a34c      	add	r3, pc, #304	@ (adr r3, 8004c50 <__ieee754_rem_pio2+0x2f8>)
 8004b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b24:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b28:	f7fb fd12 	bl	8000550 <__aeabi_dmul>
 8004b2c:	4606      	mov	r6, r0
 8004b2e:	460f      	mov	r7, r1
 8004b30:	4602      	mov	r2, r0
 8004b32:	460b      	mov	r3, r1
 8004b34:	4650      	mov	r0, sl
 8004b36:	4659      	mov	r1, fp
 8004b38:	f7fb fb52 	bl	80001e0 <__aeabi_dsub>
 8004b3c:	4602      	mov	r2, r0
 8004b3e:	460b      	mov	r3, r1
 8004b40:	4680      	mov	r8, r0
 8004b42:	4689      	mov	r9, r1
 8004b44:	4650      	mov	r0, sl
 8004b46:	4659      	mov	r1, fp
 8004b48:	f7fb fb4a 	bl	80001e0 <__aeabi_dsub>
 8004b4c:	4632      	mov	r2, r6
 8004b4e:	463b      	mov	r3, r7
 8004b50:	f7fb fb46 	bl	80001e0 <__aeabi_dsub>
 8004b54:	a340      	add	r3, pc, #256	@ (adr r3, 8004c58 <__ieee754_rem_pio2+0x300>)
 8004b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b5a:	4606      	mov	r6, r0
 8004b5c:	460f      	mov	r7, r1
 8004b5e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004b62:	f7fb fcf5 	bl	8000550 <__aeabi_dmul>
 8004b66:	4632      	mov	r2, r6
 8004b68:	463b      	mov	r3, r7
 8004b6a:	f7fb fb39 	bl	80001e0 <__aeabi_dsub>
 8004b6e:	4602      	mov	r2, r0
 8004b70:	460b      	mov	r3, r1
 8004b72:	4606      	mov	r6, r0
 8004b74:	460f      	mov	r7, r1
 8004b76:	4640      	mov	r0, r8
 8004b78:	4649      	mov	r1, r9
 8004b7a:	f7fb fb31 	bl	80001e0 <__aeabi_dsub>
 8004b7e:	9a05      	ldr	r2, [sp, #20]
 8004b80:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004b84:	1ad3      	subs	r3, r2, r3
 8004b86:	2b31      	cmp	r3, #49	@ 0x31
 8004b88:	dc20      	bgt.n	8004bcc <__ieee754_rem_pio2+0x274>
 8004b8a:	e9c4 0100 	strd	r0, r1, [r4]
 8004b8e:	46c2      	mov	sl, r8
 8004b90:	46cb      	mov	fp, r9
 8004b92:	e9d4 8900 	ldrd	r8, r9, [r4]
 8004b96:	4650      	mov	r0, sl
 8004b98:	4642      	mov	r2, r8
 8004b9a:	464b      	mov	r3, r9
 8004b9c:	4659      	mov	r1, fp
 8004b9e:	f7fb fb1f 	bl	80001e0 <__aeabi_dsub>
 8004ba2:	463b      	mov	r3, r7
 8004ba4:	4632      	mov	r2, r6
 8004ba6:	f7fb fb1b 	bl	80001e0 <__aeabi_dsub>
 8004baa:	9b04      	ldr	r3, [sp, #16]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004bb2:	f6bf af0e 	bge.w	80049d2 <__ieee754_rem_pio2+0x7a>
 8004bb6:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8004bba:	6063      	str	r3, [r4, #4]
 8004bbc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004bc0:	f8c4 8000 	str.w	r8, [r4]
 8004bc4:	60a0      	str	r0, [r4, #8]
 8004bc6:	60e3      	str	r3, [r4, #12]
 8004bc8:	426d      	negs	r5, r5
 8004bca:	e702      	b.n	80049d2 <__ieee754_rem_pio2+0x7a>
 8004bcc:	a326      	add	r3, pc, #152	@ (adr r3, 8004c68 <__ieee754_rem_pio2+0x310>)
 8004bce:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004bd6:	f7fb fcbb 	bl	8000550 <__aeabi_dmul>
 8004bda:	4606      	mov	r6, r0
 8004bdc:	460f      	mov	r7, r1
 8004bde:	4602      	mov	r2, r0
 8004be0:	460b      	mov	r3, r1
 8004be2:	4640      	mov	r0, r8
 8004be4:	4649      	mov	r1, r9
 8004be6:	f7fb fafb 	bl	80001e0 <__aeabi_dsub>
 8004bea:	4602      	mov	r2, r0
 8004bec:	460b      	mov	r3, r1
 8004bee:	4682      	mov	sl, r0
 8004bf0:	468b      	mov	fp, r1
 8004bf2:	4640      	mov	r0, r8
 8004bf4:	4649      	mov	r1, r9
 8004bf6:	f7fb faf3 	bl	80001e0 <__aeabi_dsub>
 8004bfa:	4632      	mov	r2, r6
 8004bfc:	463b      	mov	r3, r7
 8004bfe:	f7fb faef 	bl	80001e0 <__aeabi_dsub>
 8004c02:	a31b      	add	r3, pc, #108	@ (adr r3, 8004c70 <__ieee754_rem_pio2+0x318>)
 8004c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c08:	4606      	mov	r6, r0
 8004c0a:	460f      	mov	r7, r1
 8004c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c10:	f7fb fc9e 	bl	8000550 <__aeabi_dmul>
 8004c14:	4632      	mov	r2, r6
 8004c16:	463b      	mov	r3, r7
 8004c18:	f7fb fae2 	bl	80001e0 <__aeabi_dsub>
 8004c1c:	4606      	mov	r6, r0
 8004c1e:	460f      	mov	r7, r1
 8004c20:	e764      	b.n	8004aec <__ieee754_rem_pio2+0x194>
 8004c22:	4b1b      	ldr	r3, [pc, #108]	@ (8004c90 <__ieee754_rem_pio2+0x338>)
 8004c24:	4598      	cmp	r8, r3
 8004c26:	d935      	bls.n	8004c94 <__ieee754_rem_pio2+0x33c>
 8004c28:	4632      	mov	r2, r6
 8004c2a:	463b      	mov	r3, r7
 8004c2c:	4630      	mov	r0, r6
 8004c2e:	4639      	mov	r1, r7
 8004c30:	f7fb fad6 	bl	80001e0 <__aeabi_dsub>
 8004c34:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8004c38:	e9c4 0100 	strd	r0, r1, [r4]
 8004c3c:	e69e      	b.n	800497c <__ieee754_rem_pio2+0x24>
 8004c3e:	bf00      	nop
 8004c40:	54400000 	.word	0x54400000
 8004c44:	3ff921fb 	.word	0x3ff921fb
 8004c48:	1a626331 	.word	0x1a626331
 8004c4c:	3dd0b461 	.word	0x3dd0b461
 8004c50:	1a600000 	.word	0x1a600000
 8004c54:	3dd0b461 	.word	0x3dd0b461
 8004c58:	2e037073 	.word	0x2e037073
 8004c5c:	3ba3198a 	.word	0x3ba3198a
 8004c60:	6dc9c883 	.word	0x6dc9c883
 8004c64:	3fe45f30 	.word	0x3fe45f30
 8004c68:	2e000000 	.word	0x2e000000
 8004c6c:	3ba3198a 	.word	0x3ba3198a
 8004c70:	252049c1 	.word	0x252049c1
 8004c74:	397b839a 	.word	0x397b839a
 8004c78:	3fe921fb 	.word	0x3fe921fb
 8004c7c:	4002d97b 	.word	0x4002d97b
 8004c80:	3ff921fb 	.word	0x3ff921fb
 8004c84:	413921fb 	.word	0x413921fb
 8004c88:	3fe00000 	.word	0x3fe00000
 8004c8c:	08005658 	.word	0x08005658
 8004c90:	7fefffff 	.word	0x7fefffff
 8004c94:	ea4f 5528 	mov.w	r5, r8, asr #20
 8004c98:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 8004c9c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8004ca0:	4630      	mov	r0, r6
 8004ca2:	460f      	mov	r7, r1
 8004ca4:	f7fb feee 	bl	8000a84 <__aeabi_d2iz>
 8004ca8:	f7fb fbe8 	bl	800047c <__aeabi_i2d>
 8004cac:	4602      	mov	r2, r0
 8004cae:	460b      	mov	r3, r1
 8004cb0:	4630      	mov	r0, r6
 8004cb2:	4639      	mov	r1, r7
 8004cb4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8004cb8:	f7fb fa92 	bl	80001e0 <__aeabi_dsub>
 8004cbc:	4b22      	ldr	r3, [pc, #136]	@ (8004d48 <__ieee754_rem_pio2+0x3f0>)
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	f7fb fc46 	bl	8000550 <__aeabi_dmul>
 8004cc4:	460f      	mov	r7, r1
 8004cc6:	4606      	mov	r6, r0
 8004cc8:	f7fb fedc 	bl	8000a84 <__aeabi_d2iz>
 8004ccc:	f7fb fbd6 	bl	800047c <__aeabi_i2d>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	460b      	mov	r3, r1
 8004cd4:	4630      	mov	r0, r6
 8004cd6:	4639      	mov	r1, r7
 8004cd8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8004cdc:	f7fb fa80 	bl	80001e0 <__aeabi_dsub>
 8004ce0:	4b19      	ldr	r3, [pc, #100]	@ (8004d48 <__ieee754_rem_pio2+0x3f0>)
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f7fb fc34 	bl	8000550 <__aeabi_dmul>
 8004ce8:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8004cec:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8004cf0:	f04f 0803 	mov.w	r8, #3
 8004cf4:	2600      	movs	r6, #0
 8004cf6:	2700      	movs	r7, #0
 8004cf8:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8004cfc:	4632      	mov	r2, r6
 8004cfe:	463b      	mov	r3, r7
 8004d00:	46c2      	mov	sl, r8
 8004d02:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d06:	f7fb fe8b 	bl	8000a20 <__aeabi_dcmpeq>
 8004d0a:	2800      	cmp	r0, #0
 8004d0c:	d1f4      	bne.n	8004cf8 <__ieee754_rem_pio2+0x3a0>
 8004d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8004d4c <__ieee754_rem_pio2+0x3f4>)
 8004d10:	9301      	str	r3, [sp, #4]
 8004d12:	2302      	movs	r3, #2
 8004d14:	9300      	str	r3, [sp, #0]
 8004d16:	462a      	mov	r2, r5
 8004d18:	4653      	mov	r3, sl
 8004d1a:	4621      	mov	r1, r4
 8004d1c:	a806      	add	r0, sp, #24
 8004d1e:	f000 f81f 	bl	8004d60 <__kernel_rem_pio2>
 8004d22:	9b04      	ldr	r3, [sp, #16]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	4605      	mov	r5, r0
 8004d28:	f6bf ae53 	bge.w	80049d2 <__ieee754_rem_pio2+0x7a>
 8004d2c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8004d30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004d34:	e9c4 2300 	strd	r2, r3, [r4]
 8004d38:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8004d3c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004d40:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8004d44:	e740      	b.n	8004bc8 <__ieee754_rem_pio2+0x270>
 8004d46:	bf00      	nop
 8004d48:	41700000 	.word	0x41700000
 8004d4c:	080056d8 	.word	0x080056d8

08004d50 <fabs>:
 8004d50:	ec51 0b10 	vmov	r0, r1, d0
 8004d54:	4602      	mov	r2, r0
 8004d56:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8004d5a:	ec43 2b10 	vmov	d0, r2, r3
 8004d5e:	4770      	bx	lr

08004d60 <__kernel_rem_pio2>:
 8004d60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d64:	ed2d 8b02 	vpush	{d8}
 8004d68:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8004d6c:	f112 0f14 	cmn.w	r2, #20
 8004d70:	9306      	str	r3, [sp, #24]
 8004d72:	9104      	str	r1, [sp, #16]
 8004d74:	4bbe      	ldr	r3, [pc, #760]	@ (8005070 <__kernel_rem_pio2+0x310>)
 8004d76:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 8004d78:	9008      	str	r0, [sp, #32]
 8004d7a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004d7e:	9300      	str	r3, [sp, #0]
 8004d80:	9b06      	ldr	r3, [sp, #24]
 8004d82:	f103 33ff 	add.w	r3, r3, #4294967295
 8004d86:	bfa8      	it	ge
 8004d88:	1ed4      	subge	r4, r2, #3
 8004d8a:	9305      	str	r3, [sp, #20]
 8004d8c:	bfb2      	itee	lt
 8004d8e:	2400      	movlt	r4, #0
 8004d90:	2318      	movge	r3, #24
 8004d92:	fb94 f4f3 	sdivge	r4, r4, r3
 8004d96:	f06f 0317 	mvn.w	r3, #23
 8004d9a:	fb04 3303 	mla	r3, r4, r3, r3
 8004d9e:	eb03 0b02 	add.w	fp, r3, r2
 8004da2:	9b00      	ldr	r3, [sp, #0]
 8004da4:	9a05      	ldr	r2, [sp, #20]
 8004da6:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8005060 <__kernel_rem_pio2+0x300>
 8004daa:	eb03 0802 	add.w	r8, r3, r2
 8004dae:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004db0:	1aa7      	subs	r7, r4, r2
 8004db2:	ae20      	add	r6, sp, #128	@ 0x80
 8004db4:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8004db8:	2500      	movs	r5, #0
 8004dba:	4545      	cmp	r5, r8
 8004dbc:	dd13      	ble.n	8004de6 <__kernel_rem_pio2+0x86>
 8004dbe:	9b06      	ldr	r3, [sp, #24]
 8004dc0:	aa20      	add	r2, sp, #128	@ 0x80
 8004dc2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8004dc6:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8004dca:	f04f 0800 	mov.w	r8, #0
 8004dce:	9b00      	ldr	r3, [sp, #0]
 8004dd0:	4598      	cmp	r8, r3
 8004dd2:	dc31      	bgt.n	8004e38 <__kernel_rem_pio2+0xd8>
 8004dd4:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8005060 <__kernel_rem_pio2+0x300>
 8004dd8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004ddc:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004de0:	462f      	mov	r7, r5
 8004de2:	2600      	movs	r6, #0
 8004de4:	e01b      	b.n	8004e1e <__kernel_rem_pio2+0xbe>
 8004de6:	42ef      	cmn	r7, r5
 8004de8:	d407      	bmi.n	8004dfa <__kernel_rem_pio2+0x9a>
 8004dea:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8004dee:	f7fb fb45 	bl	800047c <__aeabi_i2d>
 8004df2:	e8e6 0102 	strd	r0, r1, [r6], #8
 8004df6:	3501      	adds	r5, #1
 8004df8:	e7df      	b.n	8004dba <__kernel_rem_pio2+0x5a>
 8004dfa:	ec51 0b18 	vmov	r0, r1, d8
 8004dfe:	e7f8      	b.n	8004df2 <__kernel_rem_pio2+0x92>
 8004e00:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e04:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8004e08:	f7fb fba2 	bl	8000550 <__aeabi_dmul>
 8004e0c:	4602      	mov	r2, r0
 8004e0e:	460b      	mov	r3, r1
 8004e10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004e14:	f7fb f9e6 	bl	80001e4 <__adddf3>
 8004e18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e1c:	3601      	adds	r6, #1
 8004e1e:	9b05      	ldr	r3, [sp, #20]
 8004e20:	429e      	cmp	r6, r3
 8004e22:	f1a7 0708 	sub.w	r7, r7, #8
 8004e26:	ddeb      	ble.n	8004e00 <__kernel_rem_pio2+0xa0>
 8004e28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8004e2c:	f108 0801 	add.w	r8, r8, #1
 8004e30:	ecaa 7b02 	vstmia	sl!, {d7}
 8004e34:	3508      	adds	r5, #8
 8004e36:	e7ca      	b.n	8004dce <__kernel_rem_pio2+0x6e>
 8004e38:	9b00      	ldr	r3, [sp, #0]
 8004e3a:	f8dd 8000 	ldr.w	r8, [sp]
 8004e3e:	aa0c      	add	r2, sp, #48	@ 0x30
 8004e40:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8004e44:	930a      	str	r3, [sp, #40]	@ 0x28
 8004e46:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8004e48:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8004e4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e4e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8004e52:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004e54:	ab98      	add	r3, sp, #608	@ 0x260
 8004e56:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8004e5a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8004e5e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8004e62:	ac0c      	add	r4, sp, #48	@ 0x30
 8004e64:	ab70      	add	r3, sp, #448	@ 0x1c0
 8004e66:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8004e6a:	46a1      	mov	r9, r4
 8004e6c:	46c2      	mov	sl, r8
 8004e6e:	f1ba 0f00 	cmp.w	sl, #0
 8004e72:	f1a5 0508 	sub.w	r5, r5, #8
 8004e76:	dc77      	bgt.n	8004f68 <__kernel_rem_pio2+0x208>
 8004e78:	4658      	mov	r0, fp
 8004e7a:	ed9d 0b02 	vldr	d0, [sp, #8]
 8004e7e:	f000 fac7 	bl	8005410 <scalbn>
 8004e82:	ec57 6b10 	vmov	r6, r7, d0
 8004e86:	2200      	movs	r2, #0
 8004e88:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8004e8c:	4630      	mov	r0, r6
 8004e8e:	4639      	mov	r1, r7
 8004e90:	f7fb fb5e 	bl	8000550 <__aeabi_dmul>
 8004e94:	ec41 0b10 	vmov	d0, r0, r1
 8004e98:	f000 fb3a 	bl	8005510 <floor>
 8004e9c:	4b75      	ldr	r3, [pc, #468]	@ (8005074 <__kernel_rem_pio2+0x314>)
 8004e9e:	ec51 0b10 	vmov	r0, r1, d0
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	f7fb fb54 	bl	8000550 <__aeabi_dmul>
 8004ea8:	4602      	mov	r2, r0
 8004eaa:	460b      	mov	r3, r1
 8004eac:	4630      	mov	r0, r6
 8004eae:	4639      	mov	r1, r7
 8004eb0:	f7fb f996 	bl	80001e0 <__aeabi_dsub>
 8004eb4:	460f      	mov	r7, r1
 8004eb6:	4606      	mov	r6, r0
 8004eb8:	f7fb fde4 	bl	8000a84 <__aeabi_d2iz>
 8004ebc:	9002      	str	r0, [sp, #8]
 8004ebe:	f7fb fadd 	bl	800047c <__aeabi_i2d>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	4630      	mov	r0, r6
 8004ec8:	4639      	mov	r1, r7
 8004eca:	f7fb f989 	bl	80001e0 <__aeabi_dsub>
 8004ece:	f1bb 0f00 	cmp.w	fp, #0
 8004ed2:	4606      	mov	r6, r0
 8004ed4:	460f      	mov	r7, r1
 8004ed6:	dd6c      	ble.n	8004fb2 <__kernel_rem_pio2+0x252>
 8004ed8:	f108 31ff 	add.w	r1, r8, #4294967295
 8004edc:	ab0c      	add	r3, sp, #48	@ 0x30
 8004ede:	9d02      	ldr	r5, [sp, #8]
 8004ee0:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8004ee4:	f1cb 0018 	rsb	r0, fp, #24
 8004ee8:	fa43 f200 	asr.w	r2, r3, r0
 8004eec:	4415      	add	r5, r2
 8004eee:	4082      	lsls	r2, r0
 8004ef0:	1a9b      	subs	r3, r3, r2
 8004ef2:	aa0c      	add	r2, sp, #48	@ 0x30
 8004ef4:	9502      	str	r5, [sp, #8]
 8004ef6:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8004efa:	f1cb 0217 	rsb	r2, fp, #23
 8004efe:	fa43 f902 	asr.w	r9, r3, r2
 8004f02:	f1b9 0f00 	cmp.w	r9, #0
 8004f06:	dd64      	ble.n	8004fd2 <__kernel_rem_pio2+0x272>
 8004f08:	9b02      	ldr	r3, [sp, #8]
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	3301      	adds	r3, #1
 8004f0e:	9302      	str	r3, [sp, #8]
 8004f10:	4615      	mov	r5, r2
 8004f12:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8004f16:	4590      	cmp	r8, r2
 8004f18:	f300 80b8 	bgt.w	800508c <__kernel_rem_pio2+0x32c>
 8004f1c:	f1bb 0f00 	cmp.w	fp, #0
 8004f20:	dd07      	ble.n	8004f32 <__kernel_rem_pio2+0x1d2>
 8004f22:	f1bb 0f01 	cmp.w	fp, #1
 8004f26:	f000 80bf 	beq.w	80050a8 <__kernel_rem_pio2+0x348>
 8004f2a:	f1bb 0f02 	cmp.w	fp, #2
 8004f2e:	f000 80c6 	beq.w	80050be <__kernel_rem_pio2+0x35e>
 8004f32:	f1b9 0f02 	cmp.w	r9, #2
 8004f36:	d14c      	bne.n	8004fd2 <__kernel_rem_pio2+0x272>
 8004f38:	4632      	mov	r2, r6
 8004f3a:	463b      	mov	r3, r7
 8004f3c:	494e      	ldr	r1, [pc, #312]	@ (8005078 <__kernel_rem_pio2+0x318>)
 8004f3e:	2000      	movs	r0, #0
 8004f40:	f7fb f94e 	bl	80001e0 <__aeabi_dsub>
 8004f44:	4606      	mov	r6, r0
 8004f46:	460f      	mov	r7, r1
 8004f48:	2d00      	cmp	r5, #0
 8004f4a:	d042      	beq.n	8004fd2 <__kernel_rem_pio2+0x272>
 8004f4c:	4658      	mov	r0, fp
 8004f4e:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8005068 <__kernel_rem_pio2+0x308>
 8004f52:	f000 fa5d 	bl	8005410 <scalbn>
 8004f56:	4630      	mov	r0, r6
 8004f58:	4639      	mov	r1, r7
 8004f5a:	ec53 2b10 	vmov	r2, r3, d0
 8004f5e:	f7fb f93f 	bl	80001e0 <__aeabi_dsub>
 8004f62:	4606      	mov	r6, r0
 8004f64:	460f      	mov	r7, r1
 8004f66:	e034      	b.n	8004fd2 <__kernel_rem_pio2+0x272>
 8004f68:	4b44      	ldr	r3, [pc, #272]	@ (800507c <__kernel_rem_pio2+0x31c>)
 8004f6a:	2200      	movs	r2, #0
 8004f6c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f70:	f7fb faee 	bl	8000550 <__aeabi_dmul>
 8004f74:	f7fb fd86 	bl	8000a84 <__aeabi_d2iz>
 8004f78:	f7fb fa80 	bl	800047c <__aeabi_i2d>
 8004f7c:	4b40      	ldr	r3, [pc, #256]	@ (8005080 <__kernel_rem_pio2+0x320>)
 8004f7e:	2200      	movs	r2, #0
 8004f80:	4606      	mov	r6, r0
 8004f82:	460f      	mov	r7, r1
 8004f84:	f7fb fae4 	bl	8000550 <__aeabi_dmul>
 8004f88:	4602      	mov	r2, r0
 8004f8a:	460b      	mov	r3, r1
 8004f8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004f90:	f7fb f926 	bl	80001e0 <__aeabi_dsub>
 8004f94:	f7fb fd76 	bl	8000a84 <__aeabi_d2iz>
 8004f98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004f9c:	f849 0b04 	str.w	r0, [r9], #4
 8004fa0:	4639      	mov	r1, r7
 8004fa2:	4630      	mov	r0, r6
 8004fa4:	f7fb f91e 	bl	80001e4 <__adddf3>
 8004fa8:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004fac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004fb0:	e75d      	b.n	8004e6e <__kernel_rem_pio2+0x10e>
 8004fb2:	d107      	bne.n	8004fc4 <__kernel_rem_pio2+0x264>
 8004fb4:	f108 33ff 	add.w	r3, r8, #4294967295
 8004fb8:	aa0c      	add	r2, sp, #48	@ 0x30
 8004fba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004fbe:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8004fc2:	e79e      	b.n	8004f02 <__kernel_rem_pio2+0x1a2>
 8004fc4:	4b2f      	ldr	r3, [pc, #188]	@ (8005084 <__kernel_rem_pio2+0x324>)
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f7fb fd48 	bl	8000a5c <__aeabi_dcmpge>
 8004fcc:	2800      	cmp	r0, #0
 8004fce:	d143      	bne.n	8005058 <__kernel_rem_pio2+0x2f8>
 8004fd0:	4681      	mov	r9, r0
 8004fd2:	2200      	movs	r2, #0
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	4630      	mov	r0, r6
 8004fd8:	4639      	mov	r1, r7
 8004fda:	f7fb fd21 	bl	8000a20 <__aeabi_dcmpeq>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	f000 80bf 	beq.w	8005162 <__kernel_rem_pio2+0x402>
 8004fe4:	f108 33ff 	add.w	r3, r8, #4294967295
 8004fe8:	2200      	movs	r2, #0
 8004fea:	9900      	ldr	r1, [sp, #0]
 8004fec:	428b      	cmp	r3, r1
 8004fee:	da6e      	bge.n	80050ce <__kernel_rem_pio2+0x36e>
 8004ff0:	2a00      	cmp	r2, #0
 8004ff2:	f000 8089 	beq.w	8005108 <__kernel_rem_pio2+0x3a8>
 8004ff6:	f108 38ff 	add.w	r8, r8, #4294967295
 8004ffa:	ab0c      	add	r3, sp, #48	@ 0x30
 8004ffc:	f1ab 0b18 	sub.w	fp, fp, #24
 8005000:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d0f6      	beq.n	8004ff6 <__kernel_rem_pio2+0x296>
 8005008:	4658      	mov	r0, fp
 800500a:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8005068 <__kernel_rem_pio2+0x308>
 800500e:	f000 f9ff 	bl	8005410 <scalbn>
 8005012:	f108 0301 	add.w	r3, r8, #1
 8005016:	00da      	lsls	r2, r3, #3
 8005018:	9205      	str	r2, [sp, #20]
 800501a:	ec55 4b10 	vmov	r4, r5, d0
 800501e:	aa70      	add	r2, sp, #448	@ 0x1c0
 8005020:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800507c <__kernel_rem_pio2+0x31c>
 8005024:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8005028:	4646      	mov	r6, r8
 800502a:	f04f 0a00 	mov.w	sl, #0
 800502e:	2e00      	cmp	r6, #0
 8005030:	f280 80cf 	bge.w	80051d2 <__kernel_rem_pio2+0x472>
 8005034:	4644      	mov	r4, r8
 8005036:	2c00      	cmp	r4, #0
 8005038:	f2c0 80fd 	blt.w	8005236 <__kernel_rem_pio2+0x4d6>
 800503c:	4b12      	ldr	r3, [pc, #72]	@ (8005088 <__kernel_rem_pio2+0x328>)
 800503e:	461f      	mov	r7, r3
 8005040:	ab70      	add	r3, sp, #448	@ 0x1c0
 8005042:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005046:	9306      	str	r3, [sp, #24]
 8005048:	f04f 0a00 	mov.w	sl, #0
 800504c:	f04f 0b00 	mov.w	fp, #0
 8005050:	2600      	movs	r6, #0
 8005052:	eba8 0504 	sub.w	r5, r8, r4
 8005056:	e0e2      	b.n	800521e <__kernel_rem_pio2+0x4be>
 8005058:	f04f 0902 	mov.w	r9, #2
 800505c:	e754      	b.n	8004f08 <__kernel_rem_pio2+0x1a8>
 800505e:	bf00      	nop
	...
 800506c:	3ff00000 	.word	0x3ff00000
 8005070:	08005820 	.word	0x08005820
 8005074:	40200000 	.word	0x40200000
 8005078:	3ff00000 	.word	0x3ff00000
 800507c:	3e700000 	.word	0x3e700000
 8005080:	41700000 	.word	0x41700000
 8005084:	3fe00000 	.word	0x3fe00000
 8005088:	080057e0 	.word	0x080057e0
 800508c:	f854 3b04 	ldr.w	r3, [r4], #4
 8005090:	b945      	cbnz	r5, 80050a4 <__kernel_rem_pio2+0x344>
 8005092:	b123      	cbz	r3, 800509e <__kernel_rem_pio2+0x33e>
 8005094:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8005098:	f844 3c04 	str.w	r3, [r4, #-4]
 800509c:	2301      	movs	r3, #1
 800509e:	3201      	adds	r2, #1
 80050a0:	461d      	mov	r5, r3
 80050a2:	e738      	b.n	8004f16 <__kernel_rem_pio2+0x1b6>
 80050a4:	1acb      	subs	r3, r1, r3
 80050a6:	e7f7      	b.n	8005098 <__kernel_rem_pio2+0x338>
 80050a8:	f108 32ff 	add.w	r2, r8, #4294967295
 80050ac:	ab0c      	add	r3, sp, #48	@ 0x30
 80050ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050b2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80050b6:	a90c      	add	r1, sp, #48	@ 0x30
 80050b8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80050bc:	e739      	b.n	8004f32 <__kernel_rem_pio2+0x1d2>
 80050be:	f108 32ff 	add.w	r2, r8, #4294967295
 80050c2:	ab0c      	add	r3, sp, #48	@ 0x30
 80050c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050c8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80050cc:	e7f3      	b.n	80050b6 <__kernel_rem_pio2+0x356>
 80050ce:	a90c      	add	r1, sp, #48	@ 0x30
 80050d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80050d4:	3b01      	subs	r3, #1
 80050d6:	430a      	orrs	r2, r1
 80050d8:	e787      	b.n	8004fea <__kernel_rem_pio2+0x28a>
 80050da:	3401      	adds	r4, #1
 80050dc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80050e0:	2a00      	cmp	r2, #0
 80050e2:	d0fa      	beq.n	80050da <__kernel_rem_pio2+0x37a>
 80050e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050e6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80050ea:	eb0d 0503 	add.w	r5, sp, r3
 80050ee:	9b06      	ldr	r3, [sp, #24]
 80050f0:	aa20      	add	r2, sp, #128	@ 0x80
 80050f2:	4443      	add	r3, r8
 80050f4:	f108 0701 	add.w	r7, r8, #1
 80050f8:	3d98      	subs	r5, #152	@ 0x98
 80050fa:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 80050fe:	4444      	add	r4, r8
 8005100:	42bc      	cmp	r4, r7
 8005102:	da04      	bge.n	800510e <__kernel_rem_pio2+0x3ae>
 8005104:	46a0      	mov	r8, r4
 8005106:	e6a2      	b.n	8004e4e <__kernel_rem_pio2+0xee>
 8005108:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800510a:	2401      	movs	r4, #1
 800510c:	e7e6      	b.n	80050dc <__kernel_rem_pio2+0x37c>
 800510e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005110:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8005114:	f7fb f9b2 	bl	800047c <__aeabi_i2d>
 8005118:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 80053e0 <__kernel_rem_pio2+0x680>
 800511c:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005120:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005124:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005128:	46b2      	mov	sl, r6
 800512a:	f04f 0800 	mov.w	r8, #0
 800512e:	9b05      	ldr	r3, [sp, #20]
 8005130:	4598      	cmp	r8, r3
 8005132:	dd05      	ble.n	8005140 <__kernel_rem_pio2+0x3e0>
 8005134:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005138:	3701      	adds	r7, #1
 800513a:	eca5 7b02 	vstmia	r5!, {d7}
 800513e:	e7df      	b.n	8005100 <__kernel_rem_pio2+0x3a0>
 8005140:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8005144:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005148:	f7fb fa02 	bl	8000550 <__aeabi_dmul>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005154:	f7fb f846 	bl	80001e4 <__adddf3>
 8005158:	f108 0801 	add.w	r8, r8, #1
 800515c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005160:	e7e5      	b.n	800512e <__kernel_rem_pio2+0x3ce>
 8005162:	f1cb 0000 	rsb	r0, fp, #0
 8005166:	ec47 6b10 	vmov	d0, r6, r7
 800516a:	f000 f951 	bl	8005410 <scalbn>
 800516e:	ec55 4b10 	vmov	r4, r5, d0
 8005172:	4b9d      	ldr	r3, [pc, #628]	@ (80053e8 <__kernel_rem_pio2+0x688>)
 8005174:	2200      	movs	r2, #0
 8005176:	4620      	mov	r0, r4
 8005178:	4629      	mov	r1, r5
 800517a:	f7fb fc6f 	bl	8000a5c <__aeabi_dcmpge>
 800517e:	b300      	cbz	r0, 80051c2 <__kernel_rem_pio2+0x462>
 8005180:	4b9a      	ldr	r3, [pc, #616]	@ (80053ec <__kernel_rem_pio2+0x68c>)
 8005182:	2200      	movs	r2, #0
 8005184:	4620      	mov	r0, r4
 8005186:	4629      	mov	r1, r5
 8005188:	f7fb f9e2 	bl	8000550 <__aeabi_dmul>
 800518c:	f7fb fc7a 	bl	8000a84 <__aeabi_d2iz>
 8005190:	4606      	mov	r6, r0
 8005192:	f7fb f973 	bl	800047c <__aeabi_i2d>
 8005196:	4b94      	ldr	r3, [pc, #592]	@ (80053e8 <__kernel_rem_pio2+0x688>)
 8005198:	2200      	movs	r2, #0
 800519a:	f7fb f9d9 	bl	8000550 <__aeabi_dmul>
 800519e:	460b      	mov	r3, r1
 80051a0:	4602      	mov	r2, r0
 80051a2:	4629      	mov	r1, r5
 80051a4:	4620      	mov	r0, r4
 80051a6:	f7fb f81b 	bl	80001e0 <__aeabi_dsub>
 80051aa:	f7fb fc6b 	bl	8000a84 <__aeabi_d2iz>
 80051ae:	ab0c      	add	r3, sp, #48	@ 0x30
 80051b0:	f10b 0b18 	add.w	fp, fp, #24
 80051b4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80051b8:	f108 0801 	add.w	r8, r8, #1
 80051bc:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80051c0:	e722      	b.n	8005008 <__kernel_rem_pio2+0x2a8>
 80051c2:	4620      	mov	r0, r4
 80051c4:	4629      	mov	r1, r5
 80051c6:	f7fb fc5d 	bl	8000a84 <__aeabi_d2iz>
 80051ca:	ab0c      	add	r3, sp, #48	@ 0x30
 80051cc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80051d0:	e71a      	b.n	8005008 <__kernel_rem_pio2+0x2a8>
 80051d2:	ab0c      	add	r3, sp, #48	@ 0x30
 80051d4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80051d8:	f7fb f950 	bl	800047c <__aeabi_i2d>
 80051dc:	4622      	mov	r2, r4
 80051de:	462b      	mov	r3, r5
 80051e0:	f7fb f9b6 	bl	8000550 <__aeabi_dmul>
 80051e4:	4652      	mov	r2, sl
 80051e6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 80051ea:	465b      	mov	r3, fp
 80051ec:	4620      	mov	r0, r4
 80051ee:	4629      	mov	r1, r5
 80051f0:	f7fb f9ae 	bl	8000550 <__aeabi_dmul>
 80051f4:	3e01      	subs	r6, #1
 80051f6:	4604      	mov	r4, r0
 80051f8:	460d      	mov	r5, r1
 80051fa:	e718      	b.n	800502e <__kernel_rem_pio2+0x2ce>
 80051fc:	9906      	ldr	r1, [sp, #24]
 80051fe:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8005202:	9106      	str	r1, [sp, #24]
 8005204:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8005208:	f7fb f9a2 	bl	8000550 <__aeabi_dmul>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4650      	mov	r0, sl
 8005212:	4659      	mov	r1, fp
 8005214:	f7fa ffe6 	bl	80001e4 <__adddf3>
 8005218:	3601      	adds	r6, #1
 800521a:	4682      	mov	sl, r0
 800521c:	468b      	mov	fp, r1
 800521e:	9b00      	ldr	r3, [sp, #0]
 8005220:	429e      	cmp	r6, r3
 8005222:	dc01      	bgt.n	8005228 <__kernel_rem_pio2+0x4c8>
 8005224:	42b5      	cmp	r5, r6
 8005226:	dae9      	bge.n	80051fc <__kernel_rem_pio2+0x49c>
 8005228:	ab48      	add	r3, sp, #288	@ 0x120
 800522a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800522e:	e9c5 ab00 	strd	sl, fp, [r5]
 8005232:	3c01      	subs	r4, #1
 8005234:	e6ff      	b.n	8005036 <__kernel_rem_pio2+0x2d6>
 8005236:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005238:	2b02      	cmp	r3, #2
 800523a:	dc0b      	bgt.n	8005254 <__kernel_rem_pio2+0x4f4>
 800523c:	2b00      	cmp	r3, #0
 800523e:	dc39      	bgt.n	80052b4 <__kernel_rem_pio2+0x554>
 8005240:	d05d      	beq.n	80052fe <__kernel_rem_pio2+0x59e>
 8005242:	9b02      	ldr	r3, [sp, #8]
 8005244:	f003 0007 	and.w	r0, r3, #7
 8005248:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800524c:	ecbd 8b02 	vpop	{d8}
 8005250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005254:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8005256:	2b03      	cmp	r3, #3
 8005258:	d1f3      	bne.n	8005242 <__kernel_rem_pio2+0x4e2>
 800525a:	9b05      	ldr	r3, [sp, #20]
 800525c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8005260:	eb0d 0403 	add.w	r4, sp, r3
 8005264:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8005268:	4625      	mov	r5, r4
 800526a:	46c2      	mov	sl, r8
 800526c:	f1ba 0f00 	cmp.w	sl, #0
 8005270:	f1a5 0508 	sub.w	r5, r5, #8
 8005274:	dc6b      	bgt.n	800534e <__kernel_rem_pio2+0x5ee>
 8005276:	4645      	mov	r5, r8
 8005278:	2d01      	cmp	r5, #1
 800527a:	f1a4 0408 	sub.w	r4, r4, #8
 800527e:	f300 8087 	bgt.w	8005390 <__kernel_rem_pio2+0x630>
 8005282:	9c05      	ldr	r4, [sp, #20]
 8005284:	ab48      	add	r3, sp, #288	@ 0x120
 8005286:	441c      	add	r4, r3
 8005288:	2000      	movs	r0, #0
 800528a:	2100      	movs	r1, #0
 800528c:	f1b8 0f01 	cmp.w	r8, #1
 8005290:	f300 809c 	bgt.w	80053cc <__kernel_rem_pio2+0x66c>
 8005294:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8005298:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800529c:	f1b9 0f00 	cmp.w	r9, #0
 80052a0:	f040 80a6 	bne.w	80053f0 <__kernel_rem_pio2+0x690>
 80052a4:	9b04      	ldr	r3, [sp, #16]
 80052a6:	e9c3 7800 	strd	r7, r8, [r3]
 80052aa:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80052ae:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80052b2:	e7c6      	b.n	8005242 <__kernel_rem_pio2+0x4e2>
 80052b4:	9d05      	ldr	r5, [sp, #20]
 80052b6:	ab48      	add	r3, sp, #288	@ 0x120
 80052b8:	441d      	add	r5, r3
 80052ba:	4644      	mov	r4, r8
 80052bc:	2000      	movs	r0, #0
 80052be:	2100      	movs	r1, #0
 80052c0:	2c00      	cmp	r4, #0
 80052c2:	da35      	bge.n	8005330 <__kernel_rem_pio2+0x5d0>
 80052c4:	f1b9 0f00 	cmp.w	r9, #0
 80052c8:	d038      	beq.n	800533c <__kernel_rem_pio2+0x5dc>
 80052ca:	4602      	mov	r2, r0
 80052cc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80052d0:	9c04      	ldr	r4, [sp, #16]
 80052d2:	e9c4 2300 	strd	r2, r3, [r4]
 80052d6:	4602      	mov	r2, r0
 80052d8:	460b      	mov	r3, r1
 80052da:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 80052de:	f7fa ff7f 	bl	80001e0 <__aeabi_dsub>
 80052e2:	ad4a      	add	r5, sp, #296	@ 0x128
 80052e4:	2401      	movs	r4, #1
 80052e6:	45a0      	cmp	r8, r4
 80052e8:	da2b      	bge.n	8005342 <__kernel_rem_pio2+0x5e2>
 80052ea:	f1b9 0f00 	cmp.w	r9, #0
 80052ee:	d002      	beq.n	80052f6 <__kernel_rem_pio2+0x596>
 80052f0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80052f4:	4619      	mov	r1, r3
 80052f6:	9b04      	ldr	r3, [sp, #16]
 80052f8:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80052fc:	e7a1      	b.n	8005242 <__kernel_rem_pio2+0x4e2>
 80052fe:	9c05      	ldr	r4, [sp, #20]
 8005300:	ab48      	add	r3, sp, #288	@ 0x120
 8005302:	441c      	add	r4, r3
 8005304:	2000      	movs	r0, #0
 8005306:	2100      	movs	r1, #0
 8005308:	f1b8 0f00 	cmp.w	r8, #0
 800530c:	da09      	bge.n	8005322 <__kernel_rem_pio2+0x5c2>
 800530e:	f1b9 0f00 	cmp.w	r9, #0
 8005312:	d002      	beq.n	800531a <__kernel_rem_pio2+0x5ba>
 8005314:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005318:	4619      	mov	r1, r3
 800531a:	9b04      	ldr	r3, [sp, #16]
 800531c:	e9c3 0100 	strd	r0, r1, [r3]
 8005320:	e78f      	b.n	8005242 <__kernel_rem_pio2+0x4e2>
 8005322:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005326:	f7fa ff5d 	bl	80001e4 <__adddf3>
 800532a:	f108 38ff 	add.w	r8, r8, #4294967295
 800532e:	e7eb      	b.n	8005308 <__kernel_rem_pio2+0x5a8>
 8005330:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8005334:	f7fa ff56 	bl	80001e4 <__adddf3>
 8005338:	3c01      	subs	r4, #1
 800533a:	e7c1      	b.n	80052c0 <__kernel_rem_pio2+0x560>
 800533c:	4602      	mov	r2, r0
 800533e:	460b      	mov	r3, r1
 8005340:	e7c6      	b.n	80052d0 <__kernel_rem_pio2+0x570>
 8005342:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8005346:	f7fa ff4d 	bl	80001e4 <__adddf3>
 800534a:	3401      	adds	r4, #1
 800534c:	e7cb      	b.n	80052e6 <__kernel_rem_pio2+0x586>
 800534e:	ed95 7b00 	vldr	d7, [r5]
 8005352:	ed8d 7b00 	vstr	d7, [sp]
 8005356:	ed95 7b02 	vldr	d7, [r5, #8]
 800535a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800535e:	ec53 2b17 	vmov	r2, r3, d7
 8005362:	ed8d 7b06 	vstr	d7, [sp, #24]
 8005366:	f7fa ff3d 	bl	80001e4 <__adddf3>
 800536a:	4602      	mov	r2, r0
 800536c:	460b      	mov	r3, r1
 800536e:	4606      	mov	r6, r0
 8005370:	460f      	mov	r7, r1
 8005372:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005376:	f7fa ff33 	bl	80001e0 <__aeabi_dsub>
 800537a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800537e:	f7fa ff31 	bl	80001e4 <__adddf3>
 8005382:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005386:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800538a:	e9c5 6700 	strd	r6, r7, [r5]
 800538e:	e76d      	b.n	800526c <__kernel_rem_pio2+0x50c>
 8005390:	ed94 7b00 	vldr	d7, [r4]
 8005394:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8005398:	ec51 0b17 	vmov	r0, r1, d7
 800539c:	4652      	mov	r2, sl
 800539e:	465b      	mov	r3, fp
 80053a0:	ed8d 7b00 	vstr	d7, [sp]
 80053a4:	f7fa ff1e 	bl	80001e4 <__adddf3>
 80053a8:	4602      	mov	r2, r0
 80053aa:	460b      	mov	r3, r1
 80053ac:	4606      	mov	r6, r0
 80053ae:	460f      	mov	r7, r1
 80053b0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80053b4:	f7fa ff14 	bl	80001e0 <__aeabi_dsub>
 80053b8:	4652      	mov	r2, sl
 80053ba:	465b      	mov	r3, fp
 80053bc:	f7fa ff12 	bl	80001e4 <__adddf3>
 80053c0:	3d01      	subs	r5, #1
 80053c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80053c6:	e9c4 6700 	strd	r6, r7, [r4]
 80053ca:	e755      	b.n	8005278 <__kernel_rem_pio2+0x518>
 80053cc:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80053d0:	f7fa ff08 	bl	80001e4 <__adddf3>
 80053d4:	f108 38ff 	add.w	r8, r8, #4294967295
 80053d8:	e758      	b.n	800528c <__kernel_rem_pio2+0x52c>
 80053da:	bf00      	nop
 80053dc:	f3af 8000 	nop.w
	...
 80053e8:	41700000 	.word	0x41700000
 80053ec:	3e700000 	.word	0x3e700000
 80053f0:	9b04      	ldr	r3, [sp, #16]
 80053f2:	9a04      	ldr	r2, [sp, #16]
 80053f4:	601f      	str	r7, [r3, #0]
 80053f6:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 80053fa:	605c      	str	r4, [r3, #4]
 80053fc:	609d      	str	r5, [r3, #8]
 80053fe:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005402:	60d3      	str	r3, [r2, #12]
 8005404:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8005408:	6110      	str	r0, [r2, #16]
 800540a:	6153      	str	r3, [r2, #20]
 800540c:	e719      	b.n	8005242 <__kernel_rem_pio2+0x4e2>
 800540e:	bf00      	nop

08005410 <scalbn>:
 8005410:	b570      	push	{r4, r5, r6, lr}
 8005412:	ec55 4b10 	vmov	r4, r5, d0
 8005416:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800541a:	4606      	mov	r6, r0
 800541c:	462b      	mov	r3, r5
 800541e:	b991      	cbnz	r1, 8005446 <scalbn+0x36>
 8005420:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8005424:	4323      	orrs	r3, r4
 8005426:	d03d      	beq.n	80054a4 <scalbn+0x94>
 8005428:	4b35      	ldr	r3, [pc, #212]	@ (8005500 <scalbn+0xf0>)
 800542a:	4620      	mov	r0, r4
 800542c:	4629      	mov	r1, r5
 800542e:	2200      	movs	r2, #0
 8005430:	f7fb f88e 	bl	8000550 <__aeabi_dmul>
 8005434:	4b33      	ldr	r3, [pc, #204]	@ (8005504 <scalbn+0xf4>)
 8005436:	429e      	cmp	r6, r3
 8005438:	4604      	mov	r4, r0
 800543a:	460d      	mov	r5, r1
 800543c:	da0f      	bge.n	800545e <scalbn+0x4e>
 800543e:	a328      	add	r3, pc, #160	@ (adr r3, 80054e0 <scalbn+0xd0>)
 8005440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005444:	e01e      	b.n	8005484 <scalbn+0x74>
 8005446:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800544a:	4291      	cmp	r1, r2
 800544c:	d10b      	bne.n	8005466 <scalbn+0x56>
 800544e:	4622      	mov	r2, r4
 8005450:	4620      	mov	r0, r4
 8005452:	4629      	mov	r1, r5
 8005454:	f7fa fec6 	bl	80001e4 <__adddf3>
 8005458:	4604      	mov	r4, r0
 800545a:	460d      	mov	r5, r1
 800545c:	e022      	b.n	80054a4 <scalbn+0x94>
 800545e:	460b      	mov	r3, r1
 8005460:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8005464:	3936      	subs	r1, #54	@ 0x36
 8005466:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800546a:	4296      	cmp	r6, r2
 800546c:	dd0d      	ble.n	800548a <scalbn+0x7a>
 800546e:	2d00      	cmp	r5, #0
 8005470:	a11d      	add	r1, pc, #116	@ (adr r1, 80054e8 <scalbn+0xd8>)
 8005472:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005476:	da02      	bge.n	800547e <scalbn+0x6e>
 8005478:	a11d      	add	r1, pc, #116	@ (adr r1, 80054f0 <scalbn+0xe0>)
 800547a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800547e:	a31a      	add	r3, pc, #104	@ (adr r3, 80054e8 <scalbn+0xd8>)
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f7fb f864 	bl	8000550 <__aeabi_dmul>
 8005488:	e7e6      	b.n	8005458 <scalbn+0x48>
 800548a:	1872      	adds	r2, r6, r1
 800548c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8005490:	428a      	cmp	r2, r1
 8005492:	dcec      	bgt.n	800546e <scalbn+0x5e>
 8005494:	2a00      	cmp	r2, #0
 8005496:	dd08      	ble.n	80054aa <scalbn+0x9a>
 8005498:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800549c:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80054a0:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80054a4:	ec45 4b10 	vmov	d0, r4, r5
 80054a8:	bd70      	pop	{r4, r5, r6, pc}
 80054aa:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80054ae:	da08      	bge.n	80054c2 <scalbn+0xb2>
 80054b0:	2d00      	cmp	r5, #0
 80054b2:	a10b      	add	r1, pc, #44	@ (adr r1, 80054e0 <scalbn+0xd0>)
 80054b4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054b8:	dac1      	bge.n	800543e <scalbn+0x2e>
 80054ba:	a10f      	add	r1, pc, #60	@ (adr r1, 80054f8 <scalbn+0xe8>)
 80054bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80054c0:	e7bd      	b.n	800543e <scalbn+0x2e>
 80054c2:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80054c6:	3236      	adds	r2, #54	@ 0x36
 80054c8:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80054cc:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80054d0:	4620      	mov	r0, r4
 80054d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005508 <scalbn+0xf8>)
 80054d4:	4629      	mov	r1, r5
 80054d6:	2200      	movs	r2, #0
 80054d8:	e7d4      	b.n	8005484 <scalbn+0x74>
 80054da:	bf00      	nop
 80054dc:	f3af 8000 	nop.w
 80054e0:	c2f8f359 	.word	0xc2f8f359
 80054e4:	01a56e1f 	.word	0x01a56e1f
 80054e8:	8800759c 	.word	0x8800759c
 80054ec:	7e37e43c 	.word	0x7e37e43c
 80054f0:	8800759c 	.word	0x8800759c
 80054f4:	fe37e43c 	.word	0xfe37e43c
 80054f8:	c2f8f359 	.word	0xc2f8f359
 80054fc:	81a56e1f 	.word	0x81a56e1f
 8005500:	43500000 	.word	0x43500000
 8005504:	ffff3cb0 	.word	0xffff3cb0
 8005508:	3c900000 	.word	0x3c900000
 800550c:	00000000 	.word	0x00000000

08005510 <floor>:
 8005510:	ec51 0b10 	vmov	r0, r1, d0
 8005514:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005518:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800551c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8005520:	2e13      	cmp	r6, #19
 8005522:	460c      	mov	r4, r1
 8005524:	4605      	mov	r5, r0
 8005526:	4680      	mov	r8, r0
 8005528:	dc34      	bgt.n	8005594 <floor+0x84>
 800552a:	2e00      	cmp	r6, #0
 800552c:	da17      	bge.n	800555e <floor+0x4e>
 800552e:	a332      	add	r3, pc, #200	@ (adr r3, 80055f8 <floor+0xe8>)
 8005530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005534:	f7fa fe56 	bl	80001e4 <__adddf3>
 8005538:	2200      	movs	r2, #0
 800553a:	2300      	movs	r3, #0
 800553c:	f7fb fa98 	bl	8000a70 <__aeabi_dcmpgt>
 8005540:	b150      	cbz	r0, 8005558 <floor+0x48>
 8005542:	2c00      	cmp	r4, #0
 8005544:	da55      	bge.n	80055f2 <floor+0xe2>
 8005546:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800554a:	432c      	orrs	r4, r5
 800554c:	2500      	movs	r5, #0
 800554e:	42ac      	cmp	r4, r5
 8005550:	4c2b      	ldr	r4, [pc, #172]	@ (8005600 <floor+0xf0>)
 8005552:	bf08      	it	eq
 8005554:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8005558:	4621      	mov	r1, r4
 800555a:	4628      	mov	r0, r5
 800555c:	e023      	b.n	80055a6 <floor+0x96>
 800555e:	4f29      	ldr	r7, [pc, #164]	@ (8005604 <floor+0xf4>)
 8005560:	4137      	asrs	r7, r6
 8005562:	ea01 0307 	and.w	r3, r1, r7
 8005566:	4303      	orrs	r3, r0
 8005568:	d01d      	beq.n	80055a6 <floor+0x96>
 800556a:	a323      	add	r3, pc, #140	@ (adr r3, 80055f8 <floor+0xe8>)
 800556c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005570:	f7fa fe38 	bl	80001e4 <__adddf3>
 8005574:	2200      	movs	r2, #0
 8005576:	2300      	movs	r3, #0
 8005578:	f7fb fa7a 	bl	8000a70 <__aeabi_dcmpgt>
 800557c:	2800      	cmp	r0, #0
 800557e:	d0eb      	beq.n	8005558 <floor+0x48>
 8005580:	2c00      	cmp	r4, #0
 8005582:	bfbe      	ittt	lt
 8005584:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 8005588:	4133      	asrlt	r3, r6
 800558a:	18e4      	addlt	r4, r4, r3
 800558c:	ea24 0407 	bic.w	r4, r4, r7
 8005590:	2500      	movs	r5, #0
 8005592:	e7e1      	b.n	8005558 <floor+0x48>
 8005594:	2e33      	cmp	r6, #51	@ 0x33
 8005596:	dd0a      	ble.n	80055ae <floor+0x9e>
 8005598:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800559c:	d103      	bne.n	80055a6 <floor+0x96>
 800559e:	4602      	mov	r2, r0
 80055a0:	460b      	mov	r3, r1
 80055a2:	f7fa fe1f 	bl	80001e4 <__adddf3>
 80055a6:	ec41 0b10 	vmov	d0, r0, r1
 80055aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055ae:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80055b2:	f04f 37ff 	mov.w	r7, #4294967295
 80055b6:	40df      	lsrs	r7, r3
 80055b8:	4207      	tst	r7, r0
 80055ba:	d0f4      	beq.n	80055a6 <floor+0x96>
 80055bc:	a30e      	add	r3, pc, #56	@ (adr r3, 80055f8 <floor+0xe8>)
 80055be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055c2:	f7fa fe0f 	bl	80001e4 <__adddf3>
 80055c6:	2200      	movs	r2, #0
 80055c8:	2300      	movs	r3, #0
 80055ca:	f7fb fa51 	bl	8000a70 <__aeabi_dcmpgt>
 80055ce:	2800      	cmp	r0, #0
 80055d0:	d0c2      	beq.n	8005558 <floor+0x48>
 80055d2:	2c00      	cmp	r4, #0
 80055d4:	da0a      	bge.n	80055ec <floor+0xdc>
 80055d6:	2e14      	cmp	r6, #20
 80055d8:	d101      	bne.n	80055de <floor+0xce>
 80055da:	3401      	adds	r4, #1
 80055dc:	e006      	b.n	80055ec <floor+0xdc>
 80055de:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 80055e2:	2301      	movs	r3, #1
 80055e4:	40b3      	lsls	r3, r6
 80055e6:	441d      	add	r5, r3
 80055e8:	4545      	cmp	r5, r8
 80055ea:	d3f6      	bcc.n	80055da <floor+0xca>
 80055ec:	ea25 0507 	bic.w	r5, r5, r7
 80055f0:	e7b2      	b.n	8005558 <floor+0x48>
 80055f2:	2500      	movs	r5, #0
 80055f4:	462c      	mov	r4, r5
 80055f6:	e7af      	b.n	8005558 <floor+0x48>
 80055f8:	8800759c 	.word	0x8800759c
 80055fc:	7e37e43c 	.word	0x7e37e43c
 8005600:	bff00000 	.word	0xbff00000
 8005604:	000fffff 	.word	0x000fffff

08005608 <_init>:
 8005608:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800560a:	bf00      	nop
 800560c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800560e:	bc08      	pop	{r3}
 8005610:	469e      	mov	lr, r3
 8005612:	4770      	bx	lr

08005614 <_fini>:
 8005614:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005616:	bf00      	nop
 8005618:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800561a:	bc08      	pop	{r3}
 800561c:	469e      	mov	lr, r3
 800561e:	4770      	bx	lr
