<profile>

<section name = "Vitis HLS Report for 'circular_shift_reg'" level="0">
<item name = "Date">Wed Jun  5 00:10:07 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">m1</item>
<item name = "Solution">solution1 (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">75, 75, 0.750 us, 0.750 us, 76, 76, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 283, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">16, -, 740, 973, 0</column>
<column name="Memory">1, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 508, -</column>
<column name="Register">-, -, 238, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 127, 186, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 16, 0, 613, 787, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="regs_mem_V_U">regs_mem_V_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 9, 8, 1, 72</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1072_1_fu_545_p2">+, 0, 0, 12, 4, 3</column>
<column name="add_ln1072_fu_296_p2">+, 0, 0, 12, 4, 2</column>
<column name="add_ln43_1_fu_381_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln43_2_fu_412_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln43_3_fu_443_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln43_4_fu_474_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln43_5_fu_505_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln43_fu_350_p2">+, 0, 0, 12, 4, 4</column>
<column name="add_ln70_1_fu_329_p2">+, 0, 0, 12, 5, 3</column>
<column name="add_ln70_2_fu_360_p2">+, 0, 0, 12, 5, 3</column>
<column name="add_ln70_3_fu_391_p2">+, 0, 0, 12, 5, 4</column>
<column name="add_ln70_4_fu_422_p2">+, 0, 0, 12, 5, 4</column>
<column name="add_ln70_5_fu_453_p2">+, 0, 0, 12, 5, 4</column>
<column name="add_ln70_6_fu_484_p2">+, 0, 0, 12, 5, 4</column>
<column name="add_ln70_7_fu_515_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln70_8_fu_528_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln70_9_fu_540_p2">+, 0, 0, 12, 5, 5</column>
<column name="add_ln70_fu_290_p2">+, 0, 0, 12, 5, 2</column>
<column name="add_ln885_fu_261_p2">+, 0, 0, 12, 5, 1</column>
<column name="icmp_ln1064_fu_266_p2">icmp, 0, 0, 9, 5, 4</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln38_fu_272_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln43_1_fu_342_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln43_2_fu_373_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln43_3_fu_404_p3">select, 0, 0, 4, 1, 3</column>
<column name="select_ln43_4_fu_435_p3">select, 0, 0, 4, 1, 3</column>
<column name="select_ln43_5_fu_466_p3">select, 0, 0, 4, 1, 2</column>
<column name="select_ln43_6_fu_497_p3">select, 0, 0, 4, 1, 2</column>
<column name="select_ln43_7_fu_533_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln43_8_fu_558_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln43_fu_316_p3">select, 0, 0, 4, 1, 4</column>
<column name="xor_ln70_fu_310_p2">xor, 0, 0, 5, 4, 5</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">409, 77, 1, 77</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="gmem_blk_n_AW">9, 2, 1, 2</column>
<column name="gmem_blk_n_B">9, 2, 1, 2</column>
<column name="gmem_blk_n_W">9, 2, 1, 2</column>
<column name="regs_mem_V_address0">37, 7, 4, 28</column>
<column name="regs_mem_V_address1">26, 5, 4, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">76, 0, 76, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_rst_n_inv">1, 0, 1, 0</column>
<column name="ap_rst_reg_1">1, 0, 1, 0</column>
<column name="ap_rst_reg_2">1, 0, 1, 0</column>
<column name="empty_reg_626">4, 0, 4, 0</column>
<column name="regs_mem_V_load_1_reg_664">8, 0, 8, 0</column>
<column name="regs_mem_V_load_2_reg_669">8, 0, 8, 0</column>
<column name="regs_mem_V_load_3_reg_684">8, 0, 8, 0</column>
<column name="regs_mem_V_load_4_reg_689">8, 0, 8, 0</column>
<column name="regs_mem_V_load_5_reg_714">8, 0, 8, 0</column>
<column name="regs_mem_V_load_6_reg_719">8, 0, 8, 0</column>
<column name="regs_mem_V_load_7_reg_739">8, 0, 8, 0</column>
<column name="regs_mem_V_load_8_reg_744">8, 0, 8, 0</column>
<column name="regs_mem_V_load_reg_649">8, 0, 8, 0</column>
<column name="regs_wptr_V">5, 0, 5, 0</column>
<column name="select_ln38_reg_614">5, 0, 5, 0</column>
<column name="select_ln43_7_reg_704">4, 0, 4, 0</column>
<column name="select_ln43_8_reg_709">4, 0, 4, 0</column>
<column name="trunc_ln_reg_734">60, 0, 60, 0</column>
<column name="xor_ln70_reg_639">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 6, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_chain, circular_shift_reg, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_chain, circular_shift_reg, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_chain, circular_shift_reg, return value</column>
<column name="interrupt">out, 1, ap_ctrl_chain, circular_shift_reg, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 16, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 128, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
</table>
</item>
</section>
</profile>
