//! **************************************************************************
// Written by: Map L.57 on Tue Nov 28 16:53:06 2017
//! **************************************************************************

SCHEMATIC START;
COMP "MOUSE_CLK" LOCATE = SITE "L2" LEVEL 1;
COMP "LCD_DATA<0>" LOCATE = SITE "R6" LEVEL 1;
COMP "LCD_DATA<1>" LOCATE = SITE "T3" LEVEL 1;
COMP "LCD_DATA<2>" LOCATE = SITE "R3" LEVEL 1;
COMP "LCD_DATA<3>" LOCATE = SITE "P4" LEVEL 1;
COMP "MOUSE_DATA" LOCATE = SITE "K1" LEVEL 1;
COMP "clk" LOCATE = SITE "AD8" LEVEL 1;
COMP "flash_audio_reset_b" LOCATE = SITE "AD10" LEVEL 1;
COMP "LED_C" LOCATE = SITE "T22" LEVEL 1;
COMP "LED_E" LOCATE = SITE "Y18" LEVEL 1;
COMP "LED_N" LOCATE = SITE "Y8" LEVEL 1;
COMP "LED_S" LOCATE = SITE "AA8" LEVEL 1;
COMP "LED_W" LOCATE = SITE "AA18" LEVEL 1;
COMP "DVI_H" LOCATE = SITE "C19" LEVEL 1;
COMP "DVI_V" LOCATE = SITE "D19" LEVEL 1;
COMP "TP<0>" LOCATE = SITE "E13" LEVEL 1;
COMP "TP<1>" LOCATE = SITE "D14" LEVEL 1;
COMP "TP<2>" LOCATE = SITE "E12" LEVEL 1;
COMP "TP<3>" LOCATE = SITE "F12" LEVEL 1;
COMP "TP<4>" LOCATE = SITE "D15" LEVEL 1;
COMP "TP<5>" LOCATE = SITE "E15" LEVEL 1;
COMP "TP<6>" LOCATE = SITE "E10" LEVEL 1;
COMP "TP<7>" LOCATE = SITE "E11" LEVEL 1;
COMP "rst_n" LOCATE = SITE "T23" LEVEL 1;
PIN rst_n_pin<0> = BEL "rst_n" PINNAME PAD;
PIN "rst_n_pin<0>" CLOCK_DEDICATED_ROUTE;
COMP "audio_sdata_in" LOCATE = SITE "AC12" LEVEL 1;
COMP "DVI_RESET_B" LOCATE = SITE "A18" LEVEL 1;
COMP "DIP<0>" LOCATE = SITE "U4" LEVEL 1;
COMP "DIP<1>" LOCATE = SITE "V3" LEVEL 1;
COMP "DIP<2>" LOCATE = SITE "T4" LEVEL 1;
COMP "DIP<3>" LOCATE = SITE "T5" LEVEL 1;
COMP "DIP<4>" LOCATE = SITE "U6" LEVEL 1;
COMP "DIP<5>" LOCATE = SITE "U5" LEVEL 1;
COMP "DIP<6>" LOCATE = SITE "U7" LEVEL 1;
COMP "DIP<7>" LOCATE = SITE "T7" LEVEL 1;
COMP "LCD_EN" LOCATE = SITE "P6" LEVEL 1;
COMP "LCD_RS" LOCATE = SITE "R7" LEVEL 1;
COMP "LCD_RW" LOCATE = SITE "R5" LEVEL 1;
COMP "DVI_DE" LOCATE = SITE "C18" LEVEL 1;
COMP "CLK_DIFF_FPGA_N" LOCATE = SITE "E17" LEVEL 1;
COMP "CLK_DIFF_FPGA_P" LOCATE = SITE "E16" LEVEL 1;
COMP "KEYBOARD_CLK" LOCATE = SITE "J1" LEVEL 1;
COMP "audio_sync" LOCATE = SITE "AD11" LEVEL 1;
COMP "audio_bit_clk" LOCATE = SITE "AC13" LEVEL 1;
COMP "DVI_XCLK_N" LOCATE = SITE "B20" LEVEL 1;
COMP "DVI_XCLK_P" LOCATE = SITE "A20" LEVEL 1;
COMP "audio_sdata_out" LOCATE = SITE "AC11" LEVEL 1;
COMP "LED_ERR_0" LOCATE = SITE "N4" LEVEL 1;
COMP "LED_ERR_1" LOCATE = SITE "P5" LEVEL 1;
COMP "DVI_D<10>" LOCATE = SITE "B14" LEVEL 1;
COMP "DVI_D<11>" LOCATE = SITE "C14" LEVEL 1;
COMP "DVI_D<0>" LOCATE = SITE "A17" LEVEL 1;
COMP "DVI_D<1>" LOCATE = SITE "B17" LEVEL 1;
COMP "DVI_D<2>" LOCATE = SITE "C17" LEVEL 1;
COMP "DVI_D<3>" LOCATE = SITE "D18" LEVEL 1;
COMP "DVI_D<4>" LOCATE = SITE "C16" LEVEL 1;
COMP "DVI_D<5>" LOCATE = SITE "D16" LEVEL 1;
COMP "DVI_D<6>" LOCATE = SITE "B16" LEVEL 1;
COMP "DVI_D<7>" LOCATE = SITE "B15" LEVEL 1;
COMP "DVI_D<8>" LOCATE = SITE "A15" LEVEL 1;
COMP "DVI_D<9>" LOCATE = SITE "A14" LEVEL 1;
COMP "BUTTON_C" LOCATE = SITE "B21" LEVEL 1;
COMP "BUTTON_E" LOCATE = SITE "A23" LEVEL 1;
COMP "BUTTON_N" LOCATE = SITE "A22" LEVEL 1;
COMP "BUTTON_S" LOCATE = SITE "B22" LEVEL 1;
COMP "BUTTON_W" LOCATE = SITE "C21" LEVEL 1;
COMP "CLK_33MHZ_FPGA" LOCATE = SITE "AB12" LEVEL 1;
COMP "I2C_SDA_DVI" LOCATE = SITE "D20" LEVEL 1;
COMP "I2C_SCL_DVI" LOCATE = SITE "D21" LEVEL 1;
COMP "CLK_27MHZ_FPGA" LOCATE = SITE "AD13" LEVEL 1;
COMP "TELE_RX" LOCATE = SITE "AB26" LEVEL 1;
COMP "TELE_TX" LOCATE = SITE "P21" LEVEL 1;
TIMEGRP A_CRG_CLKDV_BUF = BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_20"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_19"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_18"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_17"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_16"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_15"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_14"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_10"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_9"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_8"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_7"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_6"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_5"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_4"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_3"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_2"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_17"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_16"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_15"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_14"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_10"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_9"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_10"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_9"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_8" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_13" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_12" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_10" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_9" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_8" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_30" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_26" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_25" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_22" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_21" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_20" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_19" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_18" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_17" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_16" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_15" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_14" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_11" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_10" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_0" BEL "A_LCD/valid_i_lvl" BEL
        "A_LCD/valid_i_d" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_0" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_31" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_30" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_29" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_28" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_27" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_26" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_25" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_24" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_23" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_22" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_21" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_20" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_19" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_18" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_17" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_16" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_15" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_14" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_13" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_12" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_11" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_10" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_9" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_8" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_7" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_6" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_5" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_4" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_3" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_2" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_1" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1";
TIMEGRP A_CRG_CLKDV_BUF_0 = BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_clk_reg" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/ps2_data_reg" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/last_ps2_clk" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/idle_counter_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/s_ps2_transceiver_FSM_FFd3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd1"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/cur_bit_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_20"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_19"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_18"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_17"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_16"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_15"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_14"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_10"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_9"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_8"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_7"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_6"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_5"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_4"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_3"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_2"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/waiting_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_17"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_16"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_15"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_14"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_10"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_9"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/transfer_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_13"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_12"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_11"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_10"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_9"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_8"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_7"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_6"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_5"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_2"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_initiate_counter_1"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/error_communication_timed_out"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/command_was_sent"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_8" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/ps2_command_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/bit_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/debounce_timer_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_14" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_13" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_12" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_11" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_10" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_9" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_8" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/watchdog_timer_count_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_32" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_31" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_30" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_29" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_28" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_27" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_26" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_25" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_24" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_23" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_22" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_21" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_20" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_19" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_18" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_17" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_16" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_15" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_14" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_13" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_12" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_11" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_10" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_9" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_8" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_7" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_6" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_5" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_4" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/q_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_1" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m1_state_0" BEL "A_LCD/valid_i_lvl" BEL
        "A_LCD/valid_i_d" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd3"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd2"
        BEL "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_count_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_0" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/received_data_en" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_7" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_6" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_5" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_4" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_3" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_2" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/data_shift_reg_0" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_31" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_30" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_29" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_28" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_27" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_26" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_25" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_24" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_23" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_22" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_21" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_20" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_19" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_18" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_17" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_16" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_15" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_14" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_13" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_12" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_11" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_10" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_9" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_8" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_7" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_6" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_5" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_4" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_3" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_2" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_1" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/cnt_wait_0" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_1" BEL
        "A_PS2_KEY_MOUSE/A2_KEYBOARD_CTRL/curSTATE_0" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_3" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_2" BEL
        "A_PS2_KEY_MOUSE/A0_MOUSE/m1/m2_state_1" BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A1_PS2_Command_Out/s_ps2_transmitter_FSM_FFd4"
        BEL
        "A_PS2_KEY_MOUSE/A1_KEYBOARD/A0_PS2_Data_In/s_ps2_receiver_FSM_FFd1";
TIMEGRP A_CRG_CLKFX_BUF = BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/DISP_MODE_0" BEL "A_DVI_TELE_TXRX/DISP_MODE_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_3" BEL "A_DVI_TELE_TXRX/FPGA_MODE_2" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_4" BEL "A_DVI_TELE_TXRX/FPGA_MODE_1" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_0" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_31" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_30" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_29" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_28" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_27" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_26" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_25" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_24" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_23" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_22" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_21" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_20" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/r_update" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_14"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_12"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_11"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_10"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_10" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[2].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[3].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[4].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[5].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[6].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[7].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[8].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[9].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift1" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift2" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_0";
TIMEGRP A_CRG_CLKFX_BUF_1 = BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/DISP_MODE_0" BEL "A_DVI_TELE_TXRX/DISP_MODE_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_3" BEL "A_DVI_TELE_TXRX/FPGA_MODE_2" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_4" BEL "A_DVI_TELE_TXRX/FPGA_MODE_1" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_0" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_31" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_30" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_29" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_28" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_27" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_26" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_25" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_24" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_23" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_22" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_21" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_20" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/r_update" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_14"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_12"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_11"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_10"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_10" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[2].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[3].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[4].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[5].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[6].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[7].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[8].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[9].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift1" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift2" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_0";
TIMEGRP A_CRG_CLKFX_BUF_0 = BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/DISP_MODE_0" BEL "A_DVI_TELE_TXRX/DISP_MODE_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_3" BEL "A_DVI_TELE_TXRX/FPGA_MODE_2" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_4" BEL "A_DVI_TELE_TXRX/FPGA_MODE_1" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_0" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_31" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_30" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_29" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_28" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_27" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_26" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_25" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_24" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_23" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_22" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_21" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_20" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/r_update" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_14"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_12"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_11"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_10"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_10" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[2].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[3].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[4].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[5].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[6].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[7].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[8].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[9].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift1" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift2" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_0";
TIMEGRP A_CRG_CLKFX_BUF_2 = BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Cntrl/FullReg/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CurrentState_FSM_FFd2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/BitCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/PhaseCnt/Register/Out_1"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDEReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/LastState_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/state_cur_FSM_FFd1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/DISP_MODE_0" BEL "A_DVI_TELE_TXRX/DISP_MODE_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/r_addr_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_9" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_8" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_7" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_rdy_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/cnt_run_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A1_SYNC/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A0_SYNC_GEN/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx" BEL
        "A_DVI_TELE_TXRX/A_TELE_TX/o_tx_flag" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_3" BEL "A_DVI_TELE_TXRX/FPGA_MODE_2" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_4" BEL "A_DVI_TELE_TXRX/FPGA_MODE_1" BEL
        "A_DVI_TELE_TXRX/FPGA_MODE_0" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_N" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_S" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_E" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_C" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/O_PLS_BUTTON_W" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_4" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_31" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_30" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_29" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_28" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_27" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_26" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_25" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_24" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_23" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_22" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_21" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_20" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_19" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_18" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_17" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_16" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_15" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_14" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_13" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_idle_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_b_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_r_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_g_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_frame_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_color_0" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_12" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_11" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_10" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_9" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_8" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_7" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_6" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_5" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_4" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_3" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_2" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_1" BEL
        "A_DVI_TELE_TXRX/A_CPG/cnt_line_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/o_rx_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/ErrCnt_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_19" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_18" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_17" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_16" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_15" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_14" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_13" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_12" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_11" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_10" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_9" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_8" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_7" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_6" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_5" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_4" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/Period_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_data_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_flag" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/cnt_data_out_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_2" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_1" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/o_addr_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_ERR/r_update" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SCLShft/SHIFT.Register/Out_2"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_15"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_14"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_13"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_12"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_11"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_10"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/InLatch/Value/Out_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_y_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_10" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_9" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_8" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_7" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_5" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_4" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/r_cnt_x_0" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/area_1" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_6" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_3" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_red_2" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_RECT/A2_DRAW/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/SDAShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CControl/Master/CycCnt/Register/Out_0"
        BEL "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_row_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_red_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_1_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_0_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_1_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_2_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_4_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_5_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_3_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_6_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_7_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_8_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_9_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_10_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_11_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_13_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_14_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_12_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_15_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_16_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_17_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_18_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_19_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_20_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_22_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_23_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_21_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_24_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_25_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_26_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_27_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_28_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_29_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_30_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_31_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_32_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_33_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_34_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_35_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_36_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_37_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_39_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_40_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_38_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_41_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_42_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_43_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_44_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_45_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_46_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_48_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_49_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_47_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_50_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_51_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_52_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_53_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_54_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_55_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_57_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_58_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_56_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_59_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_60_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_61_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_62_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_63_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_64_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_65_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_66_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_67_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_68_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_69_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_70_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_71_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_72_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_74_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_75_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_73_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_76_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_77_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_78_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_79_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_80_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_81_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_83_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_84_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_82_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_85_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_86_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_87_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_88_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_89_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_90_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_92_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_93_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_91_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_94_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_95_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_96_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_97_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_98_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_99_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_100_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_101_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_102_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_103_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_104_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_105_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_106_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_107_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_109_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_110_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_108_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_111_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_112_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_113_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_114_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_115_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_116_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_118_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_119_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_117_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_120_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_121_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_122_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_123_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_124_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_125_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_127_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/disp_buf_0_126_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_de" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_ha" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_va" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_hs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/o_sync_vs" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_v_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_6" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_5" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_4" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_h_0" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_3" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_2" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_1" BEL
        "A_DVI_TELE_TXRX/A_DISPLAY/A1_DISP_DIGIT/r_cnt_clmn_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CCmdInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_5"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_6"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_7"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_8"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_9"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_10"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_11"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_12"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_13"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_14"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_15"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_16"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_17"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_18"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_19"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_20"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_21"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_22"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_23"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_24"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_25"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_26"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_27"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_28"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_29"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_30"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_31"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_32"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_33"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_34"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_35"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_36"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_37"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_38"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.DataShft/SHIFT.Register/Out_39"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_0"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_1"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_2"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_3"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_4"
        BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.VldShft/SHIFT.Register/Out_5"
        BEL "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.SprReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIInit/I2CDatInit/SHIFT.LstValReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_10" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/XCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_9" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_8" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_7" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_6" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_5" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_4" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_3" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/YCnt/Register/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[2].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[3].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[4].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[5].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[6].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[7].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[8].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[9].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[10].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/VideoBuf/bit[11].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[0].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/ClockBuf/bit[1].ODDR" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/SyncBuf/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/FVPReg/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAX/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnAY/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnHS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_0" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_1" BEL
        "A_DVI_TELE_TXRX/A_DVI/DVIData/PixCnt/RgnVS/FSM.State/Out_2" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_E_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_N_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_S_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_C_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/Mshreg_BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_BUTTON/BUTTON_W_D_3" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/Mshreg_rx_stream_buf_0" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_01" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift1" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift2" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/rst_n_inv_shift5" BEL
        "A_DVI_TELE_TXRX/A_TELE_RX/rx_stream_buf_0";
TIMEGRP CLK_27MHZ_FPGA = BEL "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_4" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_W" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_C" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/O_PLS_BUTTON_S" BEL
        "A_AUDIO/A0_IF/oAudio_R_19" BEL "A_AUDIO/A0_IF/oAudio_R_18" BEL
        "A_AUDIO/A0_IF/oAudio_R_17" BEL "A_AUDIO/A0_IF/oAudio_R_16" BEL
        "A_AUDIO/A0_IF/oAudio_R_15" BEL "A_AUDIO/A0_IF/oAudio_R_14" BEL
        "A_AUDIO/A0_IF/oAudio_R_13" BEL "A_AUDIO/A0_IF/oAudio_R_12" BEL
        "A_AUDIO/A0_IF/oAudio_R_11" BEL "A_AUDIO/A0_IF/oAudio_R_10" BEL
        "A_AUDIO/A0_IF/oAudio_R_9" BEL "A_AUDIO/A0_IF/oAudio_R_8" BEL
        "A_AUDIO/A0_IF/oAudio_R_7" BEL "A_AUDIO/A0_IF/oAudio_R_6" BEL
        "A_AUDIO/A0_IF/oAudio_R_5" BEL "A_AUDIO/A0_IF/oAudio_R_4" BEL
        "A_AUDIO/A0_IF/oAudio_R_3" BEL "A_AUDIO/A0_IF/oAudio_R_2" BEL
        "A_AUDIO/A0_IF/oAudio_R_1" BEL "A_AUDIO/A0_IF/oAudio_R_0" BEL
        "A_AUDIO/A0_IF/oAudio_sync" BEL "A_AUDIO/A0_IF/oAudio_L_19" BEL
        "A_AUDIO/A0_IF/oAudio_L_18" BEL "A_AUDIO/A0_IF/oAudio_L_17" BEL
        "A_AUDIO/A0_IF/oAudio_L_16" BEL "A_AUDIO/A0_IF/oAudio_L_15" BEL
        "A_AUDIO/A0_IF/oAudio_L_14" BEL "A_AUDIO/A0_IF/oAudio_L_13" BEL
        "A_AUDIO/A0_IF/oAudio_L_12" BEL "A_AUDIO/A0_IF/oAudio_L_11" BEL
        "A_AUDIO/A0_IF/oAudio_L_10" BEL "A_AUDIO/A0_IF/oAudio_L_9" BEL
        "A_AUDIO/A0_IF/oAudio_L_8" BEL "A_AUDIO/A0_IF/oAudio_L_7" BEL
        "A_AUDIO/A0_IF/oAudio_L_6" BEL "A_AUDIO/A0_IF/oAudio_L_5" BEL
        "A_AUDIO/A0_IF/oAudio_L_4" BEL "A_AUDIO/A0_IF/oAudio_L_3" BEL
        "A_AUDIO/A0_IF/oAudio_L_2" BEL "A_AUDIO/A0_IF/oAudio_L_1" BEL
        "A_AUDIO/A0_IF/oAudio_L_0" BEL
        "A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d3" BEL
        "A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d2" BEL
        "A_AUDIO/A0_IF/data_in_chg_lvl_sysclk_d1" BEL
        "A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d3" BEL
        "A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d2" BEL
        "A_AUDIO/A0_IF/iAudio_sync_lvl_audclk_d1" BEL
        "A_AUDIO/A0_IF/mode_no_proc" BEL "A_AUDIO/A0_IF/mode_mute" BEL
        "A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_2" BEL
        "A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_1" BEL
        "A_AUDIO/A0_IF/chg_state_ac97_to_aud_lvl_d_0" BEL
        "A_AUDIO/A0_IF/iAudio_sync_lvl_sysclk" BEL
        "A_AUDIO/A0_IF/curSTATE_CTRL_1" BEL "A_AUDIO/A0_IF/curSTATE_CTRL_0"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_19" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_18" BEL "A_AUDIO/A0_IF/cnt_audio_rst_17"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_16" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_15" BEL "A_AUDIO/A0_IF/cnt_audio_rst_14"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_13" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_12" BEL "A_AUDIO/A0_IF/cnt_audio_rst_11"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_10" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_9" BEL "A_AUDIO/A0_IF/cnt_audio_rst_8"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_7" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_6" BEL "A_AUDIO/A0_IF/cnt_audio_rst_5"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_4" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_3" BEL "A_AUDIO/A0_IF/cnt_audio_rst_2"
        BEL "A_AUDIO/A0_IF/cnt_audio_rst_1" BEL
        "A_AUDIO/A0_IF/cnt_audio_rst_0" BEL
        "A_AUDIO/A0_IF/chg_state_ctrl_to_init_lvl" BEL
        "A_AUDIO/A1_PROC/mode_mute" BEL "A_AUDIO/A1_PROC/oAudio_R_19" BEL
        "A_AUDIO/A1_PROC/oAudio_R_18" BEL "A_AUDIO/A1_PROC/oAudio_R_17" BEL
        "A_AUDIO/A1_PROC/oAudio_R_16" BEL "A_AUDIO/A1_PROC/oAudio_R_15" BEL
        "A_AUDIO/A1_PROC/oAudio_R_14" BEL "A_AUDIO/A1_PROC/oAudio_R_13" BEL
        "A_AUDIO/A1_PROC/oAudio_R_12" BEL "A_AUDIO/A1_PROC/oAudio_R_11" BEL
        "A_AUDIO/A1_PROC/oAudio_R_10" BEL "A_AUDIO/A1_PROC/oAudio_R_9" BEL
        "A_AUDIO/A1_PROC/oAudio_R_8" BEL "A_AUDIO/A1_PROC/oAudio_R_7" BEL
        "A_AUDIO/A1_PROC/oAudio_R_6" BEL "A_AUDIO/A1_PROC/oAudio_R_5" BEL
        "A_AUDIO/A1_PROC/oAudio_R_4" BEL "A_AUDIO/A1_PROC/oAudio_R_3" BEL
        "A_AUDIO/A1_PROC/oAudio_R_2" BEL "A_AUDIO/A1_PROC/oAudio_R_1" BEL
        "A_AUDIO/A1_PROC/oAudio_R_0" BEL "A_AUDIO/A1_PROC/oAudio_sync" BEL
        "A_AUDIO/A1_PROC/oAudio_L_19" BEL "A_AUDIO/A1_PROC/oAudio_L_18" BEL
        "A_AUDIO/A1_PROC/oAudio_L_17" BEL "A_AUDIO/A1_PROC/oAudio_L_16" BEL
        "A_AUDIO/A1_PROC/oAudio_L_15" BEL "A_AUDIO/A1_PROC/oAudio_L_14" BEL
        "A_AUDIO/A1_PROC/oAudio_L_13" BEL "A_AUDIO/A1_PROC/oAudio_L_12" BEL
        "A_AUDIO/A1_PROC/oAudio_L_11" BEL "A_AUDIO/A1_PROC/oAudio_L_10" BEL
        "A_AUDIO/A1_PROC/oAudio_L_9" BEL "A_AUDIO/A1_PROC/oAudio_L_8" BEL
        "A_AUDIO/A1_PROC/oAudio_L_7" BEL "A_AUDIO/A1_PROC/oAudio_L_6" BEL
        "A_AUDIO/A1_PROC/oAudio_L_5" BEL "A_AUDIO/A1_PROC/oAudio_L_4" BEL
        "A_AUDIO/A1_PROC/oAudio_L_3" BEL "A_AUDIO/A1_PROC/oAudio_L_2" BEL
        "A_AUDIO/A1_PROC/oAudio_L_1" BEL "A_AUDIO/A1_PROC/oAudio_L_0" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_W_D_3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_W_D_3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_C_D_3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_C_D_3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/Mshreg_BUTTON_S_D_3" BEL
        "A_AUDIO/A0_IF/A_BUTTON_PLS/BUTTON_S_D_3";
PIN A_CRG/DCM_ADV_INST_pins<4> = BEL "A_CRG/DCM_ADV_INST" PINNAME CLKIN;
TIMEGRP sys_clk_pin = PIN "A_CRG/DCM_ADV_INST_pins<4>";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
TS_A_CRG_CLKFX_BUF = PERIOD TIMEGRP "A_CRG_CLKFX_BUF" TS_sys_clk_pin * 0.75
        HIGH 50%;
TS_A_CRG_CLKFX_BUF_1 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_1" TS_sys_clk_pin *
        0.75 HIGH 50%;
TS_A_CRG_CLKDV_BUF = PERIOD TIMEGRP "A_CRG_CLKDV_BUF" TS_sys_clk_pin / 2 HIGH
        50%;
TS_A_CRG_CLKFX_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_0" TS_sys_clk_pin *
        0.75 HIGH 50%;
TS_A_CRG_CLKDV_BUF_0 = PERIOD TIMEGRP "A_CRG_CLKDV_BUF_0" TS_sys_clk_pin / 2
        HIGH 50%;
TS_A_CRG_CLKFX_BUF_2 = PERIOD TIMEGRP "A_CRG_CLKFX_BUF_2" TS_sys_clk_pin *
        0.75 HIGH 50%;
PIN I2C_SCL_DVI_OBUFT_pins<1> = BEL "I2C_SCL_DVI_OBUFT" PINNAME OUT;
PIN I2C_SDA_DVI_IOBUF/OBUFT_pins<1> = BEL "I2C_SDA_DVI_IOBUF/OBUFT" PINNAME
        OUT;
PIN LCD_DATA_2_OBUFT_pins<1> = BEL "LCD_DATA_2_OBUFT" PINNAME OUT;
PIN LCD_DATA_1_OBUFT_pins<1> = BEL "LCD_DATA_1_OBUFT" PINNAME OUT;
PIN LCD_DATA_0_OBUFT_pins<1> = BEL "LCD_DATA_0_OBUFT" PINNAME OUT;
PIN LCD_EN_OBUF_pins<1> = BEL "LCD_EN_OBUF" PINNAME OUT;
PIN LCD_RS_OBUF_pins<1> = BEL "LCD_RS_OBUF" PINNAME OUT;
PIN LCD_RW_OBUF_pins<1> = BEL "LCD_RW_OBUF" PINNAME OUT;
PIN TP_1_OBUF_pins<1> = BEL "TP_1_OBUF" PINNAME OUT;
PIN TP_0_OBUF_pins<1> = BEL "TP_0_OBUF" PINNAME OUT;
PIN LCD_DATA_3_IOBUF/OBUFT_pins<1> = BEL "LCD_DATA_3_IOBUF/OBUFT" PINNAME OUT;
PIN I2C_SDA_DVI_pins<0> = BEL "I2C_SDA_DVI" PINNAME PAD;
PIN LCD_DATA<3>_pins<0> = BEL "LCD_DATA<3>" PINNAME PAD;
PIN rst_n_pins<0> = BEL "rst_n" PINNAME PAD;
PIN "I2C_SCL_DVI_OBUFT_pins<1>" TIG;
PIN "I2C_SDA_DVI_IOBUF/OBUFT_pins<1>" TIG;
PIN "LCD_DATA_2_OBUFT_pins<1>" TIG;
PIN "LCD_DATA_1_OBUFT_pins<1>" TIG;
PIN "LCD_DATA_0_OBUFT_pins<1>" TIG;
PIN "LCD_EN_OBUF_pins<1>" TIG;
PIN "LCD_RS_OBUF_pins<1>" TIG;
PIN "LCD_RW_OBUF_pins<1>" TIG;
PIN "TP_1_OBUF_pins<1>" TIG;
PIN "TP_0_OBUF_pins<1>" TIG;
PIN "LCD_DATA_3_IOBUF/OBUFT_pins<1>" TIG;
PIN "I2C_SDA_DVI_pins<0>" TIG;
PIN "LCD_DATA<3>_pins<0>" TIG;
PIN "rst_n_pins<0>" TIG;
SCHEMATIC END;

