var g_data = {"name":"../rtl/classes/coverage.svh","src":"class Coverage extends Component;\n\n  virtual fifo_inf vif;\n\n  covergroup cg1 @(posedge vif.clk);\n    cp_full:coverpoint vif.full;\n    cp_empty:coverpoint vif.empty;\n    cp_reset:coverpoint vif.reset;\n    cp_clear:coverpoint vif.clear;\n    cp_almost_full:coverpoint vif.almost_full;\n    cp_almost_empty:coverpoint vif.almost_empty;\n    cp_read:coverpoint vif.read;\n    cp_write:coverpoint vif.write;\n    \n    cp_count:coverpoint vif.cnt{\n      bins count[] = {[DEPTH:0]};\n    }\n\n    cp_data_in: coverpoint vif.data_in{\n      bins low = {0};\n      bins mid[10] = {[1:$]};\n      bins high = {'1};\n    }\n    cp_data_out: coverpoint vif.data_out{\n      bins low = {0};\n      bins mid[10] = {[1:$]};\n      bins high = {'1};\n    }\n\n    cp_write_full:cross cp_full,cp_write;\n    cp_read_empty:cross cp_empty,cp_read;\n    cp_read_write:cross cp_read,cp_write;\n\n\n\n  endgroup\n\n  function new(virtual fifo_inf vif);\n    this.vif = vif;\n    cg1 = new();\n  endfunction\n\n\n  virtual task run(int n);\n    cg1.sample();\n  endtask\n\n\nendclass\n","lang":"verilog"};
processSrcData(g_data);