#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Nov 25 12:09:49 2022
# Process ID: 17832
# Current directory: D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fd_reality/AppData/Roaming/Xilinx/Vivado/LSTM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_LSTM_Top_0_1/design_1_LSTM_Top_0_1.dcp' for cell 'design_1_i/LSTM_Top_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 879.742 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6199 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/FPGA/Lab1/PLDLSTM/PLDLSTM.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [E:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 1128.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 5 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

19 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:50 . Memory (MB): peak = 1128.750 ; gain = 769.070
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.738 ; gain = 22.988

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18ce1a13e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1813.887 ; gain = 661.641

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 19 inverter(s) to 107 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24d7570ca

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-389] Phase Retarget created 331 cells and removed 462 cells
INFO: [Opt 31-1021] In phase Retarget, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 2 Constant propagation | Checksum: 18382087b

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-389] Phase Constant propagation created 415 cells and removed 1239 cells
INFO: [Opt 31-1021] In phase Constant propagation, 24 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 195e8be35

Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 845 cells
INFO: [Opt 31-1021] In phase Sweep, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 195e8be35

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 195e8be35

Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 195e8be35

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2016.184 ; gain = 0.281
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             331  |             462  |                                             24  |
|  Constant propagation         |             415  |            1239  |                                             24  |
|  Sweep                        |               0  |             845  |                                             96  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.314 . Memory (MB): peak = 2016.184 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 20b5e7e79

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2016.184 ; gain = 0.281

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.876 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 56 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 112
Ending PowerOpt Patch Enables Task | Checksum: 17083f57e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.825 . Memory (MB): peak = 2620.918 ; gain = 0.000
Ending Power Optimization Task | Checksum: 17083f57e

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 2620.918 ; gain = 604.734

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17083f57e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.918 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2620.918 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1f1f43729

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:56 ; elapsed = 00:01:21 . Memory (MB): peak = 2620.918 ; gain = 1492.168
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.100 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:31 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 2620.918 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 6 Advisories
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 15c09d11d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2620.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 103ceb252

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f8e3eefb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f8e3eefb

Time (s): cpu = 00:00:48 ; elapsed = 00:00:36 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f8e3eefb

Time (s): cpu = 00:00:49 ; elapsed = 00:00:37 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 17b3682c5

Time (s): cpu = 00:00:58 ; elapsed = 00:00:42 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 2560 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1104 nets or cells. Created 4 new cells, deleted 1100 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-457] Pass 1. Identified 1 candidate cell for DSP register optimization.
INFO: [Physopt 32-666] Processed cell design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP. No change.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2620.918 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            4  |           1100  |                  1104  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Fanout                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:01  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            4  |           1100  |                  1104  |           0  |           8  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1944ea684

Time (s): cpu = 00:02:51 ; elapsed = 00:01:53 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 2.2 Global Placement Core | Checksum: 198ec30eb

Time (s): cpu = 00:02:55 ; elapsed = 00:01:56 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 2 Global Placement | Checksum: 198ec30eb

Time (s): cpu = 00:02:56 ; elapsed = 00:01:57 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2562e7c31

Time (s): cpu = 00:03:05 ; elapsed = 00:02:03 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21c6998ca

Time (s): cpu = 00:03:26 ; elapsed = 00:02:18 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f1c3fce7

Time (s): cpu = 00:03:27 ; elapsed = 00:02:19 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 14c1a510e

Time (s): cpu = 00:03:27 ; elapsed = 00:02:19 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1dd10ca62

Time (s): cpu = 00:03:41 ; elapsed = 00:02:28 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a8b2f12c

Time (s): cpu = 00:04:08 ; elapsed = 00:02:58 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 18e7c68d5

Time (s): cpu = 00:04:12 ; elapsed = 00:03:03 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 237947ceb

Time (s): cpu = 00:04:13 ; elapsed = 00:03:04 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 237947ceb

Time (s): cpu = 00:04:14 ; elapsed = 00:03:05 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 26c678af3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 26c678af3

Time (s): cpu = 00:04:44 ; elapsed = 00:03:27 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.192. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1bf0d4c72

Time (s): cpu = 00:05:19 ; elapsed = 00:03:52 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1bf0d4c72

Time (s): cpu = 00:05:20 ; elapsed = 00:03:52 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1bf0d4c72

Time (s): cpu = 00:05:20 ; elapsed = 00:03:53 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1bf0d4c72

Time (s): cpu = 00:05:21 ; elapsed = 00:03:53 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1e97f6f3e

Time (s): cpu = 00:05:22 ; elapsed = 00:03:54 . Memory (MB): peak = 2620.918 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e97f6f3e

Time (s): cpu = 00:05:22 ; elapsed = 00:03:54 . Memory (MB): peak = 2620.918 ; gain = 0.000
Ending Placer Task | Checksum: 1cb66177d

Time (s): cpu = 00:05:22 ; elapsed = 00:03:54 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:30 ; elapsed = 00:03:59 . Memory (MB): peak = 2620.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.062 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2620.918 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2620.918 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.192 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: c406b033

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.192 | TNS=0.000 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 2 DSP Register Optimization | Checksum: c406b033

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.192 | TNS=0.000 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.192 | TNS=0.000 |
Phase 3 Critical Path Optimization | Checksum: c406b033

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 2620.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.080 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.192 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Path  |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total          |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2620.918 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: c406b033

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
106 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:58 ; elapsed = 00:00:31 . Memory (MB): peak = 2620.918 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 2620.918 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.918 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d0795ddc ConstDB: 0 ShapeSum: 24ffaa55 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d0e66da7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:29 . Memory (MB): peak = 2620.918 ; gain = 0.000
Post Restoration Checksum: NetGraph: 69676193 NumContArr: 677f0c14 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d0e66da7

Time (s): cpu = 00:00:46 ; elapsed = 00:00:30 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d0e66da7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2620.918 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d0e66da7

Time (s): cpu = 00:00:47 ; elapsed = 00:00:30 . Memory (MB): peak = 2620.918 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 10d8c98c0

Time (s): cpu = 00:01:23 ; elapsed = 00:00:54 . Memory (MB): peak = 2689.777 ; gain = 68.859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.351  | TNS=0.000  | WHS=-0.254 | THS=-573.543|

Phase 2 Router Initialization | Checksum: 10ff1181e

Time (s): cpu = 00:01:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2710.395 ; gain = 89.477

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 71028
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 71028
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 20d6125b1

Time (s): cpu = 00:02:14 ; elapsed = 00:01:23 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8741
 Number of Nodes with overlaps = 1471
 Number of Nodes with overlaps = 431
 Number of Nodes with overlaps = 193
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.086 | TNS=-0.086 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: f1509703

Time (s): cpu = 00:03:54 ; elapsed = 00:02:29 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 329
 Number of Nodes with overlaps = 198
 Number of Nodes with overlaps = 132
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.044  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: a8a7f9e4

Time (s): cpu = 00:04:33 ; elapsed = 00:03:01 . Memory (MB): peak = 2728.797 ; gain = 107.879
Phase 4 Rip-up And Reroute | Checksum: a8a7f9e4

Time (s): cpu = 00:04:33 ; elapsed = 00:03:01 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 9fed4763

Time (s): cpu = 00:04:40 ; elapsed = 00:03:05 . Memory (MB): peak = 2728.797 ; gain = 107.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.175  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 9fed4763

Time (s): cpu = 00:04:40 ; elapsed = 00:03:06 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 9fed4763

Time (s): cpu = 00:04:40 ; elapsed = 00:03:06 . Memory (MB): peak = 2728.797 ; gain = 107.879
Phase 5 Delay and Skew Optimization | Checksum: 9fed4763

Time (s): cpu = 00:04:41 ; elapsed = 00:03:06 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14e317637

Time (s): cpu = 00:04:49 ; elapsed = 00:03:11 . Memory (MB): peak = 2728.797 ; gain = 107.879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.175  | TNS=0.000  | WHS=0.007  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: f1d136bc

Time (s): cpu = 00:04:49 ; elapsed = 00:03:12 . Memory (MB): peak = 2728.797 ; gain = 107.879
Phase 6 Post Hold Fix | Checksum: f1d136bc

Time (s): cpu = 00:04:49 ; elapsed = 00:03:12 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 16.8629 %
  Global Horizontal Routing Utilization  = 21.0907 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13ac64d0f

Time (s): cpu = 00:04:50 ; elapsed = 00:03:12 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13ac64d0f

Time (s): cpu = 00:04:50 ; elapsed = 00:03:12 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: e8f98dc9

Time (s): cpu = 00:04:56 ; elapsed = 00:03:19 . Memory (MB): peak = 2728.797 ; gain = 107.879

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.175  | TNS=0.000  | WHS=0.007  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: e8f98dc9

Time (s): cpu = 00:04:57 ; elapsed = 00:03:20 . Memory (MB): peak = 2728.797 ; gain = 107.879
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:04:57 ; elapsed = 00:03:20 . Memory (MB): peak = 2728.797 ; gain = 107.879

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
122 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:05 ; elapsed = 00:03:25 . Memory (MB): peak = 2728.797 ; gain = 107.879
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2728.797 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 2728.797 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:38 ; elapsed = 00:00:18 . Memory (MB): peak = 2728.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:20 ; elapsed = 00:00:11 . Memory (MB): peak = 2728.797 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:51 ; elapsed = 00:00:30 . Memory (MB): peak = 2893.324 ; gain = 164.527
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
134 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:38 ; elapsed = 00:00:24 . Memory (MB): peak = 2937.434 ; gain = 44.109
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Memdata 28-167] Found XPM memory block design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 input design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
INFO: [Common 17-14] Message 'DRC DPIP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PATTERNDETECT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/CARRYOUT[3:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/CARRYCASCOUT is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 output design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_1.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
INFO: [Common 17-14] Message 'DRC DPOP-1' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/PATTERNDETECT is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[0].bppDSP48[2].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_Fr/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[2].bppDSP48[1].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1 multiplier stage design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_e2zmzm1/g_dp.i_polyomial/g_struct.multadd_2.madd/dsp_extra_fabric_adder.mult_with_add_low/use_prim.appDSP48[1].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0], design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2:0]... and (the first 15 of 21 listed).
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.SHIFT_RND/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-4] enum_USE_DPORT_FALSE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the D port (USE_DPORT = FALSE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U51/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fmul_32ncud_U52/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U3/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fmul_32ncud_U4/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U44/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_hprod_fu_708/LSTM_Top_fmul_32ncud_U45/LSTM_Top_ap_fmul_2_max_dsp_32_u/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dadd_64nfYi_U15/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_sigmoid_fu_556/LSTM_Top_dexp_64nhbi_U17/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U32/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dadd_64nfYi_U34/LSTM_Top_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U37/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U38/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U39/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/g_Fr_other.i_calculate_e2zm1/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_calculate_Xf/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[0].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_hi/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_ln2/g_tables[1].i_addsub/dsp.two.dsp48e1_add_lo/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[0].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[1].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_ccm_recip_ln2/g_tables[2].i_addsub/dsp.one.dsp48e1_add/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dexp_64nhbi_U40/LSTM_Top_ap_dexp_16_full_dsp_64_u/U0/i_synth/EXP_OP.i_sp_or_dp.OP/i_renorm_and_round/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U31/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_GEN.DSP48E1_DEL/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-5] enum_USE_MULT_NONE_enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_tanh_fu_550/LSTM_Top_dsub_64nibs_U33/LSTM_Top_ap_dsub_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/DSP48_E1.DSP48E1_ADD.DSP48E1_ADD/DSP: DSP48E1 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/LSTM_Top_fadd_32nbkb_U119/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U49/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm1_fu_573/LSTM_Top_fadd_32nbkb_U50/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U1/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_gemvm_fu_562/LSTM_Top_fadd_32nbkb_U2/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [DRC REQP-1725] DSP_Abus_sign_bit_alert: design_1_i/LSTM_Top_0/inst/grp_lipnet_lstm_fu_196/grp_infer_fu_335/grp_geva_1_fu_715/LSTM_Top_fadd_32nbkb_U10/LSTM_Top_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/DSP: When using the PreAdder and USE_DPORT is TRUE, the A operand should be restricted to 24 bit two's complement (and sign extended) to avoid over/underflow in the pre-add stage.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 361 Warnings, 176 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] 'D:/FPGA/Lab1/PLDLSTM/PLDLSTM.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Nov 25 12:23:15 2022. For additional details about this file, please refer to the WebTalk help file at E:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
335 Infos, 232 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:03 ; elapsed = 00:00:44 . Memory (MB): peak = 3321.254 ; gain = 383.820
INFO: [Common 17-206] Exiting Vivado at Fri Nov 25 12:23:15 2022...
