{"vcs1":{"timestamp_begin":1706229479.567880902, "rt":0.57, "ut":0.24, "st":0.21}}
{"vcselab":{"timestamp_begin":1706229480.305361186, "rt":0.63, "ut":0.42, "st":0.11}}
{"link":{"timestamp_begin":1706229481.072490877, "rt":1.19, "ut":0.21, "st":0.37}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1706229478.959467124}
{"VCS_COMP_START_TIME": 1706229478.959467124}
{"VCS_COMP_END_TIME": 1706229482.425883523}
{"VCS_USER_OPTIONS": "-sverilog lab0.sv"}
{"vcs1": {"peak_mem": 336084}}
{"stitch_vcselab": {"peak_mem": 222536}}
