{"vcs1":{"timestamp_begin":1742287307.320267336, "rt":4.56, "ut":4.26, "st":0.24}}
{"vcselab":{"timestamp_begin":1742287311.963001978, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742287312.301301764, "rt":0.25, "ut":0.12, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742287307.008038034}
{"VCS_COMP_START_TIME": 1742287307.008038034}
{"VCS_COMP_END_TIME": 1742287312.628808905}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 360756}}
{"vcselab": {"peak_mem": 158276}}
