URL: http://www.cs.washington.edu/research/projects/lis/www/papers/postscript/hauck-RoutingTop.ps
Refering-URL: http://www.cs.washington.edu/research/projects/lis/www/papers/
Root-URL: 
Title: Mesh Routing Topologies For FPGA Arrays  
Author: Scott Hauck, Gaetano Borriello, Carl Ebeling 
Address: Seattle, WA 98195  
Affiliation: Department of Computer Science and Engineering University of Washington  
Date: February 1994.  
Note: ACM/SIGDA 2nd International Workshop on Field-Programmable Gate Arrays, Berkeley,  50% over the basic 4-way Mesh.  
Abstract: There is currently great interest in using fixed arrays of FPGAs for logic emulators, custom computing devices, and software accelerators. An important part of designing such a system is determining the proper routing topology to use to interconnect the FPGAs. This topology can have a great effect on the area and delay of the resulting system. Tree, Bipartite Graph, and Mesh interconnection schemes have all been proposed for use in FPGA-based systems. In this paper we examine Mesh interconnection schemes, and propose several constructs for more efficient topologies. These reduce inter-chip routing costs by more than 
Abstract-found: 1
Intro-found: 1
Reference: <institution> Aptix Data Book, Aptix Corporation, </institution> <address> San Jose, CA, </address> <year> 1993. </year>
Reference: <author> J. Babb, R. Tessier, A. Agarwal, </author> <title> "Virtual Wires: Overcoming Pin Limitations in FPGA-based Logic Emulators", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 142-151, </pages> <year> 1993. </year>
Reference: <author> P. Bertin, D. Roncin, J. Vuillemin, </author> <title> "Programmable Active Memories: a Performance Assessment", </title> <booktitle> Research on Integrated Systems: Proceedings of the 1993 Symposium, </booktitle> <address> pp.88-102, </address> <year> 1993. </year>
Reference: <author> M. Butts, J. Batcheller, J. Varghese, </author> <title> "An Efficient Logic Emulation System", </title> <booktitle> Proceedings of ICCD, </booktitle> <pages> pp. 138-141, </pages> <year> 1992. </year>
Reference: <author> P. K. Chan, M. D. F. Schlag, </author> <booktitle> "Architectural Tradeoffs in Field-Programmable-Device-Based Computing Systems", IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 152-161, </pages> <year> 1993. </year>
Reference: <author> P. K. Chan, M. Schlag, M. Martin, "BORG: </author> <title> A Reconfigurable Prototyping Board Using Field-Programmable Gate Arrays", </title> <booktitle> Proceedings of the 1st International ACM/SIGDA Workshop on Field-Programmable Gate Arrays, </booktitle> <pages> pp. 47-51, </pages> <year> 1992. </year>
Reference: <author> R. Tessier, J. Babb, M. Dahl, S. Hanono, A. Agarwal, </author> <title> The Virtual Wire Emulation System: A Gate-Efficient ASIC Prototyping Environment, </title> <type> FPGA 94, </type> <institution> Berkeley, </institution> <year> 1994. </year>
Reference: <author> M. Wazlowski, L. Agarwal, T. Lee, A. Smith, E. Lam, P. Athanas, H. Silverman, S. Ghosh, </author> <title> "PRISM-II Compiler and Architecture", </title> <booktitle> IEEE Workshop on FPGAs for Custom Computing Machines, </booktitle> <pages> pp. 9-16, </pages> <year> 1993. </year>
References-found: 8

