

================================================================
== Vitis HLS Report for 'fft_Pipeline_VITIS_LOOP_106_10'
================================================================
* Date:           Sun Jun 23 03:43:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        fft
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.579 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |       27|     3202|  0.135 us|  16.010 us|   27|  3202|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_106_10  |       25|     3200|        25|         25|          1|  1 ~ 128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 25, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 25, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.62>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_4 = alloca i32 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 28 'alloca' 'j_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%select_ln103_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %select_ln103_1"   --->   Operation 29 'read' 'select_ln103_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln106_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln106"   --->   Operation 30 'read' 'zext_ln106_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%numBF_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %numBF_4"   --->   Operation 31 'read' 'numBF_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln106_cast = zext i4 %zext_ln106_read"   --->   Operation 32 'zext' 'zext_ln106_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sin_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cos_coefficients_table, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R_4, void @empty_7, i32 0, i32 0, void @empty_8, i32 4294967295, i32 0, void @empty_8, void @empty_8, void @empty_8, i32 0, i32 0, i32 0, i32 0, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.46ns)   --->   "%store_ln106 = store i8 0, i8 %j_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 37 'store' 'store_ln106' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc465"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%j = load i8 %j_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 39 'load' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.87ns)   --->   "%icmp_ln106 = icmp_eq  i8 %j, i8 %numBF_4_read" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 40 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 128, i64 0"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.87ns)   --->   "%add_ln106 = add i8 %j, i8 1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 42 'add' 'add_ln106' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln106 = br i1 %icmp_ln106, void %for.inc465.split, void %for.inc468.loopexit.exitStub" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 43 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i8 %j" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 44 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln107_1 = zext i7 %trunc_ln107" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 45 'zext' 'zext_ln107_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.77ns)   --->   "%shl_ln107 = shl i9 %zext_ln107_1, i9 %zext_ln106_cast" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 46 'shl' 'shl_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.77> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln107 = zext i9 %shl_ln107" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 47 'zext' 'zext_ln107' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%cos_coefficients_table_addr = getelementptr i32 %cos_coefficients_table, i64 0, i64 %zext_ln107" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 48 'getelementptr' 'cos_coefficients_table_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 49 [2/2] (1.29ns)   --->   "%cos_coefficients_table_load = load i9 %cos_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 49 'load' 'cos_coefficients_table_load' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sin_coefficients_table_addr = getelementptr i32 %sin_coefficients_table, i64 0, i64 %zext_ln107" [HLS-benchmarks/Inter-Block/fft/fft.cpp:108]   --->   Operation 50 'getelementptr' 'sin_coefficients_table_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (1.29ns)   --->   "%sin_coefficients_table_load = load i9 %sin_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:108]   --->   Operation 51 'load' 'sin_coefficients_table_load' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 52 [1/1] (0.87ns)   --->   "%add_ln111 = add i8 %j, i8 %numBF_4_read" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 52 'add' 'add_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%add_ln8 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln103_1_read, i1 0, i8 %add_ln111" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 53 'bitconcatenate' 'add_ln8' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i10 %add_ln8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 54 'zext' 'zext_ln111' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%X_R_4_addr = getelementptr i32 %X_R_4, i64 0, i64 %zext_ln111" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 55 'getelementptr' 'X_R_4_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (1.29ns)   --->   "%X_R_4_load = load i10 %X_R_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 56 'load' 'X_R_4_load' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%X_I_4_addr = getelementptr i32 %X_I_4, i64 0, i64 %zext_ln111" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 57 'getelementptr' 'X_I_4_addr' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 58 [2/2] (1.29ns)   --->   "%X_I_4_load = load i10 %X_I_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 58 'load' 'X_I_4_load' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%add_ln9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i1.i8, i1 %select_ln103_1_read, i1 0, i8 %j" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 59 'bitconcatenate' 'add_ln9' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i10 %add_ln9" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 60 'zext' 'zext_ln114' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%X_R_4_addr_1 = getelementptr i32 %X_R_4, i64 0, i64 %zext_ln114" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 61 'getelementptr' 'X_R_4_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 62 [2/2] (1.29ns)   --->   "%X_R_4_load_1 = load i10 %X_R_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 62 'load' 'X_R_4_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%X_I_4_addr_1 = getelementptr i32 %X_I_4, i64 0, i64 %zext_ln114" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 63 'getelementptr' 'X_I_4_addr_1' <Predicate = (!icmp_ln106)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.29ns)   --->   "%X_I_4_load_1 = load i10 %X_I_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 64 'load' 'X_I_4_load_1' <Predicate = (!icmp_ln106)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln106 = store i8 %add_ln106, i8 %j_4" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 65 'store' 'store_ln106' <Predicate = (!icmp_ln106)> <Delay = 0.46>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln106)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 66 [1/2] (1.29ns)   --->   "%cos_coefficients_table_load = load i9 %cos_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 66 'load' 'cos_coefficients_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 67 [1/2] (1.29ns)   --->   "%sin_coefficients_table_load = load i9 %sin_coefficients_table_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:108]   --->   Operation 67 'load' 'sin_coefficients_table_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_2 : Operation 68 [1/2] (1.29ns)   --->   "%X_R_4_load = load i10 %X_R_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 68 'load' 'X_R_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 69 [1/2] (1.29ns)   --->   "%X_I_4_load = load i10 %X_I_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 69 'load' 'X_I_4_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [1/2] (1.29ns)   --->   "%X_R_4_load_1 = load i10 %X_R_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 70 'load' 'X_R_4_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [1/2] (1.29ns)   --->   "%X_I_4_load_1 = load i10 %X_I_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 71 'load' 'X_I_4_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 2.78>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%c = bitcast i32 %cos_coefficients_table_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:107]   --->   Operation 72 'bitcast' 'c' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%s = bitcast i32 %sin_coefficients_table_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:108]   --->   Operation 73 'bitcast' 's' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %X_R_4_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 74 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [4/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln111, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 75 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %X_I_4_load" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 76 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [4/4] (2.78ns)   --->   "%mul14 = fmul i32 %bitcast_ln111_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 77 'fmul' 'mul14' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [4/4] (2.78ns)   --->   "%mul15 = fmul i32 %bitcast_ln111_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 78 'fmul' 'mul15' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [4/4] (2.78ns)   --->   "%mul16 = fmul i32 %bitcast_ln111, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 79 'fmul' 'mul16' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.78>
ST_4 : Operation 80 [3/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln111, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [3/4] (2.78ns)   --->   "%mul14 = fmul i32 %bitcast_ln111_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 81 'fmul' 'mul14' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [3/4] (2.78ns)   --->   "%mul15 = fmul i32 %bitcast_ln111_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 82 'fmul' 'mul15' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [3/4] (2.78ns)   --->   "%mul16 = fmul i32 %bitcast_ln111, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 83 'fmul' 'mul16' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.78>
ST_5 : Operation 84 [2/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln111, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 84 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [2/4] (2.78ns)   --->   "%mul14 = fmul i32 %bitcast_ln111_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 85 'fmul' 'mul14' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [2/4] (2.78ns)   --->   "%mul15 = fmul i32 %bitcast_ln111_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 86 'fmul' 'mul15' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [2/4] (2.78ns)   --->   "%mul16 = fmul i32 %bitcast_ln111, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 87 'fmul' 'mul16' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.78>
ST_6 : Operation 88 [1/4] (2.78ns)   --->   "%mul = fmul i32 %bitcast_ln111, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 88 'fmul' 'mul' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/4] (2.78ns)   --->   "%mul14 = fmul i32 %bitcast_ln111_1, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 89 'fmul' 'mul14' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [1/4] (2.78ns)   --->   "%mul15 = fmul i32 %bitcast_ln111_1, i32 %c" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 90 'fmul' 'mul15' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/4] (2.78ns)   --->   "%mul16 = fmul i32 %bitcast_ln111, i32 %s" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 91 'fmul' 'mul16' <Predicate = true> <Delay = 2.78> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.57>
ST_7 : Operation 92 [5/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 92 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [5/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul15, i32 %mul16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 93 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.57>
ST_8 : Operation 94 [4/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 94 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 95 [4/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul15, i32 %mul16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 95 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.57>
ST_9 : Operation 96 [3/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 96 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 97 [3/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul15, i32 %mul16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 97 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.57>
ST_10 : Operation 98 [2/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 98 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [2/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul15, i32 %mul16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 99 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.57>
ST_11 : Operation 100 [1/5] (3.57ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul14" [HLS-benchmarks/Inter-Block/fft/fft.cpp:111]   --->   Operation 100 'fsub' 'temp_R' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 101 [1/5] (3.57ns)   --->   "%temp_I = fadd i32 %mul15, i32 %mul16" [HLS-benchmarks/Inter-Block/fft/fft.cpp:113]   --->   Operation 101 'fadd' 'temp_I' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.57>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%bitcast_ln114 = bitcast i32 %X_R_4_load_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 102 'bitcast' 'bitcast_ln114' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 103 [5/5] (3.57ns)   --->   "%sub8 = fsub i32 %bitcast_ln114, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 103 'fsub' 'sub8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i32 %X_I_4_load_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 104 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 105 [5/5] (3.57ns)   --->   "%sub = fsub i32 %bitcast_ln115, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 105 'fsub' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.57>
ST_13 : Operation 106 [4/5] (3.57ns)   --->   "%sub8 = fsub i32 %bitcast_ln114, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 106 'fsub' 'sub8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [4/5] (3.57ns)   --->   "%sub = fsub i32 %bitcast_ln115, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 107 'fsub' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.57>
ST_14 : Operation 108 [3/5] (3.57ns)   --->   "%sub8 = fsub i32 %bitcast_ln114, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 108 'fsub' 'sub8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/5] (3.57ns)   --->   "%sub = fsub i32 %bitcast_ln115, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 109 'fsub' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.57>
ST_15 : Operation 110 [2/5] (3.57ns)   --->   "%sub8 = fsub i32 %bitcast_ln114, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 110 'fsub' 'sub8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 111 [2/5] (3.57ns)   --->   "%sub = fsub i32 %bitcast_ln115, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 111 'fsub' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.57>
ST_16 : Operation 112 [1/5] (3.57ns)   --->   "%sub8 = fsub i32 %bitcast_ln114, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 112 'fsub' 'sub8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 113 [1/5] (3.57ns)   --->   "%sub = fsub i32 %bitcast_ln115, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 113 'fsub' 'sub' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.29>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%bitcast_ln114_1 = bitcast i32 %sub8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 114 'bitcast' 'bitcast_ln114_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (1.29ns)   --->   "%store_ln114 = store i32 %bitcast_ln114_1, i10 %X_R_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:114]   --->   Operation 115 'store' 'store_ln114' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_17 : Operation 116 [1/1] (0.00ns)   --->   "%bitcast_ln115_1 = bitcast i32 %sub" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 116 'bitcast' 'bitcast_ln115_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 117 [1/1] (1.29ns)   --->   "%store_ln115 = store i32 %bitcast_ln115_1, i10 %X_I_4_addr" [HLS-benchmarks/Inter-Block/fft/fft.cpp:115]   --->   Operation 117 'store' 'store_ln115' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 18 <SV = 17> <Delay = 1.29>
ST_18 : Operation 118 [2/2] (1.29ns)   --->   "%X_R_4_load_2 = load i10 %X_R_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 118 'load' 'X_R_4_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_18 : Operation 119 [2/2] (1.29ns)   --->   "%X_I_4_load_2 = load i10 %X_I_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 119 'load' 'X_I_4_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 19 <SV = 18> <Delay = 1.29>
ST_19 : Operation 120 [1/2] (1.29ns)   --->   "%X_R_4_load_2 = load i10 %X_R_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 120 'load' 'X_R_4_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_19 : Operation 121 [1/2] (1.29ns)   --->   "%X_I_4_load_2 = load i10 %X_I_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 121 'load' 'X_I_4_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 20 <SV = 19> <Delay = 3.57>
ST_20 : Operation 122 [1/1] (0.00ns)   --->   "%bitcast_ln116 = bitcast i32 %X_R_4_load_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 122 'bitcast' 'bitcast_ln116' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 123 [5/5] (3.57ns)   --->   "%add5 = fadd i32 %bitcast_ln116, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 123 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 124 [1/1] (0.00ns)   --->   "%bitcast_ln117 = bitcast i32 %X_I_4_load_2" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 124 'bitcast' 'bitcast_ln117' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 125 [5/5] (3.57ns)   --->   "%add8 = fadd i32 %bitcast_ln117, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 125 'fadd' 'add8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.57>
ST_21 : Operation 126 [4/5] (3.57ns)   --->   "%add5 = fadd i32 %bitcast_ln116, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 126 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [4/5] (3.57ns)   --->   "%add8 = fadd i32 %bitcast_ln117, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 127 'fadd' 'add8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 3.57>
ST_22 : Operation 128 [3/5] (3.57ns)   --->   "%add5 = fadd i32 %bitcast_ln116, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 128 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 129 [3/5] (3.57ns)   --->   "%add8 = fadd i32 %bitcast_ln117, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 129 'fadd' 'add8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 3.57>
ST_23 : Operation 130 [2/5] (3.57ns)   --->   "%add5 = fadd i32 %bitcast_ln116, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 130 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 131 [2/5] (3.57ns)   --->   "%add8 = fadd i32 %bitcast_ln117, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 131 'fadd' 'add8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 3.57>
ST_24 : Operation 132 [1/5] (3.57ns)   --->   "%add5 = fadd i32 %bitcast_ln116, i32 %temp_R" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 132 'fadd' 'add5' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 133 [1/5] (3.57ns)   --->   "%add8 = fadd i32 %bitcast_ln117, i32 %temp_I" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 133 'fadd' 'add8' <Predicate = true> <Delay = 3.57> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.57> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.29>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%specpipeline_ln106 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 134 'specpipeline' 'specpipeline_ln106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%specloopname_ln106 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 135 'specloopname' 'specloopname_ln106' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln116_1 = bitcast i32 %add5" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 136 'bitcast' 'bitcast_ln116_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (1.29ns)   --->   "%store_ln116 = store i32 %bitcast_ln116_1, i10 %X_R_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:116]   --->   Operation 137 'store' 'store_ln116' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%bitcast_ln117_1 = bitcast i32 %add8" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 138 'bitcast' 'bitcast_ln117_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (1.29ns)   --->   "%store_ln117 = store i32 %bitcast_ln117_1, i10 %X_I_4_addr_1" [HLS-benchmarks/Inter-Block/fft/fft.cpp:117]   --->   Operation 139 'store' 'store_ln117' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln106 = br void %for.inc465" [HLS-benchmarks/Inter-Block/fft/fft.cpp:106]   --->   Operation 140 'br' 'br_ln106' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ numBF_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln106]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cos_coefficients_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sin_coefficients_table]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ select_ln103_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ X_R_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ X_I_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_4                         (alloca           ) [ 01000000000000000000000000]
select_ln103_1_read         (read             ) [ 00000000000000000000000000]
zext_ln106_read             (read             ) [ 00000000000000000000000000]
numBF_4_read                (read             ) [ 00000000000000000000000000]
zext_ln106_cast             (zext             ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
specinterface_ln0           (specinterface    ) [ 00000000000000000000000000]
store_ln106                 (store            ) [ 00000000000000000000000000]
br_ln0                      (br               ) [ 00000000000000000000000000]
j                           (load             ) [ 00000000000000000000000000]
icmp_ln106                  (icmp             ) [ 01000000000000000000000000]
speclooptripcount_ln0       (speclooptripcount) [ 00000000000000000000000000]
add_ln106                   (add              ) [ 00000000000000000000000000]
br_ln106                    (br               ) [ 00000000000000000000000000]
trunc_ln107                 (trunc            ) [ 00000000000000000000000000]
zext_ln107_1                (zext             ) [ 00000000000000000000000000]
shl_ln107                   (shl              ) [ 00000000000000000000000000]
zext_ln107                  (zext             ) [ 00000000000000000000000000]
cos_coefficients_table_addr (getelementptr    ) [ 00100000000000000000000000]
sin_coefficients_table_addr (getelementptr    ) [ 00100000000000000000000000]
add_ln111                   (add              ) [ 00000000000000000000000000]
add_ln8                     (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln111                  (zext             ) [ 00000000000000000000000000]
X_R_4_addr                  (getelementptr    ) [ 00111111111111111100000000]
X_I_4_addr                  (getelementptr    ) [ 00111111111111111100000000]
add_ln9                     (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln114                  (zext             ) [ 00000000000000000000000000]
X_R_4_addr_1                (getelementptr    ) [ 00111111111111111111111111]
X_I_4_addr_1                (getelementptr    ) [ 00111111111111111111111111]
store_ln106                 (store            ) [ 00000000000000000000000000]
cos_coefficients_table_load (load             ) [ 00010000000000000000000000]
sin_coefficients_table_load (load             ) [ 00010000000000000000000000]
X_R_4_load                  (load             ) [ 00010000000000000000000000]
X_I_4_load                  (load             ) [ 00010000000000000000000000]
X_R_4_load_1                (load             ) [ 00011111111110000000000000]
X_I_4_load_1                (load             ) [ 00011111111110000000000000]
c                           (bitcast          ) [ 00001110000000000000000000]
s                           (bitcast          ) [ 00001110000000000000000000]
bitcast_ln111               (bitcast          ) [ 00001110000000000000000000]
bitcast_ln111_1             (bitcast          ) [ 00001110000000000000000000]
mul                         (fmul             ) [ 00000001111100000000000000]
mul14                       (fmul             ) [ 00000001111100000000000000]
mul15                       (fmul             ) [ 00000001111100000000000000]
mul16                       (fmul             ) [ 00000001111100000000000000]
temp_R                      (fsub             ) [ 00000000000011111111111110]
temp_I                      (fadd             ) [ 00000000000011111111111110]
bitcast_ln114               (bitcast          ) [ 00000000000001111000000000]
bitcast_ln115               (bitcast          ) [ 00000000000001111000000000]
sub8                        (fsub             ) [ 00000000000000000100000000]
sub                         (fsub             ) [ 00000000000000000100000000]
bitcast_ln114_1             (bitcast          ) [ 00000000000000000000000000]
store_ln114                 (store            ) [ 00000000000000000000000000]
bitcast_ln115_1             (bitcast          ) [ 00000000000000000000000000]
store_ln115                 (store            ) [ 00000000000000000000000000]
X_R_4_load_2                (load             ) [ 00000000000000000000100000]
X_I_4_load_2                (load             ) [ 00000000000000000000100000]
bitcast_ln116               (bitcast          ) [ 00000000000000000000011110]
bitcast_ln117               (bitcast          ) [ 00000000000000000000011110]
add5                        (fadd             ) [ 00000000000000000000000001]
add8                        (fadd             ) [ 00000000000000000000000001]
specpipeline_ln106          (specpipeline     ) [ 00000000000000000000000000]
specloopname_ln106          (specloopname     ) [ 00000000000000000000000000]
bitcast_ln116_1             (bitcast          ) [ 00000000000000000000000000]
store_ln116                 (store            ) [ 00000000000000000000000000]
bitcast_ln117_1             (bitcast          ) [ 00000000000000000000000000]
store_ln117                 (store            ) [ 00000000000000000000000000]
br_ln106                    (br               ) [ 00000000000000000000000000]
ret_ln0                     (ret              ) [ 00000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="numBF_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numBF_4"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln106">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln106"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cos_coefficients_table">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cos_coefficients_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sin_coefficients_table">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_coefficients_table"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln103_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="X_R_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="X_I_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i1.i8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_4_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_4/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="select_ln103_1_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln103_1_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="zext_ln106_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="4" slack="0"/>
<pin id="67" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln106_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="numBF_4_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numBF_4_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="cos_coefficients_table_addr_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="9" slack="0"/>
<pin id="80" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cos_coefficients_table_addr/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="grp_access_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="9" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cos_coefficients_table_load/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="sin_coefficients_table_addr_gep_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="0" index="1" bw="1" slack="0"/>
<pin id="92" dir="0" index="2" bw="9" slack="0"/>
<pin id="93" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sin_coefficients_table_addr/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_access_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="9" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sin_coefficients_table_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="X_R_4_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="10" slack="0"/>
<pin id="106" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="10" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="10"/>
<pin id="117" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_R_4_load/1 X_R_4_load_1/1 store_ln114/17 X_R_4_load_2/18 store_ln116/25 "/>
</bind>
</comp>

<comp id="119" class="1004" name="X_I_4_addr_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="10" slack="0"/>
<pin id="123" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_addr/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_access_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="0" slack="0"/>
<pin id="131" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="132" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="133" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="3" bw="32" slack="10"/>
<pin id="134" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="X_I_4_load/1 X_I_4_load_1/1 store_ln115/17 X_I_4_load_2/18 store_ln117/25 "/>
</bind>
</comp>

<comp id="136" class="1004" name="X_R_4_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="10" slack="0"/>
<pin id="140" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_4_addr_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="X_I_4_addr_1_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="10" slack="0"/>
<pin id="148" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_4_addr_1/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="1"/>
<pin id="155" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_R/7 sub8/12 add5/20 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="temp_I/7 sub/12 add8/20 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul14/3 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul16/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_load X_R_4_load_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_load X_I_4_load_2 "/>
</bind>
</comp>

<comp id="184" class="1005" name="reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R add5 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I add8 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln106_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="0"/>
<pin id="196" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln106_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln106_store_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="0" index="1" bw="8" slack="0"/>
<pin id="201" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="j_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="8" slack="0"/>
<pin id="205" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln106_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="8" slack="0"/>
<pin id="208" dir="0" index="1" bw="8" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln106/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln106_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln107_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln107_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107_1/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="shl_ln107_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="4" slack="0"/>
<pin id="229" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln107/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln107_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln107/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln111_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="8" slack="0"/>
<pin id="240" dir="0" index="1" bw="8" slack="0"/>
<pin id="241" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln111/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln8_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="10" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="0" index="3" bw="8" slack="0"/>
<pin id="249" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln111_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="10" slack="0"/>
<pin id="256" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln111/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln9_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="10" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="1" slack="0"/>
<pin id="264" dir="0" index="3" bw="8" slack="0"/>
<pin id="265" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln9/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln114_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln106_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="0" index="1" bw="8" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="c_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="s_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="s/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="bitcast_ln111_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="1"/>
<pin id="293" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="bitcast_ln111_1_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="1"/>
<pin id="299" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln111_1/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="bitcast_ln114_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="10"/>
<pin id="305" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln114/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="bitcast_ln115_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="10"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115/12 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln114_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln114_1/17 "/>
</bind>
</comp>

<comp id="315" class="1004" name="bitcast_ln115_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="1"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115_1/17 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bitcast_ln116_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="1"/>
<pin id="321" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116/20 "/>
</bind>
</comp>

<comp id="324" class="1004" name="bitcast_ln117_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="32" slack="1"/>
<pin id="326" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117/20 "/>
</bind>
</comp>

<comp id="329" class="1004" name="bitcast_ln116_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="32" slack="1"/>
<pin id="331" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln116_1/25 "/>
</bind>
</comp>

<comp id="334" class="1004" name="bitcast_ln117_1_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="32" slack="1"/>
<pin id="336" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln117_1/25 "/>
</bind>
</comp>

<comp id="339" class="1005" name="j_4_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="0"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="349" class="1005" name="cos_coefficients_table_addr_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="1"/>
<pin id="351" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_addr "/>
</bind>
</comp>

<comp id="354" class="1005" name="sin_coefficients_table_addr_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="1"/>
<pin id="356" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="X_R_4_addr_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="10" slack="1"/>
<pin id="361" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_addr "/>
</bind>
</comp>

<comp id="365" class="1005" name="X_I_4_addr_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="10" slack="1"/>
<pin id="367" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_addr "/>
</bind>
</comp>

<comp id="371" class="1005" name="X_R_4_addr_1_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="1"/>
<pin id="373" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_4_addr_1 "/>
</bind>
</comp>

<comp id="377" class="1005" name="X_I_4_addr_1_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="1"/>
<pin id="379" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_4_addr_1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="cos_coefficients_table_load_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="1"/>
<pin id="385" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="cos_coefficients_table_load "/>
</bind>
</comp>

<comp id="388" class="1005" name="sin_coefficients_table_load_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sin_coefficients_table_load "/>
</bind>
</comp>

<comp id="393" class="1005" name="X_R_4_load_1_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="10"/>
<pin id="395" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="X_R_4_load_1 "/>
</bind>
</comp>

<comp id="398" class="1005" name="X_I_4_load_1_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="10"/>
<pin id="400" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="X_I_4_load_1 "/>
</bind>
</comp>

<comp id="403" class="1005" name="c_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="1"/>
<pin id="405" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="409" class="1005" name="s_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="1"/>
<pin id="411" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s "/>
</bind>
</comp>

<comp id="415" class="1005" name="bitcast_ln111_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="1"/>
<pin id="417" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111 "/>
</bind>
</comp>

<comp id="421" class="1005" name="bitcast_ln111_1_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="1"/>
<pin id="423" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln111_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="mul_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="432" class="1005" name="mul14_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="1"/>
<pin id="434" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul14 "/>
</bind>
</comp>

<comp id="437" class="1005" name="mul15_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15 "/>
</bind>
</comp>

<comp id="442" class="1005" name="mul16_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="1"/>
<pin id="444" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul16 "/>
</bind>
</comp>

<comp id="447" class="1005" name="bitcast_ln114_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln114 "/>
</bind>
</comp>

<comp id="452" class="1005" name="bitcast_ln115_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="1"/>
<pin id="454" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln115 "/>
</bind>
</comp>

<comp id="457" class="1005" name="sub8_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="32" slack="1"/>
<pin id="459" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub8 "/>
</bind>
</comp>

<comp id="462" class="1005" name="sub_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="467" class="1005" name="bitcast_ln116_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln116 "/>
</bind>
</comp>

<comp id="472" class="1005" name="bitcast_ln117_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="1"/>
<pin id="474" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln117 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="62"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="8" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="40" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="88"><net_src comp="76" pin="3"/><net_sink comp="83" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="95"><net_src comp="40" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="101"><net_src comp="89" pin="3"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="40" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="12" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="40" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="135"><net_src comp="119" pin="3"/><net_sink comp="126" pin=2"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="40" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="149"><net_src comp="12" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="179"><net_src comp="109" pin="7"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="126" pin="7"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="152" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="192"><net_src comp="156" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="197"><net_src comp="64" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="203" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="70" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="203" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="203" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="194" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="235"><net_src comp="226" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="242"><net_src comp="203" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="70" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="58" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="46" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="238" pin="2"/><net_sink comp="244" pin=3"/></net>

<net id="257"><net_src comp="244" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="259"><net_src comp="254" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="266"><net_src comp="44" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="58" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="260" pin=2"/></net>

<net id="269"><net_src comp="203" pin="1"/><net_sink comp="260" pin=3"/></net>

<net id="273"><net_src comp="260" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="275"><net_src comp="270" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="280"><net_src comp="212" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="289"><net_src comp="286" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="294"><net_src comp="176" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="300"><net_src comp="180" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="302"><net_src comp="297" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="306"><net_src comp="303" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="310"><net_src comp="307" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="314"><net_src comp="311" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="322"><net_src comp="176" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="327"><net_src comp="180" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="332"><net_src comp="184" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="337"><net_src comp="189" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="342"><net_src comp="54" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="352"><net_src comp="76" pin="3"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="357"><net_src comp="89" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="362"><net_src comp="102" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="364"><net_src comp="359" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="368"><net_src comp="119" pin="3"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="374"><net_src comp="136" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="380"><net_src comp="144" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="386"><net_src comp="83" pin="3"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="391"><net_src comp="96" pin="3"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="396"><net_src comp="109" pin="3"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="401"><net_src comp="126" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="406"><net_src comp="281" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="408"><net_src comp="403" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="412"><net_src comp="286" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="414"><net_src comp="409" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="418"><net_src comp="291" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="420"><net_src comp="415" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="424"><net_src comp="297" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="430"><net_src comp="160" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="435"><net_src comp="164" pin="2"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="152" pin=1"/></net>

<net id="440"><net_src comp="168" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="445"><net_src comp="172" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="450"><net_src comp="303" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="455"><net_src comp="307" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="460"><net_src comp="152" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="465"><net_src comp="156" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="470"><net_src comp="319" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="475"><net_src comp="324" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="156" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: X_R_4 | {17 25 }
	Port: X_I_4 | {17 25 }
 - Input state : 
	Port: fft_Pipeline_VITIS_LOOP_106_10 : numBF_4 | {1 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : zext_ln106 | {1 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : cos_coefficients_table | {1 2 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : sin_coefficients_table | {1 2 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : select_ln103_1 | {1 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : X_R_4 | {1 2 18 19 }
	Port: fft_Pipeline_VITIS_LOOP_106_10 : X_I_4 | {1 2 18 19 }
  - Chain level:
	State 1
		store_ln106 : 1
		j : 1
		icmp_ln106 : 2
		add_ln106 : 2
		br_ln106 : 3
		trunc_ln107 : 2
		zext_ln107_1 : 3
		shl_ln107 : 4
		zext_ln107 : 5
		cos_coefficients_table_addr : 6
		cos_coefficients_table_load : 7
		sin_coefficients_table_addr : 6
		sin_coefficients_table_load : 7
		add_ln111 : 2
		add_ln8 : 3
		zext_ln111 : 4
		X_R_4_addr : 5
		X_R_4_load : 6
		X_I_4_addr : 5
		X_I_4_load : 6
		add_ln9 : 2
		zext_ln114 : 3
		X_R_4_addr_1 : 4
		X_R_4_load_1 : 5
		X_I_4_addr_1 : 4
		X_I_4_load_1 : 5
		store_ln106 : 3
	State 2
	State 3
		mul : 1
		mul14 : 1
		mul15 : 1
		mul16 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sub8 : 1
		sub : 1
	State 13
	State 14
	State 15
	State 16
	State 17
		store_ln114 : 1
		store_ln115 : 1
	State 18
	State 19
	State 20
		add5 : 1
		add8 : 1
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln116 : 1
		store_ln117 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |           grp_fu_160           |    3    |   143   |    78   |
|   fmul   |           grp_fu_164           |    3    |   143   |    78   |
|          |           grp_fu_168           |    3    |   143   |    78   |
|          |           grp_fu_172           |    3    |   143   |    78   |
|----------|--------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_152           |    2    |   205   |   219   |
|          |           grp_fu_156           |    2    |   205   |   219   |
|----------|--------------------------------|---------|---------|---------|
|    add   |        add_ln106_fu_212        |    0    |    0    |    15   |
|          |        add_ln111_fu_238        |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln106_fu_206       |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|    shl   |        shl_ln107_fu_226        |    0    |    0    |    15   |
|----------|--------------------------------|---------|---------|---------|
|          | select_ln103_1_read_read_fu_58 |    0    |    0    |    0    |
|   read   |   zext_ln106_read_read_fu_64   |    0    |    0    |    0    |
|          |     numBF_4_read_read_fu_70    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |     zext_ln106_cast_fu_194     |    0    |    0    |    0    |
|          |       zext_ln107_1_fu_222      |    0    |    0    |    0    |
|   zext   |        zext_ln107_fu_232       |    0    |    0    |    0    |
|          |        zext_ln111_fu_254       |    0    |    0    |    0    |
|          |        zext_ln114_fu_270       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln107_fu_218       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|bitconcatenate|         add_ln8_fu_244         |    0    |    0    |    0    |
|          |         add_ln9_fu_260         |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    16   |   982   |   810   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|        X_I_4_addr_1_reg_377       |   10   |
|         X_I_4_addr_reg_365        |   10   |
|        X_I_4_load_1_reg_398       |   32   |
|        X_R_4_addr_1_reg_371       |   10   |
|         X_R_4_addr_reg_359        |   10   |
|        X_R_4_load_1_reg_393       |   32   |
|      bitcast_ln111_1_reg_421      |   32   |
|       bitcast_ln111_reg_415       |   32   |
|       bitcast_ln114_reg_447       |   32   |
|       bitcast_ln115_reg_452       |   32   |
|       bitcast_ln116_reg_467       |   32   |
|       bitcast_ln117_reg_472       |   32   |
|             c_reg_403             |   32   |
|cos_coefficients_table_addr_reg_349|    9   |
|cos_coefficients_table_load_reg_383|   32   |
|            j_4_reg_339            |    8   |
|           mul14_reg_432           |   32   |
|           mul15_reg_437           |   32   |
|           mul16_reg_442           |   32   |
|            mul_reg_427            |   32   |
|              reg_176              |   32   |
|              reg_180              |   32   |
|              reg_184              |   32   |
|              reg_189              |   32   |
|             s_reg_409             |   32   |
|sin_coefficients_table_addr_reg_354|    9   |
|sin_coefficients_table_load_reg_388|   32   |
|            sub8_reg_457           |   32   |
|            sub_reg_462            |   32   |
+-----------------------------------+--------+
|               Total               |   770  |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_83 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_96 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_109 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_109 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_109 |  p2  |   3  |   0  |    0   ||    14   |
| grp_access_fu_126 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_126 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_126 |  p2  |   3  |   0  |    0   ||    14   |
|     grp_fu_152    |  p0  |   5  |  32  |   160  ||    26   |
|     grp_fu_152    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_156    |  p0  |   5  |  32  |   160  ||    26   |
|     grp_fu_156    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_160    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_160    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_164    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_164    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_168    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_168    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_172    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_172    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |  1184  || 9.62143 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   982  |   810  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   234  |
|  Register |    -   |    -   |   770  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    9   |  1752  |  1044  |
+-----------+--------+--------+--------+--------+
