[main]
fuses=lfuse:hfuse:efuse
options=clock:ckdiv8:ckout:rstdisbl:bodlevel:wdton:spien:eesave:dwen:selfprgen

lfuse=CKSEL0:CKSEL1:CKSEL2:CKSEL3:SUT0:SUT1:CKOUT:CKDIV8
hfuse=RSTDISBL:BODLEVEL0:BODLEVEL1:BODLEVEL2:WDTON:SPIEN:EESAVE:DWEN
efuse=SELFPRGEN

[default]
lfuse=100
hfuse=223
efuse=1

[clock]
fuse=lfuse
mask=63
select=1

v57=Crystal 0.4-0.9 MHz 16K CK / 14CK + 65 ms [CKSEL=1001 SUT=11]
v41=Crystal 0.4-0.9 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1001 SUT=10]
v25=Crystal 0.4-0.9 MHz 16K CK / 14CK + 0 ms [CKSEL=1001 SUT=01]
v9=Ceramic 0.4-0.9 MHz 1K CK / 14CK + 65 ms [CKSEL=1001 SUT=00]
v56=Ceramic 0.4-0.9 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1000 SUT=11]
v40=Ceramic 0.4-0.9 MHz 1K CK / 14CK + 0 ms [CKSEL=1000 SUT=10]
v24=Ceramic 0.4-0.9 MHz 258 CK / 14CK + 65 ms [CKSEL=1000 SUT=01]
v8=Ceramic 0.4-0.9 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1000 SUT=00]

v59=Crystal 0.9-3.0 MHz 16K CK / 14CK + 65 ms [CKSEL=1011 SUT=11]
v43=Crystal 0.9-3.0 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1011 SUT=10]
v27=Crystal 0.9-3.0 MHz 16K CK / 14CK + 0 ms [CKSEL=1011 SUT=01]
v11=Ceramic 0.9-3.0 MHz 1K CK / 14CK + 65 ms [CKSEL=1011 SUT=00]
v58=Ceramic 0.9-3.0 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1010 SUT=11]
v42=Ceramic 0.9-3.0 MHz 1K CK / 14CK + 0 ms [CKSEL=1010 SUT=10]
v26=Ceramic 0.9-3.0 MHz 258 CK / 14CK + 65 ms [CKSEL=1010 SUT=01]
v10=Ceramic 0.9-3.0 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1010 SUT=00]

v61=Crystal 3.0-8.0 MHz 16K CK / 14CK + 65 ms [CKSEL=1101 SUT=11]
v45=Crystal 3.0-8.0 MHz 16K CK / 14CK + 4.1 ms [CKSEL=1101 SUT=10]
v29=Crystal 3.0-8.0 MHz 16K CK / 14CK + 0 ms [CKSEL=1101 SUT=01]
v13=Ceramic 3.0-8.0 MHz 1K CK / 14CK + 65 ms [CKSEL=1101 SUT=00]
v60=Ceramic 3.0-8.0 MHz 1K CK / 14CK + 4.1 ms [CKSEL=1100 SUT=11]
v44=Ceramic 3.0-8.0 MHz 1K CK / 14CK + 0 ms [CKSEL=1100 SUT=10]
v28=Ceramic 3.0-8.0 MHz 258 CK / 14CK + 65 ms [CKSEL=1100 SUT=01]
v12=Ceramic 3.0-8.0 MHz 258 CK / 14CK + 4.1 ms [CKSEL=1100 SUT=00]

v63=Crystal 8.0- MHz 16K CK / 14CK + 65 ms [CKSEL=1111 SUT=11]
v47=Crystal 8.0- MHz 16K CK / 14CK + 4.1 ms [CKSEL=1111 SUT=10]
v31=Crystal 8.0- MHz 16K CK / 14CK + 0 ms [CKSEL=1111 SUT=01]
v15=Ceramic 8.0- MHz 1K CK / 14CK + 65 ms [CKSEL=1111 SUT=00]
v62=Ceramic 8.0- MHz 1K CK / 14CK + 4.1 ms [CKSEL=1110 SUT=11]
v46=Ceramic 8.0- MHz 1K CK / 14CK + 0 ms [CKSEL=1110 SUT=10]
v30=Ceramic 8.0- MHz 258 CK / 14CK + 65 ms [CKSEL=1110 SUT=01]
v14=Ceramic 8.0- MHz 258 CK / 14CK + 4.1 ms [CKSEL=1110 SUT=00]

v32=External Clock 6 CK / 14CK + 65 ms [CKSEL=0000 SUT=10]
v16=External Clock 6 CK / 14CK + 4.1 ms [CKSEL=0000 SUT=01]
v0=External Clock 6 CK / 14CK + 0 ms [CKSEL=0000 SUT=00]

v34=Internal RC 4 MHz 6 CK / 14CK + 65 ms [CKSEL=0010 SUT=10]
v18=Internal RC 4 MHz 6 CK / 14CK + 4.1 ms [CKSEL=0010 SUT=01]
v2=Internal RC 4 MHz 6 CK / 14CK + 0 ms [CKSEL=0010 SUT=00]

v36=Internal RC 8 MHz 1K CK / 4 CK + 65 ms [CKSEL=0100 SUT=10]
v20=Internal RC 8 MHz 1K CK / 4 CK + 4.1 ms [CKSEL=0100 SUT=01]
v4=Internal RC 8 MHz 1K CK / 4 CK + 0 ms [CKSEL=0100 SUT=00]

v38=Internal 128 kHz 0.4-20 MHz 6 CK / 14CK + 64 ms [CKSEL=0110 SUT=10]
v22=Internal 128 kHz 0.4-20 MHz 6 CK / 14CK + 4 ms [CKSEL=0110 SUT=01]
v6=Internal 128 kHz 0.4-20 MHz 6 CK / 14CK + 0 ms [CKSEL=0110 SUT=00]

[ckdiv8]
desc=Divide clock by 8 internally; [CKDIV8=0]
fuse=lfuse
mask=128

[ckout]
desc=Clock output on PORTB0; [CKOUT=0]
fuse=lfuse
mask=64

[rstdisbl]
desc=Reset Disabled (Enable PC6 as i/o pin); [RSTDISBL=0]
fuse=hfuse
mask=1

[bodlevel]
fuse=hfuse
mask=14
select=1

v14=Brown-out detection disabled [BODLEVEL=111]
v12=Brown-out detection detection level at VCC = 1.8 V [BODLEVEL=110]
v10=Brown-out detection detection level at VCC = 2.7 V [BODLEVEL=101]
v8=Brown-out detection detection level at VCC = 4.3 V [BODLEVEL=100]

[wdton]
desc=Watch-dog Timer always on; [WDTON=0]
fuse=hfuse
mask=16

[spien]
desc=Serial program downloading (SPI) enabled; [SPIEN=0]
fuse=hfuse
mask=32

[eesave]
desc=Preserve EEPROM memory through the Chip Erase cycle; [EESAVE=0]
fuse=hfuse
mask=64

[dwen]
desc=Debug Wire enable; [DWEN=0]
fuse=hfuse
mask=128

[selfprgen]
desc=Self programming enable; [SELFPRGEN=0]
fuse=efuse
mask=1
