FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/* bench 5721.0.0 a93117df4e10 */
/* bench 5721.0.1 c9bad00443ee */
/* bench 5721.0.2 b7e78d68c610 */
/* bench 5721.0.3 d9252a7704ea */
/* bench 5721.0.4 fedd9e4ed271 */
/* bench 5721.0.5 9038e54451f7 */
/* bench 5721.0.6 29675ddcb0f8 */
/* bench 5721.0.7 4889a811f8fb */
/* bench 5721.0.8 c5c3f1827d98 */
/* bench 5721.0.9 c9ccf3f5bf2c */

#ifndef _DPU_HW_LM_H
#define _DPU_HW_LM_H

#include "dpu_hw_mdss.h"
/* bench 7313.1.0 c70b5f270e86 */
/* bench 7313.1.1 b25149949781 */
/* bench 7313.1.2 4b227bd95f78 */
/* bench 7313.1.3 68fd7d4f8f97 */
/* bench 7313.1.4 f7bf7dc058f4 */
/* bench 7313.1.5 612741a2d441 */
/* bench 7313.1.6 3a0b17674334 */
/* bench 7313.1.7 d26ef4b24ded */
/* bench 7313.1.8 169543f3f4fd */
/* bench 7313.1.9 16454526a20b */
/* bench 7313.1.10 5c2ebc3863ee */
/* bench 7313.1.11 26ec5b20df23 */
/* bench 7313.1.12 fd0ccef0ea6a */
/* bench 7313.1.13 5cf2ef8f1208 */
/* bench 7313.1.14 85afb6e19c3d */
struct dpu_hw_mixer;

struct dpu_hw_mixer_cfg {
	u32 out_width;
	u32 out_height;
	bool right_mixer;
	int flags;
/* bench 14149.0.0 adcdccf2053e */
/* bench 14149.0.1 4b08576346bc */
/* bench 14149.0.2 dd50ae2b9762 */
/* bench 14149.0.3 2103e1d78ed5 */
/* bench 14149.0.4 3a0df5422b06 */
/* bench 14149.0.5 11732af9cffc */
/* bench 14149.0.6 c1b17a502d2d */

struct dpu_hw_color3_cfg {
	u8 keep_fg[DPU_STAGE_MAX];
};

/**
 *
 * struct dpu_hw_lm_ops : Interface to the mixer Hw driver functions
 *  Assumption is these functions will be called after clocks are enabled
 */
struct dpu_hw_lm_ops {
	/*
	 * Sets up mixer output width and height
	 * and border color if enabled
	 */
	void (*setup_mixer_out)(struct dpu_hw_mixer *ctx,
		struct dpu_hw_mixer_cfg *cfg);

	/*
	 * Alpha blending configuration
	 * for the specified stage
	 */
	void (*setup_blend_config)(struct dpu_hw_mixer *ctx, uint32_t stage,
		uint32_t fg_alpha, uint32_t bg_alpha, uint32_t blend_op);

	/*
	 * Alpha color component selection from either fg or bg
	 */
	void (*setup_alpha_out)(struct dpu_hw_mixer *ctx, uint32_t mixer_op);

	/**
	 * setup_border_color : enable/disable border color
	 */
	void (*setup_border_color)(struct dpu_hw_mixer *ctx,
		struct dpu_mdss_color *color,
		u8 border_en);
};

struct dpu_hw_mixer {
	struct dpu_hw_blk base;
	struct dpu_hw_blk_reg_map hw;

	/* lm */
	enum dpu_lm  idx;
	const struct dpu_lm_cfg   *cap;
	const struct dpu_mdp_cfg  *mdp;
	const struct dpu_ctl_cfg  *ctl;

	/* ops */
	struct dpu_hw_lm_ops ops;

	/* store mixer info specific to display */
	struct dpu_hw_mixer_cfg cfg;
};

/**
 * to_dpu_hw_mixer - convert base object dpu_hw_base to container
 * @hw: Pointer to base hardware block
 * return: Pointer to hardware block container
 */
static inline struct dpu_hw_mixer *to_dpu_hw_mixer(struct dpu_hw_blk *hw)
{
	return container_of(hw, struct dpu_hw_mixer, base);
}

/**
 * dpu_hw_lm_init(): Initializes the mixer hw driver object.
 * should be called once before accessing every mixer.
 * @idx:  mixer index for which driver object is required
 * @addr: mapped register io address of MDP
 * @m :   pointer to mdss catalog data
 */
struct dpu_hw_mixer *dpu_hw_lm_init(enum dpu_lm idx,
		void __iomem *addr,
		const struct dpu_mdss_cfg *m);

/**
 * dpu_hw_lm_destroy(): Destroys layer mixer driver context
 * @lm:   Pointer to LM driver context
 */
void dpu_hw_lm_destroy(struct dpu_hw_mixer *lm);

#endif /*_DPU_HW_LM_H */
