<?xml version="1.0" encoding="UTF-8"?>
<module id="ETM" HW_revision="1.0">
    <register id="ETM_TRCPRGCTLR" width="32" offset="0xE0041004" description="Programming Control Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="1" width="31" rwaccess="R">
        </bitfield>
        <bitfield id="EN" description="Trace Unit Enable" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSTATR" width="32" offset="0xE004100C" description="The TRCSTATR indicates the ETM-Teal status">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PMSTABLE" description="Indicates whether the ETM-Teal registers are stable and can be read" begin="1" end="1" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="IDLE" description="Indicates that the trace unit is inactive" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCONFIGR" width="32" offset="0xE0041010" description="The TRCCONFIGR sets the basic tracing options for the trace unit">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="18" width="14" rwaccess="R">
        </bitfield>
        <bitfield id="DV" description="Reserved, `ImpDefRES0" begin="17" end="17" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="DA" description="Reserved, `ImpDefRES0" begin="16" end="16" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="15" end="15" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="QE" description="Reserved, `ImpDefRES0" begin="14" end="13" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="RS" description="Reserved, `ImpDefRES0" begin="12" end="12" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TS" description="Reserved, `ImpDefRES0" begin="11" end="11" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="COND" description="Reserved, `ImpDefRES0" begin="10" end="8" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="VMID" description="Reserved, `ImpDefRES0" begin="7" end="7" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CID" description="Reserved, `ImpDefRES0" begin="6" end="6" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="5" end="5" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CCI" description="Reserved, `ImpDefRES0" begin="4" end="4" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="BB" description="Reserved, `ImpDefRES0" begin="3" end="3" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="INSTP0" description="Reserved, `ImpDefRES0" begin="2" end="1" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="RES1" description="Reserved, RES1" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCEVENTCTL0R" width="32" offset="0xE0041020" description="The TRCEVENTCTL0R controls the tracing of events in the trace stream. The events also drive the ETM-Teal external outputs.">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="TYPE1" description="Selects the resource type for event 1" begin="15" end="15" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="14" end="11" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="SEL1" description="Selects the resource number, based on the value of TYPE1: When TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL1[2:0].  When TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL1[2:0]" begin="10" end="8" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="TYPE0" description="Selects the resource type for event 0" begin="7" end="7" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="6" end="3" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="SEL0" description="Selects the resource number, based on the value of TYPE0: When TYPE1 is 0, selects a single selected resource from 0-15 defined by SEL0[2:0].  When TYPE1 is 1, selects a Boolean combined resource pair from 0-7 defined by SEL0[2:0]" begin="2" end="0" width="3" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCEVENTCTL1R" width="32" offset="0xE0041024" description="The TRCEVENTCTL1R controls how the events selected by TRCEVENTCTL0R behave">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="13" width="19" rwaccess="R">
        </bitfield>
        <bitfield id="LPOVERRIDE" description="Low power state behavior override" begin="12" end="12" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="ATB" description="ATB enabled" begin="11" end="11" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="10" end="2" width="9" rwaccess="R">
        </bitfield>
        <bitfield id="INSTEN1" description="One bit per event, to enable generation of an event element in the instruction trace stream when the selected event occurs" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INSTEN0" description="One bit per event, to enable generation of an event element in the instruction trace stream when the selected event occurs" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSTALLCTLR" width="32" offset="0xE004102C" description="The TRCSTALLCTLR enables ETM-Teal to stall the processor if the ETM-Teal FIFO goes over the programmed level to minimize risk of overflow">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="11" width="21" rwaccess="R">
        </bitfield>
        <bitfield id="INSTPRIORITY" description="Prioritize instruction trace if instruction trace buffer space is less than LEVEL" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="9" end="9" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="ISTALL" description="Stall processor based on instruction trace buffer space" begin="8" end="8" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="LEVEL" description="Threshold at which stalling becomes active. This provides four levels. This level can be varied to optimize the level of invasion caused by stalling, balanced against the risk of a FIFO overflow" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCTSCTLR" width="32" offset="0xE0041030" description="The TRCTSCTLR controls the insertion of global timestamps into the trace stream. A timestamp is always inserted into the instruction trace stream">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="EVENT" description="An event selector. When the selected event is triggered, the trace unit inserts a global timestamp into the trace streams" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSYNCPR" width="32" offset="0xE0041034" description="The TRCSYNCPR specifies the period of trace synchronization of the trace streams. TRCSYNCPR defines a number of bytes of trace between requests for trace synchronization. This value is always a power of two">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="5" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PERIOD" description="Defines the number of bytes of trace between trace synchronization requests as a total of the number of bytes generated by the instruction stream. The number of bytes is 2N where N is the value of this field: - A value of zero disables these periodic trace synchronization requests, but does not disable other trace synchronization requests.  - The minimum value that can be programmed, other than zero, is 8, providing a minimum trace synchronization period of 256 bytes.  - The maximum value is 20, providing a maximum trace synchronization period of 2^20 bytes" begin="4" end="0" width="5" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCCCTLR" width="32" offset="0xE0041038" description="The TRCCCCTLR sets the threshold value for instruction trace cycle counting. The threshold represents the minimum interval between cycle count trace packets">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="12" width="20" rwaccess="R">
        </bitfield>
        <bitfield id="THRESHOLD" description="Instruction trace cycle count threshold" begin="11" end="0" width="12" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCVICTLR" width="32" offset="0xE0041080" description="The TRCVICTLR controls instruction trace filtering">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="20" width="12" rwaccess="R">
        </bitfield>
        <bitfield id="EXLEVEL_S3" description="In Secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level" begin="19" end="19" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="18" end="17" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="EXLEVEL_S0" description="In Secure state, each bit controls whether instruction tracing is enabled for the corresponding exception level" begin="16" end="16" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="TRCERR" description="Selects whether a system error exception must always be traced" begin="11" end="11" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="TRCRESET" description="Selects whether a reset exception must always be traced" begin="10" end="10" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SSSTATUS" description="Indicates the current status of the start/stop logic" begin="9" end="9" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_3" description="Reserved, RES0" begin="8" end="8" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="EVENT" description="An event selector" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCCNTRLDVR0" width="32" offset="0xE0041140" description="The TRCCNTRLDVR defines the reload value for the reduced function counter">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="VALUE" description="Defines the reload value for the counter. This value is loaded into the counter each time the reload event occurs" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCCNTRLDVR1" width="32" offset="0xE0041144" description="The TRCCNTRLDVR defines the reload value for the reduced function counter">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="VALUE" description="Defines the reload value for the counter. This value is loaded into the counter each time the reload event occurs" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCCNTRLDVR2" width="32" offset="0xE0041148" description="The TRCCNTRLDVR defines the reload value for the reduced function counter">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="16" width="16" rwaccess="R">
        </bitfield>
        <bitfield id="VALUE" description="Defines the reload value for the counter. This value is loaded into the counter each time the reload event occurs" begin="15" end="0" width="16" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR8" width="32" offset="0xE0041180" description="TRCIDR8">
    </register>
    <register id="ETM_TRCIDR9" width="32" offset="0xE0041184" description="TRCIDR9">
    </register>
    <register id="ETM_TRCIDR10" width="32" offset="0xE0041188" description="TRCIDR10">
    </register>
    <register id="ETM_TRCIDR11" width="32" offset="0xE004118C" description="TRCIDR11">
    </register>
    <register id="ETM_TRCIDR12" width="32" offset="0xE0041190" description="TRCIDR12">
    </register>
    <register id="ETM_TRCIDR13" width="32" offset="0xE0041194" description="TRCIDR13">
    </register>
    <register id="ETM_TRCIMSPEC0" width="32" offset="0xE00411C0" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC1" width="32" offset="0xE00411C4" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC2" width="32" offset="0xE00411C8" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC3" width="32" offset="0xE00411CC" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC4" width="32" offset="0xE00411D0" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC5" width="32" offset="0xE00411D4" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIMSPEC6" width="32" offset="0xE00411D8" description="The TRCIMSPEC shows the presence of any IMPLEMENTATION SPECIFIC features, and enables any features that are provided">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPORT" description="Set to 0. No IMPLEMENTATION SPECIFIC extensions are supported" begin="3" end="0" width="4" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR0" width="32" offset="0xE00411E0" description="TRCIDR0">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="30" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="COMMOPT" description="reads as `ImpDef" begin="29" end="29" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TSSIZE" description="reads as `ImpDef" begin="28" end="24" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="23" end="18" width="6" rwaccess="R">
        </bitfield>
        <bitfield id="TRCEXDATA" description="reads as `ImpDef" begin="17" end="17" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="QSUPP" description="reads as `ImpDef" begin="16" end="15" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="QFILT" description="reads as `ImpDef" begin="14" end="14" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="CONDTYPE" description="reads as `ImpDef" begin="13" end="12" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="NUMEVENT" description="reads as `ImpDef" begin="11" end="10" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="RETSTACK" description="reads as `ImpDef" begin="9" end="9" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="8" end="8" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRCCCI" description="reads as `ImpDef" begin="7" end="7" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRCCOND" description="reads as `ImpDef" begin="6" end="6" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRCBB" description="reads as `ImpDef" begin="5" end="5" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRCDATA" description="reads as `ImpDef" begin="4" end="3" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="INSTP0" description="reads as `ImpDef" begin="2" end="1" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="RES1" description="Reserved, RES1" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR1" width="32" offset="0xE00411E4" description="TRCIDR1">
        <bitfield id="DESIGNER" description="reads as `ImpDef" begin="31" end="24" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="23" end="16" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="RES1" description="Reserved, RES1" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="TRCARCHMAJ" description="reads as 0b0100" begin="11" end="8" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="TRCARCHMIN" description="reads as 0b0000" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="REVISION" description="reads as `ImpDef" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR2" width="32" offset="0xE00411E8" description="TRCIDR2">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="29" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="CCSIZE" description="reads as `ImpDef" begin="28" end="25" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="DVSIZE" description="reads as `ImpDef" begin="24" end="20" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="DASIZE" description="reads as `ImpDef" begin="19" end="15" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="VMIDSIZE" description="reads as `ImpDef" begin="14" end="10" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="CIDSIZE" description="reads as `ImpDef" begin="9" end="5" width="5" rwaccess="R">
        </bitfield>
        <bitfield id="IASIZE" description="reads as `ImpDef" begin="4" end="0" width="5" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR3" width="32" offset="0xE00411EC" description="TRCIDR3">
        <bitfield id="NOOVERFLOW" description="reads as `ImpDef" begin="31" end="31" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="NUMPROC" description="reads as `ImpDef" begin="30" end="28" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="SYSSTALL" description="reads as `ImpDef" begin="27" end="27" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="STALLCTL" description="reads as `ImpDef" begin="26" end="26" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="SYNCPR" description="reads as `ImpDef" begin="25" end="25" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRCERR" description="reads as `ImpDef" begin="24" end="24" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="EXLEVEL_NS" description="reads as `ImpDef" begin="23" end="20" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="EXLEVEL_S" description="reads as `ImpDef" begin="19" end="16" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="CCITMIN" description="reads as `ImpDef" begin="11" end="0" width="12" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR4" width="32" offset="0xE00411F0" description="TRCIDR4">
        <bitfield id="NUMVMIDC" description="reads as `ImpDef" begin="31" end="28" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMCIDC" description="reads as `ImpDef" begin="27" end="24" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMSSCC" description="reads as `ImpDef" begin="23" end="20" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMRSPAIR" description="reads as `ImpDef" begin="19" end="16" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMPC" description="reads as `ImpDef" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="11" end="9" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="SUPPDAC" description="reads as `ImpDef" begin="8" end="8" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="NUMDVC" description="reads as `ImpDef" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMACPAIRS" description="reads as `ImpDef" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR5" width="32" offset="0xE00411F4" description="TRCIDR5">
        <bitfield id="REDFUNCNTR" description="reads as `ImpDef" begin="31" end="31" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="NUMCNTR" description="reads as `ImpDef" begin="30" end="28" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="NUMSEQSTATE" description="reads as `ImpDef" begin="27" end="25" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="24" end="24" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="LPOVERRIDE" description="reads as `ImpDef" begin="23" end="23" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="ATBTRIG" description="reads as `ImpDef" begin="22" end="22" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="TRACEIDSIZE" description="reads as 0x07" begin="21" end="16" width="6" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="15" end="12" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="NUMEXTINSEL" description="reads as `ImpDef" begin="11" end="9" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="NUMEXTIN" description="reads as `ImpDef" begin="8" end="0" width="9" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCIDR6" width="32" offset="0xE00411F8" description="TRCIDR6">
    </register>
    <register id="ETM_TRCIDR7" width="32" offset="0xE00411FC" description="TRCIDR7">
    </register>
    <register id="ETM_TRCRSCTLR2" width="32" offset="0xE0041208" description="The TRCRSCTLR controls the trace resources">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="22" width="10" rwaccess="R">
        </bitfield>
        <bitfield id="PAIRINV" description="Inverts the result of a combined pair of resources.  This bit is only implemented on the lower register for a pair of resource selectors" begin="21" end="21" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INV" description="Inverts the selected resources" begin="20" end="20" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="19" end="19" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="GROUP" description="Selects a group of resource" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="15" end="8" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="SELECT" description="Selects one or more resources from the wanted group. One bit is provided per resource from the group" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCRSCTLR3" width="32" offset="0xE004120C" description="The TRCRSCTLR controls the trace resources">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="22" width="10" rwaccess="R">
        </bitfield>
        <bitfield id="PAIRINV" description="Inverts the result of a combined pair of resources.  This bit is only implemented on the lower register for a pair of resource selectors" begin="21" end="21" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INV" description="Inverts the selected resources" begin="20" end="20" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="19" end="19" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="GROUP" description="Selects a group of resource" begin="18" end="16" width="3" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_2" description="Reserved, RES0" begin="15" end="8" width="8" rwaccess="R">
        </bitfield>
        <bitfield id="SELECT" description="Selects one or more resources from the wanted group. One bit is provided per resource from the group" begin="7" end="0" width="8" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR0" width="32" offset="0xE00412A0" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR1" width="32" offset="0xE00412A4" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR2" width="32" offset="0xE00412A8" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR3" width="32" offset="0xE00412AC" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR4" width="32" offset="0xE00412B0" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR5" width="32" offset="0xE00412B4" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSCSR6" width="32" offset="0xE00412B8" description="Controls the corresponding single-shot comparator resource">
        <bitfield id="STATUS" description="Single-shot status bit. Indicates if any of the comparators, that TRCSSCCRn.SAC or TRCSSCCRn.ARC selects, have matched" begin="31" end="31" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0" description="Reserved, RES0" begin="30" end="4" width="27" rwaccess="R">
        </bitfield>
        <bitfield id="PC" description="PE comparator input support. Indicates if the trace unit supports Single-shot PE comparator inputs. This field is read-only" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DV" description="Data value comparator support bit. Indicates if the trace unit supports data address with data value comparisons. This field is read-only:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="DA" description="Data address comparator support bit. Indicates if the trace unit supports data address comparisons. This field is read-only:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="INST" description="Instruction address comparator support bit. Indicates if the trace unit supports instruction address comparisons. This field is read-only:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR0" width="32" offset="0xE00412C0" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR1" width="32" offset="0xE00412C4" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR2" width="32" offset="0xE00412C8" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR3" width="32" offset="0xE00412CC" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR4" width="32" offset="0xE00412D0" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR5" width="32" offset="0xE00412D4" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCSSPCICR6" width="32" offset="0xE00412D8" description="Selects the PE comparator inputs for Single-shot control">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="PC1" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="PC0" description="Selects one or more PE comparator inputs for Single-shot control.  TRCIDR4.NUMPC defines the size of the PC field.  1 bit is provided for each implemented PE comparator input.  For example, if bit[1] == 1 this selects PE comparator input 1 for Single-shot control" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCPDCR" width="32" offset="0xE0041310" description="Requests the system to provide power to the trace unit">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="PU" description="Powerup request bit:" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="2" end="0" width="3" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPDSR" width="32" offset="0xE0041314" description="Returns the following information about the trace unit: - OS Lock status.  - Core power domain status.  - Power interruption status">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="6" width="26" rwaccess="R">
        </bitfield>
        <bitfield id="OSLK" description="OS Lock status bit:" begin="5" end="5" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="RES0_1" description="Reserved, RES0" begin="4" end="2" width="3" rwaccess="R">
        </bitfield>
        <bitfield id="STICKYPD" description="Sticky powerdown status bit. Indicates whether the trace register state is valid:" begin="1" end="1" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="POWER" description="Power status bit:" begin="0" end="0" width="1" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCITATBIDR" width="32" offset="0xE0041EE4" description="Trace Intergration ATB Identification Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="7" width="25" rwaccess="R">
        </bitfield>
        <bitfield id="ID" description="Trace ID" begin="6" end="0" width="7" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCITIATBINR" width="32" offset="0xE0041EF4" description="Trace Integration Instruction ATB In Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="AFVALIDM" description="Integration Mode instruction AFVALIDM in" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="ATREADYM" description="Integration Mode instruction ATREADYM in" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCITIATBOUTR" width="32" offset="0xE0041EFC" description="Trace Integration Instruction ATB Out Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="2" width="30" rwaccess="R">
        </bitfield>
        <bitfield id="AFREADY" description="Integration Mode instruction AFREADY out" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="ATVALID" description="Integration Mode instruction ATVALID out" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCCLAIMSET" width="32" offset="0xE0041FA0" description="Claim Tag Set Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="SET3" description="When a write to one of these bits occurs, with the value:" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SET2" description="When a write to one of these bits occurs, with the value:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SET1" description="When a write to one of these bits occurs, with the value:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="SET0" description="When a write to one of these bits occurs, with the value:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCCLAIMCLR" width="32" offset="0xE0041FA4" description="Claim Tag Clear Register">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="4" width="28" rwaccess="R">
        </bitfield>
        <bitfield id="CLR3" description="When a write to one of these bits occurs, with the value:" begin="3" end="3" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLR2" description="When a write to one of these bits occurs, with the value:" begin="2" end="2" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLR1" description="When a write to one of these bits occurs, with the value:" begin="1" end="1" width="1" rwaccess="R/W">
        </bitfield>
        <bitfield id="CLR0" description="When a write to one of these bits occurs, with the value:" begin="0" end="0" width="1" rwaccess="R/W">
        </bitfield>
    </register>
    <register id="ETM_TRCAUTHSTATUS" width="32" offset="0xE0041FB8" description="Returns the level of tracing that the trace unit can support">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="SNID" description="Indicates whether the system enables the trace unit to support Secure non-invasive debug:" begin="7" end="6" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="SID" description="Indicates whether the trace unit supports Secure invasive debug:" begin="5" end="4" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="NSNID" description="Indicates whether the system enables the trace unit to support Non-secure non-invasive debug:" begin="3" end="2" width="2" rwaccess="R">
        </bitfield>
        <bitfield id="NSID" description="Indicates whether the trace unit supports Non-secure invasive debug:" begin="1" end="0" width="2" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCDEVARCH" width="32" offset="0xE0041FBC" description="TRCDEVARCH">
        <bitfield id="ARCHITECT" description="reads as 0b01000111011" begin="31" end="21" width="11" rwaccess="R">
        </bitfield>
        <bitfield id="PRESENT" description="reads as 0b1" begin="20" end="20" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="REVISION" description="reads as 0b0000" begin="19" end="16" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="ARCHID" description="reads as 0b0100101000010011" begin="15" end="0" width="16" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCDEVID" width="32" offset="0xE0041FC8" description="TRCDEVID">
    </register>
    <register id="ETM_TRCDEVTYPE" width="32" offset="0xE0041FCC" description="TRCDEVTYPE">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="SUB" description="reads as 0b0001" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="MAJOR" description="reads as 0b0011" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPIDR4" width="32" offset="0xE0041FD0" description="TRCPIDR4">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="SIZE" description="reads as `ImpDef" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="DES_2" description="reads as `ImpDef" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPIDR5" width="32" offset="0xE0041FD4" description="TRCPIDR5">
    </register>
    <register id="ETM_TRCPIDR6" width="32" offset="0xE0041FD8" description="TRCPIDR6">
    </register>
    <register id="ETM_TRCPIDR7" width="32" offset="0xE0041FDC" description="TRCPIDR7">
    </register>
    <register id="ETM_TRCPIDR0" width="32" offset="0xE0041FE0" description="TRCPIDR0">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="PART_0" description="reads as `ImpDef" begin="7" end="0" width="8" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPIDR1" width="32" offset="0xE0041FE4" description="TRCPIDR1">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="DES_0" description="reads as `ImpDef" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="PART_0" description="reads as `ImpDef" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPIDR2" width="32" offset="0xE0041FE8" description="TRCPIDR2">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="REVISION" description="reads as `ImpDef" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="JEDEC" description="reads as 0b1" begin="3" end="3" width="1" rwaccess="R">
        </bitfield>
        <bitfield id="DES_0" description="reads as `ImpDef" begin="2" end="0" width="3" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCPIDR3" width="32" offset="0xE0041FEC" description="TRCPIDR3">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="REVAND" description="reads as `ImpDef" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="CMOD" description="reads as `ImpDef" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCIDR0" width="32" offset="0xE0041FF0" description="TRCCIDR0">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="PRMBL_0" description="reads as 0b00001101" begin="7" end="0" width="8" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCIDR1" width="32" offset="0xE0041FF4" description="TRCCIDR1">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="CLASS" description="reads as 0b1001" begin="7" end="4" width="4" rwaccess="R">
        </bitfield>
        <bitfield id="PRMBL_1" description="reads as 0b0000" begin="3" end="0" width="4" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCIDR2" width="32" offset="0xE0041FF8" description="TRCCIDR2">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="PRMBL_2" description="reads as 0b00000101" begin="7" end="0" width="8" rwaccess="R">
        </bitfield>
    </register>
    <register id="ETM_TRCCIDR3" width="32" offset="0xE0041FFC" description="TRCCIDR3">
        <bitfield id="RES0" description="Reserved, RES0" begin="31" end="8" width="24" rwaccess="R">
        </bitfield>
        <bitfield id="PRMBL_3" description="reads as 0b10110001" begin="7" end="0" width="8" rwaccess="R">
        </bitfield>
    </register>
</module>
