# Introduction to Self-Timed Circuits

## Lectures
 1. Digital Logic and Production Rules ([slides](https://docs.google.com/presentation/d/1FRVrQa0nEyhvQGNShdhy51kqQUQ7c5ABfCozDBB6NFI/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 2. Introduction to Self Timed Circuits ([slides](https://docs.google.com/presentation/d/11w59jPf3YmbpAyRkBiP9-37KjHjU1f4FMW0M1xEFANQ/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 3. Weak Condition Half Buffers ([slides](https://docs.google.com/presentation/d/1rhX8NpYjSPOusMYqh9mkT4VHOUP-ZH7LzGWJoKh6vrs/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 4. Fundamental Concepts ([slides](https://docs.google.com/presentation/d/1HT5QB9E-94wxLR09xclKv-eHCCeo5yGKxiMjLOxaWq4/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 5. Pre-Charge Half Buffers ([slides](https://docs.google.com/presentation/d/1IfZwFHvdMxfG4m6_01otx2CuJLPcFdncUEoJ1n5sNUk/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 6. Encoding Data ([slides](https://docs.google.com/presentation/d/11RPcrKQg0__1eZGJA-2yfXEiUvFddsozFcmaF_xOf1w/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 7. Function Blocks ([slides](https://docs.google.com/presentation/d/120oF23j4JMFCgMtKpVtTTuU0RD6MOejSMFLBBfVDpmQ/edit?usp=sharing)) Lecture: 1 hour 30 minutes, Exercises: 1 hour
 8. Conditional Inputs and Outputs ([slides](https://docs.google.com/presentation/d/1IaaoBDYKMXjxX-TmDgZjlVOOAm89T8f7jt8J7SNG8PU/edit?usp=sharing)) Lecture: 30 minutes, Exercises: 30 minutes
 9. Internal Memory ([slides](https://docs.google.com/presentation/d/1DIC0wArQZZ4JTQ50VDLF3F7fV2C3amQUxzAei4kqU3g/edit?usp=sharing))
 10. Synchronization and Non-Deterministic Behavior ([slides](https://docs.google.com/presentation/d/11K5VCcOnHrCuIEmvdDteaNvExloH2vYktGNZ2-BkvZA/edit?usp=sharing))
 11. Exchange Channels
 12. Optimization Techniques
 13. Advanced Internal Memory
 14. Advanced Synchronization and Non-Deterministic Behavior
 14. Projection and Process Decomposition
 15. Asynchronous to Synchronous Interfacing

## Other Topics of Note
 - Bundled-Data
 - Bundled-Data Internal Memory
 - Bundled-Data Exchange Channel
 - 2-Phase Pipelines
 - Memory Arrays and Control Logic
 - Syntax-Directed Translation
 - Formal Synthesis
   - Handshake Expansion and Reshuffling
   - State Elaboration
   - State Variable Insertion
   - Guard Strengthening
   - Bubble Reshuffling
   - Advanced State Variable Insertion
   - Reset Circuitry
 - Formal Verification
   - State Elaboration
   - Handshaking Expansions
   - Two Phase CHP
   - High Level Cosimulation
