INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab5/lab5.srcs/sources_1/new/add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab5/lab5.srcs/sources_1/new/four_bit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab5/lab5.srcs/sources_1/new/four_bit_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab5/lab5.srcs/sources_1/new/full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/lab5/lab5.srcs/sources_1/new/two_one_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module two_one_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/justi/Downloads/248NeededFiles/248NeededFiles/four_bit_alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_alu_tb
