#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000224c89e9f50 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v00000224c8c4ee40_0 .net "PC", 31 0, L_00000224c8cd01d0;  1 drivers
v00000224c8c50240_0 .net "cycles_consumed", 31 0, v00000224c8c4f3e0_0;  1 drivers
v00000224c8c4f5c0_0 .var "input_clk", 0 0;
v00000224c8c50380_0 .var "rst", 0 0;
S_00000224c896d800 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_00000224c89e9f50;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_00000224c8b8dc20 .functor NOR 1, v00000224c8c4f5c0_0, v00000224c8c3a8b0_0, C4<0>, C4<0>;
L_00000224c8b8d590 .functor AND 1, v00000224c8c209d0_0, v00000224c8c20930_0, C4<1>, C4<1>;
L_00000224c8b8cf00 .functor AND 1, L_00000224c8b8d590, L_00000224c8c4eee0, C4<1>, C4<1>;
L_00000224c8b8d7c0 .functor AND 1, v00000224c8c0e710_0, v00000224c8c0f890_0, C4<1>, C4<1>;
L_00000224c8b8d280 .functor AND 1, L_00000224c8b8d7c0, L_00000224c8c4f660, C4<1>, C4<1>;
L_00000224c8b8df30 .functor AND 1, v00000224c8c3a950_0, v00000224c8c3b530_0, C4<1>, C4<1>;
L_00000224c8b8e160 .functor AND 1, L_00000224c8b8df30, L_00000224c8c50420, C4<1>, C4<1>;
L_00000224c8b8d830 .functor AND 1, v00000224c8c209d0_0, v00000224c8c20930_0, C4<1>, C4<1>;
L_00000224c8b8e320 .functor AND 1, L_00000224c8b8d830, L_00000224c8c504c0, C4<1>, C4<1>;
L_00000224c8b8ce20 .functor AND 1, v00000224c8c0e710_0, v00000224c8c0f890_0, C4<1>, C4<1>;
L_00000224c8b8dfa0 .functor AND 1, L_00000224c8b8ce20, L_00000224c8c4e440, C4<1>, C4<1>;
L_00000224c8b8d8a0 .functor AND 1, v00000224c8c3a950_0, v00000224c8c3b530_0, C4<1>, C4<1>;
L_00000224c8b8d910 .functor AND 1, L_00000224c8b8d8a0, L_00000224c8c4e8a0, C4<1>, C4<1>;
L_00000224c8c569f0 .functor NOT 1, L_00000224c8b8dc20, C4<0>, C4<0>, C4<0>;
L_00000224c8c55d40 .functor NOT 1, L_00000224c8b8dc20, C4<0>, C4<0>, C4<0>;
L_00000224c8c6ce00 .functor NOT 1, L_00000224c8b8dc20, C4<0>, C4<0>, C4<0>;
L_00000224c8c6d260 .functor NOT 1, L_00000224c8b8dc20, C4<0>, C4<0>, C4<0>;
L_00000224c8c6cf50 .functor NOT 1, L_00000224c8b8dc20, C4<0>, C4<0>, C4<0>;
L_00000224c8cd01d0 .functor BUFZ 32, v00000224c8c37c50_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c3b670_0 .net "EX1_ALU_OPER1", 31 0, L_00000224c8c56e50;  1 drivers
v00000224c8c3ba30_0 .net "EX1_ALU_OPER2", 31 0, L_00000224c8c6bc80;  1 drivers
v00000224c8c39410_0 .net "EX1_PC", 31 0, v00000224c8c1e270_0;  1 drivers
v00000224c8c39af0_0 .net "EX1_PFC", 31 0, v00000224c8c1edb0_0;  1 drivers
v00000224c8c39c30_0 .net "EX1_PFC_to_IF", 31 0, L_00000224c8c4d900;  1 drivers
v00000224c8c39550_0 .net "EX1_forward_to_B", 31 0, v00000224c8c1e9f0_0;  1 drivers
v00000224c8c39cd0_0 .net "EX1_is_beq", 0 0, v00000224c8c1f0d0_0;  1 drivers
v00000224c8c39d70_0 .net "EX1_is_bne", 0 0, v00000224c8c1eef0_0;  1 drivers
v00000224c8c3bc10_0 .net "EX1_is_jal", 0 0, v00000224c8c1fe90_0;  1 drivers
v00000224c8c3c2f0_0 .net "EX1_is_jr", 0 0, v00000224c8c1eb30_0;  1 drivers
v00000224c8c3ddd0_0 .net "EX1_is_oper2_immed", 0 0, v00000224c8c1f8f0_0;  1 drivers
v00000224c8c3e0f0_0 .net "EX1_memread", 0 0, v00000224c8c1db90_0;  1 drivers
v00000224c8c3cc50_0 .net "EX1_memwrite", 0 0, v00000224c8c1f3f0_0;  1 drivers
v00000224c8c3c610_0 .net "EX1_opcode", 11 0, v00000224c8c1fdf0_0;  1 drivers
v00000224c8c3df10_0 .net "EX1_predicted", 0 0, v00000224c8c1f030_0;  1 drivers
v00000224c8c3bb70_0 .net "EX1_rd_ind", 4 0, v00000224c8c1fc10_0;  1 drivers
v00000224c8c3c390_0 .net "EX1_rd_indzero", 0 0, v00000224c8c1e8b0_0;  1 drivers
v00000224c8c3c750_0 .net "EX1_regwrite", 0 0, v00000224c8c1ea90_0;  1 drivers
v00000224c8c3be90_0 .net "EX1_rs1", 31 0, v00000224c8c1dc30_0;  1 drivers
v00000224c8c3d6f0_0 .net "EX1_rs1_ind", 4 0, v00000224c8c1fcb0_0;  1 drivers
v00000224c8c3c6b0_0 .net "EX1_rs2", 31 0, v00000224c8c1de10_0;  1 drivers
v00000224c8c3e050_0 .net "EX1_rs2_ind", 4 0, v00000224c8c1deb0_0;  1 drivers
v00000224c8c3dbf0_0 .net "EX1_rs2_out", 31 0, L_00000224c8c6c620;  1 drivers
v00000224c8c3dc90_0 .net "EX2_ALU_OPER1", 31 0, v00000224c8c20250_0;  1 drivers
v00000224c8c3d8d0_0 .net "EX2_ALU_OPER2", 31 0, v00000224c8c202f0_0;  1 drivers
v00000224c8c3d0b0_0 .net "EX2_ALU_OUT", 31 0, L_00000224c8c4bec0;  1 drivers
v00000224c8c3cb10_0 .net "EX2_PC", 31 0, v00000224c8c20bb0_0;  1 drivers
v00000224c8c3bad0_0 .net "EX2_PFC_to_IF", 31 0, v00000224c8c20610_0;  1 drivers
v00000224c8c3d790_0 .net "EX2_forward_to_B", 31 0, v00000224c8c21650_0;  1 drivers
v00000224c8c3da10_0 .net "EX2_is_beq", 0 0, v00000224c8c21150_0;  1 drivers
v00000224c8c3ccf0_0 .net "EX2_is_bne", 0 0, v00000224c8c216f0_0;  1 drivers
v00000224c8c3cf70_0 .net "EX2_is_jal", 0 0, v00000224c8c211f0_0;  1 drivers
v00000224c8c3e190_0 .net "EX2_is_jr", 0 0, v00000224c8c20390_0;  1 drivers
v00000224c8c3de70_0 .net "EX2_is_oper2_immed", 0 0, v00000224c8c20570_0;  1 drivers
v00000224c8c3bdf0_0 .net "EX2_memread", 0 0, v00000224c8c206b0_0;  1 drivers
v00000224c8c3d830_0 .net "EX2_memwrite", 0 0, v00000224c8c20430_0;  1 drivers
v00000224c8c3d290_0 .net "EX2_opcode", 11 0, v00000224c8c20750_0;  1 drivers
v00000224c8c3c930_0 .net "EX2_predicted", 0 0, v00000224c8c207f0_0;  1 drivers
v00000224c8c3e230_0 .net "EX2_rd_ind", 4 0, v00000224c8c20890_0;  1 drivers
v00000224c8c3dd30_0 .net "EX2_rd_indzero", 0 0, v00000224c8c20930_0;  1 drivers
v00000224c8c3dfb0_0 .net "EX2_regwrite", 0 0, v00000224c8c209d0_0;  1 drivers
v00000224c8c3c9d0_0 .net "EX2_rs1", 31 0, v00000224c8c20a70_0;  1 drivers
v00000224c8c3db50_0 .net "EX2_rs1_ind", 4 0, v00000224c8c20b10_0;  1 drivers
v00000224c8c3c430_0 .net "EX2_rs2_ind", 4 0, v00000224c8c20c50_0;  1 drivers
v00000224c8c3d650_0 .net "EX2_rs2_out", 31 0, v00000224c8c20cf0_0;  1 drivers
v00000224c8c3d5b0_0 .net "ID_INST", 31 0, v00000224c8c253a0_0;  1 drivers
v00000224c8c3dab0_0 .net "ID_PC", 31 0, v00000224c8c254e0_0;  1 drivers
v00000224c8c3c1b0_0 .net "ID_PFC_to_EX", 31 0, L_00000224c8c493a0;  1 drivers
v00000224c8c3bcb0_0 .net "ID_PFC_to_IF", 31 0, L_00000224c8c4b060;  1 drivers
v00000224c8c3bd50_0 .net "ID_forward_to_B", 31 0, L_00000224c8c4ade0;  1 drivers
v00000224c8c3c4d0_0 .net "ID_is_beq", 0 0, L_00000224c8c4a340;  1 drivers
v00000224c8c3bf30_0 .net "ID_is_bne", 0 0, L_00000224c8c4a3e0;  1 drivers
v00000224c8c3bfd0_0 .net "ID_is_j", 0 0, L_00000224c8c4a7a0;  1 drivers
v00000224c8c3cd90_0 .net "ID_is_jal", 0 0, L_00000224c8c494e0;  1 drivers
v00000224c8c3d1f0_0 .net "ID_is_jr", 0 0, L_00000224c8c4a700;  1 drivers
v00000224c8c3c7f0_0 .net "ID_is_oper2_immed", 0 0, L_00000224c8c564b0;  1 drivers
v00000224c8c3c070_0 .net "ID_memread", 0 0, L_00000224c8c4a980;  1 drivers
v00000224c8c3d330_0 .net "ID_memwrite", 0 0, L_00000224c8c4ad40;  1 drivers
v00000224c8c3c110_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  1 drivers
v00000224c8c3c250_0 .net "ID_predicted", 0 0, v00000224c8c276a0_0;  1 drivers
v00000224c8c3c570_0 .net "ID_rd_ind", 4 0, v00000224c8c3e870_0;  1 drivers
v00000224c8c3c890_0 .net "ID_regwrite", 0 0, L_00000224c8c49620;  1 drivers
v00000224c8c3ce30_0 .net "ID_rs1", 31 0, v00000224c8c247c0_0;  1 drivers
v00000224c8c3ca70_0 .net "ID_rs1_ind", 4 0, v00000224c8c3e9b0_0;  1 drivers
v00000224c8c3d970_0 .net "ID_rs2", 31 0, v00000224c8c244a0_0;  1 drivers
v00000224c8c3d010_0 .net "ID_rs2_ind", 4 0, v00000224c8c3e910_0;  1 drivers
v00000224c8c3cbb0_0 .net "IF_INST", 31 0, L_00000224c8c55cd0;  1 drivers
v00000224c8c3ced0_0 .net "IF_pc", 31 0, v00000224c8c37c50_0;  1 drivers
v00000224c8c3d150_0 .net "MEM_ALU_OUT", 31 0, v00000224c8c0e990_0;  1 drivers
v00000224c8c3d3d0_0 .net "MEM_Data_mem_out", 31 0, v00000224c8c3a6d0_0;  1 drivers
v00000224c8c3d470_0 .net "MEM_memread", 0 0, v00000224c8c0e670_0;  1 drivers
v00000224c8c3d510_0 .net "MEM_memwrite", 0 0, v00000224c8c0f6b0_0;  1 drivers
v00000224c8c4ef80_0 .net "MEM_opcode", 11 0, v00000224c8c0ef30_0;  1 drivers
v00000224c8c4f700_0 .net "MEM_rd_ind", 4 0, v00000224c8c0f750_0;  1 drivers
v00000224c8c4e4e0_0 .net "MEM_rd_indzero", 0 0, v00000224c8c0f890_0;  1 drivers
v00000224c8c4ffc0_0 .net "MEM_regwrite", 0 0, v00000224c8c0e710_0;  1 drivers
v00000224c8c4f520_0 .net "MEM_rs2", 31 0, v00000224c8c0fc50_0;  1 drivers
v00000224c8c50740_0 .net "PC", 31 0, L_00000224c8cd01d0;  alias, 1 drivers
v00000224c8c50560_0 .net "STALL_ID1_FLUSH", 0 0, v00000224c8c27c40_0;  1 drivers
v00000224c8c4e3a0_0 .net "STALL_ID2_FLUSH", 0 0, v00000224c8c27f60_0;  1 drivers
v00000224c8c4ed00_0 .net "STALL_IF_FLUSH", 0 0, v00000224c8c29f40_0;  1 drivers
v00000224c8c4fde0_0 .net "WB_ALU_OUT", 31 0, v00000224c8c3b350_0;  1 drivers
v00000224c8c4f020_0 .net "WB_Data_mem_out", 31 0, v00000224c8c3b490_0;  1 drivers
v00000224c8c506a0_0 .net "WB_memread", 0 0, v00000224c8c39910_0;  1 drivers
v00000224c8c4e580_0 .net "WB_rd_ind", 4 0, v00000224c8c3a310_0;  1 drivers
v00000224c8c50600_0 .net "WB_rd_indzero", 0 0, v00000224c8c3b530_0;  1 drivers
v00000224c8c4f0c0_0 .net "WB_regwrite", 0 0, v00000224c8c3a950_0;  1 drivers
v00000224c8c4f7a0_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  1 drivers
v00000224c8c4e9e0_0 .net *"_ivl_1", 0 0, L_00000224c8b8d590;  1 drivers
v00000224c8c4fd40_0 .net *"_ivl_13", 0 0, L_00000224c8b8df30;  1 drivers
v00000224c8c4f160_0 .net *"_ivl_14", 0 0, L_00000224c8c50420;  1 drivers
v00000224c8c502e0_0 .net *"_ivl_19", 0 0, L_00000224c8b8d830;  1 drivers
v00000224c8c4ea80_0 .net *"_ivl_2", 0 0, L_00000224c8c4eee0;  1 drivers
v00000224c8c4f8e0_0 .net *"_ivl_20", 0 0, L_00000224c8c504c0;  1 drivers
v00000224c8c4f340_0 .net *"_ivl_25", 0 0, L_00000224c8b8ce20;  1 drivers
v00000224c8c4fca0_0 .net *"_ivl_26", 0 0, L_00000224c8c4e440;  1 drivers
v00000224c8c4f840_0 .net *"_ivl_31", 0 0, L_00000224c8b8d8a0;  1 drivers
v00000224c8c4fe80_0 .net *"_ivl_32", 0 0, L_00000224c8c4e8a0;  1 drivers
v00000224c8c4e1c0_0 .net *"_ivl_40", 31 0, L_00000224c8c4af20;  1 drivers
L_00000224c8c70c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c4ebc0_0 .net *"_ivl_43", 26 0, L_00000224c8c70c58;  1 drivers
L_00000224c8c70ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c4f2a0_0 .net/2u *"_ivl_44", 31 0, L_00000224c8c70ca0;  1 drivers
v00000224c8c4e620_0 .net *"_ivl_52", 31 0, L_00000224c8cc2650;  1 drivers
L_00000224c8c70d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c4fc00_0 .net *"_ivl_55", 26 0, L_00000224c8c70d30;  1 drivers
L_00000224c8c70d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c4eda0_0 .net/2u *"_ivl_56", 31 0, L_00000224c8c70d78;  1 drivers
v00000224c8c4ff20_0 .net *"_ivl_7", 0 0, L_00000224c8b8d7c0;  1 drivers
v00000224c8c4e120_0 .net *"_ivl_8", 0 0, L_00000224c8c4f660;  1 drivers
v00000224c8c50060_0 .net "alu_selA", 1 0, L_00000224c8c4e300;  1 drivers
v00000224c8c4e940_0 .net "alu_selB", 1 0, L_00000224c8c509c0;  1 drivers
v00000224c8c4f200_0 .net "clk", 0 0, L_00000224c8b8dc20;  1 drivers
v00000224c8c4f3e0_0 .var "cycles_consumed", 31 0;
v00000224c8c4eb20_0 .net "exhaz", 0 0, L_00000224c8b8d280;  1 drivers
v00000224c8c4f980_0 .net "exhaz2", 0 0, L_00000224c8b8dfa0;  1 drivers
v00000224c8c50100_0 .net "hlt", 0 0, v00000224c8c3a8b0_0;  1 drivers
v00000224c8c507e0_0 .net "idhaz", 0 0, L_00000224c8b8cf00;  1 drivers
v00000224c8c4f480_0 .net "idhaz2", 0 0, L_00000224c8b8e320;  1 drivers
v00000224c8c4fa20_0 .net "if_id_write", 0 0, v00000224c8c2a260_0;  1 drivers
v00000224c8c4e080_0 .net "input_clk", 0 0, v00000224c8c4f5c0_0;  1 drivers
v00000224c8c4e6c0_0 .net "is_branch_and_taken", 0 0, L_00000224c8c55b10;  1 drivers
v00000224c8c4e260_0 .net "memhaz", 0 0, L_00000224c8b8e160;  1 drivers
v00000224c8c4fac0_0 .net "memhaz2", 0 0, L_00000224c8b8d910;  1 drivers
v00000224c8c501a0_0 .net "pc_src", 2 0, L_00000224c8c49120;  1 drivers
v00000224c8c4fb60_0 .net "pc_write", 0 0, v00000224c8c2a300_0;  1 drivers
v00000224c8c4e760_0 .net "rst", 0 0, v00000224c8c50380_0;  1 drivers
v00000224c8c4e800_0 .net "store_rs2_forward", 1 0, L_00000224c8c50d80;  1 drivers
v00000224c8c4ec60_0 .net "wdata_to_reg_file", 31 0, L_00000224c8cd15f0;  1 drivers
E_00000224c8bab530/0 .event negedge, v00000224c8c27560_0;
E_00000224c8bab530/1 .event posedge, v00000224c8c0e350_0;
E_00000224c8bab530 .event/or E_00000224c8bab530/0, E_00000224c8bab530/1;
L_00000224c8c4eee0 .cmp/eq 5, v00000224c8c20890_0, v00000224c8c1fcb0_0;
L_00000224c8c4f660 .cmp/eq 5, v00000224c8c0f750_0, v00000224c8c1fcb0_0;
L_00000224c8c50420 .cmp/eq 5, v00000224c8c3a310_0, v00000224c8c1fcb0_0;
L_00000224c8c504c0 .cmp/eq 5, v00000224c8c20890_0, v00000224c8c1deb0_0;
L_00000224c8c4e440 .cmp/eq 5, v00000224c8c0f750_0, v00000224c8c1deb0_0;
L_00000224c8c4e8a0 .cmp/eq 5, v00000224c8c3a310_0, v00000224c8c1deb0_0;
L_00000224c8c4af20 .concat [ 5 27 0 0], v00000224c8c3e870_0, L_00000224c8c70c58;
L_00000224c8c49760 .cmp/ne 32, L_00000224c8c4af20, L_00000224c8c70ca0;
L_00000224c8cc2650 .concat [ 5 27 0 0], v00000224c8c20890_0, L_00000224c8c70d30;
L_00000224c8cc0e90 .cmp/ne 32, L_00000224c8cc2650, L_00000224c8c70d78;
S_00000224c896d990 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_00000224c8b8dd70 .functor NOT 1, L_00000224c8b8d280, C4<0>, C4<0>, C4<0>;
L_00000224c8b8d4b0 .functor AND 1, L_00000224c8b8e160, L_00000224c8b8dd70, C4<1>, C4<1>;
L_00000224c8b8dec0 .functor OR 1, L_00000224c8b8cf00, L_00000224c8b8d4b0, C4<0>, C4<0>;
L_00000224c8b8d520 .functor OR 1, L_00000224c8b8cf00, L_00000224c8b8d280, C4<0>, C4<0>;
v00000224c8ba7b40_0 .net *"_ivl_12", 0 0, L_00000224c8b8d520;  1 drivers
v00000224c8ba7820_0 .net *"_ivl_2", 0 0, L_00000224c8b8dd70;  1 drivers
v00000224c8ba7280_0 .net *"_ivl_5", 0 0, L_00000224c8b8d4b0;  1 drivers
v00000224c8ba78c0_0 .net *"_ivl_7", 0 0, L_00000224c8b8dec0;  1 drivers
v00000224c8ba85e0_0 .net "alu_selA", 1 0, L_00000224c8c4e300;  alias, 1 drivers
v00000224c8ba7140_0 .net "exhaz", 0 0, L_00000224c8b8d280;  alias, 1 drivers
v00000224c8ba8680_0 .net "idhaz", 0 0, L_00000224c8b8cf00;  alias, 1 drivers
v00000224c8ba76e0_0 .net "memhaz", 0 0, L_00000224c8b8e160;  alias, 1 drivers
L_00000224c8c4e300 .concat8 [ 1 1 0 0], L_00000224c8b8dec0, L_00000224c8b8d520;
S_00000224c89669c0 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_00000224c8b8ca30 .functor NOT 1, L_00000224c8b8dfa0, C4<0>, C4<0>, C4<0>;
L_00000224c8b8da60 .functor AND 1, L_00000224c8b8d910, L_00000224c8b8ca30, C4<1>, C4<1>;
L_00000224c8b8db40 .functor OR 1, L_00000224c8b8e320, L_00000224c8b8da60, C4<0>, C4<0>;
L_00000224c8b8caa0 .functor NOT 1, v00000224c8c1f8f0_0, C4<0>, C4<0>, C4<0>;
L_00000224c8b8e010 .functor AND 1, L_00000224c8b8db40, L_00000224c8b8caa0, C4<1>, C4<1>;
L_00000224c8b8dad0 .functor OR 1, L_00000224c8b8e320, L_00000224c8b8dfa0, C4<0>, C4<0>;
L_00000224c8b8cb10 .functor NOT 1, v00000224c8c1f8f0_0, C4<0>, C4<0>, C4<0>;
L_00000224c8b8e240 .functor AND 1, L_00000224c8b8dad0, L_00000224c8b8cb10, C4<1>, C4<1>;
v00000224c8ba6e20_0 .net "EX1_is_oper2_immed", 0 0, v00000224c8c1f8f0_0;  alias, 1 drivers
v00000224c8ba7780_0 .net *"_ivl_11", 0 0, L_00000224c8b8e010;  1 drivers
v00000224c8ba7960_0 .net *"_ivl_16", 0 0, L_00000224c8b8dad0;  1 drivers
v00000224c8ba6b00_0 .net *"_ivl_17", 0 0, L_00000224c8b8cb10;  1 drivers
v00000224c8ba7be0_0 .net *"_ivl_2", 0 0, L_00000224c8b8ca30;  1 drivers
v00000224c8ba7c80_0 .net *"_ivl_20", 0 0, L_00000224c8b8e240;  1 drivers
v00000224c8ba8040_0 .net *"_ivl_5", 0 0, L_00000224c8b8da60;  1 drivers
v00000224c8ba80e0_0 .net *"_ivl_7", 0 0, L_00000224c8b8db40;  1 drivers
v00000224c8ba67e0_0 .net *"_ivl_8", 0 0, L_00000224c8b8caa0;  1 drivers
v00000224c8ba8220_0 .net "alu_selB", 1 0, L_00000224c8c509c0;  alias, 1 drivers
v00000224c8ba6ec0_0 .net "exhaz", 0 0, L_00000224c8b8dfa0;  alias, 1 drivers
v00000224c8ba6880_0 .net "idhaz", 0 0, L_00000224c8b8e320;  alias, 1 drivers
v00000224c8ba82c0_0 .net "memhaz", 0 0, L_00000224c8b8d910;  alias, 1 drivers
L_00000224c8c509c0 .concat8 [ 1 1 0 0], L_00000224c8b8e010, L_00000224c8b8e240;
S_00000224c8966b50 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_00000224c8b8dbb0 .functor NOT 1, L_00000224c8b8dfa0, C4<0>, C4<0>, C4<0>;
L_00000224c8b8ce90 .functor AND 1, L_00000224c8b8d910, L_00000224c8b8dbb0, C4<1>, C4<1>;
L_00000224c8b8e080 .functor OR 1, L_00000224c8b8e320, L_00000224c8b8ce90, C4<0>, C4<0>;
L_00000224c8b8e0f0 .functor OR 1, L_00000224c8b8e320, L_00000224c8b8dfa0, C4<0>, C4<0>;
v00000224c8ba6ba0_0 .net *"_ivl_12", 0 0, L_00000224c8b8e0f0;  1 drivers
v00000224c8ba8360_0 .net *"_ivl_2", 0 0, L_00000224c8b8dbb0;  1 drivers
v00000224c8ba8400_0 .net *"_ivl_5", 0 0, L_00000224c8b8ce90;  1 drivers
v00000224c8ba6920_0 .net *"_ivl_7", 0 0, L_00000224c8b8e080;  1 drivers
v00000224c8ba69c0_0 .net "exhaz", 0 0, L_00000224c8b8dfa0;  alias, 1 drivers
v00000224c8ba6ce0_0 .net "idhaz", 0 0, L_00000224c8b8e320;  alias, 1 drivers
v00000224c8b32d50_0 .net "memhaz", 0 0, L_00000224c8b8d910;  alias, 1 drivers
v00000224c8b32e90_0 .net "store_rs2_forward", 1 0, L_00000224c8c50d80;  alias, 1 drivers
L_00000224c8c50d80 .concat8 [ 1 1 0 0], L_00000224c8b8e080, L_00000224c8b8e0f0;
S_00000224c89d9aa0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v00000224c8b32f30_0 .net "EX_ALU_OUT", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8b33570_0 .net "EX_memread", 0 0, v00000224c8c206b0_0;  alias, 1 drivers
v00000224c8b0eff0_0 .net "EX_memwrite", 0 0, v00000224c8c20430_0;  alias, 1 drivers
v00000224c8b0e5f0_0 .net "EX_opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
v00000224c8c10150_0 .net "EX_rd_ind", 4 0, v00000224c8c20890_0;  alias, 1 drivers
v00000224c8c10010_0 .net "EX_rd_indzero", 0 0, L_00000224c8cc0e90;  1 drivers
v00000224c8c0ea30_0 .net "EX_regwrite", 0 0, v00000224c8c209d0_0;  alias, 1 drivers
v00000224c8c100b0_0 .net "EX_rs2_out", 31 0, v00000224c8c20cf0_0;  alias, 1 drivers
v00000224c8c0e990_0 .var "MEM_ALU_OUT", 31 0;
v00000224c8c0e670_0 .var "MEM_memread", 0 0;
v00000224c8c0f6b0_0 .var "MEM_memwrite", 0 0;
v00000224c8c0ef30_0 .var "MEM_opcode", 11 0;
v00000224c8c0f750_0 .var "MEM_rd_ind", 4 0;
v00000224c8c0f890_0 .var "MEM_rd_indzero", 0 0;
v00000224c8c0e710_0 .var "MEM_regwrite", 0 0;
v00000224c8c0fc50_0 .var "MEM_rs2", 31 0;
v00000224c8c0edf0_0 .net "clk", 0 0, L_00000224c8c6d260;  1 drivers
v00000224c8c0e350_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8baacb0 .event posedge, v00000224c8c0e350_0, v00000224c8c0edf0_0;
S_00000224c89d9c30 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_00000224c89c1490 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c89c14c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c89c1500 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c89c1538 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c89c1570 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c89c15a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c89c15e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c89c1618 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c89c1650 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c89c1688 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c89c16c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c89c16f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c89c1730 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c89c1768 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c89c17a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c89c17d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c89c1810 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c89c1848 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c89c1880 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c89c18b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c89c18f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c89c1928 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c89c1960 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c89c1998 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c89c19d0 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224c8c6bac0 .functor XOR 1, L_00000224c8c6ba50, v00000224c8c207f0_0, C4<0>, C4<0>;
L_00000224c8c6d030 .functor NOT 1, L_00000224c8c6bac0, C4<0>, C4<0>, C4<0>;
L_00000224c8c6d0a0 .functor OR 1, v00000224c8c50380_0, L_00000224c8c6d030, C4<0>, C4<0>;
L_00000224c8c6d1f0 .functor NOT 1, L_00000224c8c6d0a0, C4<0>, C4<0>, C4<0>;
v00000224c8c11dc0_0 .net "ALU_OP", 3 0, v00000224c8c12180_0;  1 drivers
v00000224c8c12400_0 .net "BranchDecision", 0 0, L_00000224c8c6ba50;  1 drivers
v00000224c8c12cc0_0 .net "CF", 0 0, v00000224c8c136c0_0;  1 drivers
v00000224c8c134e0_0 .net "EX_opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
v00000224c8c11e60_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  alias, 1 drivers
v00000224c8c140c0_0 .net "ZF", 0 0, L_00000224c8c6c770;  1 drivers
L_00000224c8c70ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000224c8c138a0_0 .net/2u *"_ivl_0", 31 0, L_00000224c8c70ce8;  1 drivers
v00000224c8c12220_0 .net *"_ivl_11", 0 0, L_00000224c8c6d0a0;  1 drivers
v00000224c8c11b40_0 .net *"_ivl_2", 31 0, L_00000224c8c4be20;  1 drivers
v00000224c8c13260_0 .net *"_ivl_6", 0 0, L_00000224c8c6bac0;  1 drivers
v00000224c8c13080_0 .net *"_ivl_8", 0 0, L_00000224c8c6d030;  1 drivers
v00000224c8c12360_0 .net "alu_out", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8c122c0_0 .net "alu_outw", 31 0, v00000224c8c14200_0;  1 drivers
v00000224c8c13760_0 .net "is_beq", 0 0, v00000224c8c21150_0;  alias, 1 drivers
v00000224c8c11f00_0 .net "is_bne", 0 0, v00000224c8c216f0_0;  alias, 1 drivers
v00000224c8c13bc0_0 .net "is_jal", 0 0, v00000224c8c211f0_0;  alias, 1 drivers
v00000224c8c142a0_0 .net "oper1", 31 0, v00000224c8c20250_0;  alias, 1 drivers
v00000224c8c13c60_0 .net "oper2", 31 0, v00000224c8c202f0_0;  alias, 1 drivers
v00000224c8c12540_0 .net "pc", 31 0, v00000224c8c20bb0_0;  alias, 1 drivers
v00000224c8c12720_0 .net "predicted", 0 0, v00000224c8c207f0_0;  alias, 1 drivers
v00000224c8c13800_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
L_00000224c8c4be20 .arith/sum 32, v00000224c8c20bb0_0, L_00000224c8c70ce8;
L_00000224c8c4bec0 .functor MUXZ 32, v00000224c8c14200_0, L_00000224c8c4be20, v00000224c8c211f0_0, C4<>;
S_00000224c8a20140 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_00000224c89d9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_00000224c8c6b820 .functor AND 1, v00000224c8c21150_0, L_00000224c8c6b890, C4<1>, C4<1>;
L_00000224c8c6b900 .functor NOT 1, L_00000224c8c6b890, C4<0>, C4<0>, C4<0>;
L_00000224c8c6b9e0 .functor AND 1, v00000224c8c216f0_0, L_00000224c8c6b900, C4<1>, C4<1>;
L_00000224c8c6ba50 .functor OR 1, L_00000224c8c6b820, L_00000224c8c6b9e0, C4<0>, C4<0>;
v00000224c8c12f40_0 .net "BranchDecision", 0 0, L_00000224c8c6ba50;  alias, 1 drivers
v00000224c8c11be0_0 .net *"_ivl_2", 0 0, L_00000224c8c6b900;  1 drivers
v00000224c8c13b20_0 .net "is_beq", 0 0, v00000224c8c21150_0;  alias, 1 drivers
v00000224c8c124a0_0 .net "is_beq_taken", 0 0, L_00000224c8c6b820;  1 drivers
v00000224c8c13620_0 .net "is_bne", 0 0, v00000224c8c216f0_0;  alias, 1 drivers
v00000224c8c11c80_0 .net "is_bne_taken", 0 0, L_00000224c8c6b9e0;  1 drivers
v00000224c8c11fa0_0 .net "is_eq", 0 0, L_00000224c8c6b890;  1 drivers
v00000224c8c133a0_0 .net "oper1", 31 0, v00000224c8c20250_0;  alias, 1 drivers
v00000224c8c131c0_0 .net "oper2", 31 0, v00000224c8c202f0_0;  alias, 1 drivers
S_00000224c8a202d0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_00000224c8a20140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_00000224c8c6ca10 .functor XOR 1, L_00000224c8c4bf60, L_00000224c8c4c1e0, C4<0>, C4<0>;
L_00000224c8c6ce70 .functor XOR 1, L_00000224c8c4c320, L_00000224c8c4cfa0, C4<0>, C4<0>;
L_00000224c8c6cd90 .functor XOR 1, L_00000224c8c4c3c0, L_00000224c8c4c5a0, C4<0>, C4<0>;
L_00000224c8c6c3f0 .functor XOR 1, L_00000224c8c4cbe0, L_00000224c8c4c820, C4<0>, C4<0>;
L_00000224c8c6cd20 .functor XOR 1, L_00000224c8c4cd20, L_00000224c8c4d040, C4<0>, C4<0>;
L_00000224c8c6ca80 .functor XOR 1, L_00000224c8c4d0e0, L_00000224c8c4d180, C4<0>, C4<0>;
L_00000224c8c6c4d0 .functor XOR 1, L_00000224c8cc6a70, L_00000224c8cc6cf0, C4<0>, C4<0>;
L_00000224c8c6b430 .functor XOR 1, L_00000224c8cc61b0, L_00000224c8cc5490, C4<0>, C4<0>;
L_00000224c8c6c850 .functor XOR 1, L_00000224c8cc6d90, L_00000224c8cc5fd0, C4<0>, C4<0>;
L_00000224c8c6b970 .functor XOR 1, L_00000224c8cc58f0, L_00000224c8cc5990, C4<0>, C4<0>;
L_00000224c8c6beb0 .functor XOR 1, L_00000224c8cc6b10, L_00000224c8cc75b0, C4<0>, C4<0>;
L_00000224c8c6c460 .functor XOR 1, L_00000224c8cc7650, L_00000224c8cc4f90, C4<0>, C4<0>;
L_00000224c8c6c070 .functor XOR 1, L_00000224c8cc6ed0, L_00000224c8cc76f0, C4<0>, C4<0>;
L_00000224c8c6bf20 .functor XOR 1, L_00000224c8cc5b70, L_00000224c8cc6bb0, C4<0>, C4<0>;
L_00000224c8c6c8c0 .functor XOR 1, L_00000224c8cc5530, L_00000224c8cc52b0, C4<0>, C4<0>;
L_00000224c8c6bcf0 .functor XOR 1, L_00000224c8cc6c50, L_00000224c8cc6430, C4<0>, C4<0>;
L_00000224c8c6bd60 .functor XOR 1, L_00000224c8cc5c10, L_00000224c8cc5850, C4<0>, C4<0>;
L_00000224c8c6caf0 .functor XOR 1, L_00000224c8cc5710, L_00000224c8cc69d0, C4<0>, C4<0>;
L_00000224c8c6c000 .functor XOR 1, L_00000224c8cc6e30, L_00000224c8cc53f0, C4<0>, C4<0>;
L_00000224c8c6cc40 .functor XOR 1, L_00000224c8cc7330, L_00000224c8cc5350, C4<0>, C4<0>;
L_00000224c8c6ccb0 .functor XOR 1, L_00000224c8cc5030, L_00000224c8cc55d0, C4<0>, C4<0>;
L_00000224c8c6cee0 .functor XOR 1, L_00000224c8cc6f70, L_00000224c8cc7010, C4<0>, C4<0>;
L_00000224c8c6b350 .functor XOR 1, L_00000224c8cc5670, L_00000224c8cc57b0, C4<0>, C4<0>;
L_00000224c8c6b510 .functor XOR 1, L_00000224c8cc5cb0, L_00000224c8cc70b0, C4<0>, C4<0>;
L_00000224c8c6c0e0 .functor XOR 1, L_00000224c8cc6390, L_00000224c8cc7150, C4<0>, C4<0>;
L_00000224c8c6b580 .functor XOR 1, L_00000224c8cc73d0, L_00000224c8cc6610, C4<0>, C4<0>;
L_00000224c8c6c1c0 .functor XOR 1, L_00000224c8cc6070, L_00000224c8cc71f0, C4<0>, C4<0>;
L_00000224c8c6b5f0 .functor XOR 1, L_00000224c8cc50d0, L_00000224c8cc7470, C4<0>, C4<0>;
L_00000224c8c6b660 .functor XOR 1, L_00000224c8cc66b0, L_00000224c8cc7290, C4<0>, C4<0>;
L_00000224c8c6b740 .functor XOR 1, L_00000224c8cc7510, L_00000224c8cc5170, C4<0>, C4<0>;
L_00000224c8c6b7b0 .functor XOR 1, L_00000224c8cc5210, L_00000224c8cc6110, C4<0>, C4<0>;
L_00000224c8c6c230 .functor XOR 1, L_00000224c8cc5ad0, L_00000224c8cc5d50, C4<0>, C4<0>;
L_00000224c8c6b890/0/0 .functor OR 1, L_00000224c8cc5df0, L_00000224c8cc5e90, L_00000224c8cc5f30, L_00000224c8cc6250;
L_00000224c8c6b890/0/4 .functor OR 1, L_00000224c8cc62f0, L_00000224c8cc64d0, L_00000224c8cc6570, L_00000224c8cc6750;
L_00000224c8c6b890/0/8 .functor OR 1, L_00000224c8cc67f0, L_00000224c8cc6890, L_00000224c8cc6930, L_00000224c8cc7c90;
L_00000224c8c6b890/0/12 .functor OR 1, L_00000224c8cc7790, L_00000224c8cc7e70, L_00000224c8cc7a10, L_00000224c8cc7830;
L_00000224c8c6b890/0/16 .functor OR 1, L_00000224c8cc7ab0, L_00000224c8cc7970, L_00000224c8cc7b50, L_00000224c8cc78d0;
L_00000224c8c6b890/0/20 .functor OR 1, L_00000224c8cc7dd0, L_00000224c8cc7bf0, L_00000224c8cc7d30, L_00000224c8cc2510;
L_00000224c8c6b890/0/24 .functor OR 1, L_00000224c8cc1930, L_00000224c8cc00d0, L_00000224c8cc0ad0, L_00000224c8cc19d0;
L_00000224c8c6b890/0/28 .functor OR 1, L_00000224c8cc23d0, L_00000224c8cc25b0, L_00000224c8cc0850, L_00000224c8cc1b10;
L_00000224c8c6b890/1/0 .functor OR 1, L_00000224c8c6b890/0/0, L_00000224c8c6b890/0/4, L_00000224c8c6b890/0/8, L_00000224c8c6b890/0/12;
L_00000224c8c6b890/1/4 .functor OR 1, L_00000224c8c6b890/0/16, L_00000224c8c6b890/0/20, L_00000224c8c6b890/0/24, L_00000224c8c6b890/0/28;
L_00000224c8c6b890 .functor NOR 1, L_00000224c8c6b890/1/0, L_00000224c8c6b890/1/4, C4<0>, C4<0>;
v00000224c8c0ddb0_0 .net *"_ivl_0", 0 0, L_00000224c8c6ca10;  1 drivers
v00000224c8c0fe30_0 .net *"_ivl_101", 0 0, L_00000224c8cc5850;  1 drivers
v00000224c8c0f250_0 .net *"_ivl_102", 0 0, L_00000224c8c6caf0;  1 drivers
v00000224c8c0f110_0 .net *"_ivl_105", 0 0, L_00000224c8cc5710;  1 drivers
v00000224c8c0ead0_0 .net *"_ivl_107", 0 0, L_00000224c8cc69d0;  1 drivers
v00000224c8c0f4d0_0 .net *"_ivl_108", 0 0, L_00000224c8c6c000;  1 drivers
v00000224c8c0f610_0 .net *"_ivl_11", 0 0, L_00000224c8c4cfa0;  1 drivers
v00000224c8c101f0_0 .net *"_ivl_111", 0 0, L_00000224c8cc6e30;  1 drivers
v00000224c8c0f570_0 .net *"_ivl_113", 0 0, L_00000224c8cc53f0;  1 drivers
v00000224c8c10290_0 .net *"_ivl_114", 0 0, L_00000224c8c6cc40;  1 drivers
v00000224c8c0e3f0_0 .net *"_ivl_117", 0 0, L_00000224c8cc7330;  1 drivers
v00000224c8c0e490_0 .net *"_ivl_119", 0 0, L_00000224c8cc5350;  1 drivers
v00000224c8c0f7f0_0 .net *"_ivl_12", 0 0, L_00000224c8c6cd90;  1 drivers
v00000224c8c0e2b0_0 .net *"_ivl_120", 0 0, L_00000224c8c6ccb0;  1 drivers
v00000224c8c0db30_0 .net *"_ivl_123", 0 0, L_00000224c8cc5030;  1 drivers
v00000224c8c0de50_0 .net *"_ivl_125", 0 0, L_00000224c8cc55d0;  1 drivers
v00000224c8c0ed50_0 .net *"_ivl_126", 0 0, L_00000224c8c6cee0;  1 drivers
v00000224c8c0def0_0 .net *"_ivl_129", 0 0, L_00000224c8cc6f70;  1 drivers
v00000224c8c0f930_0 .net *"_ivl_131", 0 0, L_00000224c8cc7010;  1 drivers
v00000224c8c0e8f0_0 .net *"_ivl_132", 0 0, L_00000224c8c6b350;  1 drivers
v00000224c8c0f390_0 .net *"_ivl_135", 0 0, L_00000224c8cc5670;  1 drivers
v00000224c8c0f1b0_0 .net *"_ivl_137", 0 0, L_00000224c8cc57b0;  1 drivers
v00000224c8c0eb70_0 .net *"_ivl_138", 0 0, L_00000224c8c6b510;  1 drivers
v00000224c8c0ec10_0 .net *"_ivl_141", 0 0, L_00000224c8cc5cb0;  1 drivers
v00000224c8c0f070_0 .net *"_ivl_143", 0 0, L_00000224c8cc70b0;  1 drivers
v00000224c8c0df90_0 .net *"_ivl_144", 0 0, L_00000224c8c6c0e0;  1 drivers
v00000224c8c0e0d0_0 .net *"_ivl_147", 0 0, L_00000224c8cc6390;  1 drivers
v00000224c8c0ff70_0 .net *"_ivl_149", 0 0, L_00000224c8cc7150;  1 drivers
v00000224c8c0f9d0_0 .net *"_ivl_15", 0 0, L_00000224c8c4c3c0;  1 drivers
v00000224c8c0fa70_0 .net *"_ivl_150", 0 0, L_00000224c8c6b580;  1 drivers
v00000224c8c0fed0_0 .net *"_ivl_153", 0 0, L_00000224c8cc73d0;  1 drivers
v00000224c8c0dbd0_0 .net *"_ivl_155", 0 0, L_00000224c8cc6610;  1 drivers
v00000224c8c0dc70_0 .net *"_ivl_156", 0 0, L_00000224c8c6c1c0;  1 drivers
v00000224c8c0ecb0_0 .net *"_ivl_159", 0 0, L_00000224c8cc6070;  1 drivers
v00000224c8c0e7b0_0 .net *"_ivl_161", 0 0, L_00000224c8cc71f0;  1 drivers
v00000224c8c0dd10_0 .net *"_ivl_162", 0 0, L_00000224c8c6b5f0;  1 drivers
v00000224c8c0f2f0_0 .net *"_ivl_165", 0 0, L_00000224c8cc50d0;  1 drivers
v00000224c8c0f430_0 .net *"_ivl_167", 0 0, L_00000224c8cc7470;  1 drivers
v00000224c8c0e170_0 .net *"_ivl_168", 0 0, L_00000224c8c6b660;  1 drivers
v00000224c8c0ee90_0 .net *"_ivl_17", 0 0, L_00000224c8c4c5a0;  1 drivers
v00000224c8c0efd0_0 .net *"_ivl_171", 0 0, L_00000224c8cc66b0;  1 drivers
v00000224c8c0fb10_0 .net *"_ivl_173", 0 0, L_00000224c8cc7290;  1 drivers
v00000224c8c0fbb0_0 .net *"_ivl_174", 0 0, L_00000224c8c6b740;  1 drivers
v00000224c8c0e210_0 .net *"_ivl_177", 0 0, L_00000224c8cc7510;  1 drivers
v00000224c8c0e530_0 .net *"_ivl_179", 0 0, L_00000224c8cc5170;  1 drivers
v00000224c8c0e5d0_0 .net *"_ivl_18", 0 0, L_00000224c8c6c3f0;  1 drivers
v00000224c8c0fcf0_0 .net *"_ivl_180", 0 0, L_00000224c8c6b7b0;  1 drivers
v00000224c8c0fd90_0 .net *"_ivl_183", 0 0, L_00000224c8cc5210;  1 drivers
v00000224c8c0e850_0 .net *"_ivl_185", 0 0, L_00000224c8cc6110;  1 drivers
v00000224c8c10650_0 .net *"_ivl_186", 0 0, L_00000224c8c6c230;  1 drivers
v00000224c8c10d30_0 .net *"_ivl_190", 0 0, L_00000224c8cc5ad0;  1 drivers
v00000224c8c11910_0 .net *"_ivl_192", 0 0, L_00000224c8cc5d50;  1 drivers
v00000224c8c11870_0 .net *"_ivl_194", 0 0, L_00000224c8cc5df0;  1 drivers
v00000224c8c11410_0 .net *"_ivl_196", 0 0, L_00000224c8cc5e90;  1 drivers
v00000224c8c10bf0_0 .net *"_ivl_198", 0 0, L_00000224c8cc5f30;  1 drivers
v00000224c8c119b0_0 .net *"_ivl_200", 0 0, L_00000224c8cc6250;  1 drivers
v00000224c8c115f0_0 .net *"_ivl_202", 0 0, L_00000224c8cc62f0;  1 drivers
v00000224c8c10c90_0 .net *"_ivl_204", 0 0, L_00000224c8cc64d0;  1 drivers
v00000224c8c103d0_0 .net *"_ivl_206", 0 0, L_00000224c8cc6570;  1 drivers
v00000224c8c10fb0_0 .net *"_ivl_208", 0 0, L_00000224c8cc6750;  1 drivers
v00000224c8c10970_0 .net *"_ivl_21", 0 0, L_00000224c8c4cbe0;  1 drivers
v00000224c8c110f0_0 .net *"_ivl_210", 0 0, L_00000224c8cc67f0;  1 drivers
v00000224c8c10e70_0 .net *"_ivl_212", 0 0, L_00000224c8cc6890;  1 drivers
v00000224c8c11050_0 .net *"_ivl_214", 0 0, L_00000224c8cc6930;  1 drivers
v00000224c8c10a10_0 .net *"_ivl_216", 0 0, L_00000224c8cc7c90;  1 drivers
v00000224c8c10510_0 .net *"_ivl_218", 0 0, L_00000224c8cc7790;  1 drivers
v00000224c8c11370_0 .net *"_ivl_220", 0 0, L_00000224c8cc7e70;  1 drivers
v00000224c8c10f10_0 .net *"_ivl_222", 0 0, L_00000224c8cc7a10;  1 drivers
v00000224c8c11190_0 .net *"_ivl_224", 0 0, L_00000224c8cc7830;  1 drivers
v00000224c8c10ab0_0 .net *"_ivl_226", 0 0, L_00000224c8cc7ab0;  1 drivers
v00000224c8c117d0_0 .net *"_ivl_228", 0 0, L_00000224c8cc7970;  1 drivers
v00000224c8c10330_0 .net *"_ivl_23", 0 0, L_00000224c8c4c820;  1 drivers
v00000224c8c105b0_0 .net *"_ivl_230", 0 0, L_00000224c8cc7b50;  1 drivers
v00000224c8c10dd0_0 .net *"_ivl_232", 0 0, L_00000224c8cc78d0;  1 drivers
v00000224c8c114b0_0 .net *"_ivl_234", 0 0, L_00000224c8cc7dd0;  1 drivers
v00000224c8c11230_0 .net *"_ivl_236", 0 0, L_00000224c8cc7bf0;  1 drivers
v00000224c8c106f0_0 .net *"_ivl_238", 0 0, L_00000224c8cc7d30;  1 drivers
v00000224c8c11550_0 .net *"_ivl_24", 0 0, L_00000224c8c6cd20;  1 drivers
v00000224c8c10790_0 .net *"_ivl_240", 0 0, L_00000224c8cc2510;  1 drivers
v00000224c8c10830_0 .net *"_ivl_242", 0 0, L_00000224c8cc1930;  1 drivers
v00000224c8c112d0_0 .net *"_ivl_244", 0 0, L_00000224c8cc00d0;  1 drivers
v00000224c8c11690_0 .net *"_ivl_246", 0 0, L_00000224c8cc0ad0;  1 drivers
v00000224c8c108d0_0 .net *"_ivl_248", 0 0, L_00000224c8cc19d0;  1 drivers
v00000224c8c10b50_0 .net *"_ivl_250", 0 0, L_00000224c8cc23d0;  1 drivers
v00000224c8c11730_0 .net *"_ivl_252", 0 0, L_00000224c8cc25b0;  1 drivers
v00000224c8c10470_0 .net *"_ivl_254", 0 0, L_00000224c8cc0850;  1 drivers
v00000224c8b33430_0 .net *"_ivl_256", 0 0, L_00000224c8cc1b10;  1 drivers
v00000224c8c15740_0 .net *"_ivl_27", 0 0, L_00000224c8c4cd20;  1 drivers
v00000224c8c14b60_0 .net *"_ivl_29", 0 0, L_00000224c8c4d040;  1 drivers
v00000224c8c152e0_0 .net *"_ivl_3", 0 0, L_00000224c8c4bf60;  1 drivers
v00000224c8c14480_0 .net *"_ivl_30", 0 0, L_00000224c8c6ca80;  1 drivers
v00000224c8c14e80_0 .net *"_ivl_33", 0 0, L_00000224c8c4d0e0;  1 drivers
v00000224c8c14340_0 .net *"_ivl_35", 0 0, L_00000224c8c4d180;  1 drivers
v00000224c8c14c00_0 .net *"_ivl_36", 0 0, L_00000224c8c6c4d0;  1 drivers
v00000224c8c14ca0_0 .net *"_ivl_39", 0 0, L_00000224c8cc6a70;  1 drivers
v00000224c8c15380_0 .net *"_ivl_41", 0 0, L_00000224c8cc6cf0;  1 drivers
v00000224c8c14520_0 .net *"_ivl_42", 0 0, L_00000224c8c6b430;  1 drivers
v00000224c8c14d40_0 .net *"_ivl_45", 0 0, L_00000224c8cc61b0;  1 drivers
v00000224c8c15920_0 .net *"_ivl_47", 0 0, L_00000224c8cc5490;  1 drivers
v00000224c8c15060_0 .net *"_ivl_48", 0 0, L_00000224c8c6c850;  1 drivers
v00000224c8c14f20_0 .net *"_ivl_5", 0 0, L_00000224c8c4c1e0;  1 drivers
v00000224c8c15420_0 .net *"_ivl_51", 0 0, L_00000224c8cc6d90;  1 drivers
v00000224c8c14980_0 .net *"_ivl_53", 0 0, L_00000224c8cc5fd0;  1 drivers
v00000224c8c14fc0_0 .net *"_ivl_54", 0 0, L_00000224c8c6b970;  1 drivers
v00000224c8c154c0_0 .net *"_ivl_57", 0 0, L_00000224c8cc58f0;  1 drivers
v00000224c8c15560_0 .net *"_ivl_59", 0 0, L_00000224c8cc5990;  1 drivers
v00000224c8c145c0_0 .net *"_ivl_6", 0 0, L_00000224c8c6ce70;  1 drivers
v00000224c8c14a20_0 .net *"_ivl_60", 0 0, L_00000224c8c6beb0;  1 drivers
v00000224c8c15100_0 .net *"_ivl_63", 0 0, L_00000224c8cc6b10;  1 drivers
v00000224c8c14660_0 .net *"_ivl_65", 0 0, L_00000224c8cc75b0;  1 drivers
v00000224c8c15600_0 .net *"_ivl_66", 0 0, L_00000224c8c6c460;  1 drivers
v00000224c8c14ac0_0 .net *"_ivl_69", 0 0, L_00000224c8cc7650;  1 drivers
v00000224c8c156a0_0 .net *"_ivl_71", 0 0, L_00000224c8cc4f90;  1 drivers
v00000224c8c14de0_0 .net *"_ivl_72", 0 0, L_00000224c8c6c070;  1 drivers
v00000224c8c148e0_0 .net *"_ivl_75", 0 0, L_00000224c8cc6ed0;  1 drivers
v00000224c8c151a0_0 .net *"_ivl_77", 0 0, L_00000224c8cc76f0;  1 drivers
v00000224c8c15240_0 .net *"_ivl_78", 0 0, L_00000224c8c6bf20;  1 drivers
v00000224c8c14700_0 .net *"_ivl_81", 0 0, L_00000224c8cc5b70;  1 drivers
v00000224c8c159c0_0 .net *"_ivl_83", 0 0, L_00000224c8cc6bb0;  1 drivers
v00000224c8c157e0_0 .net *"_ivl_84", 0 0, L_00000224c8c6c8c0;  1 drivers
v00000224c8c15880_0 .net *"_ivl_87", 0 0, L_00000224c8cc5530;  1 drivers
v00000224c8c143e0_0 .net *"_ivl_89", 0 0, L_00000224c8cc52b0;  1 drivers
v00000224c8c147a0_0 .net *"_ivl_9", 0 0, L_00000224c8c4c320;  1 drivers
v00000224c8c14840_0 .net *"_ivl_90", 0 0, L_00000224c8c6bcf0;  1 drivers
v00000224c8c12fe0_0 .net *"_ivl_93", 0 0, L_00000224c8cc6c50;  1 drivers
v00000224c8c13440_0 .net *"_ivl_95", 0 0, L_00000224c8cc6430;  1 drivers
v00000224c8c11d20_0 .net *"_ivl_96", 0 0, L_00000224c8c6bd60;  1 drivers
v00000224c8c13a80_0 .net *"_ivl_99", 0 0, L_00000224c8cc5c10;  1 drivers
v00000224c8c13940_0 .net "a", 31 0, v00000224c8c20250_0;  alias, 1 drivers
v00000224c8c13da0_0 .net "b", 31 0, v00000224c8c202f0_0;  alias, 1 drivers
v00000224c8c12a40_0 .net "out", 0 0, L_00000224c8c6b890;  alias, 1 drivers
v00000224c8c12c20_0 .net "temp", 31 0, L_00000224c8cc5a30;  1 drivers
L_00000224c8c4bf60 .part v00000224c8c20250_0, 0, 1;
L_00000224c8c4c1e0 .part v00000224c8c202f0_0, 0, 1;
L_00000224c8c4c320 .part v00000224c8c20250_0, 1, 1;
L_00000224c8c4cfa0 .part v00000224c8c202f0_0, 1, 1;
L_00000224c8c4c3c0 .part v00000224c8c20250_0, 2, 1;
L_00000224c8c4c5a0 .part v00000224c8c202f0_0, 2, 1;
L_00000224c8c4cbe0 .part v00000224c8c20250_0, 3, 1;
L_00000224c8c4c820 .part v00000224c8c202f0_0, 3, 1;
L_00000224c8c4cd20 .part v00000224c8c20250_0, 4, 1;
L_00000224c8c4d040 .part v00000224c8c202f0_0, 4, 1;
L_00000224c8c4d0e0 .part v00000224c8c20250_0, 5, 1;
L_00000224c8c4d180 .part v00000224c8c202f0_0, 5, 1;
L_00000224c8cc6a70 .part v00000224c8c20250_0, 6, 1;
L_00000224c8cc6cf0 .part v00000224c8c202f0_0, 6, 1;
L_00000224c8cc61b0 .part v00000224c8c20250_0, 7, 1;
L_00000224c8cc5490 .part v00000224c8c202f0_0, 7, 1;
L_00000224c8cc6d90 .part v00000224c8c20250_0, 8, 1;
L_00000224c8cc5fd0 .part v00000224c8c202f0_0, 8, 1;
L_00000224c8cc58f0 .part v00000224c8c20250_0, 9, 1;
L_00000224c8cc5990 .part v00000224c8c202f0_0, 9, 1;
L_00000224c8cc6b10 .part v00000224c8c20250_0, 10, 1;
L_00000224c8cc75b0 .part v00000224c8c202f0_0, 10, 1;
L_00000224c8cc7650 .part v00000224c8c20250_0, 11, 1;
L_00000224c8cc4f90 .part v00000224c8c202f0_0, 11, 1;
L_00000224c8cc6ed0 .part v00000224c8c20250_0, 12, 1;
L_00000224c8cc76f0 .part v00000224c8c202f0_0, 12, 1;
L_00000224c8cc5b70 .part v00000224c8c20250_0, 13, 1;
L_00000224c8cc6bb0 .part v00000224c8c202f0_0, 13, 1;
L_00000224c8cc5530 .part v00000224c8c20250_0, 14, 1;
L_00000224c8cc52b0 .part v00000224c8c202f0_0, 14, 1;
L_00000224c8cc6c50 .part v00000224c8c20250_0, 15, 1;
L_00000224c8cc6430 .part v00000224c8c202f0_0, 15, 1;
L_00000224c8cc5c10 .part v00000224c8c20250_0, 16, 1;
L_00000224c8cc5850 .part v00000224c8c202f0_0, 16, 1;
L_00000224c8cc5710 .part v00000224c8c20250_0, 17, 1;
L_00000224c8cc69d0 .part v00000224c8c202f0_0, 17, 1;
L_00000224c8cc6e30 .part v00000224c8c20250_0, 18, 1;
L_00000224c8cc53f0 .part v00000224c8c202f0_0, 18, 1;
L_00000224c8cc7330 .part v00000224c8c20250_0, 19, 1;
L_00000224c8cc5350 .part v00000224c8c202f0_0, 19, 1;
L_00000224c8cc5030 .part v00000224c8c20250_0, 20, 1;
L_00000224c8cc55d0 .part v00000224c8c202f0_0, 20, 1;
L_00000224c8cc6f70 .part v00000224c8c20250_0, 21, 1;
L_00000224c8cc7010 .part v00000224c8c202f0_0, 21, 1;
L_00000224c8cc5670 .part v00000224c8c20250_0, 22, 1;
L_00000224c8cc57b0 .part v00000224c8c202f0_0, 22, 1;
L_00000224c8cc5cb0 .part v00000224c8c20250_0, 23, 1;
L_00000224c8cc70b0 .part v00000224c8c202f0_0, 23, 1;
L_00000224c8cc6390 .part v00000224c8c20250_0, 24, 1;
L_00000224c8cc7150 .part v00000224c8c202f0_0, 24, 1;
L_00000224c8cc73d0 .part v00000224c8c20250_0, 25, 1;
L_00000224c8cc6610 .part v00000224c8c202f0_0, 25, 1;
L_00000224c8cc6070 .part v00000224c8c20250_0, 26, 1;
L_00000224c8cc71f0 .part v00000224c8c202f0_0, 26, 1;
L_00000224c8cc50d0 .part v00000224c8c20250_0, 27, 1;
L_00000224c8cc7470 .part v00000224c8c202f0_0, 27, 1;
L_00000224c8cc66b0 .part v00000224c8c20250_0, 28, 1;
L_00000224c8cc7290 .part v00000224c8c202f0_0, 28, 1;
L_00000224c8cc7510 .part v00000224c8c20250_0, 29, 1;
L_00000224c8cc5170 .part v00000224c8c202f0_0, 29, 1;
L_00000224c8cc5210 .part v00000224c8c20250_0, 30, 1;
L_00000224c8cc6110 .part v00000224c8c202f0_0, 30, 1;
LS_00000224c8cc5a30_0_0 .concat8 [ 1 1 1 1], L_00000224c8c6ca10, L_00000224c8c6ce70, L_00000224c8c6cd90, L_00000224c8c6c3f0;
LS_00000224c8cc5a30_0_4 .concat8 [ 1 1 1 1], L_00000224c8c6cd20, L_00000224c8c6ca80, L_00000224c8c6c4d0, L_00000224c8c6b430;
LS_00000224c8cc5a30_0_8 .concat8 [ 1 1 1 1], L_00000224c8c6c850, L_00000224c8c6b970, L_00000224c8c6beb0, L_00000224c8c6c460;
LS_00000224c8cc5a30_0_12 .concat8 [ 1 1 1 1], L_00000224c8c6c070, L_00000224c8c6bf20, L_00000224c8c6c8c0, L_00000224c8c6bcf0;
LS_00000224c8cc5a30_0_16 .concat8 [ 1 1 1 1], L_00000224c8c6bd60, L_00000224c8c6caf0, L_00000224c8c6c000, L_00000224c8c6cc40;
LS_00000224c8cc5a30_0_20 .concat8 [ 1 1 1 1], L_00000224c8c6ccb0, L_00000224c8c6cee0, L_00000224c8c6b350, L_00000224c8c6b510;
LS_00000224c8cc5a30_0_24 .concat8 [ 1 1 1 1], L_00000224c8c6c0e0, L_00000224c8c6b580, L_00000224c8c6c1c0, L_00000224c8c6b5f0;
LS_00000224c8cc5a30_0_28 .concat8 [ 1 1 1 1], L_00000224c8c6b660, L_00000224c8c6b740, L_00000224c8c6b7b0, L_00000224c8c6c230;
LS_00000224c8cc5a30_1_0 .concat8 [ 4 4 4 4], LS_00000224c8cc5a30_0_0, LS_00000224c8cc5a30_0_4, LS_00000224c8cc5a30_0_8, LS_00000224c8cc5a30_0_12;
LS_00000224c8cc5a30_1_4 .concat8 [ 4 4 4 4], LS_00000224c8cc5a30_0_16, LS_00000224c8cc5a30_0_20, LS_00000224c8cc5a30_0_24, LS_00000224c8cc5a30_0_28;
L_00000224c8cc5a30 .concat8 [ 16 16 0 0], LS_00000224c8cc5a30_1_0, LS_00000224c8cc5a30_1_4;
L_00000224c8cc5ad0 .part v00000224c8c20250_0, 31, 1;
L_00000224c8cc5d50 .part v00000224c8c202f0_0, 31, 1;
L_00000224c8cc5df0 .part L_00000224c8cc5a30, 0, 1;
L_00000224c8cc5e90 .part L_00000224c8cc5a30, 1, 1;
L_00000224c8cc5f30 .part L_00000224c8cc5a30, 2, 1;
L_00000224c8cc6250 .part L_00000224c8cc5a30, 3, 1;
L_00000224c8cc62f0 .part L_00000224c8cc5a30, 4, 1;
L_00000224c8cc64d0 .part L_00000224c8cc5a30, 5, 1;
L_00000224c8cc6570 .part L_00000224c8cc5a30, 6, 1;
L_00000224c8cc6750 .part L_00000224c8cc5a30, 7, 1;
L_00000224c8cc67f0 .part L_00000224c8cc5a30, 8, 1;
L_00000224c8cc6890 .part L_00000224c8cc5a30, 9, 1;
L_00000224c8cc6930 .part L_00000224c8cc5a30, 10, 1;
L_00000224c8cc7c90 .part L_00000224c8cc5a30, 11, 1;
L_00000224c8cc7790 .part L_00000224c8cc5a30, 12, 1;
L_00000224c8cc7e70 .part L_00000224c8cc5a30, 13, 1;
L_00000224c8cc7a10 .part L_00000224c8cc5a30, 14, 1;
L_00000224c8cc7830 .part L_00000224c8cc5a30, 15, 1;
L_00000224c8cc7ab0 .part L_00000224c8cc5a30, 16, 1;
L_00000224c8cc7970 .part L_00000224c8cc5a30, 17, 1;
L_00000224c8cc7b50 .part L_00000224c8cc5a30, 18, 1;
L_00000224c8cc78d0 .part L_00000224c8cc5a30, 19, 1;
L_00000224c8cc7dd0 .part L_00000224c8cc5a30, 20, 1;
L_00000224c8cc7bf0 .part L_00000224c8cc5a30, 21, 1;
L_00000224c8cc7d30 .part L_00000224c8cc5a30, 22, 1;
L_00000224c8cc2510 .part L_00000224c8cc5a30, 23, 1;
L_00000224c8cc1930 .part L_00000224c8cc5a30, 24, 1;
L_00000224c8cc00d0 .part L_00000224c8cc5a30, 25, 1;
L_00000224c8cc0ad0 .part L_00000224c8cc5a30, 26, 1;
L_00000224c8cc19d0 .part L_00000224c8cc5a30, 27, 1;
L_00000224c8cc23d0 .part L_00000224c8cc5a30, 28, 1;
L_00000224c8cc25b0 .part L_00000224c8cc5a30, 29, 1;
L_00000224c8cc0850 .part L_00000224c8cc5a30, 30, 1;
L_00000224c8cc1b10 .part L_00000224c8cc5a30, 31, 1;
S_00000224c89d8200 .scope module, "alu" "ALU" 8 18, 12 1 0, S_00000224c89d9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_00000224c8baae70 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_00000224c8c6c770 .functor NOT 1, L_00000224c8c4db80, C4<0>, C4<0>, C4<0>;
v00000224c8c13d00_0 .net "A", 31 0, v00000224c8c20250_0;  alias, 1 drivers
v00000224c8c14020_0 .net "ALUOP", 3 0, v00000224c8c12180_0;  alias, 1 drivers
v00000224c8c12ae0_0 .net "B", 31 0, v00000224c8c202f0_0;  alias, 1 drivers
v00000224c8c136c0_0 .var "CF", 0 0;
v00000224c8c12040_0 .net "ZF", 0 0, L_00000224c8c6c770;  alias, 1 drivers
v00000224c8c120e0_0 .net *"_ivl_1", 0 0, L_00000224c8c4db80;  1 drivers
v00000224c8c14200_0 .var "res", 31 0;
E_00000224c8bab370 .event anyedge, v00000224c8c14020_0, v00000224c8c13940_0, v00000224c8c13da0_0, v00000224c8c136c0_0;
L_00000224c8c4db80 .reduce/or v00000224c8c14200_0;
S_00000224c89d8390 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_00000224c89d9c30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_00000224c8c16300 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c16338 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c16370 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c163a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c163e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c16418 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c16450 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c16488 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c164c0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c164f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c16530 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c16568 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c165a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c165d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c16610 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c16648 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c16680 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c166b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c166f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c16728 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c16760 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c16798 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c167d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c16808 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c16840 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c12180_0 .var "ALU_OP", 3 0;
v00000224c8c13e40_0 .net "opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
E_00000224c8bab0b0 .event anyedge, v00000224c8b0e5f0_0;
S_00000224c8a1d8a0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v00000224c8c1f670_0 .net "EX1_forward_to_B", 31 0, v00000224c8c1e9f0_0;  alias, 1 drivers
v00000224c8c1e770_0 .net "EX_PFC", 31 0, v00000224c8c1edb0_0;  alias, 1 drivers
v00000224c8c1dd70_0 .net "EX_PFC_to_IF", 31 0, L_00000224c8c4d900;  alias, 1 drivers
v00000224c8c1e810_0 .net "alu_selA", 1 0, L_00000224c8c4e300;  alias, 1 drivers
v00000224c8c1daf0_0 .net "alu_selB", 1 0, L_00000224c8c509c0;  alias, 1 drivers
v00000224c8c1f350_0 .net "ex_haz", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c1e310_0 .net "id_haz", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8c1f170_0 .net "is_jr", 0 0, v00000224c8c1eb30_0;  alias, 1 drivers
v00000224c8c1ebd0_0 .net "mem_haz", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c1e950_0 .net "oper1", 31 0, L_00000224c8c56e50;  alias, 1 drivers
v00000224c8c1f5d0_0 .net "oper2", 31 0, L_00000224c8c6bc80;  alias, 1 drivers
v00000224c8c1fa30_0 .net "pc", 31 0, v00000224c8c1e270_0;  alias, 1 drivers
v00000224c8c1ec70_0 .net "rs1", 31 0, v00000224c8c1dc30_0;  alias, 1 drivers
v00000224c8c1e130_0 .net "rs2_in", 31 0, v00000224c8c1de10_0;  alias, 1 drivers
v00000224c8c1fad0_0 .net "rs2_out", 31 0, L_00000224c8c6c620;  alias, 1 drivers
v00000224c8c1fb70_0 .net "store_rs2_forward", 1 0, L_00000224c8c50d80;  alias, 1 drivers
L_00000224c8c4d900 .functor MUXZ 32, v00000224c8c1edb0_0, L_00000224c8c56e50, v00000224c8c1eb30_0, C4<>;
S_00000224c8a1da30 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_00000224c8a1d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000224c8bab5f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000224c8c560c0 .functor NOT 1, L_00000224c8c4dd60, C4<0>, C4<0>, C4<0>;
L_00000224c8c558e0 .functor NOT 1, L_00000224c8c4d9a0, C4<0>, C4<0>, C4<0>;
L_00000224c8c56590 .functor NOT 1, L_00000224c8c4d400, C4<0>, C4<0>, C4<0>;
L_00000224c8c56750 .functor NOT 1, L_00000224c8c4de00, C4<0>, C4<0>, C4<0>;
L_00000224c8c56830 .functor AND 32, L_00000224c8c55870, v00000224c8c1dc30_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c55f00 .functor AND 32, L_00000224c8c55db0, L_00000224c8cd15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c56130 .functor OR 32, L_00000224c8c56830, L_00000224c8c55f00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c56360 .functor AND 32, L_00000224c8c55e90, v00000224c8c0e990_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c56f30 .functor OR 32, L_00000224c8c56130, L_00000224c8c56360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c56d00 .functor AND 32, L_00000224c8c567c0, L_00000224c8c4bec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c56e50 .functor OR 32, L_00000224c8c56f30, L_00000224c8c56d00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c13300_0 .net *"_ivl_1", 0 0, L_00000224c8c4dd60;  1 drivers
v00000224c8c12e00_0 .net *"_ivl_13", 0 0, L_00000224c8c4d400;  1 drivers
v00000224c8c12ea0_0 .net *"_ivl_14", 0 0, L_00000224c8c56590;  1 drivers
v00000224c8c13120_0 .net *"_ivl_19", 0 0, L_00000224c8c4ca00;  1 drivers
v00000224c8c13580_0 .net *"_ivl_2", 0 0, L_00000224c8c560c0;  1 drivers
v00000224c8c1b630_0 .net *"_ivl_23", 0 0, L_00000224c8c4c280;  1 drivers
v00000224c8c1a910_0 .net *"_ivl_27", 0 0, L_00000224c8c4de00;  1 drivers
v00000224c8c1a190_0 .net *"_ivl_28", 0 0, L_00000224c8c56750;  1 drivers
v00000224c8c1a410_0 .net *"_ivl_33", 0 0, L_00000224c8c4dc20;  1 drivers
v00000224c8c1acd0_0 .net *"_ivl_37", 0 0, L_00000224c8c4dea0;  1 drivers
v00000224c8c1ad70_0 .net *"_ivl_40", 31 0, L_00000224c8c56830;  1 drivers
v00000224c8c1a2d0_0 .net *"_ivl_42", 31 0, L_00000224c8c55f00;  1 drivers
v00000224c8c1af50_0 .net *"_ivl_44", 31 0, L_00000224c8c56130;  1 drivers
v00000224c8c1a9b0_0 .net *"_ivl_46", 31 0, L_00000224c8c56360;  1 drivers
v00000224c8c1a5f0_0 .net *"_ivl_48", 31 0, L_00000224c8c56f30;  1 drivers
v00000224c8c1b6d0_0 .net *"_ivl_50", 31 0, L_00000224c8c56d00;  1 drivers
v00000224c8c1ae10_0 .net *"_ivl_7", 0 0, L_00000224c8c4d9a0;  1 drivers
v00000224c8c1aa50_0 .net *"_ivl_8", 0 0, L_00000224c8c558e0;  1 drivers
v00000224c8c1a370_0 .net "ina", 31 0, v00000224c8c1dc30_0;  alias, 1 drivers
v00000224c8c1b090_0 .net "inb", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c1ab90_0 .net "inc", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c1aaf0_0 .net "ind", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8c1b130_0 .net "out", 31 0, L_00000224c8c56e50;  alias, 1 drivers
v00000224c8c1b3b0_0 .net "s0", 31 0, L_00000224c8c55870;  1 drivers
v00000224c8c1ac30_0 .net "s1", 31 0, L_00000224c8c55db0;  1 drivers
v00000224c8c1a230_0 .net "s2", 31 0, L_00000224c8c55e90;  1 drivers
v00000224c8c1b310_0 .net "s3", 31 0, L_00000224c8c567c0;  1 drivers
v00000224c8c1b270_0 .net "sel", 1 0, L_00000224c8c4e300;  alias, 1 drivers
L_00000224c8c4dd60 .part L_00000224c8c4e300, 1, 1;
LS_00000224c8c4c780_0_0 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_4 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_8 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_12 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_16 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_20 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_24 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_0_28 .concat [ 1 1 1 1], L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0, L_00000224c8c560c0;
LS_00000224c8c4c780_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c780_0_0, LS_00000224c8c4c780_0_4, LS_00000224c8c4c780_0_8, LS_00000224c8c4c780_0_12;
LS_00000224c8c4c780_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c780_0_16, LS_00000224c8c4c780_0_20, LS_00000224c8c4c780_0_24, LS_00000224c8c4c780_0_28;
L_00000224c8c4c780 .concat [ 16 16 0 0], LS_00000224c8c4c780_1_0, LS_00000224c8c4c780_1_4;
L_00000224c8c4d9a0 .part L_00000224c8c4e300, 0, 1;
LS_00000224c8c4d2c0_0_0 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_4 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_8 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_12 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_16 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_20 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_24 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_0_28 .concat [ 1 1 1 1], L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0, L_00000224c8c558e0;
LS_00000224c8c4d2c0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d2c0_0_0, LS_00000224c8c4d2c0_0_4, LS_00000224c8c4d2c0_0_8, LS_00000224c8c4d2c0_0_12;
LS_00000224c8c4d2c0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d2c0_0_16, LS_00000224c8c4d2c0_0_20, LS_00000224c8c4d2c0_0_24, LS_00000224c8c4d2c0_0_28;
L_00000224c8c4d2c0 .concat [ 16 16 0 0], LS_00000224c8c4d2c0_1_0, LS_00000224c8c4d2c0_1_4;
L_00000224c8c4d400 .part L_00000224c8c4e300, 1, 1;
LS_00000224c8c4d4a0_0_0 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_4 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_8 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_12 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_16 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_20 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_24 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_0_28 .concat [ 1 1 1 1], L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590, L_00000224c8c56590;
LS_00000224c8c4d4a0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d4a0_0_0, LS_00000224c8c4d4a0_0_4, LS_00000224c8c4d4a0_0_8, LS_00000224c8c4d4a0_0_12;
LS_00000224c8c4d4a0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d4a0_0_16, LS_00000224c8c4d4a0_0_20, LS_00000224c8c4d4a0_0_24, LS_00000224c8c4d4a0_0_28;
L_00000224c8c4d4a0 .concat [ 16 16 0 0], LS_00000224c8c4d4a0_1_0, LS_00000224c8c4d4a0_1_4;
L_00000224c8c4ca00 .part L_00000224c8c4e300, 0, 1;
LS_00000224c8c4c140_0_0 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_4 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_8 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_12 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_16 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_20 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_24 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_0_28 .concat [ 1 1 1 1], L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00, L_00000224c8c4ca00;
LS_00000224c8c4c140_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c140_0_0, LS_00000224c8c4c140_0_4, LS_00000224c8c4c140_0_8, LS_00000224c8c4c140_0_12;
LS_00000224c8c4c140_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c140_0_16, LS_00000224c8c4c140_0_20, LS_00000224c8c4c140_0_24, LS_00000224c8c4c140_0_28;
L_00000224c8c4c140 .concat [ 16 16 0 0], LS_00000224c8c4c140_1_0, LS_00000224c8c4c140_1_4;
L_00000224c8c4c280 .part L_00000224c8c4e300, 1, 1;
LS_00000224c8c4cdc0_0_0 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_4 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_8 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_12 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_16 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_20 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_24 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_0_28 .concat [ 1 1 1 1], L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280, L_00000224c8c4c280;
LS_00000224c8c4cdc0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4cdc0_0_0, LS_00000224c8c4cdc0_0_4, LS_00000224c8c4cdc0_0_8, LS_00000224c8c4cdc0_0_12;
LS_00000224c8c4cdc0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4cdc0_0_16, LS_00000224c8c4cdc0_0_20, LS_00000224c8c4cdc0_0_24, LS_00000224c8c4cdc0_0_28;
L_00000224c8c4cdc0 .concat [ 16 16 0 0], LS_00000224c8c4cdc0_1_0, LS_00000224c8c4cdc0_1_4;
L_00000224c8c4de00 .part L_00000224c8c4e300, 0, 1;
LS_00000224c8c4c000_0_0 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_4 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_8 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_12 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_16 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_20 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_24 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_0_28 .concat [ 1 1 1 1], L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750, L_00000224c8c56750;
LS_00000224c8c4c000_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c000_0_0, LS_00000224c8c4c000_0_4, LS_00000224c8c4c000_0_8, LS_00000224c8c4c000_0_12;
LS_00000224c8c4c000_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c000_0_16, LS_00000224c8c4c000_0_20, LS_00000224c8c4c000_0_24, LS_00000224c8c4c000_0_28;
L_00000224c8c4c000 .concat [ 16 16 0 0], LS_00000224c8c4c000_1_0, LS_00000224c8c4c000_1_4;
L_00000224c8c4dc20 .part L_00000224c8c4e300, 1, 1;
LS_00000224c8c4c500_0_0 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_4 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_8 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_12 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_16 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_20 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_24 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_0_28 .concat [ 1 1 1 1], L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20, L_00000224c8c4dc20;
LS_00000224c8c4c500_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c500_0_0, LS_00000224c8c4c500_0_4, LS_00000224c8c4c500_0_8, LS_00000224c8c4c500_0_12;
LS_00000224c8c4c500_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c500_0_16, LS_00000224c8c4c500_0_20, LS_00000224c8c4c500_0_24, LS_00000224c8c4c500_0_28;
L_00000224c8c4c500 .concat [ 16 16 0 0], LS_00000224c8c4c500_1_0, LS_00000224c8c4c500_1_4;
L_00000224c8c4dea0 .part L_00000224c8c4e300, 0, 1;
LS_00000224c8c4da40_0_0 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_4 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_8 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_12 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_16 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_20 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_24 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_0_28 .concat [ 1 1 1 1], L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0, L_00000224c8c4dea0;
LS_00000224c8c4da40_1_0 .concat [ 4 4 4 4], LS_00000224c8c4da40_0_0, LS_00000224c8c4da40_0_4, LS_00000224c8c4da40_0_8, LS_00000224c8c4da40_0_12;
LS_00000224c8c4da40_1_4 .concat [ 4 4 4 4], LS_00000224c8c4da40_0_16, LS_00000224c8c4da40_0_20, LS_00000224c8c4da40_0_24, LS_00000224c8c4da40_0_28;
L_00000224c8c4da40 .concat [ 16 16 0 0], LS_00000224c8c4da40_1_0, LS_00000224c8c4da40_1_4;
S_00000224c8a10940 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000224c8a1da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c55870 .functor AND 32, L_00000224c8c4c780, L_00000224c8c4d2c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c14160_0 .net "in1", 31 0, L_00000224c8c4c780;  1 drivers
v00000224c8c125e0_0 .net "in2", 31 0, L_00000224c8c4d2c0;  1 drivers
v00000224c8c13ee0_0 .net "out", 31 0, L_00000224c8c55870;  alias, 1 drivers
S_00000224c8a10ad0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000224c8a1da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c55db0 .functor AND 32, L_00000224c8c4d4a0, L_00000224c8c4c140, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c13f80_0 .net "in1", 31 0, L_00000224c8c4d4a0;  1 drivers
v00000224c8c12680_0 .net "in2", 31 0, L_00000224c8c4c140;  1 drivers
v00000224c8c12b80_0 .net "out", 31 0, L_00000224c8c55db0;  alias, 1 drivers
S_00000224c89bc4a0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000224c8a1da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c55e90 .functor AND 32, L_00000224c8c4cdc0, L_00000224c8c4c000, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c127c0_0 .net "in1", 31 0, L_00000224c8c4cdc0;  1 drivers
v00000224c8c12860_0 .net "in2", 31 0, L_00000224c8c4c000;  1 drivers
v00000224c8c12900_0 .net "out", 31 0, L_00000224c8c55e90;  alias, 1 drivers
S_00000224c8c17550 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000224c8a1da30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c567c0 .functor AND 32, L_00000224c8c4c500, L_00000224c8c4da40, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c129a0_0 .net "in1", 31 0, L_00000224c8c4c500;  1 drivers
v00000224c8c139e0_0 .net "in2", 31 0, L_00000224c8c4da40;  1 drivers
v00000224c8c12d60_0 .net "out", 31 0, L_00000224c8c567c0;  alias, 1 drivers
S_00000224c8c173c0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_00000224c8a1d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000224c8baa9f0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000224c8c56de0 .functor NOT 1, L_00000224c8c4bb00, C4<0>, C4<0>, C4<0>;
L_00000224c8c56c90 .functor NOT 1, L_00000224c8c4cc80, C4<0>, C4<0>, C4<0>;
L_00000224c8c56ec0 .functor NOT 1, L_00000224c8c4df40, C4<0>, C4<0>, C4<0>;
L_00000224c8c6c930 .functor NOT 1, L_00000224c8c4dae0, C4<0>, C4<0>, C4<0>;
L_00000224c8c6c9a0 .functor AND 32, L_00000224c8c56fa0, v00000224c8c1e9f0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6c690 .functor AND 32, L_00000224c8c56d70, L_00000224c8cd15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6c150 .functor OR 32, L_00000224c8c6c9a0, L_00000224c8c6c690, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c6bba0 .functor AND 32, L_00000224c8b8d9f0, v00000224c8c0e990_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6bb30 .functor OR 32, L_00000224c8c6c150, L_00000224c8c6bba0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c6b6d0 .functor AND 32, L_00000224c8c6bf90, L_00000224c8c4bec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6bc80 .functor OR 32, L_00000224c8c6bb30, L_00000224c8c6b6d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c1a690_0 .net *"_ivl_1", 0 0, L_00000224c8c4bb00;  1 drivers
v00000224c8c1a7d0_0 .net *"_ivl_13", 0 0, L_00000224c8c4df40;  1 drivers
v00000224c8c19150_0 .net *"_ivl_14", 0 0, L_00000224c8c56ec0;  1 drivers
v00000224c8c187f0_0 .net *"_ivl_19", 0 0, L_00000224c8c4c6e0;  1 drivers
v00000224c8c18d90_0 .net *"_ivl_2", 0 0, L_00000224c8c56de0;  1 drivers
v00000224c8c18610_0 .net *"_ivl_23", 0 0, L_00000224c8c4bc40;  1 drivers
v00000224c8c18e30_0 .net *"_ivl_27", 0 0, L_00000224c8c4dae0;  1 drivers
v00000224c8c19e70_0 .net *"_ivl_28", 0 0, L_00000224c8c6c930;  1 drivers
v00000224c8c19a10_0 .net *"_ivl_33", 0 0, L_00000224c8c4dfe0;  1 drivers
v00000224c8c196f0_0 .net *"_ivl_37", 0 0, L_00000224c8c4bce0;  1 drivers
v00000224c8c18ed0_0 .net *"_ivl_40", 31 0, L_00000224c8c6c9a0;  1 drivers
v00000224c8c18070_0 .net *"_ivl_42", 31 0, L_00000224c8c6c690;  1 drivers
v00000224c8c17a30_0 .net *"_ivl_44", 31 0, L_00000224c8c6c150;  1 drivers
v00000224c8c19830_0 .net *"_ivl_46", 31 0, L_00000224c8c6bba0;  1 drivers
v00000224c8c17cb0_0 .net *"_ivl_48", 31 0, L_00000224c8c6bb30;  1 drivers
v00000224c8c19c90_0 .net *"_ivl_50", 31 0, L_00000224c8c6b6d0;  1 drivers
v00000224c8c18570_0 .net *"_ivl_7", 0 0, L_00000224c8c4cc80;  1 drivers
v00000224c8c18890_0 .net *"_ivl_8", 0 0, L_00000224c8c56c90;  1 drivers
v00000224c8c19f10_0 .net "ina", 31 0, v00000224c8c1e9f0_0;  alias, 1 drivers
v00000224c8c19ab0_0 .net "inb", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c18930_0 .net "inc", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c17ad0_0 .net "ind", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8c18750_0 .net "out", 31 0, L_00000224c8c6bc80;  alias, 1 drivers
v00000224c8c17d50_0 .net "s0", 31 0, L_00000224c8c56fa0;  1 drivers
v00000224c8c19470_0 .net "s1", 31 0, L_00000224c8c56d70;  1 drivers
v00000224c8c18bb0_0 .net "s2", 31 0, L_00000224c8b8d9f0;  1 drivers
v00000224c8c189d0_0 .net "s3", 31 0, L_00000224c8c6bf90;  1 drivers
v00000224c8c195b0_0 .net "sel", 1 0, L_00000224c8c509c0;  alias, 1 drivers
L_00000224c8c4bb00 .part L_00000224c8c509c0, 1, 1;
LS_00000224c8c4caa0_0_0 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_4 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_8 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_12 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_16 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_20 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_24 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_0_28 .concat [ 1 1 1 1], L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0, L_00000224c8c56de0;
LS_00000224c8c4caa0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4caa0_0_0, LS_00000224c8c4caa0_0_4, LS_00000224c8c4caa0_0_8, LS_00000224c8c4caa0_0_12;
LS_00000224c8c4caa0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4caa0_0_16, LS_00000224c8c4caa0_0_20, LS_00000224c8c4caa0_0_24, LS_00000224c8c4caa0_0_28;
L_00000224c8c4caa0 .concat [ 16 16 0 0], LS_00000224c8c4caa0_1_0, LS_00000224c8c4caa0_1_4;
L_00000224c8c4cc80 .part L_00000224c8c509c0, 0, 1;
LS_00000224c8c4ce60_0_0 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_4 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_8 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_12 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_16 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_20 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_24 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_0_28 .concat [ 1 1 1 1], L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90, L_00000224c8c56c90;
LS_00000224c8c4ce60_1_0 .concat [ 4 4 4 4], LS_00000224c8c4ce60_0_0, LS_00000224c8c4ce60_0_4, LS_00000224c8c4ce60_0_8, LS_00000224c8c4ce60_0_12;
LS_00000224c8c4ce60_1_4 .concat [ 4 4 4 4], LS_00000224c8c4ce60_0_16, LS_00000224c8c4ce60_0_20, LS_00000224c8c4ce60_0_24, LS_00000224c8c4ce60_0_28;
L_00000224c8c4ce60 .concat [ 16 16 0 0], LS_00000224c8c4ce60_1_0, LS_00000224c8c4ce60_1_4;
L_00000224c8c4df40 .part L_00000224c8c509c0, 1, 1;
LS_00000224c8c4c8c0_0_0 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_4 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_8 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_12 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_16 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_20 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_24 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_0_28 .concat [ 1 1 1 1], L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0, L_00000224c8c56ec0;
LS_00000224c8c4c8c0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c8c0_0_0, LS_00000224c8c4c8c0_0_4, LS_00000224c8c4c8c0_0_8, LS_00000224c8c4c8c0_0_12;
LS_00000224c8c4c8c0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c8c0_0_16, LS_00000224c8c4c8c0_0_20, LS_00000224c8c4c8c0_0_24, LS_00000224c8c4c8c0_0_28;
L_00000224c8c4c8c0 .concat [ 16 16 0 0], LS_00000224c8c4c8c0_1_0, LS_00000224c8c4c8c0_1_4;
L_00000224c8c4c6e0 .part L_00000224c8c509c0, 0, 1;
LS_00000224c8c4b9c0_0_0 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_4 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_8 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_12 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_16 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_20 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_24 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_0_28 .concat [ 1 1 1 1], L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0, L_00000224c8c4c6e0;
LS_00000224c8c4b9c0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4b9c0_0_0, LS_00000224c8c4b9c0_0_4, LS_00000224c8c4b9c0_0_8, LS_00000224c8c4b9c0_0_12;
LS_00000224c8c4b9c0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4b9c0_0_16, LS_00000224c8c4b9c0_0_20, LS_00000224c8c4b9c0_0_24, LS_00000224c8c4b9c0_0_28;
L_00000224c8c4b9c0 .concat [ 16 16 0 0], LS_00000224c8c4b9c0_1_0, LS_00000224c8c4b9c0_1_4;
L_00000224c8c4bc40 .part L_00000224c8c509c0, 1, 1;
LS_00000224c8c4d540_0_0 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_4 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_8 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_12 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_16 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_20 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_24 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_0_28 .concat [ 1 1 1 1], L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40, L_00000224c8c4bc40;
LS_00000224c8c4d540_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d540_0_0, LS_00000224c8c4d540_0_4, LS_00000224c8c4d540_0_8, LS_00000224c8c4d540_0_12;
LS_00000224c8c4d540_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d540_0_16, LS_00000224c8c4d540_0_20, LS_00000224c8c4d540_0_24, LS_00000224c8c4d540_0_28;
L_00000224c8c4d540 .concat [ 16 16 0 0], LS_00000224c8c4d540_1_0, LS_00000224c8c4d540_1_4;
L_00000224c8c4dae0 .part L_00000224c8c509c0, 0, 1;
LS_00000224c8c4c0a0_0_0 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_4 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_8 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_12 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_16 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_20 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_24 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_0_28 .concat [ 1 1 1 1], L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930, L_00000224c8c6c930;
LS_00000224c8c4c0a0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c0a0_0_0, LS_00000224c8c4c0a0_0_4, LS_00000224c8c4c0a0_0_8, LS_00000224c8c4c0a0_0_12;
LS_00000224c8c4c0a0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c0a0_0_16, LS_00000224c8c4c0a0_0_20, LS_00000224c8c4c0a0_0_24, LS_00000224c8c4c0a0_0_28;
L_00000224c8c4c0a0 .concat [ 16 16 0 0], LS_00000224c8c4c0a0_1_0, LS_00000224c8c4c0a0_1_4;
L_00000224c8c4dfe0 .part L_00000224c8c509c0, 1, 1;
LS_00000224c8c4d5e0_0_0 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_4 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_8 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_12 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_16 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_20 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_24 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_0_28 .concat [ 1 1 1 1], L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0, L_00000224c8c4dfe0;
LS_00000224c8c4d5e0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d5e0_0_0, LS_00000224c8c4d5e0_0_4, LS_00000224c8c4d5e0_0_8, LS_00000224c8c4d5e0_0_12;
LS_00000224c8c4d5e0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d5e0_0_16, LS_00000224c8c4d5e0_0_20, LS_00000224c8c4d5e0_0_24, LS_00000224c8c4d5e0_0_28;
L_00000224c8c4d5e0 .concat [ 16 16 0 0], LS_00000224c8c4d5e0_1_0, LS_00000224c8c4d5e0_1_4;
L_00000224c8c4bce0 .part L_00000224c8c509c0, 0, 1;
LS_00000224c8c4b880_0_0 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_4 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_8 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_12 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_16 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_20 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_24 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_0_28 .concat [ 1 1 1 1], L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0, L_00000224c8c4bce0;
LS_00000224c8c4b880_1_0 .concat [ 4 4 4 4], LS_00000224c8c4b880_0_0, LS_00000224c8c4b880_0_4, LS_00000224c8c4b880_0_8, LS_00000224c8c4b880_0_12;
LS_00000224c8c4b880_1_4 .concat [ 4 4 4 4], LS_00000224c8c4b880_0_16, LS_00000224c8c4b880_0_20, LS_00000224c8c4b880_0_24, LS_00000224c8c4b880_0_28;
L_00000224c8c4b880 .concat [ 16 16 0 0], LS_00000224c8c4b880_1_0, LS_00000224c8c4b880_1_4;
S_00000224c8c170a0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000224c8c173c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c56fa0 .functor AND 32, L_00000224c8c4caa0, L_00000224c8c4ce60, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c1a870_0 .net "in1", 31 0, L_00000224c8c4caa0;  1 drivers
v00000224c8c1aff0_0 .net "in2", 31 0, L_00000224c8c4ce60;  1 drivers
v00000224c8c1a4b0_0 .net "out", 31 0, L_00000224c8c56fa0;  alias, 1 drivers
S_00000224c8c16a60 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000224c8c173c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c56d70 .functor AND 32, L_00000224c8c4c8c0, L_00000224c8c4b9c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c1aeb0_0 .net "in1", 31 0, L_00000224c8c4c8c0;  1 drivers
v00000224c8c1b1d0_0 .net "in2", 31 0, L_00000224c8c4b9c0;  1 drivers
v00000224c8c1b770_0 .net "out", 31 0, L_00000224c8c56d70;  alias, 1 drivers
S_00000224c8c16d80 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000224c8c173c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8b8d9f0 .functor AND 32, L_00000224c8c4d540, L_00000224c8c4c0a0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c1b450_0 .net "in1", 31 0, L_00000224c8c4d540;  1 drivers
v00000224c8c1b4f0_0 .net "in2", 31 0, L_00000224c8c4c0a0;  1 drivers
v00000224c8c1a730_0 .net "out", 31 0, L_00000224c8b8d9f0;  alias, 1 drivers
S_00000224c8c16bf0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000224c8c173c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c6bf90 .functor AND 32, L_00000224c8c4d5e0, L_00000224c8c4b880, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c1a550_0 .net "in1", 31 0, L_00000224c8c4d5e0;  1 drivers
v00000224c8c1b590_0 .net "in2", 31 0, L_00000224c8c4b880;  1 drivers
v00000224c8c1a0f0_0 .net "out", 31 0, L_00000224c8c6bf90;  alias, 1 drivers
S_00000224c8c17230 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_00000224c8a1d8a0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_00000224c8bac0b0 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_00000224c8c6c5b0 .functor NOT 1, L_00000224c8c4c960, C4<0>, C4<0>, C4<0>;
L_00000224c8c6c2a0 .functor NOT 1, L_00000224c8c4d7c0, C4<0>, C4<0>, C4<0>;
L_00000224c8c6cb60 .functor NOT 1, L_00000224c8c4d680, C4<0>, C4<0>, C4<0>;
L_00000224c8c6c7e0 .functor NOT 1, L_00000224c8c4bd80, C4<0>, C4<0>, C4<0>;
L_00000224c8c6c700 .functor AND 32, L_00000224c8c6b3c0, v00000224c8c1de10_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6cbd0 .functor AND 32, L_00000224c8c6b4a0, L_00000224c8cd15f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6bc10 .functor OR 32, L_00000224c8c6c700, L_00000224c8c6cbd0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c6c380 .functor AND 32, L_00000224c8c6c540, v00000224c8c0e990_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6c310 .functor OR 32, L_00000224c8c6bc10, L_00000224c8c6c380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c6be40 .functor AND 32, L_00000224c8c6bdd0, L_00000224c8c4bec0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6c620 .functor OR 32, L_00000224c8c6c310, L_00000224c8c6be40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c19970_0 .net *"_ivl_1", 0 0, L_00000224c8c4c960;  1 drivers
v00000224c8c18b10_0 .net *"_ivl_13", 0 0, L_00000224c8c4d680;  1 drivers
v00000224c8c19290_0 .net *"_ivl_14", 0 0, L_00000224c8c6cb60;  1 drivers
v00000224c8c184d0_0 .net *"_ivl_19", 0 0, L_00000224c8c4ba60;  1 drivers
v00000224c8c18430_0 .net *"_ivl_2", 0 0, L_00000224c8c6c5b0;  1 drivers
v00000224c8c19dd0_0 .net *"_ivl_23", 0 0, L_00000224c8c4cf00;  1 drivers
v00000224c8c19510_0 .net *"_ivl_27", 0 0, L_00000224c8c4bd80;  1 drivers
v00000224c8c19bf0_0 .net *"_ivl_28", 0 0, L_00000224c8c6c7e0;  1 drivers
v00000224c8c19fb0_0 .net *"_ivl_33", 0 0, L_00000224c8c4d220;  1 drivers
v00000224c8c18250_0 .net *"_ivl_37", 0 0, L_00000224c8c4dcc0;  1 drivers
v00000224c8c1a050_0 .net *"_ivl_40", 31 0, L_00000224c8c6c700;  1 drivers
v00000224c8c17c10_0 .net *"_ivl_42", 31 0, L_00000224c8c6cbd0;  1 drivers
v00000224c8c18110_0 .net *"_ivl_44", 31 0, L_00000224c8c6bc10;  1 drivers
v00000224c8c19650_0 .net *"_ivl_46", 31 0, L_00000224c8c6c380;  1 drivers
v00000224c8c186b0_0 .net *"_ivl_48", 31 0, L_00000224c8c6c310;  1 drivers
v00000224c8c17df0_0 .net *"_ivl_50", 31 0, L_00000224c8c6be40;  1 drivers
v00000224c8c17e90_0 .net *"_ivl_7", 0 0, L_00000224c8c4d7c0;  1 drivers
v00000224c8c17f30_0 .net *"_ivl_8", 0 0, L_00000224c8c6c2a0;  1 drivers
v00000224c8c17fd0_0 .net "ina", 31 0, v00000224c8c1de10_0;  alias, 1 drivers
v00000224c8c181b0_0 .net "inb", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c18c50_0 .net "inc", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c182f0_0 .net "ind", 31 0, L_00000224c8c4bec0;  alias, 1 drivers
v00000224c8c18390_0 .net "out", 31 0, L_00000224c8c6c620;  alias, 1 drivers
v00000224c8c18cf0_0 .net "s0", 31 0, L_00000224c8c6b3c0;  1 drivers
v00000224c8c18f70_0 .net "s1", 31 0, L_00000224c8c6b4a0;  1 drivers
v00000224c8c190b0_0 .net "s2", 31 0, L_00000224c8c6c540;  1 drivers
v00000224c8c1f530_0 .net "s3", 31 0, L_00000224c8c6bdd0;  1 drivers
v00000224c8c1f850_0 .net "sel", 1 0, L_00000224c8c50d80;  alias, 1 drivers
L_00000224c8c4c960 .part L_00000224c8c50d80, 1, 1;
LS_00000224c8c4d720_0_0 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_4 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_8 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_12 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_16 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_20 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_24 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_0_28 .concat [ 1 1 1 1], L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0, L_00000224c8c6c5b0;
LS_00000224c8c4d720_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d720_0_0, LS_00000224c8c4d720_0_4, LS_00000224c8c4d720_0_8, LS_00000224c8c4d720_0_12;
LS_00000224c8c4d720_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d720_0_16, LS_00000224c8c4d720_0_20, LS_00000224c8c4d720_0_24, LS_00000224c8c4d720_0_28;
L_00000224c8c4d720 .concat [ 16 16 0 0], LS_00000224c8c4d720_1_0, LS_00000224c8c4d720_1_4;
L_00000224c8c4d7c0 .part L_00000224c8c50d80, 0, 1;
LS_00000224c8c4b920_0_0 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_4 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_8 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_12 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_16 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_20 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_24 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_0_28 .concat [ 1 1 1 1], L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0, L_00000224c8c6c2a0;
LS_00000224c8c4b920_1_0 .concat [ 4 4 4 4], LS_00000224c8c4b920_0_0, LS_00000224c8c4b920_0_4, LS_00000224c8c4b920_0_8, LS_00000224c8c4b920_0_12;
LS_00000224c8c4b920_1_4 .concat [ 4 4 4 4], LS_00000224c8c4b920_0_16, LS_00000224c8c4b920_0_20, LS_00000224c8c4b920_0_24, LS_00000224c8c4b920_0_28;
L_00000224c8c4b920 .concat [ 16 16 0 0], LS_00000224c8c4b920_1_0, LS_00000224c8c4b920_1_4;
L_00000224c8c4d680 .part L_00000224c8c50d80, 1, 1;
LS_00000224c8c4cb40_0_0 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_4 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_8 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_12 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_16 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_20 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_24 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_0_28 .concat [ 1 1 1 1], L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60, L_00000224c8c6cb60;
LS_00000224c8c4cb40_1_0 .concat [ 4 4 4 4], LS_00000224c8c4cb40_0_0, LS_00000224c8c4cb40_0_4, LS_00000224c8c4cb40_0_8, LS_00000224c8c4cb40_0_12;
LS_00000224c8c4cb40_1_4 .concat [ 4 4 4 4], LS_00000224c8c4cb40_0_16, LS_00000224c8c4cb40_0_20, LS_00000224c8c4cb40_0_24, LS_00000224c8c4cb40_0_28;
L_00000224c8c4cb40 .concat [ 16 16 0 0], LS_00000224c8c4cb40_1_0, LS_00000224c8c4cb40_1_4;
L_00000224c8c4ba60 .part L_00000224c8c50d80, 0, 1;
LS_00000224c8c4c640_0_0 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_4 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_8 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_12 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_16 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_20 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_24 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_0_28 .concat [ 1 1 1 1], L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60, L_00000224c8c4ba60;
LS_00000224c8c4c640_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c640_0_0, LS_00000224c8c4c640_0_4, LS_00000224c8c4c640_0_8, LS_00000224c8c4c640_0_12;
LS_00000224c8c4c640_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c640_0_16, LS_00000224c8c4c640_0_20, LS_00000224c8c4c640_0_24, LS_00000224c8c4c640_0_28;
L_00000224c8c4c640 .concat [ 16 16 0 0], LS_00000224c8c4c640_1_0, LS_00000224c8c4c640_1_4;
L_00000224c8c4cf00 .part L_00000224c8c50d80, 1, 1;
LS_00000224c8c4c460_0_0 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_4 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_8 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_12 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_16 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_20 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_24 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_0_28 .concat [ 1 1 1 1], L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00, L_00000224c8c4cf00;
LS_00000224c8c4c460_1_0 .concat [ 4 4 4 4], LS_00000224c8c4c460_0_0, LS_00000224c8c4c460_0_4, LS_00000224c8c4c460_0_8, LS_00000224c8c4c460_0_12;
LS_00000224c8c4c460_1_4 .concat [ 4 4 4 4], LS_00000224c8c4c460_0_16, LS_00000224c8c4c460_0_20, LS_00000224c8c4c460_0_24, LS_00000224c8c4c460_0_28;
L_00000224c8c4c460 .concat [ 16 16 0 0], LS_00000224c8c4c460_1_0, LS_00000224c8c4c460_1_4;
L_00000224c8c4bd80 .part L_00000224c8c50d80, 0, 1;
LS_00000224c8c4bba0_0_0 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_4 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_8 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_12 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_16 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_20 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_24 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_0_28 .concat [ 1 1 1 1], L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0, L_00000224c8c6c7e0;
LS_00000224c8c4bba0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4bba0_0_0, LS_00000224c8c4bba0_0_4, LS_00000224c8c4bba0_0_8, LS_00000224c8c4bba0_0_12;
LS_00000224c8c4bba0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4bba0_0_16, LS_00000224c8c4bba0_0_20, LS_00000224c8c4bba0_0_24, LS_00000224c8c4bba0_0_28;
L_00000224c8c4bba0 .concat [ 16 16 0 0], LS_00000224c8c4bba0_1_0, LS_00000224c8c4bba0_1_4;
L_00000224c8c4d220 .part L_00000224c8c50d80, 1, 1;
LS_00000224c8c4d360_0_0 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_4 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_8 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_12 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_16 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_20 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_24 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_0_28 .concat [ 1 1 1 1], L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220, L_00000224c8c4d220;
LS_00000224c8c4d360_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d360_0_0, LS_00000224c8c4d360_0_4, LS_00000224c8c4d360_0_8, LS_00000224c8c4d360_0_12;
LS_00000224c8c4d360_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d360_0_16, LS_00000224c8c4d360_0_20, LS_00000224c8c4d360_0_24, LS_00000224c8c4d360_0_28;
L_00000224c8c4d360 .concat [ 16 16 0 0], LS_00000224c8c4d360_1_0, LS_00000224c8c4d360_1_4;
L_00000224c8c4dcc0 .part L_00000224c8c50d80, 0, 1;
LS_00000224c8c4d860_0_0 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_4 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_8 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_12 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_16 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_20 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_24 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_0_28 .concat [ 1 1 1 1], L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0, L_00000224c8c4dcc0;
LS_00000224c8c4d860_1_0 .concat [ 4 4 4 4], LS_00000224c8c4d860_0_0, LS_00000224c8c4d860_0_4, LS_00000224c8c4d860_0_8, LS_00000224c8c4d860_0_12;
LS_00000224c8c4d860_1_4 .concat [ 4 4 4 4], LS_00000224c8c4d860_0_16, LS_00000224c8c4d860_0_20, LS_00000224c8c4d860_0_24, LS_00000224c8c4d860_0_28;
L_00000224c8c4d860 .concat [ 16 16 0 0], LS_00000224c8c4d860_1_0, LS_00000224c8c4d860_1_4;
S_00000224c8c176e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_00000224c8c17230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c6b3c0 .functor AND 32, L_00000224c8c4d720, L_00000224c8c4b920, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c19790_0 .net "in1", 31 0, L_00000224c8c4d720;  1 drivers
v00000224c8c18a70_0 .net "in2", 31 0, L_00000224c8c4b920;  1 drivers
v00000224c8c191f0_0 .net "out", 31 0, L_00000224c8c6b3c0;  alias, 1 drivers
S_00000224c8c168d0 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_00000224c8c17230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c6b4a0 .functor AND 32, L_00000224c8c4cb40, L_00000224c8c4c640, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c178f0_0 .net "in1", 31 0, L_00000224c8c4cb40;  1 drivers
v00000224c8c19010_0 .net "in2", 31 0, L_00000224c8c4c640;  1 drivers
v00000224c8c17990_0 .net "out", 31 0, L_00000224c8c6b4a0;  alias, 1 drivers
S_00000224c8c16f10 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_00000224c8c17230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c6c540 .functor AND 32, L_00000224c8c4c460, L_00000224c8c4bba0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c198d0_0 .net "in1", 31 0, L_00000224c8c4c460;  1 drivers
v00000224c8c193d0_0 .net "in2", 31 0, L_00000224c8c4bba0;  1 drivers
v00000224c8c17b70_0 .net "out", 31 0, L_00000224c8c6c540;  alias, 1 drivers
S_00000224c8c1ca20 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_00000224c8c17230;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_00000224c8c6bdd0 .functor AND 32, L_00000224c8c4d360, L_00000224c8c4d860, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v00000224c8c19b50_0 .net "in1", 31 0, L_00000224c8c4d360;  1 drivers
v00000224c8c19d30_0 .net "in2", 31 0, L_00000224c8c4d860;  1 drivers
v00000224c8c19330_0 .net "out", 31 0, L_00000224c8c6bdd0;  alias, 1 drivers
S_00000224c8c1ba80 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_00000224c8c218c0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c218f8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c21930 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c21968 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c219a0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c219d8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c21a10 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c21a48 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c21a80 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c21ab8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c21af0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c21b28 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c21b60 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c21b98 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c21bd0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c21c08 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c21c40 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c21c78 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c21cb0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c21ce8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c21d20 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c21d58 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c21d90 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c21dc8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c21e00 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c1e270_0 .var "EX1_PC", 31 0;
v00000224c8c1edb0_0 .var "EX1_PFC", 31 0;
v00000224c8c1e9f0_0 .var "EX1_forward_to_B", 31 0;
v00000224c8c1f0d0_0 .var "EX1_is_beq", 0 0;
v00000224c8c1eef0_0 .var "EX1_is_bne", 0 0;
v00000224c8c1fe90_0 .var "EX1_is_jal", 0 0;
v00000224c8c1eb30_0 .var "EX1_is_jr", 0 0;
v00000224c8c1f8f0_0 .var "EX1_is_oper2_immed", 0 0;
v00000224c8c1db90_0 .var "EX1_memread", 0 0;
v00000224c8c1f3f0_0 .var "EX1_memwrite", 0 0;
v00000224c8c1fdf0_0 .var "EX1_opcode", 11 0;
v00000224c8c1f030_0 .var "EX1_predicted", 0 0;
v00000224c8c1fc10_0 .var "EX1_rd_ind", 4 0;
v00000224c8c1e8b0_0 .var "EX1_rd_indzero", 0 0;
v00000224c8c1ea90_0 .var "EX1_regwrite", 0 0;
v00000224c8c1dc30_0 .var "EX1_rs1", 31 0;
v00000224c8c1fcb0_0 .var "EX1_rs1_ind", 4 0;
v00000224c8c1de10_0 .var "EX1_rs2", 31 0;
v00000224c8c1deb0_0 .var "EX1_rs2_ind", 4 0;
v00000224c8c1fd50_0 .net "FLUSH", 0 0, v00000224c8c27c40_0;  alias, 1 drivers
v00000224c8c1ff30_0 .net "ID_PC", 31 0, v00000224c8c254e0_0;  alias, 1 drivers
v00000224c8c1e1d0_0 .net "ID_PFC_to_EX", 31 0, L_00000224c8c493a0;  alias, 1 drivers
v00000224c8c1e3b0_0 .net "ID_forward_to_B", 31 0, L_00000224c8c4ade0;  alias, 1 drivers
v00000224c8c1f490_0 .net "ID_is_beq", 0 0, L_00000224c8c4a340;  alias, 1 drivers
v00000224c8c1e450_0 .net "ID_is_bne", 0 0, L_00000224c8c4a3e0;  alias, 1 drivers
v00000224c8c1ffd0_0 .net "ID_is_jal", 0 0, L_00000224c8c494e0;  alias, 1 drivers
v00000224c8c20070_0 .net "ID_is_jr", 0 0, L_00000224c8c4a700;  alias, 1 drivers
v00000224c8c1da50_0 .net "ID_is_oper2_immed", 0 0, L_00000224c8c564b0;  alias, 1 drivers
v00000224c8c1e4f0_0 .net "ID_memread", 0 0, L_00000224c8c4a980;  alias, 1 drivers
v00000224c8c1d910_0 .net "ID_memwrite", 0 0, L_00000224c8c4ad40;  alias, 1 drivers
v00000224c8c1f710_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
v00000224c8c1e590_0 .net "ID_predicted", 0 0, v00000224c8c276a0_0;  alias, 1 drivers
v00000224c8c1f210_0 .net "ID_rd_ind", 4 0, v00000224c8c3e870_0;  alias, 1 drivers
v00000224c8c1d9b0_0 .net "ID_rd_indzero", 0 0, L_00000224c8c49760;  1 drivers
v00000224c8c1e630_0 .net "ID_regwrite", 0 0, L_00000224c8c49620;  alias, 1 drivers
v00000224c8c1f2b0_0 .net "ID_rs1", 31 0, v00000224c8c247c0_0;  alias, 1 drivers
v00000224c8c1dcd0_0 .net "ID_rs1_ind", 4 0, v00000224c8c3e9b0_0;  alias, 1 drivers
v00000224c8c1e6d0_0 .net "ID_rs2", 31 0, v00000224c8c244a0_0;  alias, 1 drivers
v00000224c8c1ee50_0 .net "ID_rs2_ind", 4 0, v00000224c8c3e910_0;  alias, 1 drivers
v00000224c8c1df50_0 .net "clk", 0 0, L_00000224c8c55d40;  1 drivers
v00000224c8c1dff0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8bac530 .event posedge, v00000224c8c0e350_0, v00000224c8c1df50_0;
S_00000224c8c1c890 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_00000224c8c21e40 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c21e78 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c21eb0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c21ee8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c21f20 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c21f58 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c21f90 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c21fc8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c22000 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c22038 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c22070 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c220a8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c220e0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c22118 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c22150 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c22188 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c221c0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c221f8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c22230 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c22268 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c222a0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c222d8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c22310 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c22348 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c22380 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c1f7b0_0 .net "EX1_ALU_OPER1", 31 0, L_00000224c8c56e50;  alias, 1 drivers
v00000224c8c1ed10_0 .net "EX1_ALU_OPER2", 31 0, L_00000224c8c6bc80;  alias, 1 drivers
v00000224c8c1e090_0 .net "EX1_PC", 31 0, v00000224c8c1e270_0;  alias, 1 drivers
v00000224c8c1f990_0 .net "EX1_PFC_to_IF", 31 0, L_00000224c8c4d900;  alias, 1 drivers
v00000224c8c1ef90_0 .net "EX1_forward_to_B", 31 0, v00000224c8c1e9f0_0;  alias, 1 drivers
v00000224c8c20110_0 .net "EX1_is_beq", 0 0, v00000224c8c1f0d0_0;  alias, 1 drivers
v00000224c8c21470_0 .net "EX1_is_bne", 0 0, v00000224c8c1eef0_0;  alias, 1 drivers
v00000224c8c21510_0 .net "EX1_is_jal", 0 0, v00000224c8c1fe90_0;  alias, 1 drivers
v00000224c8c21330_0 .net "EX1_is_jr", 0 0, v00000224c8c1eb30_0;  alias, 1 drivers
v00000224c8c20d90_0 .net "EX1_is_oper2_immed", 0 0, v00000224c8c1f8f0_0;  alias, 1 drivers
v00000224c8c20ed0_0 .net "EX1_memread", 0 0, v00000224c8c1db90_0;  alias, 1 drivers
v00000224c8c201b0_0 .net "EX1_memwrite", 0 0, v00000224c8c1f3f0_0;  alias, 1 drivers
v00000224c8c21290_0 .net "EX1_opcode", 11 0, v00000224c8c1fdf0_0;  alias, 1 drivers
v00000224c8c215b0_0 .net "EX1_predicted", 0 0, v00000224c8c1f030_0;  alias, 1 drivers
v00000224c8c20e30_0 .net "EX1_rd_ind", 4 0, v00000224c8c1fc10_0;  alias, 1 drivers
v00000224c8c20f70_0 .net "EX1_rd_indzero", 0 0, v00000224c8c1e8b0_0;  alias, 1 drivers
v00000224c8c21790_0 .net "EX1_regwrite", 0 0, v00000224c8c1ea90_0;  alias, 1 drivers
v00000224c8c213d0_0 .net "EX1_rs1", 31 0, v00000224c8c1dc30_0;  alias, 1 drivers
v00000224c8c21010_0 .net "EX1_rs1_ind", 4 0, v00000224c8c1fcb0_0;  alias, 1 drivers
v00000224c8c210b0_0 .net "EX1_rs2_ind", 4 0, v00000224c8c1deb0_0;  alias, 1 drivers
v00000224c8c204d0_0 .net "EX1_rs2_out", 31 0, L_00000224c8c6c620;  alias, 1 drivers
v00000224c8c20250_0 .var "EX2_ALU_OPER1", 31 0;
v00000224c8c202f0_0 .var "EX2_ALU_OPER2", 31 0;
v00000224c8c20bb0_0 .var "EX2_PC", 31 0;
v00000224c8c20610_0 .var "EX2_PFC_to_IF", 31 0;
v00000224c8c21650_0 .var "EX2_forward_to_B", 31 0;
v00000224c8c21150_0 .var "EX2_is_beq", 0 0;
v00000224c8c216f0_0 .var "EX2_is_bne", 0 0;
v00000224c8c211f0_0 .var "EX2_is_jal", 0 0;
v00000224c8c20390_0 .var "EX2_is_jr", 0 0;
v00000224c8c20570_0 .var "EX2_is_oper2_immed", 0 0;
v00000224c8c206b0_0 .var "EX2_memread", 0 0;
v00000224c8c20430_0 .var "EX2_memwrite", 0 0;
v00000224c8c20750_0 .var "EX2_opcode", 11 0;
v00000224c8c207f0_0 .var "EX2_predicted", 0 0;
v00000224c8c20890_0 .var "EX2_rd_ind", 4 0;
v00000224c8c20930_0 .var "EX2_rd_indzero", 0 0;
v00000224c8c209d0_0 .var "EX2_regwrite", 0 0;
v00000224c8c20a70_0 .var "EX2_rs1", 31 0;
v00000224c8c20b10_0 .var "EX2_rs1_ind", 4 0;
v00000224c8c20c50_0 .var "EX2_rs2_ind", 4 0;
v00000224c8c20cf0_0 .var "EX2_rs2_out", 31 0;
v00000224c8c27d80_0 .net "FLUSH", 0 0, v00000224c8c27f60_0;  alias, 1 drivers
v00000224c8c28c80_0 .net "clk", 0 0, L_00000224c8c6ce00;  1 drivers
v00000224c8c292c0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8bac3b0 .event posedge, v00000224c8c0e350_0, v00000224c8c28c80_0;
S_00000224c8c1cbb0 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_00000224c8c2a3d0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c2a408 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c2a440 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c2a478 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c2a4b0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c2a4e8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c2a520 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c2a558 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c2a590 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c2a5c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c2a600 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c2a638 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c2a670 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c2a6a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c2a6e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c2a718 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c2a750 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c2a788 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c2a7c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c2a7f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c2a830 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c2a868 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c2a8a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c2a8d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c2a910 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224c8c55090 .functor OR 1, L_00000224c8c4a340, L_00000224c8c4a3e0, C4<0>, C4<0>;
L_00000224c8c55b10 .functor AND 1, L_00000224c8c55090, L_00000224c8c553a0, C4<1>, C4<1>;
L_00000224c8c56440 .functor OR 1, L_00000224c8c4a340, L_00000224c8c4a3e0, C4<0>, C4<0>;
L_00000224c8c56210 .functor AND 1, L_00000224c8c56440, L_00000224c8c553a0, C4<1>, C4<1>;
L_00000224c8c55100 .functor OR 1, L_00000224c8c4a340, L_00000224c8c4a3e0, C4<0>, C4<0>;
L_00000224c8c55bf0 .functor AND 1, L_00000224c8c55100, v00000224c8c276a0_0, C4<1>, C4<1>;
v00000224c8c26660_0 .net "EX1_memread", 0 0, v00000224c8c1db90_0;  alias, 1 drivers
v00000224c8c26b60_0 .net "EX1_opcode", 11 0, v00000224c8c1fdf0_0;  alias, 1 drivers
v00000224c8c24fe0_0 .net "EX1_rd_ind", 4 0, v00000224c8c1fc10_0;  alias, 1 drivers
v00000224c8c26fc0_0 .net "EX1_rd_indzero", 0 0, v00000224c8c1e8b0_0;  alias, 1 drivers
v00000224c8c27100_0 .net "EX2_memread", 0 0, v00000224c8c206b0_0;  alias, 1 drivers
v00000224c8c258a0_0 .net "EX2_opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
v00000224c8c265c0_0 .net "EX2_rd_ind", 4 0, v00000224c8c20890_0;  alias, 1 drivers
v00000224c8c25b20_0 .net "EX2_rd_indzero", 0 0, v00000224c8c20930_0;  alias, 1 drivers
v00000224c8c26480_0 .net "ID_EX1_flush", 0 0, v00000224c8c27c40_0;  alias, 1 drivers
v00000224c8c25080_0 .net "ID_EX2_flush", 0 0, v00000224c8c27f60_0;  alias, 1 drivers
v00000224c8c271a0_0 .net "ID_is_beq", 0 0, L_00000224c8c4a340;  alias, 1 drivers
v00000224c8c25bc0_0 .net "ID_is_bne", 0 0, L_00000224c8c4a3e0;  alias, 1 drivers
v00000224c8c25580_0 .net "ID_is_j", 0 0, L_00000224c8c4a7a0;  alias, 1 drivers
v00000224c8c268e0_0 .net "ID_is_jal", 0 0, L_00000224c8c494e0;  alias, 1 drivers
v00000224c8c25c60_0 .net "ID_is_jr", 0 0, L_00000224c8c4a700;  alias, 1 drivers
v00000224c8c26e80_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
v00000224c8c25620_0 .net "ID_rs1_ind", 4 0, v00000224c8c3e9b0_0;  alias, 1 drivers
v00000224c8c26020_0 .net "ID_rs2_ind", 4 0, v00000224c8c3e910_0;  alias, 1 drivers
v00000224c8c260c0_0 .net "IF_ID_flush", 0 0, v00000224c8c29f40_0;  alias, 1 drivers
v00000224c8c25d00_0 .net "IF_ID_write", 0 0, v00000224c8c2a260_0;  alias, 1 drivers
v00000224c8c26980_0 .net "PC_src", 2 0, L_00000224c8c49120;  alias, 1 drivers
v00000224c8c24d60_0 .net "PFC_to_EX", 31 0, L_00000224c8c493a0;  alias, 1 drivers
v00000224c8c25760_0 .net "PFC_to_IF", 31 0, L_00000224c8c4b060;  alias, 1 drivers
v00000224c8c25e40_0 .net "WB_rd_ind", 4 0, v00000224c8c3a310_0;  alias, 1 drivers
v00000224c8c25120_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  alias, 1 drivers
v00000224c8c26160_0 .net *"_ivl_11", 0 0, L_00000224c8c56210;  1 drivers
v00000224c8c26f20_0 .net *"_ivl_13", 9 0, L_00000224c8c4a480;  1 drivers
v00000224c8c24e00_0 .net *"_ivl_15", 9 0, L_00000224c8c4ae80;  1 drivers
v00000224c8c262a0_0 .net *"_ivl_16", 9 0, L_00000224c8c4b1a0;  1 drivers
v00000224c8c26a20_0 .net *"_ivl_19", 9 0, L_00000224c8c498a0;  1 drivers
v00000224c8c27240_0 .net *"_ivl_20", 9 0, L_00000224c8c4b2e0;  1 drivers
v00000224c8c251c0_0 .net *"_ivl_25", 0 0, L_00000224c8c55100;  1 drivers
v00000224c8c256c0_0 .net *"_ivl_27", 0 0, L_00000224c8c55bf0;  1 drivers
v00000224c8c26520_0 .net *"_ivl_29", 9 0, L_00000224c8c4a160;  1 drivers
v00000224c8c24cc0_0 .net *"_ivl_3", 0 0, L_00000224c8c55090;  1 drivers
L_00000224c8c701f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v00000224c8c25800_0 .net/2u *"_ivl_30", 9 0, L_00000224c8c701f0;  1 drivers
v00000224c8c25ee0_0 .net *"_ivl_32", 9 0, L_00000224c8c499e0;  1 drivers
v00000224c8c24c20_0 .net *"_ivl_35", 9 0, L_00000224c8c4b6a0;  1 drivers
v00000224c8c26200_0 .net *"_ivl_37", 9 0, L_00000224c8c4aca0;  1 drivers
v00000224c8c26ac0_0 .net *"_ivl_38", 9 0, L_00000224c8c49260;  1 drivers
v00000224c8c24ea0_0 .net *"_ivl_40", 9 0, L_00000224c8c49b20;  1 drivers
L_00000224c8c70238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c27380_0 .net/2s *"_ivl_45", 21 0, L_00000224c8c70238;  1 drivers
L_00000224c8c70280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c26c00_0 .net/2s *"_ivl_50", 21 0, L_00000224c8c70280;  1 drivers
v00000224c8c24f40_0 .net *"_ivl_9", 0 0, L_00000224c8c56440;  1 drivers
v00000224c8c26ca0_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c259e0_0 .net "forward_to_B", 31 0, L_00000224c8c4ade0;  alias, 1 drivers
v00000224c8c25da0_0 .net "imm", 31 0, v00000224c8c24720_0;  1 drivers
v00000224c8c25260_0 .net "inst", 31 0, v00000224c8c253a0_0;  alias, 1 drivers
v00000224c8c25940_0 .net "is_branch_and_taken", 0 0, L_00000224c8c55b10;  alias, 1 drivers
v00000224c8c267a0_0 .net "is_oper2_immed", 0 0, L_00000224c8c564b0;  alias, 1 drivers
v00000224c8c26340_0 .net "mem_read", 0 0, L_00000224c8c4a980;  alias, 1 drivers
v00000224c8c25f80_0 .net "mem_write", 0 0, L_00000224c8c4ad40;  alias, 1 drivers
v00000224c8c263e0_0 .net "pc", 31 0, v00000224c8c254e0_0;  alias, 1 drivers
v00000224c8c27060_0 .net "pc_write", 0 0, v00000224c8c2a300_0;  alias, 1 drivers
v00000224c8c25a80_0 .net "predicted", 0 0, L_00000224c8c553a0;  1 drivers
v00000224c8c26840_0 .net "predicted_to_EX", 0 0, v00000224c8c276a0_0;  alias, 1 drivers
v00000224c8c26700_0 .net "reg_write", 0 0, L_00000224c8c49620;  alias, 1 drivers
v00000224c8c272e0_0 .net "reg_write_from_wb", 0 0, v00000224c8c3a950_0;  alias, 1 drivers
v00000224c8c26d40_0 .net "rs1", 31 0, v00000224c8c247c0_0;  alias, 1 drivers
v00000224c8c25300_0 .net "rs2", 31 0, v00000224c8c244a0_0;  alias, 1 drivers
v00000224c8c26de0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
v00000224c8c25440_0 .net "wr_reg_data", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
L_00000224c8c4ade0 .functor MUXZ 32, v00000224c8c244a0_0, v00000224c8c24720_0, L_00000224c8c564b0, C4<>;
L_00000224c8c4a480 .part v00000224c8c254e0_0, 0, 10;
L_00000224c8c4ae80 .part v00000224c8c253a0_0, 0, 10;
L_00000224c8c4b1a0 .arith/sum 10, L_00000224c8c4a480, L_00000224c8c4ae80;
L_00000224c8c498a0 .part v00000224c8c253a0_0, 0, 10;
L_00000224c8c4b2e0 .functor MUXZ 10, L_00000224c8c498a0, L_00000224c8c4b1a0, L_00000224c8c56210, C4<>;
L_00000224c8c4a160 .part v00000224c8c254e0_0, 0, 10;
L_00000224c8c499e0 .arith/sum 10, L_00000224c8c4a160, L_00000224c8c701f0;
L_00000224c8c4b6a0 .part v00000224c8c254e0_0, 0, 10;
L_00000224c8c4aca0 .part v00000224c8c253a0_0, 0, 10;
L_00000224c8c49260 .arith/sum 10, L_00000224c8c4b6a0, L_00000224c8c4aca0;
L_00000224c8c49b20 .functor MUXZ 10, L_00000224c8c49260, L_00000224c8c499e0, L_00000224c8c55bf0, C4<>;
L_00000224c8c4b060 .concat8 [ 10 22 0 0], L_00000224c8c4b2e0, L_00000224c8c70238;
L_00000224c8c493a0 .concat8 [ 10 22 0 0], L_00000224c8c49b20, L_00000224c8c70280;
S_00000224c8c1bda0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_00000224c8c1cbb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_00000224c8c2a950 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c2a988 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c2a9c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c2a9f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c2aa30 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c2aa68 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c2aaa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c2aad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c2ab10 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c2ab48 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c2ab80 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c2abb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c2abf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c2ac28 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c2ac60 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c2ac98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c2acd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c2ad08 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c2ad40 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c2ad78 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c2adb0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c2ade8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c2ae20 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c2ae58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c2ae90 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224c8c56280 .functor OR 1, L_00000224c8c553a0, L_00000224c8c49c60, C4<0>, C4<0>;
L_00000224c8c562f0 .functor OR 1, L_00000224c8c56280, L_00000224c8c49d00, C4<0>, C4<0>;
v00000224c8c28fa0_0 .net "EX1_opcode", 11 0, v00000224c8c1fdf0_0;  alias, 1 drivers
v00000224c8c28d20_0 .net "EX2_opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
v00000224c8c295e0_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
v00000224c8c29900_0 .net "PC_src", 2 0, L_00000224c8c49120;  alias, 1 drivers
v00000224c8c27600_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  alias, 1 drivers
L_00000224c8c703e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v00000224c8c29540_0 .net/2u *"_ivl_0", 2 0, L_00000224c8c703e8;  1 drivers
v00000224c8c28000_0 .net *"_ivl_10", 0 0, L_00000224c8c491c0;  1 drivers
L_00000224c8c70508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v00000224c8c29a40_0 .net/2u *"_ivl_12", 2 0, L_00000224c8c70508;  1 drivers
L_00000224c8c70550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c290e0_0 .net/2u *"_ivl_14", 11 0, L_00000224c8c70550;  1 drivers
v00000224c8c274c0_0 .net *"_ivl_16", 0 0, L_00000224c8c49c60;  1 drivers
v00000224c8c27ce0_0 .net *"_ivl_19", 0 0, L_00000224c8c56280;  1 drivers
L_00000224c8c70430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c29360_0 .net/2u *"_ivl_2", 11 0, L_00000224c8c70430;  1 drivers
L_00000224c8c70598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c29720_0 .net/2u *"_ivl_20", 11 0, L_00000224c8c70598;  1 drivers
v00000224c8c29400_0 .net *"_ivl_22", 0 0, L_00000224c8c49d00;  1 drivers
v00000224c8c27b00_0 .net *"_ivl_25", 0 0, L_00000224c8c562f0;  1 drivers
L_00000224c8c705e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v00000224c8c29220_0 .net/2u *"_ivl_26", 2 0, L_00000224c8c705e0;  1 drivers
L_00000224c8c70628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v00000224c8c28280_0 .net/2u *"_ivl_28", 2 0, L_00000224c8c70628;  1 drivers
v00000224c8c277e0_0 .net *"_ivl_30", 2 0, L_00000224c8c4b100;  1 drivers
v00000224c8c297c0_0 .net *"_ivl_32", 2 0, L_00000224c8c49f80;  1 drivers
v00000224c8c28320_0 .net *"_ivl_34", 2 0, L_00000224c8c49080;  1 drivers
v00000224c8c294a0_0 .net *"_ivl_4", 0 0, L_00000224c8c4b7e0;  1 drivers
L_00000224c8c70478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v00000224c8c283c0_0 .net/2u *"_ivl_6", 2 0, L_00000224c8c70478;  1 drivers
L_00000224c8c704c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000224c8c27e20_0 .net/2u *"_ivl_8", 11 0, L_00000224c8c704c0;  1 drivers
v00000224c8c299a0_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c285a0_0 .net "predicted", 0 0, L_00000224c8c553a0;  alias, 1 drivers
v00000224c8c27740_0 .net "predicted_to_EX", 0 0, v00000224c8c276a0_0;  alias, 1 drivers
v00000224c8c288c0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
v00000224c8c28640_0 .net "state", 1 0, v00000224c8c28a00_0;  1 drivers
L_00000224c8c4b7e0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70430;
L_00000224c8c491c0 .cmp/eq 12, v00000224c8c1fdf0_0, L_00000224c8c704c0;
L_00000224c8c49c60 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70550;
L_00000224c8c49d00 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70598;
L_00000224c8c4b100 .functor MUXZ 3, L_00000224c8c70628, L_00000224c8c705e0, L_00000224c8c562f0, C4<>;
L_00000224c8c49f80 .functor MUXZ 3, L_00000224c8c4b100, L_00000224c8c70508, L_00000224c8c491c0, C4<>;
L_00000224c8c49080 .functor MUXZ 3, L_00000224c8c49f80, L_00000224c8c70478, L_00000224c8c4b7e0, C4<>;
L_00000224c8c49120 .functor MUXZ 3, L_00000224c8c49080, L_00000224c8c703e8, L_00000224c8c6d1f0, C4<>;
S_00000224c8c1cd40 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_00000224c8c1bda0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_00000224c8c2aed0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c2af08 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c2af40 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c2af78 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c2afb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c2afe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c2b020 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c2b058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c2b090 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c2b0c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c2b100 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c2b138 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c2b170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c2b1a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c2b1e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c2b218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c2b250 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c2b288 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c2b2c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c2b2f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c2b330 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c2b368 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c2b3a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c2b3d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c2b410 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224c8c55330 .functor OR 1, L_00000224c8c4b420, L_00000224c8c4a200, C4<0>, C4<0>;
L_00000224c8c55aa0 .functor OR 1, L_00000224c8c4a520, L_00000224c8c4a5c0, C4<0>, C4<0>;
L_00000224c8c566e0 .functor AND 1, L_00000224c8c55330, L_00000224c8c55aa0, C4<1>, C4<1>;
L_00000224c8c55c60 .functor NOT 1, L_00000224c8c566e0, C4<0>, C4<0>, C4<0>;
L_00000224c8c55e20 .functor OR 1, v00000224c8c50380_0, L_00000224c8c55c60, C4<0>, C4<0>;
L_00000224c8c553a0 .functor NOT 1, L_00000224c8c55e20, C4<0>, C4<0>, C4<0>;
v00000224c8c27420_0 .net "EX_opcode", 11 0, v00000224c8c20750_0;  alias, 1 drivers
v00000224c8c29b80_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
v00000224c8c29040_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  alias, 1 drivers
L_00000224c8c702c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c28140_0 .net/2u *"_ivl_0", 11 0, L_00000224c8c702c8;  1 drivers
L_00000224c8c70358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v00000224c8c29ae0_0 .net/2u *"_ivl_10", 1 0, L_00000224c8c70358;  1 drivers
v00000224c8c29680_0 .net *"_ivl_12", 0 0, L_00000224c8c4a520;  1 drivers
L_00000224c8c703a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000224c8c281e0_0 .net/2u *"_ivl_14", 1 0, L_00000224c8c703a0;  1 drivers
v00000224c8c28500_0 .net *"_ivl_16", 0 0, L_00000224c8c4a5c0;  1 drivers
v00000224c8c29180_0 .net *"_ivl_19", 0 0, L_00000224c8c55aa0;  1 drivers
v00000224c8c28780_0 .net *"_ivl_2", 0 0, L_00000224c8c4b420;  1 drivers
v00000224c8c28820_0 .net *"_ivl_21", 0 0, L_00000224c8c566e0;  1 drivers
v00000224c8c27920_0 .net *"_ivl_22", 0 0, L_00000224c8c55c60;  1 drivers
v00000224c8c280a0_0 .net *"_ivl_25", 0 0, L_00000224c8c55e20;  1 drivers
L_00000224c8c70310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c27ec0_0 .net/2u *"_ivl_4", 11 0, L_00000224c8c70310;  1 drivers
v00000224c8c28f00_0 .net *"_ivl_6", 0 0, L_00000224c8c4a200;  1 drivers
v00000224c8c28e60_0 .net *"_ivl_9", 0 0, L_00000224c8c55330;  1 drivers
v00000224c8c27560_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c28460_0 .net "predicted", 0 0, L_00000224c8c553a0;  alias, 1 drivers
v00000224c8c276a0_0 .var "predicted_to_EX", 0 0;
v00000224c8c28be0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
v00000224c8c28a00_0 .var "state", 1 0;
E_00000224c8babc30 .event posedge, v00000224c8c27560_0, v00000224c8c0e350_0;
L_00000224c8c4b420 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c702c8;
L_00000224c8c4a200 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70310;
L_00000224c8c4a520 .cmp/eq 2, v00000224c8c28a00_0, L_00000224c8c70358;
L_00000224c8c4a5c0 .cmp/eq 2, v00000224c8c28a00_0, L_00000224c8c703a0;
S_00000224c8c1ced0 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_00000224c8c1cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_00000224c8c2d460 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c2d498 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c2d4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c2d508 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c2d540 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c2d578 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c2d5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c2d5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c2d620 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c2d658 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c2d690 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c2d6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c2d700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c2d738 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c2d770 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c2d7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c2d7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c2d818 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c2d850 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c2d888 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c2d8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c2d8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c2d930 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c2d968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c2d9a0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c27880_0 .net "EX1_memread", 0 0, v00000224c8c1db90_0;  alias, 1 drivers
v00000224c8c28960_0 .net "EX1_rd_ind", 4 0, v00000224c8c1fc10_0;  alias, 1 drivers
v00000224c8c279c0_0 .net "EX1_rd_indzero", 0 0, v00000224c8c1e8b0_0;  alias, 1 drivers
v00000224c8c29860_0 .net "EX2_memread", 0 0, v00000224c8c206b0_0;  alias, 1 drivers
v00000224c8c27a60_0 .net "EX2_rd_ind", 4 0, v00000224c8c20890_0;  alias, 1 drivers
v00000224c8c27ba0_0 .net "EX2_rd_indzero", 0 0, v00000224c8c20930_0;  alias, 1 drivers
v00000224c8c27c40_0 .var "ID_EX1_flush", 0 0;
v00000224c8c27f60_0 .var "ID_EX2_flush", 0 0;
v00000224c8c286e0_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
v00000224c8c28aa0_0 .net "ID_rs1_ind", 4 0, v00000224c8c3e9b0_0;  alias, 1 drivers
v00000224c8c28b40_0 .net "ID_rs2_ind", 4 0, v00000224c8c3e910_0;  alias, 1 drivers
v00000224c8c2a260_0 .var "IF_ID_Write", 0 0;
v00000224c8c29f40_0 .var "IF_ID_flush", 0 0;
v00000224c8c2a300_0 .var "PC_Write", 0 0;
v00000224c8c29ea0_0 .net "Wrong_prediction", 0 0, L_00000224c8c6d1f0;  alias, 1 drivers
E_00000224c8bac470/0 .event anyedge, v00000224c8c11e60_0, v00000224c8c1db90_0, v00000224c8c1e8b0_0, v00000224c8c1dcd0_0;
E_00000224c8bac470/1 .event anyedge, v00000224c8c1fc10_0, v00000224c8c1ee50_0, v00000224c8b33570_0, v00000224c8c20930_0;
E_00000224c8bac470/2 .event anyedge, v00000224c8c10150_0, v00000224c8c1f710_0;
E_00000224c8bac470 .event/or E_00000224c8bac470/0, E_00000224c8bac470/1, E_00000224c8bac470/2;
S_00000224c8c1c3e0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_00000224c8c1cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_00000224c8c2d9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c2da18 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c2da50 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c2da88 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c2dac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c2daf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c2db30 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c2db68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c2dba0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c2dbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c2dc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c2dc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c2dc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c2dcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c2dcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c2dd28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c2dd60 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c2dd98 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c2ddd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c2de08 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c2de40 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c2de78 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c2deb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c2dee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c2df20 .param/l "xori" 0 9 12, C4<001110000000>;
L_00000224c8c55950 .functor OR 1, L_00000224c8c49e40, L_00000224c8c49ee0, C4<0>, C4<0>;
L_00000224c8c55410 .functor OR 1, L_00000224c8c55950, L_00000224c8c49300, C4<0>, C4<0>;
L_00000224c8c55b80 .functor OR 1, L_00000224c8c55410, L_00000224c8c4a020, C4<0>, C4<0>;
L_00000224c8c55480 .functor OR 1, L_00000224c8c55b80, L_00000224c8c4a660, C4<0>, C4<0>;
L_00000224c8c555d0 .functor OR 1, L_00000224c8c55480, L_00000224c8c49440, C4<0>, C4<0>;
L_00000224c8c554f0 .functor OR 1, L_00000224c8c555d0, L_00000224c8c4b4c0, C4<0>, C4<0>;
L_00000224c8c561a0 .functor OR 1, L_00000224c8c554f0, L_00000224c8c4aa20, C4<0>, C4<0>;
L_00000224c8c564b0 .functor OR 1, L_00000224c8c561a0, L_00000224c8c4a2a0, C4<0>, C4<0>;
L_00000224c8c56050 .functor OR 1, L_00000224c8c49580, L_00000224c8c4a840, C4<0>, C4<0>;
L_00000224c8c55790 .functor OR 1, L_00000224c8c56050, L_00000224c8c4a8e0, C4<0>, C4<0>;
L_00000224c8c55560 .functor OR 1, L_00000224c8c55790, L_00000224c8c496c0, C4<0>, C4<0>;
L_00000224c8c55640 .functor OR 1, L_00000224c8c55560, L_00000224c8c4ab60, C4<0>, C4<0>;
v00000224c8c29fe0_0 .net "ID_opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
L_00000224c8c70670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c2a080_0 .net/2u *"_ivl_0", 11 0, L_00000224c8c70670;  1 drivers
L_00000224c8c70700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c2a120_0 .net/2u *"_ivl_10", 11 0, L_00000224c8c70700;  1 drivers
L_00000224c8c70bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c29c20_0 .net/2u *"_ivl_102", 11 0, L_00000224c8c70bc8;  1 drivers
L_00000224c8c70c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c2a1c0_0 .net/2u *"_ivl_106", 11 0, L_00000224c8c70c10;  1 drivers
v00000224c8c29cc0_0 .net *"_ivl_12", 0 0, L_00000224c8c49300;  1 drivers
v00000224c8c29d60_0 .net *"_ivl_15", 0 0, L_00000224c8c55410;  1 drivers
L_00000224c8c70748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c29e00_0 .net/2u *"_ivl_16", 11 0, L_00000224c8c70748;  1 drivers
v00000224c8c24900_0 .net *"_ivl_18", 0 0, L_00000224c8c4a020;  1 drivers
v00000224c8c23aa0_0 .net *"_ivl_2", 0 0, L_00000224c8c49e40;  1 drivers
v00000224c8c22600_0 .net *"_ivl_21", 0 0, L_00000224c8c55b80;  1 drivers
L_00000224c8c70790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23460_0 .net/2u *"_ivl_22", 11 0, L_00000224c8c70790;  1 drivers
v00000224c8c23d20_0 .net *"_ivl_24", 0 0, L_00000224c8c4a660;  1 drivers
v00000224c8c23fa0_0 .net *"_ivl_27", 0 0, L_00000224c8c55480;  1 drivers
L_00000224c8c707d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23820_0 .net/2u *"_ivl_28", 11 0, L_00000224c8c707d8;  1 drivers
v00000224c8c24040_0 .net *"_ivl_30", 0 0, L_00000224c8c49440;  1 drivers
v00000224c8c23b40_0 .net *"_ivl_33", 0 0, L_00000224c8c555d0;  1 drivers
L_00000224c8c70820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23000_0 .net/2u *"_ivl_34", 11 0, L_00000224c8c70820;  1 drivers
v00000224c8c227e0_0 .net *"_ivl_36", 0 0, L_00000224c8c4b4c0;  1 drivers
v00000224c8c236e0_0 .net *"_ivl_39", 0 0, L_00000224c8c554f0;  1 drivers
L_00000224c8c706b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23640_0 .net/2u *"_ivl_4", 11 0, L_00000224c8c706b8;  1 drivers
L_00000224c8c70868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v00000224c8c22920_0 .net/2u *"_ivl_40", 11 0, L_00000224c8c70868;  1 drivers
v00000224c8c240e0_0 .net *"_ivl_42", 0 0, L_00000224c8c4aa20;  1 drivers
v00000224c8c23140_0 .net *"_ivl_45", 0 0, L_00000224c8c561a0;  1 drivers
L_00000224c8c708b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c22560_0 .net/2u *"_ivl_46", 11 0, L_00000224c8c708b0;  1 drivers
v00000224c8c23be0_0 .net *"_ivl_48", 0 0, L_00000224c8c4a2a0;  1 drivers
L_00000224c8c708f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23500_0 .net/2u *"_ivl_52", 11 0, L_00000224c8c708f8;  1 drivers
L_00000224c8c70940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c22ce0_0 .net/2u *"_ivl_56", 11 0, L_00000224c8c70940;  1 drivers
v00000224c8c235a0_0 .net *"_ivl_6", 0 0, L_00000224c8c49ee0;  1 drivers
L_00000224c8c70988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23e60_0 .net/2u *"_ivl_60", 11 0, L_00000224c8c70988;  1 drivers
L_00000224c8c709d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23c80_0 .net/2u *"_ivl_64", 11 0, L_00000224c8c709d0;  1 drivers
L_00000224c8c70a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c224c0_0 .net/2u *"_ivl_68", 11 0, L_00000224c8c70a18;  1 drivers
L_00000224c8c70a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v00000224c8c24180_0 .net/2u *"_ivl_72", 11 0, L_00000224c8c70a60;  1 drivers
v00000224c8c22880_0 .net *"_ivl_74", 0 0, L_00000224c8c49580;  1 drivers
L_00000224c8c70aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c22420_0 .net/2u *"_ivl_76", 11 0, L_00000224c8c70aa8;  1 drivers
v00000224c8c23a00_0 .net *"_ivl_78", 0 0, L_00000224c8c4a840;  1 drivers
v00000224c8c22d80_0 .net *"_ivl_81", 0 0, L_00000224c8c56050;  1 drivers
L_00000224c8c70af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23960_0 .net/2u *"_ivl_82", 11 0, L_00000224c8c70af0;  1 drivers
v00000224c8c22c40_0 .net *"_ivl_84", 0 0, L_00000224c8c4a8e0;  1 drivers
v00000224c8c24b80_0 .net *"_ivl_87", 0 0, L_00000224c8c55790;  1 drivers
L_00000224c8c70b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c23dc0_0 .net/2u *"_ivl_88", 11 0, L_00000224c8c70b38;  1 drivers
v00000224c8c226a0_0 .net *"_ivl_9", 0 0, L_00000224c8c55950;  1 drivers
v00000224c8c231e0_0 .net *"_ivl_90", 0 0, L_00000224c8c496c0;  1 drivers
v00000224c8c23280_0 .net *"_ivl_93", 0 0, L_00000224c8c55560;  1 drivers
L_00000224c8c70b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c24220_0 .net/2u *"_ivl_94", 11 0, L_00000224c8c70b80;  1 drivers
v00000224c8c24680_0 .net *"_ivl_96", 0 0, L_00000224c8c4ab60;  1 drivers
v00000224c8c23320_0 .net *"_ivl_99", 0 0, L_00000224c8c55640;  1 drivers
v00000224c8c230a0_0 .net "is_beq", 0 0, L_00000224c8c4a340;  alias, 1 drivers
v00000224c8c242c0_0 .net "is_bne", 0 0, L_00000224c8c4a3e0;  alias, 1 drivers
v00000224c8c23f00_0 .net "is_j", 0 0, L_00000224c8c4a7a0;  alias, 1 drivers
v00000224c8c23780_0 .net "is_jal", 0 0, L_00000224c8c494e0;  alias, 1 drivers
v00000224c8c238c0_0 .net "is_jr", 0 0, L_00000224c8c4a700;  alias, 1 drivers
v00000224c8c229c0_0 .net "is_oper2_immed", 0 0, L_00000224c8c564b0;  alias, 1 drivers
v00000224c8c22740_0 .net "memread", 0 0, L_00000224c8c4a980;  alias, 1 drivers
v00000224c8c233c0_0 .net "memwrite", 0 0, L_00000224c8c4ad40;  alias, 1 drivers
v00000224c8c22ec0_0 .net "regwrite", 0 0, L_00000224c8c49620;  alias, 1 drivers
L_00000224c8c49e40 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70670;
L_00000224c8c49ee0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c706b8;
L_00000224c8c49300 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70700;
L_00000224c8c4a020 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70748;
L_00000224c8c4a660 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70790;
L_00000224c8c49440 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c707d8;
L_00000224c8c4b4c0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70820;
L_00000224c8c4aa20 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70868;
L_00000224c8c4a2a0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c708b0;
L_00000224c8c4a340 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c708f8;
L_00000224c8c4a3e0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70940;
L_00000224c8c4a700 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70988;
L_00000224c8c494e0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c709d0;
L_00000224c8c4a7a0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70a18;
L_00000224c8c49580 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70a60;
L_00000224c8c4a840 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70aa8;
L_00000224c8c4a8e0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70af0;
L_00000224c8c496c0 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70b38;
L_00000224c8c4ab60 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70b80;
L_00000224c8c49620 .reduce/nor L_00000224c8c55640;
L_00000224c8c4a980 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70bc8;
L_00000224c8c4ad40 .cmp/eq 12, v00000224c8c3e4b0_0, L_00000224c8c70c10;
S_00000224c8c1bc10 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_00000224c8c1cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_00000224c8c35f70 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c35fa8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c35fe0 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c36018 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c36050 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c36088 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c360c0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c360f8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c36130 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c36168 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c361a0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c361d8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c36210 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c36248 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c36280 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c362b8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c362f0 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c36328 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c36360 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c36398 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c363d0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c36408 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c36440 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c36478 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c364b0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c24720_0 .var "Immed", 31 0;
v00000224c8c24360_0 .net "Inst", 31 0, v00000224c8c253a0_0;  alias, 1 drivers
v00000224c8c249a0_0 .net "opcode", 11 0, v00000224c8c3e4b0_0;  alias, 1 drivers
E_00000224c8bac1b0 .event anyedge, v00000224c8c1f710_0, v00000224c8c24360_0;
S_00000224c8c1d380 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_00000224c8c1cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v00000224c8c247c0_0 .var "Read_data1", 31 0;
v00000224c8c244a0_0 .var "Read_data2", 31 0;
v00000224c8c24860_0 .net "Read_reg1", 4 0, v00000224c8c3e9b0_0;  alias, 1 drivers
v00000224c8c24540_0 .net "Read_reg2", 4 0, v00000224c8c3e910_0;  alias, 1 drivers
v00000224c8c22b00_0 .net "Write_data", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c245e0_0 .net "Write_en", 0 0, v00000224c8c3a950_0;  alias, 1 drivers
v00000224c8c24a40_0 .net "Write_reg", 4 0, v00000224c8c3a310_0;  alias, 1 drivers
v00000224c8c24ae0_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c22ba0_0 .var/i "i", 31 0;
v00000224c8c22e20 .array "reg_file", 0 31, 31 0;
v00000224c8c22f60_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8babc70 .event posedge, v00000224c8c27560_0;
S_00000224c8c1d1f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_00000224c8c1d380;
 .timescale 0 0;
v00000224c8c22a60_0 .var/i "i", 31 0;
S_00000224c8c1d6a0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_00000224c8c364f0 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c36528 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c36560 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c36598 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c365d0 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c36608 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c36640 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c36678 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c366b0 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c366e8 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c36720 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c36758 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c36790 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c367c8 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c36800 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c36838 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c36870 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c368a8 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c368e0 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c36918 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c36950 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c36988 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c369c0 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c369f8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c36a30 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c253a0_0 .var "ID_INST", 31 0;
v00000224c8c254e0_0 .var "ID_PC", 31 0;
v00000224c8c3e4b0_0 .var "ID_opcode", 11 0;
v00000224c8c3e870_0 .var "ID_rd_ind", 4 0;
v00000224c8c3e9b0_0 .var "ID_rs1_ind", 4 0;
v00000224c8c3e910_0 .var "ID_rs2_ind", 4 0;
v00000224c8c3e2d0_0 .net "IF_FLUSH", 0 0, v00000224c8c29f40_0;  alias, 1 drivers
v00000224c8c3e370_0 .net "IF_INST", 31 0, L_00000224c8c55cd0;  alias, 1 drivers
v00000224c8c3e690_0 .net "IF_PC", 31 0, v00000224c8c37c50_0;  alias, 1 drivers
v00000224c8c3e410_0 .net "clk", 0 0, L_00000224c8c569f0;  1 drivers
v00000224c8c3e550_0 .net "if_id_Write", 0 0, v00000224c8c2a260_0;  alias, 1 drivers
v00000224c8c3e5f0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8bac270 .event posedge, v00000224c8c0e350_0, v00000224c8c3e410_0;
S_00000224c8c1d060 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v00000224c8c3b030_0 .net "EX1_PFC", 31 0, L_00000224c8c4d900;  alias, 1 drivers
v00000224c8c39ff0_0 .net "EX2_PFC", 31 0, v00000224c8c20610_0;  alias, 1 drivers
v00000224c8c39730_0 .net "ID_PFC", 31 0, L_00000224c8c4b060;  alias, 1 drivers
v00000224c8c3b7b0_0 .net "PC_src", 2 0, L_00000224c8c49120;  alias, 1 drivers
v00000224c8c3a090_0 .net "PC_write", 0 0, v00000224c8c2a300_0;  alias, 1 drivers
L_00000224c8c70088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000224c8c3ac70_0 .net/2u *"_ivl_0", 31 0, L_00000224c8c70088;  1 drivers
v00000224c8c3a130_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c3abd0_0 .net "inst", 31 0, L_00000224c8c55cd0;  alias, 1 drivers
v00000224c8c397d0_0 .net "inst_mem_in", 31 0, v00000224c8c37c50_0;  alias, 1 drivers
v00000224c8c3a1d0_0 .net "pc_reg_in", 31 0, L_00000224c8c55720;  1 drivers
v00000224c8c3af90_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
L_00000224c8c49a80 .arith/sum 32, v00000224c8c37c50_0, L_00000224c8c70088;
S_00000224c8c1d510 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_00000224c8c1d060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_00000224c8c55cd0 .functor BUFZ 32, L_00000224c8c4b560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c3e730_0 .net "Data_Out", 31 0, L_00000224c8c55cd0;  alias, 1 drivers
v00000224c8c37b10 .array "InstMem", 0 1023, 31 0;
v00000224c8c383d0_0 .net *"_ivl_0", 31 0, L_00000224c8c4b560;  1 drivers
v00000224c8c37ed0_0 .net *"_ivl_3", 9 0, L_00000224c8c4b600;  1 drivers
v00000224c8c386f0_0 .net *"_ivl_4", 11 0, L_00000224c8c49800;  1 drivers
L_00000224c8c701a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000224c8c38790_0 .net *"_ivl_7", 1 0, L_00000224c8c701a8;  1 drivers
v00000224c8c38bf0_0 .net "addr", 31 0, v00000224c8c37c50_0;  alias, 1 drivers
v00000224c8c37d90_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c37cf0_0 .var/i "i", 31 0;
L_00000224c8c4b560 .array/port v00000224c8c37b10, L_00000224c8c49800;
L_00000224c8c4b600 .part v00000224c8c37c50_0, 0, 10;
L_00000224c8c49800 .concat [ 10 2 0 0], L_00000224c8c4b600, L_00000224c8c701a8;
S_00000224c8c1c250 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_00000224c8c1d060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_00000224c8bac6f0 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v00000224c8c36d50_0 .net "DataIn", 31 0, L_00000224c8c55720;  alias, 1 drivers
v00000224c8c37c50_0 .var "DataOut", 31 0;
v00000224c8c37e30_0 .net "PC_Write", 0 0, v00000224c8c2a300_0;  alias, 1 drivers
v00000224c8c38970_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c36b70_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
S_00000224c8c1b8f0 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_00000224c8c1d060;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_00000224c8bac130 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_00000224c8b8c790 .functor NOT 1, L_00000224c8c50c40, C4<0>, C4<0>, C4<0>;
L_00000224c8b8cc60 .functor NOT 1, L_00000224c8c50e20, C4<0>, C4<0>, C4<0>;
L_00000224c8b8ccd0 .functor AND 1, L_00000224c8b8c790, L_00000224c8b8cc60, C4<1>, C4<1>;
L_00000224c8b2c370 .functor NOT 1, L_00000224c8c50a60, C4<0>, C4<0>, C4<0>;
L_00000224c8b2cb50 .functor AND 1, L_00000224c8b8ccd0, L_00000224c8b2c370, C4<1>, C4<1>;
L_00000224c8b2ca70 .functor AND 32, L_00000224c8c50ce0, L_00000224c8c49a80, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8b2cd80 .functor NOT 1, L_00000224c8c50880, C4<0>, C4<0>, C4<0>;
L_00000224c8c56670 .functor NOT 1, L_00000224c8c50920, C4<0>, C4<0>, C4<0>;
L_00000224c8c551e0 .functor AND 1, L_00000224c8b2cd80, L_00000224c8c56670, C4<1>, C4<1>;
L_00000224c8c568a0 .functor AND 1, L_00000224c8c551e0, L_00000224c8c50b00, C4<1>, C4<1>;
L_00000224c8c56c20 .functor AND 32, L_00000224c8c50ba0, L_00000224c8c4b060, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c563d0 .functor OR 32, L_00000224c8b2ca70, L_00000224c8c56c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c559c0 .functor NOT 1, L_00000224c8c50ec0, C4<0>, C4<0>, C4<0>;
L_00000224c8c556b0 .functor AND 1, L_00000224c8c559c0, L_00000224c8c50f60, C4<1>, C4<1>;
L_00000224c8c55250 .functor NOT 1, L_00000224c8c4a0c0, C4<0>, C4<0>, C4<0>;
L_00000224c8c56a60 .functor AND 1, L_00000224c8c556b0, L_00000224c8c55250, C4<1>, C4<1>;
L_00000224c8c55a30 .functor AND 32, L_00000224c8c4afc0, v00000224c8c37c50_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c56bb0 .functor OR 32, L_00000224c8c563d0, L_00000224c8c55a30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c55f70 .functor NOT 1, L_00000224c8c49da0, C4<0>, C4<0>, C4<0>;
L_00000224c8c56ad0 .functor AND 1, L_00000224c8c55f70, L_00000224c8c49940, C4<1>, C4<1>;
L_00000224c8c56910 .functor AND 1, L_00000224c8c56ad0, L_00000224c8c4aac0, C4<1>, C4<1>;
L_00000224c8c552c0 .functor AND 32, L_00000224c8c4b240, L_00000224c8c4d900, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c55fe0 .functor OR 32, L_00000224c8c56bb0, L_00000224c8c552c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000224c8c56b40 .functor NOT 1, L_00000224c8c4b740, C4<0>, C4<0>, C4<0>;
L_00000224c8c56600 .functor AND 1, L_00000224c8c49bc0, L_00000224c8c56b40, C4<1>, C4<1>;
L_00000224c8c56520 .functor NOT 1, L_00000224c8c4ac00, C4<0>, C4<0>, C4<0>;
L_00000224c8c56980 .functor AND 1, L_00000224c8c56600, L_00000224c8c56520, C4<1>, C4<1>;
L_00000224c8c55170 .functor AND 32, L_00000224c8c4b380, v00000224c8c20610_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c55720 .functor OR 32, L_00000224c8c55fe0, L_00000224c8c55170, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c36ad0_0 .net *"_ivl_1", 0 0, L_00000224c8c50c40;  1 drivers
v00000224c8c37070_0 .net *"_ivl_11", 0 0, L_00000224c8c50a60;  1 drivers
v00000224c8c36cb0_0 .net *"_ivl_12", 0 0, L_00000224c8b2c370;  1 drivers
v00000224c8c37890_0 .net *"_ivl_14", 0 0, L_00000224c8b2cb50;  1 drivers
v00000224c8c37bb0_0 .net *"_ivl_16", 31 0, L_00000224c8c50ce0;  1 drivers
v00000224c8c37930_0 .net *"_ivl_18", 31 0, L_00000224c8b2ca70;  1 drivers
v00000224c8c37f70_0 .net *"_ivl_2", 0 0, L_00000224c8b8c790;  1 drivers
v00000224c8c38150_0 .net *"_ivl_21", 0 0, L_00000224c8c50880;  1 drivers
v00000224c8c38290_0 .net *"_ivl_22", 0 0, L_00000224c8b2cd80;  1 drivers
v00000224c8c38d30_0 .net *"_ivl_25", 0 0, L_00000224c8c50920;  1 drivers
v00000224c8c37750_0 .net *"_ivl_26", 0 0, L_00000224c8c56670;  1 drivers
v00000224c8c390f0_0 .net *"_ivl_28", 0 0, L_00000224c8c551e0;  1 drivers
v00000224c8c385b0_0 .net *"_ivl_31", 0 0, L_00000224c8c50b00;  1 drivers
v00000224c8c36c10_0 .net *"_ivl_32", 0 0, L_00000224c8c568a0;  1 drivers
v00000224c8c38010_0 .net *"_ivl_34", 31 0, L_00000224c8c50ba0;  1 drivers
v00000224c8c36df0_0 .net *"_ivl_36", 31 0, L_00000224c8c56c20;  1 drivers
v00000224c8c380b0_0 .net *"_ivl_38", 31 0, L_00000224c8c563d0;  1 drivers
v00000224c8c38650_0 .net *"_ivl_41", 0 0, L_00000224c8c50ec0;  1 drivers
v00000224c8c36e90_0 .net *"_ivl_42", 0 0, L_00000224c8c559c0;  1 drivers
v00000224c8c381f0_0 .net *"_ivl_45", 0 0, L_00000224c8c50f60;  1 drivers
v00000224c8c38dd0_0 .net *"_ivl_46", 0 0, L_00000224c8c556b0;  1 drivers
v00000224c8c377f0_0 .net *"_ivl_49", 0 0, L_00000224c8c4a0c0;  1 drivers
v00000224c8c39190_0 .net *"_ivl_5", 0 0, L_00000224c8c50e20;  1 drivers
v00000224c8c38830_0 .net *"_ivl_50", 0 0, L_00000224c8c55250;  1 drivers
v00000224c8c36f30_0 .net *"_ivl_52", 0 0, L_00000224c8c56a60;  1 drivers
v00000224c8c38330_0 .net *"_ivl_54", 31 0, L_00000224c8c4afc0;  1 drivers
v00000224c8c374d0_0 .net *"_ivl_56", 31 0, L_00000224c8c55a30;  1 drivers
v00000224c8c37390_0 .net *"_ivl_58", 31 0, L_00000224c8c56bb0;  1 drivers
v00000224c8c39050_0 .net *"_ivl_6", 0 0, L_00000224c8b8cc60;  1 drivers
v00000224c8c38470_0 .net *"_ivl_61", 0 0, L_00000224c8c49da0;  1 drivers
v00000224c8c36fd0_0 .net *"_ivl_62", 0 0, L_00000224c8c55f70;  1 drivers
v00000224c8c38510_0 .net *"_ivl_65", 0 0, L_00000224c8c49940;  1 drivers
v00000224c8c379d0_0 .net *"_ivl_66", 0 0, L_00000224c8c56ad0;  1 drivers
v00000224c8c388d0_0 .net *"_ivl_69", 0 0, L_00000224c8c4aac0;  1 drivers
v00000224c8c38a10_0 .net *"_ivl_70", 0 0, L_00000224c8c56910;  1 drivers
v00000224c8c37a70_0 .net *"_ivl_72", 31 0, L_00000224c8c4b240;  1 drivers
v00000224c8c38ab0_0 .net *"_ivl_74", 31 0, L_00000224c8c552c0;  1 drivers
v00000224c8c38b50_0 .net *"_ivl_76", 31 0, L_00000224c8c55fe0;  1 drivers
v00000224c8c37110_0 .net *"_ivl_79", 0 0, L_00000224c8c49bc0;  1 drivers
v00000224c8c371b0_0 .net *"_ivl_8", 0 0, L_00000224c8b8ccd0;  1 drivers
v00000224c8c38f10_0 .net *"_ivl_81", 0 0, L_00000224c8c4b740;  1 drivers
v00000224c8c38c90_0 .net *"_ivl_82", 0 0, L_00000224c8c56b40;  1 drivers
v00000224c8c38e70_0 .net *"_ivl_84", 0 0, L_00000224c8c56600;  1 drivers
v00000224c8c38fb0_0 .net *"_ivl_87", 0 0, L_00000224c8c4ac00;  1 drivers
v00000224c8c39230_0 .net *"_ivl_88", 0 0, L_00000224c8c56520;  1 drivers
v00000224c8c37250_0 .net *"_ivl_90", 0 0, L_00000224c8c56980;  1 drivers
v00000224c8c372f0_0 .net *"_ivl_92", 31 0, L_00000224c8c4b380;  1 drivers
v00000224c8c376b0_0 .net *"_ivl_94", 31 0, L_00000224c8c55170;  1 drivers
v00000224c8c37430_0 .net "ina", 31 0, L_00000224c8c49a80;  1 drivers
v00000224c8c37570_0 .net "inb", 31 0, L_00000224c8c4b060;  alias, 1 drivers
v00000224c8c37610_0 .net "inc", 31 0, v00000224c8c37c50_0;  alias, 1 drivers
v00000224c8c3ab30_0 .net "ind", 31 0, L_00000224c8c4d900;  alias, 1 drivers
v00000224c8c39eb0_0 .net "ine", 31 0, v00000224c8c20610_0;  alias, 1 drivers
L_00000224c8c700d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c3a630_0 .net "inf", 31 0, L_00000224c8c700d0;  1 drivers
L_00000224c8c70118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c39690_0 .net "ing", 31 0, L_00000224c8c70118;  1 drivers
L_00000224c8c70160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000224c8c3aef0_0 .net "inh", 31 0, L_00000224c8c70160;  1 drivers
v00000224c8c39f50_0 .net "out", 31 0, L_00000224c8c55720;  alias, 1 drivers
v00000224c8c39370_0 .net "sel", 2 0, L_00000224c8c49120;  alias, 1 drivers
L_00000224c8c50c40 .part L_00000224c8c49120, 2, 1;
L_00000224c8c50e20 .part L_00000224c8c49120, 1, 1;
L_00000224c8c50a60 .part L_00000224c8c49120, 0, 1;
LS_00000224c8c50ce0_0_0 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_4 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_8 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_12 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_16 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_20 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_24 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_0_28 .concat [ 1 1 1 1], L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50, L_00000224c8b2cb50;
LS_00000224c8c50ce0_1_0 .concat [ 4 4 4 4], LS_00000224c8c50ce0_0_0, LS_00000224c8c50ce0_0_4, LS_00000224c8c50ce0_0_8, LS_00000224c8c50ce0_0_12;
LS_00000224c8c50ce0_1_4 .concat [ 4 4 4 4], LS_00000224c8c50ce0_0_16, LS_00000224c8c50ce0_0_20, LS_00000224c8c50ce0_0_24, LS_00000224c8c50ce0_0_28;
L_00000224c8c50ce0 .concat [ 16 16 0 0], LS_00000224c8c50ce0_1_0, LS_00000224c8c50ce0_1_4;
L_00000224c8c50880 .part L_00000224c8c49120, 2, 1;
L_00000224c8c50920 .part L_00000224c8c49120, 1, 1;
L_00000224c8c50b00 .part L_00000224c8c49120, 0, 1;
LS_00000224c8c50ba0_0_0 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_4 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_8 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_12 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_16 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_20 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_24 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_0_28 .concat [ 1 1 1 1], L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0, L_00000224c8c568a0;
LS_00000224c8c50ba0_1_0 .concat [ 4 4 4 4], LS_00000224c8c50ba0_0_0, LS_00000224c8c50ba0_0_4, LS_00000224c8c50ba0_0_8, LS_00000224c8c50ba0_0_12;
LS_00000224c8c50ba0_1_4 .concat [ 4 4 4 4], LS_00000224c8c50ba0_0_16, LS_00000224c8c50ba0_0_20, LS_00000224c8c50ba0_0_24, LS_00000224c8c50ba0_0_28;
L_00000224c8c50ba0 .concat [ 16 16 0 0], LS_00000224c8c50ba0_1_0, LS_00000224c8c50ba0_1_4;
L_00000224c8c50ec0 .part L_00000224c8c49120, 2, 1;
L_00000224c8c50f60 .part L_00000224c8c49120, 1, 1;
L_00000224c8c4a0c0 .part L_00000224c8c49120, 0, 1;
LS_00000224c8c4afc0_0_0 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_4 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_8 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_12 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_16 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_20 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_24 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_0_28 .concat [ 1 1 1 1], L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60, L_00000224c8c56a60;
LS_00000224c8c4afc0_1_0 .concat [ 4 4 4 4], LS_00000224c8c4afc0_0_0, LS_00000224c8c4afc0_0_4, LS_00000224c8c4afc0_0_8, LS_00000224c8c4afc0_0_12;
LS_00000224c8c4afc0_1_4 .concat [ 4 4 4 4], LS_00000224c8c4afc0_0_16, LS_00000224c8c4afc0_0_20, LS_00000224c8c4afc0_0_24, LS_00000224c8c4afc0_0_28;
L_00000224c8c4afc0 .concat [ 16 16 0 0], LS_00000224c8c4afc0_1_0, LS_00000224c8c4afc0_1_4;
L_00000224c8c49da0 .part L_00000224c8c49120, 2, 1;
L_00000224c8c49940 .part L_00000224c8c49120, 1, 1;
L_00000224c8c4aac0 .part L_00000224c8c49120, 0, 1;
LS_00000224c8c4b240_0_0 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_4 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_8 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_12 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_16 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_20 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_24 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_0_28 .concat [ 1 1 1 1], L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910, L_00000224c8c56910;
LS_00000224c8c4b240_1_0 .concat [ 4 4 4 4], LS_00000224c8c4b240_0_0, LS_00000224c8c4b240_0_4, LS_00000224c8c4b240_0_8, LS_00000224c8c4b240_0_12;
LS_00000224c8c4b240_1_4 .concat [ 4 4 4 4], LS_00000224c8c4b240_0_16, LS_00000224c8c4b240_0_20, LS_00000224c8c4b240_0_24, LS_00000224c8c4b240_0_28;
L_00000224c8c4b240 .concat [ 16 16 0 0], LS_00000224c8c4b240_1_0, LS_00000224c8c4b240_1_4;
L_00000224c8c49bc0 .part L_00000224c8c49120, 2, 1;
L_00000224c8c4b740 .part L_00000224c8c49120, 1, 1;
L_00000224c8c4ac00 .part L_00000224c8c49120, 0, 1;
LS_00000224c8c4b380_0_0 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_4 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_8 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_12 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_16 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_20 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_24 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_0_28 .concat [ 1 1 1 1], L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980, L_00000224c8c56980;
LS_00000224c8c4b380_1_0 .concat [ 4 4 4 4], LS_00000224c8c4b380_0_0, LS_00000224c8c4b380_0_4, LS_00000224c8c4b380_0_8, LS_00000224c8c4b380_0_12;
LS_00000224c8c4b380_1_4 .concat [ 4 4 4 4], LS_00000224c8c4b380_0_16, LS_00000224c8c4b380_0_20, LS_00000224c8c4b380_0_24, LS_00000224c8c4b380_0_28;
L_00000224c8c4b380 .concat [ 16 16 0 0], LS_00000224c8c4b380_1_0, LS_00000224c8c4b380_1_4;
S_00000224c8c1bf30 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v00000224c8c3a450_0 .net "Write_Data", 31 0, v00000224c8c0fc50_0;  alias, 1 drivers
v00000224c8c3a4f0_0 .net "addr", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c3b170_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c3a770_0 .net "mem_out", 31 0, v00000224c8c3a6d0_0;  alias, 1 drivers
v00000224c8c392d0_0 .net "mem_read", 0 0, v00000224c8c0e670_0;  alias, 1 drivers
v00000224c8c39870_0 .net "mem_write", 0 0, v00000224c8c0f6b0_0;  alias, 1 drivers
S_00000224c8c1c0c0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_00000224c8c1bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v00000224c8c3b3f0 .array "DataMem", 1023 0, 31 0;
v00000224c8c3a590_0 .net "Data_In", 31 0, v00000224c8c0fc50_0;  alias, 1 drivers
v00000224c8c3a6d0_0 .var "Data_Out", 31 0;
v00000224c8c3ae50_0 .net "Write_en", 0 0, v00000224c8c0f6b0_0;  alias, 1 drivers
v00000224c8c3a270_0 .net "addr", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c3b710_0 .net "clk", 0 0, L_00000224c8b8dc20;  alias, 1 drivers
v00000224c8c3b0d0_0 .var/i "i", 31 0;
S_00000224c8c1c570 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_00000224c8c40a90 .param/l "add" 0 9 6, C4<000000100000>;
P_00000224c8c40ac8 .param/l "addi" 0 9 11, C4<001000000000>;
P_00000224c8c40b00 .param/l "addu" 0 9 6, C4<000000100001>;
P_00000224c8c40b38 .param/l "and_" 0 9 6, C4<000000100100>;
P_00000224c8c40b70 .param/l "andi" 0 9 11, C4<001100000000>;
P_00000224c8c40ba8 .param/l "beq" 0 9 16, C4<000100000000>;
P_00000224c8c40be0 .param/l "bne" 0 9 16, C4<000101000000>;
P_00000224c8c40c18 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_00000224c8c40c50 .param/l "j" 0 9 19, C4<000010000000>;
P_00000224c8c40c88 .param/l "jal" 0 9 19, C4<000011000000>;
P_00000224c8c40cc0 .param/l "jr" 0 9 8, C4<000000001000>;
P_00000224c8c40cf8 .param/l "lw" 0 9 13, C4<100011000000>;
P_00000224c8c40d30 .param/l "nor_" 0 9 7, C4<000000100111>;
P_00000224c8c40d68 .param/l "or_" 0 9 6, C4<000000100101>;
P_00000224c8c40da0 .param/l "ori" 0 9 12, C4<001101000000>;
P_00000224c8c40dd8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_00000224c8c40e10 .param/l "sll" 0 9 7, C4<000000000000>;
P_00000224c8c40e48 .param/l "slt" 0 9 8, C4<000000101010>;
P_00000224c8c40e80 .param/l "slti" 0 9 14, C4<001010000000>;
P_00000224c8c40eb8 .param/l "srl" 0 9 7, C4<000000000010>;
P_00000224c8c40ef0 .param/l "sub" 0 9 6, C4<000000100010>;
P_00000224c8c40f28 .param/l "subu" 0 9 6, C4<000000100011>;
P_00000224c8c40f60 .param/l "sw" 0 9 13, C4<101011000000>;
P_00000224c8c40f98 .param/l "xor_" 0 9 7, C4<000000100110>;
P_00000224c8c40fd0 .param/l "xori" 0 9 12, C4<001110000000>;
v00000224c8c394b0_0 .net "MEM_ALU_OUT", 31 0, v00000224c8c0e990_0;  alias, 1 drivers
v00000224c8c3b8f0_0 .net "MEM_Data_mem_out", 31 0, v00000224c8c3a6d0_0;  alias, 1 drivers
v00000224c8c3b210_0 .net "MEM_memread", 0 0, v00000224c8c0e670_0;  alias, 1 drivers
v00000224c8c3adb0_0 .net "MEM_opcode", 11 0, v00000224c8c0ef30_0;  alias, 1 drivers
v00000224c8c39a50_0 .net "MEM_rd_ind", 4 0, v00000224c8c0f750_0;  alias, 1 drivers
v00000224c8c3b2b0_0 .net "MEM_rd_indzero", 0 0, v00000224c8c0f890_0;  alias, 1 drivers
v00000224c8c395f0_0 .net "MEM_regwrite", 0 0, v00000224c8c0e710_0;  alias, 1 drivers
v00000224c8c3b350_0 .var "WB_ALU_OUT", 31 0;
v00000224c8c3b490_0 .var "WB_Data_mem_out", 31 0;
v00000224c8c39910_0 .var "WB_memread", 0 0;
v00000224c8c3a310_0 .var "WB_rd_ind", 4 0;
v00000224c8c3b530_0 .var "WB_rd_indzero", 0 0;
v00000224c8c3a950_0 .var "WB_regwrite", 0 0;
v00000224c8c3a810_0 .net "clk", 0 0, L_00000224c8c6cf50;  1 drivers
v00000224c8c3a8b0_0 .var "hlt", 0 0;
v00000224c8c399b0_0 .net "rst", 0 0, v00000224c8c50380_0;  alias, 1 drivers
E_00000224c8bac4b0 .event posedge, v00000224c8c0e350_0, v00000224c8c3a810_0;
S_00000224c8c1c700 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_00000224c896d800;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_00000224c8c6cfc0 .functor AND 32, v00000224c8c3b490_0, L_00000224c8cc1110, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8c6d110 .functor NOT 1, v00000224c8c39910_0, C4<0>, C4<0>, C4<0>;
L_00000224c8c6d180 .functor AND 32, v00000224c8c3b350_0, L_00000224c8cc08f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_00000224c8cd15f0 .functor OR 32, L_00000224c8c6cfc0, L_00000224c8c6d180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000224c8c39b90_0 .net "Write_Data_RegFile", 31 0, L_00000224c8cd15f0;  alias, 1 drivers
v00000224c8c3b850_0 .net *"_ivl_0", 31 0, L_00000224c8cc1110;  1 drivers
v00000224c8c3b5d0_0 .net *"_ivl_2", 31 0, L_00000224c8c6cfc0;  1 drivers
v00000224c8c39e10_0 .net *"_ivl_4", 0 0, L_00000224c8c6d110;  1 drivers
v00000224c8c3b990_0 .net *"_ivl_6", 31 0, L_00000224c8cc08f0;  1 drivers
v00000224c8c3ad10_0 .net *"_ivl_8", 31 0, L_00000224c8c6d180;  1 drivers
v00000224c8c3a9f0_0 .net "alu_out", 31 0, v00000224c8c3b350_0;  alias, 1 drivers
v00000224c8c3a3b0_0 .net "mem_out", 31 0, v00000224c8c3b490_0;  alias, 1 drivers
v00000224c8c3aa90_0 .net "mem_read", 0 0, v00000224c8c39910_0;  alias, 1 drivers
LS_00000224c8cc1110_0_0 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_4 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_8 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_12 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_16 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_20 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_24 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_0_28 .concat [ 1 1 1 1], v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0, v00000224c8c39910_0;
LS_00000224c8cc1110_1_0 .concat [ 4 4 4 4], LS_00000224c8cc1110_0_0, LS_00000224c8cc1110_0_4, LS_00000224c8cc1110_0_8, LS_00000224c8cc1110_0_12;
LS_00000224c8cc1110_1_4 .concat [ 4 4 4 4], LS_00000224c8cc1110_0_16, LS_00000224c8cc1110_0_20, LS_00000224c8cc1110_0_24, LS_00000224c8cc1110_0_28;
L_00000224c8cc1110 .concat [ 16 16 0 0], LS_00000224c8cc1110_1_0, LS_00000224c8cc1110_1_4;
LS_00000224c8cc08f0_0_0 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_4 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_8 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_12 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_16 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_20 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_24 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_0_28 .concat [ 1 1 1 1], L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110, L_00000224c8c6d110;
LS_00000224c8cc08f0_1_0 .concat [ 4 4 4 4], LS_00000224c8cc08f0_0_0, LS_00000224c8cc08f0_0_4, LS_00000224c8cc08f0_0_8, LS_00000224c8cc08f0_0_12;
LS_00000224c8cc08f0_1_4 .concat [ 4 4 4 4], LS_00000224c8cc08f0_0_16, LS_00000224c8cc08f0_0_20, LS_00000224c8cc08f0_0_24, LS_00000224c8cc08f0_0_28;
L_00000224c8cc08f0 .concat [ 16 16 0 0], LS_00000224c8cc08f0_1_0, LS_00000224c8cc08f0_1_4;
    .scope S_00000224c8c1c250;
T_0 ;
    %wait E_00000224c8babc30;
    %load/vec4 v00000224c8c36b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v00000224c8c37c50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000224c8c37e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000224c8c36d50_0;
    %assign/vec4 v00000224c8c37c50_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000224c8c1d510;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c37cf0_0, 0, 32;
T_1.0 ;
    %load/vec4 v00000224c8c37cf0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000224c8c37cf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %load/vec4 v00000224c8c37cf0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224c8c37cf0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 872546305, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 872611840, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 872677386, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 6428704, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 8529962, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 278986749, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 2885877760, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c37b10, 0, 4;
    %end;
    .thread T_1;
    .scope S_00000224c8c1d6a0;
T_2 ;
    %wait E_00000224c8bac270;
    %load/vec4 v00000224c8c3e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000224c8c254e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c253a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e9b0_0, 0;
    %assign/vec4 v00000224c8c3e4b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000224c8c3e550_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v00000224c8c3e2d0_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v00000224c8c254e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c253a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e870_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3e9b0_0, 0;
    %assign/vec4 v00000224c8c3e4b0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v00000224c8c3e550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v00000224c8c3e370_0;
    %assign/vec4 v00000224c8c253a0_0, 0;
    %load/vec4 v00000224c8c3e690_0;
    %assign/vec4 v00000224c8c254e0_0, 0;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000224c8c3e910_0, 0;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000224c8c3e4b0_0, 4, 5;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000224c8c3e4b0_0, 4, 5;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v00000224c8c3e9b0_0, 0;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v00000224c8c3e870_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v00000224c8c3e870_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v00000224c8c3e370_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v00000224c8c3e870_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000224c8c1d380;
T_3 ;
    %wait E_00000224c8babc30;
    %load/vec4 v00000224c8c22f60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c22ba0_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000224c8c22ba0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000224c8c22ba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c22e20, 0, 4;
    %load/vec4 v00000224c8c22ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224c8c22ba0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000224c8c24a40_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v00000224c8c245e0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000224c8c22b00_0;
    %load/vec4 v00000224c8c24a40_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c22e20, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c22e20, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000224c8c1d380;
T_4 ;
    %wait E_00000224c8babc70;
    %load/vec4 v00000224c8c24a40_0;
    %load/vec4 v00000224c8c24860_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v00000224c8c24a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v00000224c8c245e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000224c8c22b00_0;
    %assign/vec4 v00000224c8c247c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000224c8c24860_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000224c8c22e20, 4;
    %assign/vec4 v00000224c8c247c0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000224c8c1d380;
T_5 ;
    %wait E_00000224c8babc70;
    %load/vec4 v00000224c8c24a40_0;
    %load/vec4 v00000224c8c24540_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v00000224c8c24a40_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v00000224c8c245e0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000224c8c22b00_0;
    %assign/vec4 v00000224c8c244a0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000224c8c24540_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000224c8c22e20, 4;
    %assign/vec4 v00000224c8c244a0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000224c8c1d380;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_00000224c8c1d1f0;
    %jmp t_0;
    .scope S_00000224c8c1d1f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c22a60_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000224c8c22a60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v00000224c8c22a60_0;
    %ix/getv/s 4, v00000224c8c22a60_0;
    %load/vec4a v00000224c8c22e20, 4;
    %ix/getv/s 4, v00000224c8c22a60_0;
    %load/vec4a v00000224c8c22e20, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v00000224c8c22a60_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224c8c22a60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_00000224c8c1d380;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_00000224c8c1bc10;
T_7 ;
    %wait E_00000224c8bac1b0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c24720_0, 0, 32;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000224c8c24360_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000224c8c24720_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000224c8c24360_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000224c8c24720_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c249a0_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v00000224c8c24360_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v00000224c8c24360_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v00000224c8c24720_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000224c8c1cd40;
T_8 ;
    %wait E_00000224c8babc30;
    %load/vec4 v00000224c8c28be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000224c8c27420_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000224c8c27420_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v00000224c8c28a00_0;
    %load/vec4 v00000224c8c29040_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v00000224c8c28a00_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000224c8c1cd40;
T_9 ;
    %wait E_00000224c8babc30;
    %load/vec4 v00000224c8c28be0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c276a0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000224c8c28460_0;
    %assign/vec4 v00000224c8c276a0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000224c8c1ced0;
T_10 ;
    %wait E_00000224c8bac470;
    %load/vec4 v00000224c8c29ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c2a300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c2a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c29f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c27c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c27f60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000224c8c27880_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v00000224c8c279c0_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v00000224c8c28aa0_0;
    %load/vec4 v00000224c8c28960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v00000224c8c28b40_0;
    %load/vec4 v00000224c8c28960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v00000224c8c29860_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v00000224c8c27ba0_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v00000224c8c28aa0_0;
    %load/vec4 v00000224c8c27a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v00000224c8c28b40_0;
    %load/vec4 v00000224c8c27a60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c2a300_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c2a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c29f40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c27c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c27f60_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v00000224c8c286e0_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c2a300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c2a260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c29f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c27c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c27f60_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c2a300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000224c8c2a260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c29f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c27c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c27f60_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_00000224c8c1ba80;
T_11 ;
    %wait E_00000224c8bac530;
    %load/vec4 v00000224c8c1dff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1e8b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1e9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1fe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1eb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1eef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f8f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1db90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1ea90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1de10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1dc30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1e270_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1fc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1deb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1fcb0_0, 0;
    %assign/vec4 v00000224c8c1fdf0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000224c8c1fd50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000224c8c1f710_0;
    %assign/vec4 v00000224c8c1fdf0_0, 0;
    %load/vec4 v00000224c8c1dcd0_0;
    %assign/vec4 v00000224c8c1fcb0_0, 0;
    %load/vec4 v00000224c8c1ee50_0;
    %assign/vec4 v00000224c8c1deb0_0, 0;
    %load/vec4 v00000224c8c1f210_0;
    %assign/vec4 v00000224c8c1fc10_0, 0;
    %load/vec4 v00000224c8c1ff30_0;
    %assign/vec4 v00000224c8c1e270_0, 0;
    %load/vec4 v00000224c8c1f2b0_0;
    %assign/vec4 v00000224c8c1dc30_0, 0;
    %load/vec4 v00000224c8c1e6d0_0;
    %assign/vec4 v00000224c8c1de10_0, 0;
    %load/vec4 v00000224c8c1e630_0;
    %assign/vec4 v00000224c8c1ea90_0, 0;
    %load/vec4 v00000224c8c1e4f0_0;
    %assign/vec4 v00000224c8c1db90_0, 0;
    %load/vec4 v00000224c8c1d910_0;
    %assign/vec4 v00000224c8c1f3f0_0, 0;
    %load/vec4 v00000224c8c1e1d0_0;
    %assign/vec4 v00000224c8c1edb0_0, 0;
    %load/vec4 v00000224c8c1e590_0;
    %assign/vec4 v00000224c8c1f030_0, 0;
    %load/vec4 v00000224c8c1da50_0;
    %assign/vec4 v00000224c8c1f8f0_0, 0;
    %load/vec4 v00000224c8c1f490_0;
    %assign/vec4 v00000224c8c1f0d0_0, 0;
    %load/vec4 v00000224c8c1e450_0;
    %assign/vec4 v00000224c8c1eef0_0, 0;
    %load/vec4 v00000224c8c20070_0;
    %assign/vec4 v00000224c8c1eb30_0, 0;
    %load/vec4 v00000224c8c1ffd0_0;
    %assign/vec4 v00000224c8c1fe90_0, 0;
    %load/vec4 v00000224c8c1e3b0_0;
    %assign/vec4 v00000224c8c1e9f0_0, 0;
    %load/vec4 v00000224c8c1d9b0_0;
    %assign/vec4 v00000224c8c1e8b0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1e8b0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1e9f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1fe90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1eb30_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1eef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f8f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f030_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1edb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1f3f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1db90_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c1ea90_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1de10_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1dc30_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c1e270_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1fc10_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1deb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c1fcb0_0, 0;
    %assign/vec4 v00000224c8c1fdf0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000224c8c1c890;
T_12 ;
    %wait E_00000224c8bac3b0;
    %load/vec4 v00000224c8c292c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20930_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20610_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c21650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c211f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c216f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c21150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c207f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c206b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c209d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20890_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20c50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20b10_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000224c8c20750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c202f0_0, 0;
    %assign/vec4 v00000224c8c20250_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000224c8c27d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v00000224c8c1f7b0_0;
    %assign/vec4 v00000224c8c20250_0, 0;
    %load/vec4 v00000224c8c1ed10_0;
    %assign/vec4 v00000224c8c202f0_0, 0;
    %load/vec4 v00000224c8c21290_0;
    %assign/vec4 v00000224c8c20750_0, 0;
    %load/vec4 v00000224c8c21010_0;
    %assign/vec4 v00000224c8c20b10_0, 0;
    %load/vec4 v00000224c8c210b0_0;
    %assign/vec4 v00000224c8c20c50_0, 0;
    %load/vec4 v00000224c8c20e30_0;
    %assign/vec4 v00000224c8c20890_0, 0;
    %load/vec4 v00000224c8c1e090_0;
    %assign/vec4 v00000224c8c20bb0_0, 0;
    %load/vec4 v00000224c8c213d0_0;
    %assign/vec4 v00000224c8c20a70_0, 0;
    %load/vec4 v00000224c8c204d0_0;
    %assign/vec4 v00000224c8c20cf0_0, 0;
    %load/vec4 v00000224c8c21790_0;
    %assign/vec4 v00000224c8c209d0_0, 0;
    %load/vec4 v00000224c8c20ed0_0;
    %assign/vec4 v00000224c8c206b0_0, 0;
    %load/vec4 v00000224c8c201b0_0;
    %assign/vec4 v00000224c8c20430_0, 0;
    %load/vec4 v00000224c8c215b0_0;
    %assign/vec4 v00000224c8c207f0_0, 0;
    %load/vec4 v00000224c8c20d90_0;
    %assign/vec4 v00000224c8c20570_0, 0;
    %load/vec4 v00000224c8c20110_0;
    %assign/vec4 v00000224c8c21150_0, 0;
    %load/vec4 v00000224c8c21470_0;
    %assign/vec4 v00000224c8c216f0_0, 0;
    %load/vec4 v00000224c8c21330_0;
    %assign/vec4 v00000224c8c20390_0, 0;
    %load/vec4 v00000224c8c21510_0;
    %assign/vec4 v00000224c8c211f0_0, 0;
    %load/vec4 v00000224c8c1ef90_0;
    %assign/vec4 v00000224c8c21650_0, 0;
    %load/vec4 v00000224c8c1f990_0;
    %assign/vec4 v00000224c8c20610_0, 0;
    %load/vec4 v00000224c8c20f70_0;
    %assign/vec4 v00000224c8c20930_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20930_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20610_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c21650_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c211f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20390_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c216f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c21150_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20570_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c207f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c20430_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c206b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c209d0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20cf0_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20a70_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c20bb0_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20890_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20c50_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c20b10_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000224c8c20750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c202f0_0, 0;
    %assign/vec4 v00000224c8c20250_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000224c89d8390;
T_13 ;
    %wait E_00000224c8bab0b0;
    %load/vec4 v00000224c8c13e40_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000224c8c12180_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000224c89d8200;
T_14 ;
    %wait E_00000224c8bab370;
    %load/vec4 v00000224c8c14020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v00000224c8c13d00_0;
    %pad/u 33;
    %load/vec4 v00000224c8c12ae0_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v00000224c8c14200_0, 0;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v00000224c8c12ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v00000224c8c136c0_0;
    %load/vec4 v00000224c8c12ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000224c8c13d00_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v00000224c8c12ae0_0;
    %sub;
    %part/u 1;
    %load/vec4 v00000224c8c12ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %load/vec4 v00000224c8c13d00_0;
    %ix/getv 4, v00000224c8c12ae0_0;
    %shiftl 4;
    %assign/vec4 v00000224c8c14200_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v00000224c8c12ae0_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v00000224c8c136c0_0;
    %load/vec4 v00000224c8c12ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v00000224c8c13d00_0;
    %load/vec4 v00000224c8c12ae0_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v00000224c8c12ae0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %load/vec4 v00000224c8c13d00_0;
    %ix/getv 4, v00000224c8c12ae0_0;
    %shiftr 4;
    %assign/vec4 v00000224c8c14200_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %load/vec4 v00000224c8c13d00_0;
    %load/vec4 v00000224c8c12ae0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v00000224c8c14200_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000224c8c136c0_0, 0;
    %load/vec4 v00000224c8c12ae0_0;
    %load/vec4 v00000224c8c13d00_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v00000224c8c14200_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000224c89d9aa0;
T_15 ;
    %wait E_00000224c8baacb0;
    %load/vec4 v00000224c8c0e350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v00000224c8c0f890_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c0e710_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c0f6b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c0e670_0, 0;
    %split/vec4 12;
    %assign/vec4 v00000224c8c0ef30_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c0f750_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c0fc50_0, 0;
    %assign/vec4 v00000224c8c0e990_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000224c8b32f30_0;
    %assign/vec4 v00000224c8c0e990_0, 0;
    %load/vec4 v00000224c8c100b0_0;
    %assign/vec4 v00000224c8c0fc50_0, 0;
    %load/vec4 v00000224c8c10150_0;
    %assign/vec4 v00000224c8c0f750_0, 0;
    %load/vec4 v00000224c8b0e5f0_0;
    %assign/vec4 v00000224c8c0ef30_0, 0;
    %load/vec4 v00000224c8b33570_0;
    %assign/vec4 v00000224c8c0e670_0, 0;
    %load/vec4 v00000224c8b0eff0_0;
    %assign/vec4 v00000224c8c0f6b0_0, 0;
    %load/vec4 v00000224c8c0ea30_0;
    %assign/vec4 v00000224c8c0e710_0, 0;
    %load/vec4 v00000224c8c10010_0;
    %assign/vec4 v00000224c8c0f890_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000224c8c1c0c0;
T_16 ;
    %wait E_00000224c8babc70;
    %load/vec4 v00000224c8c3ae50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000224c8c3a590_0;
    %load/vec4 v00000224c8c3a270_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c3b3f0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000224c8c1c0c0;
T_17 ;
    %wait E_00000224c8babc70;
    %load/vec4 v00000224c8c3a270_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v00000224c8c3b3f0, 4;
    %assign/vec4 v00000224c8c3a6d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_00000224c8c1c0c0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c3b0d0_0, 0, 32;
T_18.0 ;
    %load/vec4 v00000224c8c3b0d0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000224c8c3b0d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000224c8c3b3f0, 0, 4;
    %load/vec4 v00000224c8c3b0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224c8c3b0d0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %end;
    .thread T_18;
    .scope S_00000224c8c1c0c0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000224c8c3b0d0_0, 0, 32;
T_19.0 ;
    %load/vec4 v00000224c8c3b0d0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v00000224c8c3b0d0_0;
    %load/vec4a v00000224c8c3b3f0, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v00000224c8c3b0d0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000224c8c3b0d0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000224c8c3b0d0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_00000224c8c1c570;
T_20 ;
    %wait E_00000224c8bac4b0;
    %load/vec4 v00000224c8c399b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v00000224c8c3b530_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c3a8b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c3a950_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000224c8c39910_0, 0;
    %split/vec4 5;
    %assign/vec4 v00000224c8c3a310_0, 0;
    %split/vec4 32;
    %assign/vec4 v00000224c8c3b490_0, 0;
    %assign/vec4 v00000224c8c3b350_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v00000224c8c394b0_0;
    %assign/vec4 v00000224c8c3b350_0, 0;
    %load/vec4 v00000224c8c3b8f0_0;
    %assign/vec4 v00000224c8c3b490_0, 0;
    %load/vec4 v00000224c8c3b210_0;
    %assign/vec4 v00000224c8c39910_0, 0;
    %load/vec4 v00000224c8c39a50_0;
    %assign/vec4 v00000224c8c3a310_0, 0;
    %load/vec4 v00000224c8c395f0_0;
    %assign/vec4 v00000224c8c3a950_0, 0;
    %load/vec4 v00000224c8c3b2b0_0;
    %assign/vec4 v00000224c8c3b530_0, 0;
    %load/vec4 v00000224c8c3adb0_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v00000224c8c3a8b0_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000224c896d800;
T_21 ;
    %wait E_00000224c8bab530;
    %load/vec4 v00000224c8c4e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000224c8c4f3e0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000224c8c4f3e0_0;
    %addi 1, 0, 32;
    %assign/vec4 v00000224c8c4f3e0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_00000224c89e9f50;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224c8c4f5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224c8c50380_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000224c89e9f50;
T_23 ;
    %delay 1, 0;
    %load/vec4 v00000224c8c4f5c0_0;
    %inv;
    %assign/vec4 v00000224c8c4f5c0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000224c89e9f50;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./SumOfNumbers/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000224c8c50380_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000224c8c50380_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v00000224c8c50240_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
