MIG: 16:39:03 : ################# RUNNING MIG BATCH ###################
MIG: 16:39:03 : MIG::Writing IN file for 'ddr'...compDirPath: C:/Xilinx/Vivado/2015.4/data/ip/xilinx/mig_7series_v2_4... instDirPath: c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr
MIG: 16:39:03 : synp_flow:  -- synthesis_mode: Other
MIG: 16:39:03 : outputDirectory: c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr/_tmp/
MIG: 16:39:03 : vivado_mode: xpg_pa
MIG: 16:39:03 : HDL Language: VHDL
MIG: 16:39:03 : compInfo: false
MIG: 16:39:03 : Vivado Options xc7a100t csg324 -1
MIG: 16:39:03 : 1: xc7a100t 2: csg324 3: -1
MIG: 16:39:03 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:39:03 : xilinx_path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE
MIG: 16:39:03 : Without MYMIG
MIG: 16:39:03 : mig_exec path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:39:03 : mig_exec path: C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:39:03 : mig_bin: C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe
MIG: 16:39:03 : C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -- c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr/xil_upgrade.out -- c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr/xil_upgrade.in
MIG: 16:39:03 : Running C:/Xilinx/Vivado/2015.4/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v2_4/bin/nt64/mig.exe -cg_exc_inp c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr/xil_upgrade.in -cg_exc_out c:/Users/jpeyron/Desktop/Nexys4DDR-master/Projects/User_Demo/src/ip/ddr/xil_upgrade.out ... 
MIG: 16:39:45 : After isLin
MIG: 16:39:45 : result: 0
