Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Dec 15 13:52:51 2023
| Host         : DESKTOP-KA1BH91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RPS_main_control_sets_placed.rpt
| Design       : RPS_main
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            4 |
| No           | No                    | Yes                    |               3 |            1 |
| No           | Yes                   | No                     |              32 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------+---------------+------------------+------------------+----------------+
|   Clock Signal  | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+---------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG  |               |                  |                2 |              2 |
|  eval_n_reg_n_0 |               | state_i_1_n_0    |                1 |              3 |
| ~seg_en_OBUF[0] |               |                  |                2 |              6 |
|  clk_IBUF_BUFG  |               | cnt1[15]_i_1_n_0 |                7 |             16 |
|  clk_IBUF_BUFG  |               | rst_IBUF         |                7 |             16 |
+-----------------+---------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 6      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


