INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:40:21 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.074ns  (required time - arrival time)
  Source:                 lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.385ns period=4.770ns})
  Destination:            buffer10/outs_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.385ns period=4.770ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.770ns  (clk rise@4.770ns - clk rise@0.000ns)
  Data Path Delay:        4.859ns  (logic 2.131ns (43.857%)  route 2.728ns (56.143%))
  Logic Levels:           18  (CARRY4=12 LUT3=2 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.253 - 4.770 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1981, unset)         0.508     0.508    lsq3/handshake_lsq_lsq3_core/clk
    SLICE_X50Y212        FDCE                                         r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y212        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_reg/Q
                         net (fo=37, routed)          0.317     1.079    lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q
    SLICE_X50Y211        LUT3 (Prop_lut3_I0_O)        0.043     1.122 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_i_12__0/O
                         net (fo=1, routed)           0.337     1.459    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/entry_allocated_for_port_5[0]
    SLICE_X48Y210        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     1.701 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.701    lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_8_n_0
    SLICE_X48Y211        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.750 r  lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.750    lsq3/handshake_lsq_lsq3_core/dataReg_reg[31]_i_8_n_0
    SLICE_X48Y212        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.903 f  lsq3/handshake_lsq_lsq3_core/ldq_alloc_7_q_reg_i_9/O[1]
                         net (fo=2, routed)           0.169     2.072    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/TEMP_1_double_out_01[13]
    SLICE_X49Y212        LUT5 (Prop_lut5_I1_O)        0.119     2.191 r  lsq3/handshake_lsq_lsq3_core/ldq_alloc_5_q_i_5/O
                         net (fo=33, routed)          0.573     2.765    lsq3/handshake_lsq_lsq3_core/handshake_lsq_lsq3_core_ldd_dispatcher/oldest_entry_allocated_per_port_5_0
    SLICE_X47Y204        LUT4 (Prop_lut4_I1_O)        0.043     2.808 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1/O
                         net (fo=1, routed)           0.164     2.972    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_4__1_n_0
    SLICE_X47Y203        LUT5 (Prop_lut5_I4_O)        0.043     3.015 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2/O
                         net (fo=1, routed)           0.191     3.206    lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_3__2_n_0
    SLICE_X46Y203        LUT6 (Prop_lut6_I5_O)        0.043     3.249 r  lsq3/handshake_lsq_lsq3_core/dataReg[1]_i_1__2/O
                         net (fo=3, routed)           0.247     3.496    load0/data_tehb/control/D[1]
    SLICE_X45Y203        LUT3 (Prop_lut3_I2_O)        0.043     3.539 r  load0/data_tehb/control/result_carry_i_3/O
                         net (fo=1, routed)           0.401     3.940    addi1/lhs[1]
    SLICE_X39Y203        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.242     4.182 r  addi1/result_carry/CO[3]
                         net (fo=1, routed)           0.000     4.182    addi1/result_carry_n_0
    SLICE_X39Y204        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.231 r  addi1/result_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.231    addi1/result_carry__0_n_0
    SLICE_X39Y205        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     4.280 r  addi1/result_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.280    addi1/result_carry__1_n_0
    SLICE_X39Y206        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     4.384 r  addi1/result_carry__2/O[0]
                         net (fo=2, routed)           0.328     4.712    addi1/dataReg_reg[15][0]
    SLICE_X38Y206        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.353     5.065 r  addi1/result__93_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.065    addi1/result__93_carry__2_n_0
    SLICE_X38Y207        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.115 r  addi1/result__93_carry__3/CO[3]
                         net (fo=1, routed)           0.000     5.115    addi1/result__93_carry__3_n_0
    SLICE_X38Y208        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.165 r  addi1/result__93_carry__4/CO[3]
                         net (fo=1, routed)           0.000     5.165    addi1/result__93_carry__4_n_0
    SLICE_X38Y209        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     5.215 r  addi1/result__93_carry__5/CO[3]
                         net (fo=1, routed)           0.000     5.215    addi1/result__93_carry__5_n_0
    SLICE_X38Y210        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.152     5.367 r  addi1/result__93_carry__6/O[1]
                         net (fo=1, routed)           0.000     5.367    buffer10/D[29]
    SLICE_X38Y210        FDRE                                         r  buffer10/outs_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.770     4.770 r  
                                                      0.000     4.770 r  clk (IN)
                         net (fo=1981, unset)         0.483     5.253    buffer10/clk
    SLICE_X38Y210        FDRE                                         r  buffer10/outs_reg[29]/C
                         clock pessimism              0.000     5.253    
                         clock uncertainty           -0.035     5.217    
    SLICE_X38Y210        FDRE (Setup_fdre_C_D)        0.076     5.293    buffer10/outs_reg[29]
  -------------------------------------------------------------------
                         required time                          5.293    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                 -0.074    




