// Seed: 2140827607
module module_0 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    output wor id_3,
    input tri1 id_4,
    output uwire id_5,
    output wand id_6,
    input tri0 id_7,
    output supply1 id_8,
    input supply0 id_9,
    input wire id_10,
    input uwire id_11,
    input wand id_12,
    input wire id_13,
    output wor id_14,
    input uwire id_15,
    input wire id_16
);
  id_18 :
  assert property (@(posedge id_7) id_7 == 1)
  else $display(id_10);
endmodule
module module_0 (
    output tri id_0,
    input uwire id_1,
    output wand id_2,
    input wire id_3,
    input wor id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    input uwire id_8,
    input wor id_9,
    input wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    input supply0 id_14,
    input tri id_15,
    input tri id_16,
    output supply1 id_17
    , id_27,
    output supply1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output tri id_21,
    input wor module_1,
    input tri1 id_23,
    input tri id_24,
    input wand id_25
);
  always @(posedge 1 or posedge id_12) begin
    #1;
  end
  module_0(
      id_2,
      id_10,
      id_4,
      id_5,
      id_8,
      id_18,
      id_20,
      id_8,
      id_17,
      id_23,
      id_10,
      id_8,
      id_8,
      id_16,
      id_20,
      id_4,
      id_19
  );
  wire id_28;
  wire id_29;
  assign id_21 = 1;
  wire id_30;
  wire id_31;
endmodule
