Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: MainModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MainModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MainModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : MainModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux4x1Package.vhd" into library work
Parsing package <Mux4x1Package>.
Parsing package body <Mux4x1Package>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux4x1.vhd" into library work
Parsing entity <Mux4x1>.
Parsing architecture <Behavioral> of entity <mux4x1>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x11BitPackage.vhd" into library work
Parsing package <Mux2x11BitPackage>.
Parsing package body <Mux2x11BitPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\AdderPackage.vhd" into library work
Parsing package <AdderPackage>.
Parsing package body <AdderPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Adder.vhd" into library work
Parsing entity <Adder>.
Parsing architecture <Behavioral> of entity <adder>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Reg32_1Package.vhd" into library work
Parsing package <Reg32_1Package>.
Parsing package body <Reg32_1Package>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Reg32_0Package.vhd" into library work
Parsing package <Reg32_0Package>.
Parsing package body <Reg32_0Package>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Reg32_0.vhd" into library work
Parsing entity <Reg32_0>.
Parsing architecture <Behavioral> of entity <reg32_0>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux32x1Package.vhd" into library work
Parsing package <Mux32x1Package>.
Parsing package body <Mux32x1Package>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux32x1.vhd" into library work
Parsing entity <Mux32x1>.
Parsing architecture <Behavioral> of entity <mux32x1>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x1Package.vhd" into library work
Parsing package <Mux2x1Package>.
Parsing package body <Mux2x1Package>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\DecoderPackage.vhd" into library work
Parsing package <DecoderPackage>.
Parsing package body <DecoderPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Decoder.vhd" into library work
Parsing entity <Decoder>.
Parsing architecture <Behavioral> of entity <decoder>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU1BitPackage.vhd" into library work
Parsing package <ALU1BitPackage>.
Parsing package body <ALU1BitPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU1Bit.vhd" into library work
Parsing entity <ALU1Bit>.
Parsing architecture <Behavioral> of entity <alu1bit>.
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU1Bit.vhd" Line 59: Actual for formal port input1 is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU1Bit.vhd" Line 60: Actual for formal port input1 is neither a static name nor a globally static expression
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Milestone3\HelperModules\Datamem.V4.vhd" into library work
Parsing entity <DATAMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <datamemory>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\TranslationCircuitPackage.vhd" into library work
Parsing package <TranslationCircuiPackage>.
Parsing package body <TranslationCircuiPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\SignExtendPackage.vhd" into library work
Parsing package <SignExtendPackage>.
Parsing package body <SignExtendPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\SignExtend.vhd" into library work
Parsing entity <SignExtend>.
Parsing architecture <Behavioral> of entity <signextend>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFilePackage.vhd" into library work
Parsing package <RegisterFilePackage>.
Parsing package body <RegisterFilePackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" into library work
Parsing entity <RegisterFile>.
Parsing architecture <Behavioral> of entity <registerfile>.
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 85: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 86: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 87: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 88: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 89: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 90: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 91: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 92: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 93: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 94: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 95: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 96: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 97: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 98: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 99: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 100: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 101: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 102: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 103: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 104: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 105: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 106: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 107: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 108: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 109: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 110: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 111: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 112: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 113: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 114: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 115: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd" Line 116: Actual for formal port lod is neither a static name nor a globally static expression
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x1.vhd" into library work
Parsing entity <Mux2x1>.
Parsing architecture <Behavioral> of entity <mux2x1>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\INSTRMEMORYPackage.vhd" into library work
Parsing package <INSTRMEMORYPackage>.
Parsing package body <INSTRMEMORYPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\INSTRMEMORY.vhd" into library work
Parsing entity <INSTRMEMORY>.
Parsing architecture <BEHAVIORAL> of entity <instrmemory>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\DATAMEMORYPackage.vhd" into library work
Parsing package <DATAMEMORYPackage>.
Parsing package body <DATAMEMORYPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ControlUnitPackage.vhd" into library work
Parsing package <ControlUnitPackage>.
Parsing package body <ControlUnitPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ControlUnit.vhd" into library work
Parsing entity <ControlUnit>.
Parsing architecture <Behavioral> of entity <controlunit>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALUPackage.vhd" into library work
Parsing package <ALUPackage>.
Parsing package body <ALUPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALUControlPackage.vhd" into library work
Parsing package <ALUControlPackage>.
Parsing package body <ALUControlPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALUControl.vhd" into library work
Parsing entity <ALUControl>.
Parsing architecture <Behavioral> of entity <alucontrol>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <behavioral> of entity <alu>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Adder32BitPackage.vhd" into library work
Parsing package <Adder32BitPackage>.
Parsing package body <Adder32BitPackage>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Adder32Bit.vhd" into library work
Parsing entity <Adder32Bit>.
Parsing architecture <Behavioral> of entity <adder32bit>.
Parsing VHDL file "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" into library work
Parsing entity <MainModule>.
Parsing architecture <Behavioral> of entity <mainmodule>.
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 90: Actual for formal port lod is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 91: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 96: Actual for formal port aluop is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 99: Actual for formal port loadit is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 103: Actual for formal port b is neither a static name nor a globally static expression
WARNING:HDLCompiler:946 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" Line 104: Actual for formal port selector is neither a static name nor a globally static expression

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <MainModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg32_0> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <INSTRMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\INSTRMEMORY.vhd" Line 32: loadit should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\INSTRMEMORY.vhd" Line 27: Net <ROM_PROCESS.MEMORY[33][31]> does not have a driver.

Elaborating entity <ControlUnit> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RegisterFile> (architecture <Behavioral>) from library <work>.

Elaborating entity <Decoder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux32x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <SignExtend> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALUControl> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux2x1> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <ALU> (architecture <behavioral>) from library <work>.

Elaborating entity <ALU1Bit> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:89 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x11BitPackage.vhd" Line 14: <mux2x11bit> remains a black-box since it has no binding entity.

Elaborating entity <Adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <Mux4x1> (architecture <Behavioral>) from library <work>.

Elaborating entity <DATAMEMORY> (architecture <BEHAVIORAL>) with generics from library <work>.
WARNING:HDLCompiler:92 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Milestone3\HelperModules\Datamem.V4.vhd" Line 29: loadit should be on the sensitivity list of the process

Elaborating entity <Adder32Bit> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <MainModule>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd".
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" line 98: Output port <cflag> of the instance <ALUInstance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" line 98: Output port <oflag> of the instance <ALUInstance> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" line 101: Output port <CarryOut> of the instance <PCAdder> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\MainModule.vhd" line 103: Output port <CarryOut> of the instance <PCChoice> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <MainModule> synthesized.

Synthesizing Unit <Reg32_0>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Reg32_0.vhd".
        n = 32
    Found 32-bit register for signal <temp>.
    Found 32-bit adder for signal <temp[31]_GND_17_o_add_0_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Reg32_0> synthesized.

Synthesizing Unit <INSTRMEMORY>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\INSTRMEMORY.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<33>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<34>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<35>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<36>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<37>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<38>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<39>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<40>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<41>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<42>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<43>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<44>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<45>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<46>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<47>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<48>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<49>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<50>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<51>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<52>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<53>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<54>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<55>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<56>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<57>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<58>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<59>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<60>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<61>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<62>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
WARNING:Xst:2935 - Signal 'ROM_PROCESS.MEMORY<63>', unconnected in block 'INSTRMEMORY', is tied to its initial value (00000000000000000000000000000000).
    Found 32-bit register for signal <DATA>.
WARNING:Xst:737 - Found 1-bit latch for signal <ROM_PROCESS.MEMORY<0><5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   1 Latch(s).
	inferred  64 Multiplexer(s).
Unit <INSTRMEMORY> synthesized.

Synthesizing Unit <ControlUnit>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ControlUnit.vhd".
    Summary:
	no macro.
Unit <ControlUnit> synthesized.

Synthesizing Unit <Mux2x1_1>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x1.vhd".
        n = 4
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x1_1> synthesized.

Synthesizing Unit <RegisterFile>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\RegisterFile.vhd".
    Summary:
	no macro.
Unit <RegisterFile> synthesized.

Synthesizing Unit <Decoder>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Decoder.vhd".
WARNING:Xst:647 - Input <Enable> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit tristate buffer for signal <Output<31>> created at line 44
    Found 1-bit tristate buffer for signal <Output<30>> created at line 44
    Found 1-bit tristate buffer for signal <Output<29>> created at line 44
    Found 1-bit tristate buffer for signal <Output<28>> created at line 44
    Found 1-bit tristate buffer for signal <Output<27>> created at line 44
    Found 1-bit tristate buffer for signal <Output<26>> created at line 44
    Found 1-bit tristate buffer for signal <Output<25>> created at line 44
    Found 1-bit tristate buffer for signal <Output<24>> created at line 44
    Found 1-bit tristate buffer for signal <Output<23>> created at line 44
    Found 1-bit tristate buffer for signal <Output<22>> created at line 44
    Found 1-bit tristate buffer for signal <Output<21>> created at line 44
    Found 1-bit tristate buffer for signal <Output<20>> created at line 44
    Found 1-bit tristate buffer for signal <Output<19>> created at line 44
    Found 1-bit tristate buffer for signal <Output<18>> created at line 44
    Found 1-bit tristate buffer for signal <Output<17>> created at line 44
    Found 1-bit tristate buffer for signal <Output<16>> created at line 44
    Found 1-bit tristate buffer for signal <Output<15>> created at line 44
    Found 1-bit tristate buffer for signal <Output<14>> created at line 44
    Found 1-bit tristate buffer for signal <Output<13>> created at line 44
    Found 1-bit tristate buffer for signal <Output<12>> created at line 44
    Found 1-bit tristate buffer for signal <Output<11>> created at line 44
    Found 1-bit tristate buffer for signal <Output<10>> created at line 44
    Found 1-bit tristate buffer for signal <Output<9>> created at line 44
    Found 1-bit tristate buffer for signal <Output<8>> created at line 44
    Found 1-bit tristate buffer for signal <Output<7>> created at line 44
    Found 1-bit tristate buffer for signal <Output<6>> created at line 44
    Found 1-bit tristate buffer for signal <Output<5>> created at line 44
    Found 1-bit tristate buffer for signal <Output<4>> created at line 44
    Found 1-bit tristate buffer for signal <Output<3>> created at line 44
    Found 1-bit tristate buffer for signal <Output<2>> created at line 44
    Found 1-bit tristate buffer for signal <Output<1>> created at line 44
    Found 1-bit tristate buffer for signal <Output<0>> created at line 44
    Summary:
	inferred  42 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <Decoder> synthesized.

Synthesizing Unit <Mux32x1>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux32x1.vhd".
    Found 32-bit 32-to-1 multiplexer for signal <Output> created at line 32.
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux32x1> synthesized.

Synthesizing Unit <SignExtend>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\SignExtend.vhd".
    Summary:
	no macro.
Unit <SignExtend> synthesized.

Synthesizing Unit <ALUControl>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALUControl.vhd".
WARNING:Xst:647 - Input <Func<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALUControl> synthesized.

Synthesizing Unit <Mux2x1_2>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux2x1.vhd".
        n = 31
    Summary:
	inferred   1 Multiplexer(s).
Unit <Mux2x1_2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd".
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 54: Output port <OverFlow> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 54: Output port <Set> of the instance <ALU1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 55: Output port <OverFlow> of the instance <ALU2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 55: Output port <Set> of the instance <ALU2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 56: Output port <OverFlow> of the instance <ALU3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 56: Output port <Set> of the instance <ALU3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 57: Output port <OverFlow> of the instance <ALU4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 57: Output port <Set> of the instance <ALU4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 58: Output port <OverFlow> of the instance <ALU5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 58: Output port <Set> of the instance <ALU5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 59: Output port <OverFlow> of the instance <ALU6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 59: Output port <Set> of the instance <ALU6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 60: Output port <OverFlow> of the instance <ALU7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 60: Output port <Set> of the instance <ALU7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 61: Output port <OverFlow> of the instance <ALU8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 61: Output port <Set> of the instance <ALU8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 62: Output port <OverFlow> of the instance <ALU9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 62: Output port <Set> of the instance <ALU9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 63: Output port <OverFlow> of the instance <ALU10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 63: Output port <Set> of the instance <ALU10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 64: Output port <OverFlow> of the instance <ALU11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 64: Output port <Set> of the instance <ALU11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 65: Output port <OverFlow> of the instance <ALU12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 65: Output port <Set> of the instance <ALU12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 66: Output port <OverFlow> of the instance <ALU13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 66: Output port <Set> of the instance <ALU13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 67: Output port <OverFlow> of the instance <ALU14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 67: Output port <Set> of the instance <ALU14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 68: Output port <OverFlow> of the instance <ALU15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 68: Output port <Set> of the instance <ALU15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 69: Output port <OverFlow> of the instance <ALU16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 69: Output port <Set> of the instance <ALU16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 70: Output port <OverFlow> of the instance <ALU17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 70: Output port <Set> of the instance <ALU17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 71: Output port <OverFlow> of the instance <ALU18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 71: Output port <Set> of the instance <ALU18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 72: Output port <OverFlow> of the instance <ALU19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 72: Output port <Set> of the instance <ALU19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 73: Output port <OverFlow> of the instance <ALU20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 73: Output port <Set> of the instance <ALU20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 74: Output port <OverFlow> of the instance <ALU21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 74: Output port <Set> of the instance <ALU21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 75: Output port <OverFlow> of the instance <ALU22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 75: Output port <Set> of the instance <ALU22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 76: Output port <OverFlow> of the instance <ALU23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 76: Output port <Set> of the instance <ALU23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 77: Output port <OverFlow> of the instance <ALU24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 77: Output port <Set> of the instance <ALU24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 78: Output port <OverFlow> of the instance <ALU25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 78: Output port <Set> of the instance <ALU25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 79: Output port <OverFlow> of the instance <ALU26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 79: Output port <Set> of the instance <ALU26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 80: Output port <OverFlow> of the instance <ALU27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 80: Output port <Set> of the instance <ALU27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 81: Output port <OverFlow> of the instance <ALU28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 81: Output port <Set> of the instance <ALU28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 82: Output port <OverFlow> of the instance <ALU29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 82: Output port <Set> of the instance <ALU29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 83: Output port <OverFlow> of the instance <ALU30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 83: Output port <Set> of the instance <ALU30> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 84: Output port <OverFlow> of the instance <ALU31> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU.vhd" line 84: Output port <Set> of the instance <ALU31> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <ALU1Bit>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\ALU1Bit.vhd".
    Summary:
Unit <ALU1Bit> synthesized.

Synthesizing Unit <Adder>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Adder.vhd".
    Found 2-bit adder for signal <n0012> created at line 44.
    Found 2-bit adder for signal <Tmp> created at line 44.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <Adder> synthesized.

Synthesizing Unit <Mux4x1>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Mux4x1.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <Z_40_o_Input0_MUX_2230_o> created at line 47.
    Found 1-bit tristate buffer for signal <Output> created at line 47
    Summary:
	inferred   1 Multiplexer(s).
	inferred   1 Tristate(s).
Unit <Mux4x1> synthesized.

Synthesizing Unit <DATAMEMORY>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Milestone3\HelperModules\Datamem.V4.vhd".
        words = 64
        wordsize = 32
        addresssize = 32
WARNING:Xst:647 - Input <ADDRESS<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <MEMORY<12>>.
    Found 32-bit register for signal <MEMORY<13>>.
    Found 32-bit register for signal <MEMORY<14>>.
    Found 32-bit register for signal <MEMORY<1>>.
    Found 32-bit register for signal <MEMORY<2>>.
    Found 32-bit register for signal <MEMORY<3>>.
    Found 32-bit register for signal <MEMORY<4>>.
    Found 32-bit register for signal <MEMORY<5>>.
    Found 32-bit register for signal <MEMORY<6>>.
    Found 32-bit register for signal <MEMORY<7>>.
    Found 32-bit register for signal <MEMORY<8>>.
    Found 32-bit register for signal <MEMORY<9>>.
    Found 32-bit register for signal <MEMORY<10>>.
    Found 32-bit register for signal <MEMORY<11>>.
    Found 32-bit register for signal <MEMORY<15>>.
    Found 32-bit register for signal <MEMORY<16>>.
    Found 32-bit register for signal <MEMORY<17>>.
    Found 32-bit register for signal <MEMORY<18>>.
    Found 32-bit register for signal <MEMORY<19>>.
    Found 32-bit register for signal <MEMORY<20>>.
    Found 32-bit register for signal <MEMORY<21>>.
    Found 32-bit register for signal <MEMORY<22>>.
    Found 32-bit register for signal <MEMORY<23>>.
    Found 32-bit register for signal <MEMORY<24>>.
    Found 32-bit register for signal <MEMORY<25>>.
    Found 32-bit register for signal <MEMORY<26>>.
    Found 32-bit register for signal <MEMORY<27>>.
    Found 32-bit register for signal <MEMORY<28>>.
    Found 32-bit register for signal <MEMORY<29>>.
    Found 32-bit register for signal <MEMORY<30>>.
    Found 32-bit register for signal <MEMORY<31>>.
    Found 32-bit register for signal <MEMORY<32>>.
    Found 32-bit register for signal <MEMORY<33>>.
    Found 32-bit register for signal <MEMORY<34>>.
    Found 32-bit register for signal <MEMORY<35>>.
    Found 32-bit register for signal <MEMORY<36>>.
    Found 32-bit register for signal <MEMORY<37>>.
    Found 32-bit register for signal <MEMORY<38>>.
    Found 32-bit register for signal <MEMORY<39>>.
    Found 32-bit register for signal <MEMORY<40>>.
    Found 32-bit register for signal <MEMORY<41>>.
    Found 32-bit register for signal <MEMORY<42>>.
    Found 32-bit register for signal <MEMORY<43>>.
    Found 32-bit register for signal <MEMORY<44>>.
    Found 32-bit register for signal <MEMORY<45>>.
    Found 32-bit register for signal <MEMORY<46>>.
    Found 32-bit register for signal <MEMORY<47>>.
    Found 32-bit register for signal <MEMORY<48>>.
    Found 32-bit register for signal <MEMORY<49>>.
    Found 32-bit register for signal <MEMORY<50>>.
    Found 32-bit register for signal <MEMORY<51>>.
    Found 32-bit register for signal <MEMORY<52>>.
    Found 32-bit register for signal <MEMORY<53>>.
    Found 32-bit register for signal <MEMORY<54>>.
    Found 32-bit register for signal <MEMORY<55>>.
    Found 32-bit register for signal <MEMORY<56>>.
    Found 32-bit register for signal <MEMORY<57>>.
    Found 32-bit register for signal <MEMORY<58>>.
    Found 32-bit register for signal <MEMORY<59>>.
    Found 32-bit register for signal <MEMORY<60>>.
    Found 32-bit register for signal <MEMORY<61>>.
    Found 32-bit register for signal <MEMORY<62>>.
    Found 32-bit register for signal <MEMORY<63>>.
    Found 32-bit register for signal <MEMORY<0>>.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<31>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<30>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<29>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<28>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<27>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<26>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<25>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<24>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<23>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<22>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<21>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<20>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<19>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<18>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<17>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<16>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<15>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<14>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<13>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<12>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<11>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<10>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<9>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<8>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<7>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<6>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<5>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<4>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<3>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<2>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<1>> created at line 61.
    Found 1-bit 64-to-1 multiplexer for signal <ADDR_int[5]_MEMORY[63][31]_wide_mux_246_OUT<0>> created at line 61.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1126_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <MEM_READ_MEM_READ_DLATCH_1127_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1128_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<31>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1130_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<30>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1132_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<29>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1134_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<28>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1136_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<27>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1138_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<26>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1140_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<25>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1142_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<24>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1144_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<23>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1146_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<22>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1148_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<21>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1150_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<20>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1152_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<19>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1154_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<18>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1156_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<17>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1158_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<16>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1160_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<15>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1162_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<14>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1164_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<13>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1166_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<12>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1168_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<11>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1170_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<10>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1172_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<9>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1174_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<8>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1176_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<7>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1178_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<6>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1180_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<5>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1182_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<4>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1184_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<3>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1186_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<2>> created at line 61
WARNING:Xst:737 - Found 1-bit latch for signal <OUTS[31]_MEM_READ_DLATCH_1188_q>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 1-bit tristate buffer for signal <OUTS<1>> created at line 61
    Found 1-bit tristate buffer for signal <OUTS<0>> created at line 61
    Found 32-bit comparator greater for signal <GND_1296_o_ADDR_int[31]_LessThan_245_o> created at line 61
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred  33 Latch(s).
	inferred   1 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred  32 Tristate(s).
Unit <DATAMEMORY> synthesized.

Synthesizing Unit <Adder32Bit>.
    Related source file is "E:\FCIS Study\Year 3\Semester 2\Archi\Labs\Hands On\MileStone2V3\Adder32Bit.vhd".
    Summary:
	no macro.
Unit <Adder32Bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 225
 2-bit adder                                           : 192
 32-bit adder                                          : 33
# Registers                                            : 98
 32-bit register                                       : 98
# Latches                                              : 34
 1-bit latch                                           : 34
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 210
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 64-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 101
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Tristates                                            : 96
 1-bit tristate buffer                                 : 96
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Reg32_0>.
The following registers are absorbed into counter <temp>: 1 register on signal <temp>.
Unit <Reg32_0> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 96
 2-bit adder carry in                                  : 96
# Counters                                             : 33
 32-bit up counter                                     : 33
# Registers                                            : 2080
 Flip-Flops                                            : 2080
# Comparators                                          : 1
 32-bit comparator greater                             : 1
# Multiplexers                                         : 177
 1-bit 2-to-1 multiplexer                              : 42
 1-bit 4-to-1 multiplexer                              : 32
 1-bit 64-to-1 multiplexer                             : 32
 32-bit 2-to-1 multiplexer                             : 68
 32-bit 32-to-1 multiplexer                            : 2
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 32
 1-bit xor2                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <DATA_30> (without init value) has a constant value of 0 in block <INSTRMEMORY>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <DATA_6> in Unit <INSTRMEMORY> is equivalent to the following 4 FFs/Latches, which will be removed : <DATA_7> <DATA_8> <DATA_9> <DATA_10> 
WARNING:Xst:2042 - Unit MainModule: 64 internal tristates are replaced by logic (pull-up yes): N10, N11, N12, N13, N14, N15, N16, N17, N18, N19, N2, N20, N21, N22, N23, N24, N25, N26, N27, N28, N29, N3, N30, N31, N32, N33, N34, N35, N36, N37, N38, N39, N4, N40, N41, N42, N43, N44, N45, N46, N47, N48, N49, N5, N50, N51, N52, N53, N54, N55, N56, N57, N58, N59, N6, N60, N61, N62, N63, N64, N65, N7, N8, N9.
WARNING:Xst:2042 - Unit Decoder: 32 internal tristates are replaced by logic (pull-up yes): Output<0>, Output<10>, Output<11>, Output<12>, Output<13>, Output<14>, Output<15>, Output<16>, Output<17>, Output<18>, Output<19>, Output<1>, Output<20>, Output<21>, Output<22>, Output<23>, Output<24>, Output<25>, Output<26>, Output<27>, Output<28>, Output<29>, Output<2>, Output<30>, Output<31>, Output<3>, Output<4>, Output<5>, Output<6>, Output<7>, Output<8>, Output<9>.

Optimizing unit <MainModule> ...

Optimizing unit <INSTRMEMORY> ...

Optimizing unit <RegisterFile> ...

Optimizing unit <Decoder> ...

Optimizing unit <Adder32Bit> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MainModule, actual ratio is 7.
FlipFlop IM/DATA_27 has been replicated 1 time(s)
FlipFlop IM/DATA_28 has been replicated 1 time(s)
FlipFlop IM/DATA_29 has been replicated 2 time(s)
FlipFlop IM/DATA_31 has been replicated 2 time(s)
Latch DM/OUTS[31]_MEM_READ_DLATCH_1126_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1128_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1130_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1132_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1134_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1136_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1138_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1140_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1142_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1144_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1146_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1148_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1150_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1152_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1154_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1156_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1158_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1160_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1162_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1164_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1166_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1168_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1170_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1172_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1174_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1176_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1178_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1180_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1182_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1184_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1186_q has been replicated 1 time(s) to handle iob=true attribute.
Latch DM/OUTS[31]_MEM_READ_DLATCH_1188_q has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3137
 Flip-Flops                                            : 3137

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : MainModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5239
#      GND                         : 1
#      INV                         : 34
#      LUT1                        : 1
#      LUT2                        : 33
#      LUT3                        : 50
#      LUT4                        : 117
#      LUT5                        : 656
#      LUT6                        : 2184
#      MUXCY                       : 1027
#      MUXF7                       : 79
#      VCC                         : 1
#      XORCY                       : 1056
# FlipFlops/Latches                : 3203
#      FD_1                        : 33
#      FDCE_1                      : 92
#      FDE_1                       : 1952
#      FDPE_1                      : 4
#      FDRE                        : 1056
#      LD                          : 65
#      LDP                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 161
#      IBUF                        : 1
#      OBUF                        : 128
#      OBUFT                       : 32
# Others                           : 64
#      Mux2x11Bit                  : 64

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3171  out of  126800     2%  
 Number of Slice LUTs:                 3075  out of  63400     4%  
    Number used as Logic:              3075  out of  63400     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4340
   Number with an unused Flip Flop:    1169  out of   4340    26%  
   Number with an unused LUT:          1265  out of   4340    29%  
   Number of fully used LUT-FF pairs:  1906  out of   4340    43%  
   Number of unique control sets:       100

IO Utilization: 
 Number of IOs:                         162
 Number of bonded IOBs:                 162  out of    210    77%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of BUFG/BUFGCTRL/BUFHCEs:         2  out of    128     1%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------------------------------+--------------------------------------------+-------+
Clock Signal                                                        | Clock buffer(FF name)                      | Load  |
--------------------------------------------------------------------+--------------------------------------------+-------+
CLK                                                                 | BUFGP                                      | 3137  |
DM/MEM_READ_MEM_READ_OR_2068_o(DM/MEM_READ_MEM_READ_OR_2068_o1:O)   | BUFG(*)(DM/OUTS[31]_MEM_READ_DLATCH_1188_q)| 65    |
ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv| NONE(IM/ROM_PROCESS.MEMORY<0>_5)           | 1     |
--------------------------------------------------------------------+--------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.432ns (Maximum Frequency: 87.476MHz)
   Minimum input arrival time before clock: 7.347ns
   Maximum output required time after clock: 3.194ns
   Maximum combinational path delay: 4.475ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 11.432ns (frequency: 87.476MHz)
  Total number of paths / destination ports: 2212560 / 6209
-------------------------------------------------------------------------
Delay:               5.716ns (Levels of Logic = 38)
  Source:            IM/DATA_1 (FF)
  Destination:       PC/temp_31 (FF)
  Source Clock:      CLK falling
  Destination Clock: CLK rising

  Data Path: IM/DATA_1 to PC/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             9   0.364   0.548  IM/DATA_1 (IM/DATA_1)
     LUT3:I0->O            6   0.097   0.318  CU/RFormat1_SW0 (N300)
     LUT6:I5->O           36   0.097   0.487  AC/Operation<0><1>1 (Operation<0>)
     LUT5:I3->O            1   0.097   0.693  ALUInstance/ALU3/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11_1 (ALUInstance/ALU3/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11)
     LUT6:I0->O            1   0.097   0.379  ALUInstance/zflag<31>1_SW0 (N371)
     LUT6:I4->O            2   0.097   0.299  ALUInstance/zflag<31>3 (ALUInstance/zflag<31>3)
     LUT6:I5->O            1   0.097   0.000  ALUInstance/zflag<31>7_SW0_F (N472)
     MUXF7:I0->O           1   0.277   0.295  ALUInstance/zflag<31>7_SW0 (N392)
     LUT6:I5->O            1   0.097   0.000  PC/Mcount_temp_lut<2> (PC/Mcount_temp_lut<2>)
     MUXCY:S->O            1   0.353   0.000  PC/Mcount_temp_cy<2> (PC/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<3> (PC/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<4> (PC/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<5> (PC/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<6> (PC/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<7> (PC/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<8> (PC/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<9> (PC/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<10> (PC/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<11> (PC/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<12> (PC/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<13> (PC/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<14> (PC/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<15> (PC/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<16> (PC/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<17> (PC/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<18> (PC/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<19> (PC/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<20> (PC/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<21> (PC/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<22> (PC/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<23> (PC/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<24> (PC/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<25> (PC/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<26> (PC/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<27> (PC/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<28> (PC/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<29> (PC/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  PC/Mcount_temp_cy<30> (PC/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  PC/Mcount_temp_xor<31> (PC/Mcount_temp31)
     FDRE:D                    0.008          PC/temp_31
    ----------------------------------------
    Total                      5.716ns (2.695ns logic, 3.021ns route)
                                       (47.1% logic, 52.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 3205750 / 3233
-------------------------------------------------------------------------
Offset:              7.347ns (Levels of Logic = 40)
  Source:            ALUInstance/ALU7/ANDSelector:output (PAD)
  Destination:       PC/temp_31 (FF)
  Destination Clock: CLK rising

  Data Path: ALUInstance/ALU7/ANDSelector:output to PC/temp_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Mux2x11Bit:output      5   0.000   0.712  ALUInstance/ALU7/ANDSelector (ALUInstance/ALU7/TmpA)
     LUT6:I0->O            2   0.097   0.698  ALUInstance/ALU6/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW1 (N219)
     LUT6:I0->O            4   0.097   0.570  ALUInstance/ALU4/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N352)
     LUT5:I1->O            1   0.097   0.683  ALUInstance/ALU8/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW2 (N460)
     LUT5:I0->O            1   0.097   0.556  ALUInstance/ALU11/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW9 (N465)
     LUT5:I1->O            1   0.097   0.295  ALUInstance/ALU14/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11_SW0 (N463)
     LUT5:I4->O            5   0.097   0.712  ALUInstance/ALU14/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11 (ALUOut_13_OBUF)
     LUT6:I0->O            2   0.097   0.299  ALUInstance/zflag<31>3 (ALUInstance/zflag<31>3)
     LUT6:I5->O            1   0.097   0.000  ALUInstance/zflag<31>7_SW0_F (N472)
     MUXF7:I0->O           1   0.277   0.295  ALUInstance/zflag<31>7_SW0 (N392)
     LUT6:I5->O            1   0.097   0.000  PC/Mcount_temp_lut<2> (PC/Mcount_temp_lut<2>)
     MUXCY:S->O            1   0.353   0.000  PC/Mcount_temp_cy<2> (PC/Mcount_temp_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<3> (PC/Mcount_temp_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<4> (PC/Mcount_temp_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<5> (PC/Mcount_temp_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<6> (PC/Mcount_temp_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<7> (PC/Mcount_temp_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<8> (PC/Mcount_temp_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<9> (PC/Mcount_temp_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<10> (PC/Mcount_temp_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<11> (PC/Mcount_temp_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<12> (PC/Mcount_temp_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<13> (PC/Mcount_temp_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<14> (PC/Mcount_temp_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<15> (PC/Mcount_temp_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<16> (PC/Mcount_temp_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<17> (PC/Mcount_temp_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<18> (PC/Mcount_temp_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<19> (PC/Mcount_temp_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<20> (PC/Mcount_temp_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<21> (PC/Mcount_temp_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<22> (PC/Mcount_temp_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<23> (PC/Mcount_temp_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<24> (PC/Mcount_temp_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<25> (PC/Mcount_temp_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<26> (PC/Mcount_temp_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<27> (PC/Mcount_temp_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<28> (PC/Mcount_temp_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  PC/Mcount_temp_cy<29> (PC/Mcount_temp_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  PC/Mcount_temp_cy<30> (PC/Mcount_temp_cy<30>)
     XORCY:CI->O           1   0.370   0.000  PC/Mcount_temp_xor<31> (PC/Mcount_temp31)
     FDRE:D                    0.008          PC/temp_31
    ----------------------------------------
    Total                      7.347ns (2.525ns logic, 4.822ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'DM/MEM_READ_MEM_READ_OR_2068_o'
  Total number of paths / destination ports: 37330 / 65
-------------------------------------------------------------------------
Offset:              6.439ns (Levels of Logic = 12)
  Source:            ALUInstance/ALU7/ANDSelector:output (PAD)
  Destination:       DM/MEM_READ_MEM_READ_DLATCH_1127_q (LATCH)
  Destination Clock: DM/MEM_READ_MEM_READ_OR_2068_o falling

  Data Path: ALUInstance/ALU7/ANDSelector:output to DM/MEM_READ_MEM_READ_DLATCH_1127_q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Mux2x11Bit:output      5   0.000   0.712  ALUInstance/ALU7/ANDSelector (ALUInstance/ALU7/TmpA)
     LUT6:I0->O            2   0.097   0.698  ALUInstance/ALU6/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N218)
     LUT6:I0->O            4   0.097   0.393  ALUInstance/ALU4/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW1 (N353)
     LUT5:I3->O            2   0.097   0.687  ALUInstance/ALU8/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N389)
     LUT5:I0->O            5   0.097   0.314  ALUInstance/ALU15/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<15>)
     LUT5:I4->O            3   0.097   0.305  ALUInstance/ALU19/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<19>)
     LUT5:I4->O            2   0.097   0.299  ALUInstance/ALU21/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<21>)
     LUT6:I5->O           37   0.097   0.791  ALUInstance/ALU23/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o13 (ALUOut_22_OBUF)
     LUT5:I0->O            0   0.097   0.000  DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_lutdi2 (DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<2> (DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<2>)
     MUXCY:CI->O           1   0.253   0.295  DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<3> (DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<3>)
     LUT5:I4->O            2   0.097   0.383  DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<4> (DM/Mcompar_GND_1296_o_ADDR_int[31]_LessThan_245_o_cy<4>)
     LUT6:I4->O            1   0.097   0.000  DM/MEM_READ_GND_1296_o_AND_197_o1 (DM/MEM_READ_GND_1296_o_AND_197_o)
     LD:D                     -0.028          DM/MEM_READ_MEM_READ_DLATCH_1127_q
    ----------------------------------------
    Total                      6.439ns (1.560ns logic, 4.879ns route)
                                       (24.2% logic, 75.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.252ns (Levels of Logic = 2)
  Source:            START (PAD)
  Destination:       IM/ROM_PROCESS.MEMORY<0>_5 (LATCH)
  Destination Clock: ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv falling

  Data Path: START to IM/ROM_PROCESS.MEMORY<0>_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            78   0.001   0.393  START_IBUF (START_IBUF)
     INV:I->O             97   0.113   0.396  START_INV_1_o1_INV_0 (START_INV_1_o)
     LDP:PRE                   0.349          IM/ROM_PROCESS.MEMORY<0>_5
    ----------------------------------------
    Total                      1.252ns (0.463ns logic, 0.789ns route)
                                       (37.0% logic, 63.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11766 / 320
-------------------------------------------------------------------------
Offset:              3.194ns (Levels of Logic = 6)
  Source:            IM/DATA_31_1 (FF)
  Destination:       ALUOut<22> (PAD)
  Source Clock:      CLK falling

  Data Path: IM/DATA_31_1 to ALUOut<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD_1:C->Q             1   0.364   0.693  IM/DATA_31_1 (IM/DATA_31_1)
     LUT6:I0->O           12   0.097   0.346  AC/Operation<2>1 (Operation<2>)
     LUT5:I4->O            5   0.097   0.314  ALUInstance/ALU15/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<15>)
     LUT5:I4->O            3   0.097   0.305  ALUInstance/ALU19/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<19>)
     LUT5:I4->O            2   0.097   0.299  ALUInstance/ALU21/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<21>)
     LUT5:I4->O           37   0.097   0.387  ALUInstance/ALU22/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11 (ALUOut_21_OBUF)
     OBUF:I->O                 0.000          ALUOut_21_OBUF (ALUOut<21>)
    ----------------------------------------
    Total                      3.194ns (0.849ns logic, 2.345ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'DM/MEM_READ_MEM_READ_OR_2068_o'
  Total number of paths / destination ports: 64 / 32
-------------------------------------------------------------------------
Offset:              1.430ns (Levels of Logic = 2)
  Source:            DM/MEM_READ_MEM_READ_DLATCH_1127_q (LATCH)
  Destination:       DataMemOut<31> (PAD)
  Source Clock:      DM/MEM_READ_MEM_READ_OR_2068_o falling

  Data Path: DM/MEM_READ_MEM_READ_DLATCH_1127_q to DataMemOut<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q             529   0.472   0.459  DM/MEM_READ_MEM_READ_DLATCH_1127_q (DM/MEM_READ_MEM_READ_DLATCH_1127_q)
     INV:I->O             32   0.113   0.386  DM/MEM_READ_MEM_READ_DLATCH_1127_q_inv1_INV_0 (DM/MEM_READ_MEM_READ_DLATCH_1127_q_inv)
     OBUFT:T->O                0.000          DataMemOut_31_OBUFT (DataMemOut<31>)
    ----------------------------------------
    Total                      1.430ns (0.585ns logic, 0.845ns route)
                                       (40.9% logic, 59.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3519 / 32
-------------------------------------------------------------------------
Delay:               4.475ns (Levels of Logic = 8)
  Source:            ALUInstance/ALU7/ANDSelector:output (PAD)
  Destination:       ALUOut<22> (PAD)

  Data Path: ALUInstance/ALU7/ANDSelector:output to ALUOut<22>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    Mux2x11Bit:output      5   0.000   0.712  ALUInstance/ALU7/ANDSelector (ALUInstance/ALU7/TmpA)
     LUT6:I0->O            2   0.097   0.697  ALUInstance/ALU6/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N218)
     LUT6:I0->O            4   0.097   0.393  ALUInstance/ALU4/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW1 (N353)
     LUT5:I3->O            2   0.097   0.688  ALUInstance/ALU8/ArithmericOperation/Madd_Tmp_Madd_cy<0>11_SW0 (N389)
     LUT5:I0->O            5   0.097   0.314  ALUInstance/ALU15/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<15>)
     LUT5:I4->O            3   0.097   0.305  ALUInstance/ALU19/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<19>)
     LUT5:I4->O            2   0.097   0.299  ALUInstance/ALU21/ArithmericOperation/Madd_Tmp_Madd_cy<0>11 (ALUInstance/TmpCarryOut<21>)
     LUT5:I4->O           37   0.097   0.387  ALUInstance/ALU22/OperationSelect/Mmux_Z_40_o_Input0_MUX_2230_o11 (ALUOut_21_OBUF)
     OBUF:I->O                 0.000          ALUOut_21_OBUF (ALUOut<21>)
    ----------------------------------------
    Total                      4.475ns (0.679ns logic, 3.796ns route)
                                       (15.2% logic, 84.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
--------------------------------------------------------------------+---------+---------+---------+---------+
                                                                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------------------------------+---------+---------+---------+---------+
ALUInstance/ALU1/OperationSelect/GND_1263_o_GND_1263_o_OR_2036_o_inv|         |         |    2.500|         |
CLK                                                                 |    7.785|    5.716|    4.148|         |
DM/MEM_READ_MEM_READ_OR_2068_o                                      |         |    3.025|         |         |
--------------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock DM/MEM_READ_MEM_READ_OR_2068_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |         |         |    5.157|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 40.00 secs
Total CPU time to Xst completion: 39.54 secs
 
--> 

Total memory usage is 468840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  116 (   0 filtered)
Number of infos    :   68 (   0 filtered)

