INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 10/Accumulator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Lab08.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab08
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/Multiply_FSM.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply_FSM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Week 10/ShiftRegister.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ShiftRegister
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/univ_sseg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module univ_sseg
INFO: [VRFC 10-2458] undeclared symbol sclk, assumed default net type wire [C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sources_1/new/univ_sseg.sv:94]
INFO: [VRFC 10-311] analyzing module clk_divder
INFO: [VRFC 10-311] analyzing module cnt_convert_14b
INFO: [VRFC 10-311] analyzing module cnt_convert_7b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/bothe/Nextcloud/Cal poly/Fall 2020/CPE 133/Vidado/CPE133Labs/CPE133Labs.srcs/sim_1/new/Lab08Sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Lab08Sim
