v 20140308 2
T 300 6100 5 10 0 0 0 0 1
symversion=1.0
T 300 6300 5 10 0 0 0 0 1
device=IC
T 300 6500 5 10 0 0 0 0 1
footprint=LQFP144_20
T 300 6700 5 10 0 0 0 0 1
author=Wojciech Krutnik
T 300 6900 5 10 0 0 0 0 1
documentation=http://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/ds/ds_cyc.pdf
T 300 7100 5 10 0 0 0 0 1
description=Cyclone FPGA
T 300 7300 5 10 0 0 0 0 1
numslots=0
T 300 7500 5 10 0 0 0 0 1
dist-license=GPL
T 300 7700 5 10 0 0 0 0 1
use-license=unlimited
T 300 5750 8 10 1 1 0 0 1
refdes=U?
T 300 250 8 10 1 1 0 2 1
value=EP1C3T144
P 0 4400 300 4400 1 0 0
{
T 350 4400 9 10 1 1 0 1 1
pinlabel=IO/LVDS4p
T 200 4450 5 8 1 1 0 6 1
pinnumber=1
T 200 4450 5 8 0 1 0 6 1
pinseq=1
T 200 4450 5 10 0 1 0 6 1
pintype=io
}
T 1390 4400 9 10 1 1 0 1 1
(INIT_DONE)
P 0 4200 300 4200 1 0 0
{
T 350 4200 9 10 1 1 0 1 1
pinlabel=IO/LVDS4n
T 200 4250 5 8 1 1 0 6 1
pinnumber=2
T 200 4250 5 8 0 1 0 6 1
pinseq=2
T 200 4250 5 10 0 1 0 6 1
pintype=io
}
T 1390 4200 9 10 1 1 0 1 1
(CRC_ERROR)
P 0 4000 300 4000 1 0 0
{
T 350 4000 9 10 1 1 0 1 1
pinlabel=IO/LVDS3p
T 200 4050 5 8 1 1 0 6 1
pinnumber=3
T 200 4050 5 8 0 1 0 6 1
pinseq=3
T 200 4050 5 10 0 1 0 6 1
pintype=io
}
T 1390 4000 9 10 1 1 0 1 1
(CLKUSR)
P 0 3800 300 3800 1 0 0
{
T 350 3800 9 10 1 1 0 1 1
pinlabel=IO/LVDS3n
T 200 3850 5 8 1 1 0 6 1
pinnumber=4
T 200 3850 5 8 0 1 0 6 1
pinseq=4
T 200 3850 5 10 0 1 0 6 1
pintype=io
}
P 0 3600 300 3600 1 0 0
{
T 350 3600 9 10 1 1 0 1 1
pinlabel=IO/VREF0B1
T 200 3650 5 8 1 1 0 6 1
pinnumber=5
T 200 3650 5 8 0 1 0 6 1
pinseq=5
T 200 3650 5 10 0 1 0 6 1
pintype=io
}
P 0 3400 300 3400 1 0 0
{
T 350 3400 9 10 1 1 0 1 1
pinlabel=IO/LVDS2p
T 200 3450 5 8 1 1 0 6 1
pinnumber=6
T 200 3450 5 8 0 1 0 6 1
pinseq=6
T 200 3450 5 10 0 1 0 6 1
pintype=io
}
P 0 3200 300 3200 1 0 0
{
T 350 3200 9 10 1 1 0 1 1
pinlabel=IO/LVDS2n
T 200 3250 5 8 1 1 0 6 1
pinnumber=7
T 200 3250 5 8 0 1 0 6 1
pinseq=7
T 200 3250 5 10 0 1 0 6 1
pintype=io
}
P 2300 6000 2300 5700 1 0 0
{
T 2300 5650 9 10 1 1 90 7 1
pinlabel=VCCIO1
T 2250 5800 5 8 1 1 90 0 1
pinnumber=8
T 2250 5800 5 8 0 1 0 0 1
pinseq=8
T 2200 5750 5 10 0 1 0 6 1
pintype=pwr
}
P 2200 0 2200 300 1 0 0
{
T 2200 350 9 10 1 1 90 1 1
pinlabel=GND
T 2150 200 5 8 1 1 90 6 1
pinnumber=9
T 2150 200 5 8 0 1 0 6 1
pinseq=9
T 2100 1050 5 10 0 1 0 6 1
pintype=pwr
}
P 0 3000 300 3000 1 0 0
{
T 350 3000 9 10 1 1 0 1 1
pinlabel=IO/DPCLK1
T 200 3050 5 8 1 1 0 6 1
pinnumber=10
T 200 3050 5 8 0 1 0 6 1
pinseq=10
T 200 3050 5 10 0 1 0 6 1
pintype=io
}
P 0 2800 300 2800 1 0 0
{
T 350 2800 9 10 1 1 0 1 1
pinlabel=IO/VREF1B1
T 200 2850 5 8 1 1 0 6 1
pinnumber=11
T 200 2850 5 8 0 1 0 6 1
pinseq=11
T 200 2850 5 10 0 1 0 6 1
pintype=io
}
P 0 2600 300 2600 1 0 0
{
T 350 2600 9 10 1 1 0 1 1
pinlabel=IO
T 200 2650 5 8 1 1 0 6 1
pinnumber=12
T 200 2650 5 8 0 1 0 6 1
pinseq=12
T 200 2650 5 10 0 1 0 6 1
pintype=io
}
T 620 2600 9 10 1 1 0 1 1
(nCSO)
P 0 2200 300 2200 1 0 0
{
T 350 2200 9 10 1 1 0 1 1
pinlabel=DATA0
T 200 2250 5 8 1 1 0 6 1
pinnumber=13
T 200 2250 5 8 0 1 0 6 1
pinseq=13
T 200 2250 5 10 0 1 0 6 1
pintype=in
}
P 0 1800 300 1800 1 0 0
{
T 350 1800 9 10 1 1 0 1 1
pinlabel=nCONFIG
T 200 1850 5 8 1 1 0 6 1
pinnumber=14
T 200 1850 5 8 0 1 0 6 1
pinseq=14
T 200 1850 5 10 0 1 0 6 1
pintype=oc
}
P 2700 6000 2700 5700 1 0 0
{
T 2700 5650 9 10 1 1 90 7 1
pinlabel=VCCA_PLL1
T 2650 5800 5 8 1 1 90 0 1
pinnumber=15
T 2650 5800 5 8 0 1 0 0 1
pinseq=15
T 2600 5750 5 10 0 1 0 6 1
pintype=pwr
}
P 4800 4400 4500 4400 1 0 0
{
T 4450 4400 9 10 1 1 0 7 1
pinlabel=CLK0/LVDSCLK1p
T 4600 4450 5 8 1 1 0 0 1
pinnumber=16
T 4600 4450 5 8 0 1 0 0 1
pinseq=16
T 4400 4450 5 10 0 1 0 6 1
pintype=io
}
P 4800 4200 4500 4200 1 0 0
{
T 4450 4200 9 10 1 1 0 7 1
pinlabel=CLK1/LVDSCLK1n
T 4600 4250 5 8 1 1 0 0 1
pinnumber=17
T 4600 4250 5 8 0 1 0 0 1
pinseq=17
T 4400 4250 5 10 0 1 0 6 1
pintype=io
}
P 2600 0 2600 300 1 0 0
{
T 2600 350 9 10 1 1 90 1 1
pinlabel=GNDA_PLL1
T 2550 200 5 8 1 1 90 6 1
pinnumber=18
T 2550 200 5 8 0 1 0 6 1
pinseq=18
T 2500 1050 5 10 0 1 0 6 1
pintype=pwr
}
P 2800 0 2800 300 1 0 0
{
T 2800 350 9 10 1 1 90 1 1
pinlabel=GNDG_PLL1
T 2750 200 5 8 1 1 90 6 1
pinnumber=19
T 2750 200 5 8 0 1 0 6 1
pinseq=19
T 2700 1050 5 10 0 1 0 6 1
pintype=pwr
}
P 0 1600 300 1600 1 0 0
{
T 350 1600 9 10 1 1 0 1 1
pinlabel=nCEO
T 200 1650 5 8 1 1 0 6 1
pinnumber=20
T 200 1650 5 8 0 1 0 6 1
pinseq=20
T 200 1650 5 10 0 1 0 6 1
pintype=oc
}
P 0 1400 300 1400 1 0 0
{
T 350 1400 9 10 1 1 0 1 1
pinlabel=nCE
T 200 1450 5 8 1 1 0 6 1
pinnumber=21
T 200 1450 5 8 0 1 0 6 1
pinseq=21
T 200 1450 5 10 0 1 0 6 1
pintype=oc
}
P 4800 1600 4500 1600 1 0 0
{
T 4450 1600 9 10 1 1 0 7 1
pinlabel=MSEL0
T 4600 1650 5 8 1 1 0 0 1
pinnumber=22
T 4600 1650 5 8 0 1 0 0 1
pinseq=22
T 4400 1650 5 10 0 1 0 6 1
pintype=in
}
P 4800 1400 4500 1400 1 0 0
{
T 4450 1400 9 10 1 1 0 7 1
pinlabel=MSEL1
T 4600 1450 5 8 1 1 0 0 1
pinnumber=23
T 4600 1450 5 8 0 1 0 0 1
pinseq=23
T 4400 1450 5 10 0 1 0 6 1
pintype=in
}
P 0 2000 300 2000 1 0 0
{
T 350 2000 9 10 1 1 0 1 1
pinlabel=DCLK
T 200 2050 5 8 1 1 0 6 1
pinnumber=24
T 200 2050 5 8 0 1 0 6 1
pinseq=24
T 200 2050 5 10 0 1 0 6 1
pintype=in
}
P 4800 4000 4500 4000 1 0 0
{
T 4450 4000 9 10 1 1 0 7 1
pinlabel=IO
T 4600 4050 5 8 1 1 0 0 1
pinnumber=25
T 4600 4050 5 8 0 1 0 0 1
pinseq=25
T 4400 4050 5 10 0 1 0 6 1
pintype=io
}
T 4180 4000 9 10 1 1 0 7 1
(ASDO)
P 4800 3800 4500 3800 1 0 0
{
T 4450 3800 9 10 1 1 0 7 1
pinlabel=IO/PLL1_OUTp
T 4600 3850 5 8 1 1 0 0 1
pinnumber=26
T 4600 3850 5 8 0 1 0 0 1
pinseq=26
T 4400 3850 5 10 0 1 0 6 1
pintype=io
}
P 4800 3600 4500 3600 1 0 0
{
T 4450 3600 9 10 1 1 0 7 1
pinlabel=IO/PLL1_OUTn
T 4600 3650 5 8 1 1 0 0 1
pinnumber=27
T 4600 3650 5 8 0 1 0 0 1
pinseq=27
T 4400 3650 5 10 0 1 0 6 1
pintype=io
}
P 4800 3400 4500 3400 1 0 0
{
T 4450 3400 9 10 1 1 0 7 1
pinlabel=IO/DPCLK0
T 4600 3450 5 8 1 1 0 0 1
pinnumber=28
T 4600 3450 5 8 0 1 0 0 1
pinseq=28
T 4400 3450 5 10 0 1 0 6 1
pintype=io
}
P 2500 6000 2500 5700 1 0 0
{
T 2500 5650 9 10 1 1 90 7 1
pinlabel=VCCIO1
T 2450 5800 5 8 1 1 90 0 1
pinnumber=29
T 2450 5800 5 8 0 1 0 0 1
pinseq=29
T 2400 5750 5 10 0 1 0 6 1
pintype=pwr
}
P 2400 0 2400 300 1 0 0
{
T 2400 350 9 10 1 1 90 1 1
pinlabel=GND
T 2350 200 5 8 1 1 90 6 1
pinnumber=30
T 2350 200 5 8 0 1 0 6 1
pinseq=30
T 2300 1050 5 10 0 1 0 6 1
pintype=pwr
}
P 4800 3200 4500 3200 1 0 0
{
T 4450 3200 9 10 1 1 0 7 1
pinlabel=IO/VREF2B1
T 4600 3250 5 8 1 1 0 0 1
pinnumber=31
T 4600 3250 5 8 0 1 0 0 1
pinseq=31
T 4400 3250 5 10 0 1 0 6 1
pintype=io
}
P 4800 3000 4500 3000 1 0 0
{
T 4450 3000 9 10 1 1 0 7 1
pinlabel=IO
T 4600 3050 5 8 1 1 0 0 1
pinnumber=32
T 4600 3050 5 8 0 1 0 0 1
pinseq=32
T 4400 3050 5 10 0 1 0 6 1
pintype=io
}
P 4800 2800 4500 2800 1 0 0
{
T 4450 2800 9 10 1 1 0 7 1
pinlabel=IO/LVDS1p
T 4600 2850 5 8 1 1 0 0 1
pinnumber=33
T 4600 2850 5 8 0 1 0 0 1
pinseq=33
T 4400 2850 5 10 0 1 0 6 1
pintype=io
}
P 4800 2600 4500 2600 1 0 0
{
T 4450 2600 9 10 1 1 0 7 1
pinlabel=IO/LVDS1n
T 4600 2650 5 8 1 1 0 0 1
pinnumber=34
T 4600 2650 5 8 0 1 0 0 1
pinseq=34
T 4400 2650 5 10 0 1 0 6 1
pintype=io
}
P 4800 2400 4500 2400 1 0 0
{
T 4450 2400 9 10 1 1 0 7 1
pinlabel=IO/LVDS0p
T 4600 2450 5 8 1 1 0 0 1
pinnumber=35
T 4600 2450 5 8 0 1 0 0 1
pinseq=35
T 4400 2450 5 10 0 1 0 6 1
pintype=io
}
P 4800 2200 4500 2200 1 0 0
{
T 4450 2200 9 10 1 1 0 7 1
pinlabel=IO/LVDS0n
T 4600 2250 5 8 1 1 0 0 1
pinnumber=36
T 4600 2250 5 8 0 1 0 0 1
pinseq=36
T 4400 2250 5 10 0 1 0 6 1
pintype=io
}
B 300 300 4200 5400 3 30 0 0 -1 -1 0 -1 -1 -1 -1 -1
