
PX12.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002290  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08002350  08002350  00012350  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002388  08002388  00012388  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800238c  0800238c  0001238c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08002390  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e4  2000000c  0800239c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000f0  0800239c  000200f0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00006ccd  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001717  00000000  00000000  00026d01  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000760  00000000  00000000  00028418  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000006a8  00000000  00000000  00028b78  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00017df4  00000000  00000000  00029220  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00007d34  00000000  00000000  00041014  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000879eb  00000000  00000000  00048d48  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007b  00000000  00000000  000d0733  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00001854  00000000  00000000  000d07b0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08002338 	.word	0x08002338

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08002338 	.word	0x08002338

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000220:	b580      	push	{r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	0018      	movs	r0, r3
 800022a:	230c      	movs	r3, #12
 800022c:	001a      	movs	r2, r3
 800022e:	2100      	movs	r1, #0
 8000230:	f002 f87a 	bl	8002328 <memset>

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 8000234:	4b26      	ldr	r3, [pc, #152]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000236:	4a27      	ldr	r2, [pc, #156]	; (80002d4 <MX_ADC_Init+0xb4>)
 8000238:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800023a:	4b25      	ldr	r3, [pc, #148]	; (80002d0 <MX_ADC_Init+0xb0>)
 800023c:	2200      	movs	r2, #0
 800023e:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000240:	4b23      	ldr	r3, [pc, #140]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000242:	2200      	movs	r2, #0
 8000244:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000246:	4b22      	ldr	r3, [pc, #136]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000248:	2200      	movs	r2, #0
 800024a:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 800024c:	4b20      	ldr	r3, [pc, #128]	; (80002d0 <MX_ADC_Init+0xb0>)
 800024e:	2201      	movs	r2, #1
 8000250:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000252:	4b1f      	ldr	r3, [pc, #124]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000254:	2204      	movs	r2, #4
 8000256:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000258:	4b1d      	ldr	r3, [pc, #116]	; (80002d0 <MX_ADC_Init+0xb0>)
 800025a:	2200      	movs	r2, #0
 800025c:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 800025e:	4b1c      	ldr	r3, [pc, #112]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000260:	2200      	movs	r2, #0
 8000262:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000264:	4b1a      	ldr	r3, [pc, #104]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000266:	2200      	movs	r2, #0
 8000268:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 800026a:	4b19      	ldr	r3, [pc, #100]	; (80002d0 <MX_ADC_Init+0xb0>)
 800026c:	2200      	movs	r2, #0
 800026e:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000270:	4b17      	ldr	r3, [pc, #92]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000272:	22c2      	movs	r2, #194	; 0xc2
 8000274:	32ff      	adds	r2, #255	; 0xff
 8000276:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000278:	4b15      	ldr	r3, [pc, #84]	; (80002d0 <MX_ADC_Init+0xb0>)
 800027a:	2200      	movs	r2, #0
 800027c:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 800027e:	4b14      	ldr	r3, [pc, #80]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000280:	2224      	movs	r2, #36	; 0x24
 8000282:	2100      	movs	r1, #0
 8000284:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000286:	4b12      	ldr	r3, [pc, #72]	; (80002d0 <MX_ADC_Init+0xb0>)
 8000288:	2201      	movs	r2, #1
 800028a:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 800028c:	4b10      	ldr	r3, [pc, #64]	; (80002d0 <MX_ADC_Init+0xb0>)
 800028e:	0018      	movs	r0, r3
 8000290:	f000 fa9c 	bl	80007cc <HAL_ADC_Init>
 8000294:	1e03      	subs	r3, r0, #0
 8000296:	d001      	beq.n	800029c <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000298:	f000 f92d 	bl	80004f6 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800029c:	1d3b      	adds	r3, r7, #4
 800029e:	2202      	movs	r2, #2
 80002a0:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 80002a2:	1d3b      	adds	r3, r7, #4
 80002a4:	2280      	movs	r2, #128	; 0x80
 80002a6:	0152      	lsls	r2, r2, #5
 80002a8:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80002aa:	1d3b      	adds	r3, r7, #4
 80002ac:	2280      	movs	r2, #128	; 0x80
 80002ae:	0552      	lsls	r2, r2, #21
 80002b0:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80002b2:	1d3a      	adds	r2, r7, #4
 80002b4:	4b06      	ldr	r3, [pc, #24]	; (80002d0 <MX_ADC_Init+0xb0>)
 80002b6:	0011      	movs	r1, r2
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 fbc7 	bl	8000a4c <HAL_ADC_ConfigChannel>
 80002be:	1e03      	subs	r3, r0, #0
 80002c0:	d001      	beq.n	80002c6 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 80002c2:	f000 f918 	bl	80004f6 <Error_Handler>
  }

}
 80002c6:	46c0      	nop			; (mov r8, r8)
 80002c8:	46bd      	mov	sp, r7
 80002ca:	b004      	add	sp, #16
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	46c0      	nop			; (mov r8, r8)
 80002d0:	20000028 	.word	0x20000028
 80002d4:	40012400 	.word	0x40012400

080002d8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b08a      	sub	sp, #40	; 0x28
 80002dc:	af00      	add	r7, sp, #0
 80002de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e0:	2314      	movs	r3, #20
 80002e2:	18fb      	adds	r3, r7, r3
 80002e4:	0018      	movs	r0, r3
 80002e6:	2314      	movs	r3, #20
 80002e8:	001a      	movs	r2, r3
 80002ea:	2100      	movs	r1, #0
 80002ec:	f002 f81c 	bl	8002328 <memset>
  if(adcHandle->Instance==ADC1)
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a19      	ldr	r2, [pc, #100]	; (800035c <HAL_ADC_MspInit+0x84>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d12c      	bne.n	8000354 <HAL_ADC_MspInit+0x7c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80002fa:	4b19      	ldr	r3, [pc, #100]	; (8000360 <HAL_ADC_MspInit+0x88>)
 80002fc:	699a      	ldr	r2, [r3, #24]
 80002fe:	4b18      	ldr	r3, [pc, #96]	; (8000360 <HAL_ADC_MspInit+0x88>)
 8000300:	2180      	movs	r1, #128	; 0x80
 8000302:	0089      	lsls	r1, r1, #2
 8000304:	430a      	orrs	r2, r1
 8000306:	619a      	str	r2, [r3, #24]
 8000308:	4b15      	ldr	r3, [pc, #84]	; (8000360 <HAL_ADC_MspInit+0x88>)
 800030a:	699a      	ldr	r2, [r3, #24]
 800030c:	2380      	movs	r3, #128	; 0x80
 800030e:	009b      	lsls	r3, r3, #2
 8000310:	4013      	ands	r3, r2
 8000312:	613b      	str	r3, [r7, #16]
 8000314:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000316:	4b12      	ldr	r3, [pc, #72]	; (8000360 <HAL_ADC_MspInit+0x88>)
 8000318:	695a      	ldr	r2, [r3, #20]
 800031a:	4b11      	ldr	r3, [pc, #68]	; (8000360 <HAL_ADC_MspInit+0x88>)
 800031c:	2180      	movs	r1, #128	; 0x80
 800031e:	0289      	lsls	r1, r1, #10
 8000320:	430a      	orrs	r2, r1
 8000322:	615a      	str	r2, [r3, #20]
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <HAL_ADC_MspInit+0x88>)
 8000326:	695a      	ldr	r2, [r3, #20]
 8000328:	2380      	movs	r3, #128	; 0x80
 800032a:	029b      	lsls	r3, r3, #10
 800032c:	4013      	ands	r3, r2
 800032e:	60fb      	str	r3, [r7, #12]
 8000330:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA2     ------> ADC_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000332:	2114      	movs	r1, #20
 8000334:	187b      	adds	r3, r7, r1
 8000336:	2204      	movs	r2, #4
 8000338:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800033a:	187b      	adds	r3, r7, r1
 800033c:	2203      	movs	r2, #3
 800033e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	187b      	adds	r3, r7, r1
 8000342:	2200      	movs	r2, #0
 8000344:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000346:	187a      	adds	r2, r7, r1
 8000348:	2390      	movs	r3, #144	; 0x90
 800034a:	05db      	lsls	r3, r3, #23
 800034c:	0011      	movs	r1, r2
 800034e:	0018      	movs	r0, r3
 8000350:	f000 fd3e 	bl	8000dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8000354:	46c0      	nop			; (mov r8, r8)
 8000356:	46bd      	mov	sp, r7
 8000358:	b00a      	add	sp, #40	; 0x28
 800035a:	bd80      	pop	{r7, pc}
 800035c:	40012400 	.word	0x40012400
 8000360:	40021000 	.word	0x40021000

08000364 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000364:	b590      	push	{r4, r7, lr}
 8000366:	b089      	sub	sp, #36	; 0x24
 8000368:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800036a:	240c      	movs	r4, #12
 800036c:	193b      	adds	r3, r7, r4
 800036e:	0018      	movs	r0, r3
 8000370:	2314      	movs	r3, #20
 8000372:	001a      	movs	r2, r3
 8000374:	2100      	movs	r1, #0
 8000376:	f001 ffd7 	bl	8002328 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800037a:	4b29      	ldr	r3, [pc, #164]	; (8000420 <MX_GPIO_Init+0xbc>)
 800037c:	695a      	ldr	r2, [r3, #20]
 800037e:	4b28      	ldr	r3, [pc, #160]	; (8000420 <MX_GPIO_Init+0xbc>)
 8000380:	2180      	movs	r1, #128	; 0x80
 8000382:	0289      	lsls	r1, r1, #10
 8000384:	430a      	orrs	r2, r1
 8000386:	615a      	str	r2, [r3, #20]
 8000388:	4b25      	ldr	r3, [pc, #148]	; (8000420 <MX_GPIO_Init+0xbc>)
 800038a:	695a      	ldr	r2, [r3, #20]
 800038c:	2380      	movs	r3, #128	; 0x80
 800038e:	029b      	lsls	r3, r3, #10
 8000390:	4013      	ands	r3, r2
 8000392:	60bb      	str	r3, [r7, #8]
 8000394:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000396:	4b22      	ldr	r3, [pc, #136]	; (8000420 <MX_GPIO_Init+0xbc>)
 8000398:	695a      	ldr	r2, [r3, #20]
 800039a:	4b21      	ldr	r3, [pc, #132]	; (8000420 <MX_GPIO_Init+0xbc>)
 800039c:	2180      	movs	r1, #128	; 0x80
 800039e:	02c9      	lsls	r1, r1, #11
 80003a0:	430a      	orrs	r2, r1
 80003a2:	615a      	str	r2, [r3, #20]
 80003a4:	4b1e      	ldr	r3, [pc, #120]	; (8000420 <MX_GPIO_Init+0xbc>)
 80003a6:	695a      	ldr	r2, [r3, #20]
 80003a8:	2380      	movs	r3, #128	; 0x80
 80003aa:	02db      	lsls	r3, r3, #11
 80003ac:	4013      	ands	r3, r2
 80003ae:	607b      	str	r3, [r7, #4]
 80003b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 80003b2:	2390      	movs	r3, #144	; 0x90
 80003b4:	05db      	lsls	r3, r3, #23
 80003b6:	2200      	movs	r2, #0
 80003b8:	2103      	movs	r1, #3
 80003ba:	0018      	movs	r0, r3
 80003bc:	f000 fe70 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 80003c0:	4b18      	ldr	r3, [pc, #96]	; (8000424 <MX_GPIO_Init+0xc0>)
 80003c2:	2200      	movs	r2, #0
 80003c4:	2102      	movs	r1, #2
 80003c6:	0018      	movs	r0, r3
 80003c8:	f000 fe6a 	bl	80010a0 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA0 PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80003cc:	193b      	adds	r3, r7, r4
 80003ce:	2203      	movs	r2, #3
 80003d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003d2:	193b      	adds	r3, r7, r4
 80003d4:	2201      	movs	r2, #1
 80003d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003d8:	193b      	adds	r3, r7, r4
 80003da:	2200      	movs	r2, #0
 80003dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80003de:	193b      	adds	r3, r7, r4
 80003e0:	2200      	movs	r2, #0
 80003e2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80003e4:	193a      	adds	r2, r7, r4
 80003e6:	2390      	movs	r3, #144	; 0x90
 80003e8:	05db      	lsls	r3, r3, #23
 80003ea:	0011      	movs	r1, r2
 80003ec:	0018      	movs	r0, r3
 80003ee:	f000 fcef 	bl	8000dd0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 80003f2:	0021      	movs	r1, r4
 80003f4:	187b      	adds	r3, r7, r1
 80003f6:	2202      	movs	r2, #2
 80003f8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80003fa:	187b      	adds	r3, r7, r1
 80003fc:	2201      	movs	r2, #1
 80003fe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000400:	187b      	adds	r3, r7, r1
 8000402:	2200      	movs	r2, #0
 8000404:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000406:	187b      	adds	r3, r7, r1
 8000408:	2200      	movs	r2, #0
 800040a:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800040c:	187b      	adds	r3, r7, r1
 800040e:	4a05      	ldr	r2, [pc, #20]	; (8000424 <MX_GPIO_Init+0xc0>)
 8000410:	0019      	movs	r1, r3
 8000412:	0010      	movs	r0, r2
 8000414:	f000 fcdc 	bl	8000dd0 <HAL_GPIO_Init>

}
 8000418:	46c0      	nop			; (mov r8, r8)
 800041a:	46bd      	mov	sp, r7
 800041c:	b009      	add	sp, #36	; 0x24
 800041e:	bd90      	pop	{r4, r7, pc}
 8000420:	40021000 	.word	0x40021000
 8000424:	48000400 	.word	0x48000400

08000428 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800042c:	f000 f96a 	bl	8000704 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000430:	f000 f807 	bl	8000442 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000434:	f7ff ff96 	bl	8000364 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000438:	f000 f8a4 	bl	8000584 <MX_USART1_UART_Init>
  MX_ADC_Init();
 800043c:	f7ff fef0 	bl	8000220 <MX_ADC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000440:	e7fe      	b.n	8000440 <main+0x18>

08000442 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000442:	b590      	push	{r4, r7, lr}
 8000444:	b099      	sub	sp, #100	; 0x64
 8000446:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000448:	242c      	movs	r4, #44	; 0x2c
 800044a:	193b      	adds	r3, r7, r4
 800044c:	0018      	movs	r0, r3
 800044e:	2334      	movs	r3, #52	; 0x34
 8000450:	001a      	movs	r2, r3
 8000452:	2100      	movs	r1, #0
 8000454:	f001 ff68 	bl	8002328 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000458:	231c      	movs	r3, #28
 800045a:	18fb      	adds	r3, r7, r3
 800045c:	0018      	movs	r0, r3
 800045e:	2310      	movs	r3, #16
 8000460:	001a      	movs	r2, r3
 8000462:	2100      	movs	r1, #0
 8000464:	f001 ff60 	bl	8002328 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000468:	1d3b      	adds	r3, r7, #4
 800046a:	0018      	movs	r0, r3
 800046c:	2318      	movs	r3, #24
 800046e:	001a      	movs	r2, r3
 8000470:	2100      	movs	r1, #0
 8000472:	f001 ff59 	bl	8002328 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI14|RCC_OSCILLATORTYPE_HSI48;
 8000476:	0021      	movs	r1, r4
 8000478:	187b      	adds	r3, r7, r1
 800047a:	2230      	movs	r2, #48	; 0x30
 800047c:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800047e:	187b      	adds	r3, r7, r1
 8000480:	2201      	movs	r2, #1
 8000482:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000484:	187b      	adds	r3, r7, r1
 8000486:	2201      	movs	r2, #1
 8000488:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800048a:	187b      	adds	r3, r7, r1
 800048c:	2210      	movs	r2, #16
 800048e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000490:	187b      	adds	r3, r7, r1
 8000492:	2200      	movs	r2, #0
 8000494:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000496:	187b      	adds	r3, r7, r1
 8000498:	0018      	movs	r0, r3
 800049a:	f000 fe1f 	bl	80010dc <HAL_RCC_OscConfig>
 800049e:	1e03      	subs	r3, r0, #0
 80004a0:	d001      	beq.n	80004a6 <SystemClock_Config+0x64>
  {
    Error_Handler();
 80004a2:	f000 f828 	bl	80004f6 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80004a6:	211c      	movs	r1, #28
 80004a8:	187b      	adds	r3, r7, r1
 80004aa:	2207      	movs	r2, #7
 80004ac:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 80004ae:	187b      	adds	r3, r7, r1
 80004b0:	2203      	movs	r2, #3
 80004b2:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004b4:	187b      	adds	r3, r7, r1
 80004b6:	2200      	movs	r2, #0
 80004b8:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80004ba:	187b      	adds	r3, r7, r1
 80004bc:	2200      	movs	r2, #0
 80004be:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80004c0:	187b      	adds	r3, r7, r1
 80004c2:	2101      	movs	r1, #1
 80004c4:	0018      	movs	r0, r3
 80004c6:	f001 f98f 	bl	80017e8 <HAL_RCC_ClockConfig>
 80004ca:	1e03      	subs	r3, r0, #0
 80004cc:	d001      	beq.n	80004d2 <SystemClock_Config+0x90>
  {
    Error_Handler();
 80004ce:	f000 f812 	bl	80004f6 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2201      	movs	r2, #1
 80004d6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	0018      	movs	r0, r3
 80004e2:	f001 faf9 	bl	8001ad8 <HAL_RCCEx_PeriphCLKConfig>
 80004e6:	1e03      	subs	r3, r0, #0
 80004e8:	d001      	beq.n	80004ee <SystemClock_Config+0xac>
  {
    Error_Handler();
 80004ea:	f000 f804 	bl	80004f6 <Error_Handler>
  }
}
 80004ee:	46c0      	nop			; (mov r8, r8)
 80004f0:	46bd      	mov	sp, r7
 80004f2:	b019      	add	sp, #100	; 0x64
 80004f4:	bd90      	pop	{r4, r7, pc}

080004f6 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004f6:	b580      	push	{r7, lr}
 80004f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80004fa:	46c0      	nop			; (mov r8, r8)
 80004fc:	46bd      	mov	sp, r7
 80004fe:	bd80      	pop	{r7, pc}

08000500 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b082      	sub	sp, #8
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000506:	4b0f      	ldr	r3, [pc, #60]	; (8000544 <HAL_MspInit+0x44>)
 8000508:	699a      	ldr	r2, [r3, #24]
 800050a:	4b0e      	ldr	r3, [pc, #56]	; (8000544 <HAL_MspInit+0x44>)
 800050c:	2101      	movs	r1, #1
 800050e:	430a      	orrs	r2, r1
 8000510:	619a      	str	r2, [r3, #24]
 8000512:	4b0c      	ldr	r3, [pc, #48]	; (8000544 <HAL_MspInit+0x44>)
 8000514:	699b      	ldr	r3, [r3, #24]
 8000516:	2201      	movs	r2, #1
 8000518:	4013      	ands	r3, r2
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800051e:	4b09      	ldr	r3, [pc, #36]	; (8000544 <HAL_MspInit+0x44>)
 8000520:	69da      	ldr	r2, [r3, #28]
 8000522:	4b08      	ldr	r3, [pc, #32]	; (8000544 <HAL_MspInit+0x44>)
 8000524:	2180      	movs	r1, #128	; 0x80
 8000526:	0549      	lsls	r1, r1, #21
 8000528:	430a      	orrs	r2, r1
 800052a:	61da      	str	r2, [r3, #28]
 800052c:	4b05      	ldr	r3, [pc, #20]	; (8000544 <HAL_MspInit+0x44>)
 800052e:	69da      	ldr	r2, [r3, #28]
 8000530:	2380      	movs	r3, #128	; 0x80
 8000532:	055b      	lsls	r3, r3, #21
 8000534:	4013      	ands	r3, r2
 8000536:	603b      	str	r3, [r7, #0]
 8000538:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800053a:	46c0      	nop			; (mov r8, r8)
 800053c:	46bd      	mov	sp, r7
 800053e:	b002      	add	sp, #8
 8000540:	bd80      	pop	{r7, pc}
 8000542:	46c0      	nop			; (mov r8, r8)
 8000544:	40021000 	.word	0x40021000

08000548 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000548:	b580      	push	{r7, lr}
 800054a:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800054c:	46c0      	nop			; (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	bd80      	pop	{r7, pc}

08000552 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000552:	b580      	push	{r7, lr}
 8000554:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000556:	e7fe      	b.n	8000556 <HardFault_Handler+0x4>

08000558 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800055c:	46c0      	nop			; (mov r8, r8)
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}

08000562 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000562:	b580      	push	{r7, lr}
 8000564:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000566:	46c0      	nop			; (mov r8, r8)
 8000568:	46bd      	mov	sp, r7
 800056a:	bd80      	pop	{r7, pc}

0800056c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000570:	f000 f910 	bl	8000794 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000574:	46c0      	nop			; (mov r8, r8)
 8000576:	46bd      	mov	sp, r7
 8000578:	bd80      	pop	{r7, pc}

0800057a <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800057a:	b580      	push	{r7, lr}
 800057c:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 800057e:	46c0      	nop			; (mov r8, r8)
 8000580:	46bd      	mov	sp, r7
 8000582:	bd80      	pop	{r7, pc}

08000584 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8000588:	4b14      	ldr	r3, [pc, #80]	; (80005dc <MX_USART1_UART_Init+0x58>)
 800058a:	4a15      	ldr	r2, [pc, #84]	; (80005e0 <MX_USART1_UART_Init+0x5c>)
 800058c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 38400;
 800058e:	4b13      	ldr	r3, [pc, #76]	; (80005dc <MX_USART1_UART_Init+0x58>)
 8000590:	2296      	movs	r2, #150	; 0x96
 8000592:	0212      	lsls	r2, r2, #8
 8000594:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000596:	4b11      	ldr	r3, [pc, #68]	; (80005dc <MX_USART1_UART_Init+0x58>)
 8000598:	2200      	movs	r2, #0
 800059a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800059c:	4b0f      	ldr	r3, [pc, #60]	; (80005dc <MX_USART1_UART_Init+0x58>)
 800059e:	2200      	movs	r2, #0
 80005a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80005a2:	4b0e      	ldr	r3, [pc, #56]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005a4:	2200      	movs	r2, #0
 80005a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80005a8:	4b0c      	ldr	r3, [pc, #48]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005aa:	220c      	movs	r2, #12
 80005ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80005ae:	4b0b      	ldr	r3, [pc, #44]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80005b4:	4b09      	ldr	r3, [pc, #36]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80005ba:	4b08      	ldr	r3, [pc, #32]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005bc:	2200      	movs	r2, #0
 80005be:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80005c0:	4b06      	ldr	r3, [pc, #24]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_HalfDuplex_Init(&huart1) != HAL_OK)
 80005c6:	4b05      	ldr	r3, [pc, #20]	; (80005dc <MX_USART1_UART_Init+0x58>)
 80005c8:	0018      	movs	r0, r3
 80005ca:	f001 fb73 	bl	8001cb4 <HAL_HalfDuplex_Init>
 80005ce:	1e03      	subs	r3, r0, #0
 80005d0:	d001      	beq.n	80005d6 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80005d2:	f7ff ff90 	bl	80004f6 <Error_Handler>
  }

}
 80005d6:	46c0      	nop			; (mov r8, r8)
 80005d8:	46bd      	mov	sp, r7
 80005da:	bd80      	pop	{r7, pc}
 80005dc:	20000068 	.word	0x20000068
 80005e0:	40013800 	.word	0x40013800

080005e4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	b08a      	sub	sp, #40	; 0x28
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ec:	2314      	movs	r3, #20
 80005ee:	18fb      	adds	r3, r7, r3
 80005f0:	0018      	movs	r0, r3
 80005f2:	2314      	movs	r3, #20
 80005f4:	001a      	movs	r2, r3
 80005f6:	2100      	movs	r1, #0
 80005f8:	f001 fe96 	bl	8002328 <memset>
  if(uartHandle->Instance==USART1)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	681b      	ldr	r3, [r3, #0]
 8000600:	4a1d      	ldr	r2, [pc, #116]	; (8000678 <HAL_UART_MspInit+0x94>)
 8000602:	4293      	cmp	r3, r2
 8000604:	d133      	bne.n	800066e <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000606:	4b1d      	ldr	r3, [pc, #116]	; (800067c <HAL_UART_MspInit+0x98>)
 8000608:	699a      	ldr	r2, [r3, #24]
 800060a:	4b1c      	ldr	r3, [pc, #112]	; (800067c <HAL_UART_MspInit+0x98>)
 800060c:	2180      	movs	r1, #128	; 0x80
 800060e:	01c9      	lsls	r1, r1, #7
 8000610:	430a      	orrs	r2, r1
 8000612:	619a      	str	r2, [r3, #24]
 8000614:	4b19      	ldr	r3, [pc, #100]	; (800067c <HAL_UART_MspInit+0x98>)
 8000616:	699a      	ldr	r2, [r3, #24]
 8000618:	2380      	movs	r3, #128	; 0x80
 800061a:	01db      	lsls	r3, r3, #7
 800061c:	4013      	ands	r3, r2
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b16      	ldr	r3, [pc, #88]	; (800067c <HAL_UART_MspInit+0x98>)
 8000624:	695a      	ldr	r2, [r3, #20]
 8000626:	4b15      	ldr	r3, [pc, #84]	; (800067c <HAL_UART_MspInit+0x98>)
 8000628:	2180      	movs	r1, #128	; 0x80
 800062a:	0289      	lsls	r1, r1, #10
 800062c:	430a      	orrs	r2, r1
 800062e:	615a      	str	r2, [r3, #20]
 8000630:	4b12      	ldr	r3, [pc, #72]	; (800067c <HAL_UART_MspInit+0x98>)
 8000632:	695a      	ldr	r2, [r3, #20]
 8000634:	2380      	movs	r3, #128	; 0x80
 8000636:	029b      	lsls	r3, r3, #10
 8000638:	4013      	ands	r3, r2
 800063a:	60fb      	str	r3, [r7, #12]
 800063c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800063e:	2114      	movs	r1, #20
 8000640:	187b      	adds	r3, r7, r1
 8000642:	2280      	movs	r2, #128	; 0x80
 8000644:	0092      	lsls	r2, r2, #2
 8000646:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000648:	187b      	adds	r3, r7, r1
 800064a:	2212      	movs	r2, #18
 800064c:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800064e:	187b      	adds	r3, r7, r1
 8000650:	2201      	movs	r2, #1
 8000652:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000654:	187b      	adds	r3, r7, r1
 8000656:	2203      	movs	r2, #3
 8000658:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 800065a:	187b      	adds	r3, r7, r1
 800065c:	2201      	movs	r2, #1
 800065e:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000660:	187a      	adds	r2, r7, r1
 8000662:	2390      	movs	r3, #144	; 0x90
 8000664:	05db      	lsls	r3, r3, #23
 8000666:	0011      	movs	r1, r2
 8000668:	0018      	movs	r0, r3
 800066a:	f000 fbb1 	bl	8000dd0 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800066e:	46c0      	nop			; (mov r8, r8)
 8000670:	46bd      	mov	sp, r7
 8000672:	b00a      	add	sp, #40	; 0x28
 8000674:	bd80      	pop	{r7, pc}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	40013800 	.word	0x40013800
 800067c:	40021000 	.word	0x40021000

08000680 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000680:	4813      	ldr	r0, [pc, #76]	; (80006d0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000682:	4685      	mov	sp, r0

/*Check if boot space corresponds to test memory*/
 
    LDR R0,=0x00000004
 8000684:	4813      	ldr	r0, [pc, #76]	; (80006d4 <LoopForever+0x6>)
    LDR R1, [R0]
 8000686:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 8000688:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 800068a:	4a13      	ldr	r2, [pc, #76]	; (80006d8 <LoopForever+0xa>)
    CMP R1, R2
 800068c:	4291      	cmp	r1, r2
    BNE ApplicationStart
 800068e:	d105      	bne.n	800069c <ApplicationStart>

 /*SYSCFG clock enable*/

    LDR R0,=0x40021018
 8000690:	4812      	ldr	r0, [pc, #72]	; (80006dc <LoopForever+0xe>)
    LDR R1,=0x00000001
 8000692:	4913      	ldr	r1, [pc, #76]	; (80006e0 <LoopForever+0x12>)
    STR R1, [R0]
 8000694:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 8000696:	4813      	ldr	r0, [pc, #76]	; (80006e4 <LoopForever+0x16>)
    LDR R1,=0x00000000
 8000698:	4913      	ldr	r1, [pc, #76]	; (80006e8 <LoopForever+0x1a>)
    STR R1, [R0]
 800069a:	6001      	str	r1, [r0, #0]

0800069c <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800069c:	4813      	ldr	r0, [pc, #76]	; (80006ec <LoopForever+0x1e>)
  ldr r1, =_edata
 800069e:	4914      	ldr	r1, [pc, #80]	; (80006f0 <LoopForever+0x22>)
  ldr r2, =_sidata
 80006a0:	4a14      	ldr	r2, [pc, #80]	; (80006f4 <LoopForever+0x26>)
  movs r3, #0
 80006a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80006a4:	e002      	b.n	80006ac <LoopCopyDataInit>

080006a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80006a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80006a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80006aa:	3304      	adds	r3, #4

080006ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80006ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80006ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80006b0:	d3f9      	bcc.n	80006a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80006b2:	4a11      	ldr	r2, [pc, #68]	; (80006f8 <LoopForever+0x2a>)
  ldr r4, =_ebss
 80006b4:	4c11      	ldr	r4, [pc, #68]	; (80006fc <LoopForever+0x2e>)
  movs r3, #0
 80006b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80006b8:	e001      	b.n	80006be <LoopFillZerobss>

080006ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80006ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80006bc:	3204      	adds	r2, #4

080006be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80006be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80006c0:	d3fb      	bcc.n	80006ba <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80006c2:	f7ff ff5a 	bl	800057a <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80006c6:	f001 fe0b 	bl	80022e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80006ca:	f7ff fead 	bl	8000428 <main>

080006ce <LoopForever>:

LoopForever:
    b LoopForever
 80006ce:	e7fe      	b.n	80006ce <LoopForever>
  ldr   r0, =_estack
 80006d0:	20001800 	.word	0x20001800
    LDR R0,=0x00000004
 80006d4:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 80006d8:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021018
 80006dc:	40021018 	.word	0x40021018
    LDR R1,=0x00000001
 80006e0:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 80006e4:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 80006e8:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 80006ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80006f0:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80006f4:	08002390 	.word	0x08002390
  ldr r2, =_sbss
 80006f8:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80006fc:	200000f0 	.word	0x200000f0

08000700 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000700:	e7fe      	b.n	8000700 <ADC1_IRQHandler>
	...

08000704 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000708:	4b07      	ldr	r3, [pc, #28]	; (8000728 <HAL_Init+0x24>)
 800070a:	681a      	ldr	r2, [r3, #0]
 800070c:	4b06      	ldr	r3, [pc, #24]	; (8000728 <HAL_Init+0x24>)
 800070e:	2110      	movs	r1, #16
 8000710:	430a      	orrs	r2, r1
 8000712:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000714:	2000      	movs	r0, #0
 8000716:	f000 f809 	bl	800072c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800071a:	f7ff fef1 	bl	8000500 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800071e:	2300      	movs	r3, #0
}
 8000720:	0018      	movs	r0, r3
 8000722:	46bd      	mov	sp, r7
 8000724:	bd80      	pop	{r7, pc}
 8000726:	46c0      	nop			; (mov r8, r8)
 8000728:	40022000 	.word	0x40022000

0800072c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800072c:	b590      	push	{r4, r7, lr}
 800072e:	b083      	sub	sp, #12
 8000730:	af00      	add	r7, sp, #0
 8000732:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000734:	4b14      	ldr	r3, [pc, #80]	; (8000788 <HAL_InitTick+0x5c>)
 8000736:	681c      	ldr	r4, [r3, #0]
 8000738:	4b14      	ldr	r3, [pc, #80]	; (800078c <HAL_InitTick+0x60>)
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	0019      	movs	r1, r3
 800073e:	23fa      	movs	r3, #250	; 0xfa
 8000740:	0098      	lsls	r0, r3, #2
 8000742:	f7ff fce1 	bl	8000108 <__udivsi3>
 8000746:	0003      	movs	r3, r0
 8000748:	0019      	movs	r1, r3
 800074a:	0020      	movs	r0, r4
 800074c:	f7ff fcdc 	bl	8000108 <__udivsi3>
 8000750:	0003      	movs	r3, r0
 8000752:	0018      	movs	r0, r3
 8000754:	f000 fb2f 	bl	8000db6 <HAL_SYSTICK_Config>
 8000758:	1e03      	subs	r3, r0, #0
 800075a:	d001      	beq.n	8000760 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 800075c:	2301      	movs	r3, #1
 800075e:	e00f      	b.n	8000780 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	2b03      	cmp	r3, #3
 8000764:	d80b      	bhi.n	800077e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000766:	6879      	ldr	r1, [r7, #4]
 8000768:	2301      	movs	r3, #1
 800076a:	425b      	negs	r3, r3
 800076c:	2200      	movs	r2, #0
 800076e:	0018      	movs	r0, r3
 8000770:	f000 fb0c 	bl	8000d8c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000774:	4b06      	ldr	r3, [pc, #24]	; (8000790 <HAL_InitTick+0x64>)
 8000776:	687a      	ldr	r2, [r7, #4]
 8000778:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 800077a:	2300      	movs	r3, #0
 800077c:	e000      	b.n	8000780 <HAL_InitTick+0x54>
    return HAL_ERROR;
 800077e:	2301      	movs	r3, #1
}
 8000780:	0018      	movs	r0, r3
 8000782:	46bd      	mov	sp, r7
 8000784:	b003      	add	sp, #12
 8000786:	bd90      	pop	{r4, r7, pc}
 8000788:	20000000 	.word	0x20000000
 800078c:	20000008 	.word	0x20000008
 8000790:	20000004 	.word	0x20000004

08000794 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000794:	b580      	push	{r7, lr}
 8000796:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000798:	4b05      	ldr	r3, [pc, #20]	; (80007b0 <HAL_IncTick+0x1c>)
 800079a:	781b      	ldrb	r3, [r3, #0]
 800079c:	001a      	movs	r2, r3
 800079e:	4b05      	ldr	r3, [pc, #20]	; (80007b4 <HAL_IncTick+0x20>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	18d2      	adds	r2, r2, r3
 80007a4:	4b03      	ldr	r3, [pc, #12]	; (80007b4 <HAL_IncTick+0x20>)
 80007a6:	601a      	str	r2, [r3, #0]
}
 80007a8:	46c0      	nop			; (mov r8, r8)
 80007aa:	46bd      	mov	sp, r7
 80007ac:	bd80      	pop	{r7, pc}
 80007ae:	46c0      	nop			; (mov r8, r8)
 80007b0:	20000008 	.word	0x20000008
 80007b4:	200000ec 	.word	0x200000ec

080007b8 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
  return uwTick;
 80007bc:	4b02      	ldr	r3, [pc, #8]	; (80007c8 <HAL_GetTick+0x10>)
 80007be:	681b      	ldr	r3, [r3, #0]
}
 80007c0:	0018      	movs	r0, r3
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
 80007c6:	46c0      	nop			; (mov r8, r8)
 80007c8:	200000ec 	.word	0x200000ec

080007cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b084      	sub	sp, #16
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80007d4:	230f      	movs	r3, #15
 80007d6:	18fb      	adds	r3, r7, r3
 80007d8:	2200      	movs	r2, #0
 80007da:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 80007dc:	2300      	movs	r3, #0
 80007de:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d101      	bne.n	80007ea <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80007e6:	2301      	movs	r3, #1
 80007e8:	e125      	b.n	8000a36 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d10a      	bne.n	8000808 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2200      	movs	r2, #0
 80007f6:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	2234      	movs	r2, #52	; 0x34
 80007fc:	2100      	movs	r1, #0
 80007fe:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	0018      	movs	r0, r3
 8000804:	f7ff fd68 	bl	80002d8 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800080c:	2210      	movs	r2, #16
 800080e:	4013      	ands	r3, r2
 8000810:	d000      	beq.n	8000814 <HAL_ADC_Init+0x48>
 8000812:	e103      	b.n	8000a1c <HAL_ADC_Init+0x250>
 8000814:	230f      	movs	r3, #15
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	781b      	ldrb	r3, [r3, #0]
 800081a:	2b00      	cmp	r3, #0
 800081c:	d000      	beq.n	8000820 <HAL_ADC_Init+0x54>
 800081e:	e0fd      	b.n	8000a1c <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	689b      	ldr	r3, [r3, #8]
 8000826:	2204      	movs	r2, #4
 8000828:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 800082a:	d000      	beq.n	800082e <HAL_ADC_Init+0x62>
 800082c:	e0f6      	b.n	8000a1c <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000832:	4a83      	ldr	r2, [pc, #524]	; (8000a40 <HAL_ADC_Init+0x274>)
 8000834:	4013      	ands	r3, r2
 8000836:	2202      	movs	r2, #2
 8000838:	431a      	orrs	r2, r3
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	681b      	ldr	r3, [r3, #0]
 8000842:	689b      	ldr	r3, [r3, #8]
 8000844:	2203      	movs	r2, #3
 8000846:	4013      	ands	r3, r2
 8000848:	2b01      	cmp	r3, #1
 800084a:	d112      	bne.n	8000872 <HAL_ADC_Init+0xa6>
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2201      	movs	r2, #1
 8000854:	4013      	ands	r3, r2
 8000856:	2b01      	cmp	r3, #1
 8000858:	d009      	beq.n	800086e <HAL_ADC_Init+0xa2>
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	681b      	ldr	r3, [r3, #0]
 800085e:	68da      	ldr	r2, [r3, #12]
 8000860:	2380      	movs	r3, #128	; 0x80
 8000862:	021b      	lsls	r3, r3, #8
 8000864:	401a      	ands	r2, r3
 8000866:	2380      	movs	r3, #128	; 0x80
 8000868:	021b      	lsls	r3, r3, #8
 800086a:	429a      	cmp	r2, r3
 800086c:	d101      	bne.n	8000872 <HAL_ADC_Init+0xa6>
 800086e:	2301      	movs	r3, #1
 8000870:	e000      	b.n	8000874 <HAL_ADC_Init+0xa8>
 8000872:	2300      	movs	r3, #0
 8000874:	2b00      	cmp	r3, #0
 8000876:	d116      	bne.n	80008a6 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	681b      	ldr	r3, [r3, #0]
 800087c:	68db      	ldr	r3, [r3, #12]
 800087e:	2218      	movs	r2, #24
 8000880:	4393      	bics	r3, r2
 8000882:	0019      	movs	r1, r3
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	689a      	ldr	r2, [r3, #8]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	430a      	orrs	r2, r1
 800088e:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	691b      	ldr	r3, [r3, #16]
 8000896:	009b      	lsls	r3, r3, #2
 8000898:	0899      	lsrs	r1, r3, #2
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	685a      	ldr	r2, [r3, #4]
 800089e:	687b      	ldr	r3, [r7, #4]
 80008a0:	681b      	ldr	r3, [r3, #0]
 80008a2:	430a      	orrs	r2, r1
 80008a4:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	681b      	ldr	r3, [r3, #0]
 80008aa:	68da      	ldr	r2, [r3, #12]
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	4964      	ldr	r1, [pc, #400]	; (8000a44 <HAL_ADC_Init+0x278>)
 80008b2:	400a      	ands	r2, r1
 80008b4:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	7e1b      	ldrb	r3, [r3, #24]
 80008ba:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	7e5b      	ldrb	r3, [r3, #25]
 80008c0:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80008c2:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	7e9b      	ldrb	r3, [r3, #26]
 80008c8:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 80008ca:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80008d0:	2b01      	cmp	r3, #1
 80008d2:	d002      	beq.n	80008da <HAL_ADC_Init+0x10e>
 80008d4:	2380      	movs	r3, #128	; 0x80
 80008d6:	015b      	lsls	r3, r3, #5
 80008d8:	e000      	b.n	80008dc <HAL_ADC_Init+0x110>
 80008da:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 80008dc:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 80008e2:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	691b      	ldr	r3, [r3, #16]
 80008e8:	2b02      	cmp	r3, #2
 80008ea:	d101      	bne.n	80008f0 <HAL_ADC_Init+0x124>
 80008ec:	2304      	movs	r3, #4
 80008ee:	e000      	b.n	80008f2 <HAL_ADC_Init+0x126>
 80008f0:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 80008f2:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	2124      	movs	r1, #36	; 0x24
 80008f8:	5c5b      	ldrb	r3, [r3, r1]
 80008fa:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 80008fc:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80008fe:	68ba      	ldr	r2, [r7, #8]
 8000900:	4313      	orrs	r3, r2
 8000902:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	7edb      	ldrb	r3, [r3, #27]
 8000908:	2b01      	cmp	r3, #1
 800090a:	d115      	bne.n	8000938 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	7e9b      	ldrb	r3, [r3, #26]
 8000910:	2b00      	cmp	r3, #0
 8000912:	d105      	bne.n	8000920 <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000914:	68bb      	ldr	r3, [r7, #8]
 8000916:	2280      	movs	r2, #128	; 0x80
 8000918:	0252      	lsls	r2, r2, #9
 800091a:	4313      	orrs	r3, r2
 800091c:	60bb      	str	r3, [r7, #8]
 800091e:	e00b      	b.n	8000938 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000924:	2220      	movs	r2, #32
 8000926:	431a      	orrs	r2, r3
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000930:	2201      	movs	r2, #1
 8000932:	431a      	orrs	r2, r3
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	69da      	ldr	r2, [r3, #28]
 800093c:	23c2      	movs	r3, #194	; 0xc2
 800093e:	33ff      	adds	r3, #255	; 0xff
 8000940:	429a      	cmp	r2, r3
 8000942:	d007      	beq.n	8000954 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000948:	687b      	ldr	r3, [r7, #4]
 800094a:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 800094c:	4313      	orrs	r3, r2
 800094e:	68ba      	ldr	r2, [r7, #8]
 8000950:	4313      	orrs	r3, r2
 8000952:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	68d9      	ldr	r1, [r3, #12]
 800095a:	687b      	ldr	r3, [r7, #4]
 800095c:	681b      	ldr	r3, [r3, #0]
 800095e:	68ba      	ldr	r2, [r7, #8]
 8000960:	430a      	orrs	r2, r1
 8000962:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000968:	2380      	movs	r3, #128	; 0x80
 800096a:	055b      	lsls	r3, r3, #21
 800096c:	429a      	cmp	r2, r3
 800096e:	d01b      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000974:	2b01      	cmp	r3, #1
 8000976:	d017      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000978:	687b      	ldr	r3, [r7, #4]
 800097a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800097c:	2b02      	cmp	r3, #2
 800097e:	d013      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000984:	2b03      	cmp	r3, #3
 8000986:	d00f      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800098c:	2b04      	cmp	r3, #4
 800098e:	d00b      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000994:	2b05      	cmp	r3, #5
 8000996:	d007      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800099c:	2b06      	cmp	r3, #6
 800099e:	d003      	beq.n	80009a8 <HAL_ADC_Init+0x1dc>
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009a4:	2b07      	cmp	r3, #7
 80009a6:	d112      	bne.n	80009ce <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	695a      	ldr	r2, [r3, #20]
 80009ae:	687b      	ldr	r3, [r7, #4]
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2107      	movs	r1, #7
 80009b4:	438a      	bics	r2, r1
 80009b6:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	6959      	ldr	r1, [r3, #20]
 80009be:	687b      	ldr	r3, [r7, #4]
 80009c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80009c2:	2207      	movs	r2, #7
 80009c4:	401a      	ands	r2, r3
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	430a      	orrs	r2, r1
 80009cc:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	68db      	ldr	r3, [r3, #12]
 80009d4:	4a1c      	ldr	r2, [pc, #112]	; (8000a48 <HAL_ADC_Init+0x27c>)
 80009d6:	4013      	ands	r3, r2
 80009d8:	68ba      	ldr	r2, [r7, #8]
 80009da:	429a      	cmp	r2, r3
 80009dc:	d10b      	bne.n	80009f6 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80009de:	687b      	ldr	r3, [r7, #4]
 80009e0:	2200      	movs	r2, #0
 80009e2:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009e8:	2203      	movs	r2, #3
 80009ea:	4393      	bics	r3, r2
 80009ec:	2201      	movs	r2, #1
 80009ee:	431a      	orrs	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 80009f4:	e01c      	b.n	8000a30 <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80009fa:	2212      	movs	r2, #18
 80009fc:	4393      	bics	r3, r2
 80009fe:	2210      	movs	r2, #16
 8000a00:	431a      	orrs	r2, r3
 8000a02:	687b      	ldr	r3, [r7, #4]
 8000a04:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	431a      	orrs	r2, r3
 8000a0e:	687b      	ldr	r3, [r7, #4]
 8000a10:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000a12:	230f      	movs	r3, #15
 8000a14:	18fb      	adds	r3, r7, r3
 8000a16:	2201      	movs	r2, #1
 8000a18:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000a1a:	e009      	b.n	8000a30 <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000a20:	2210      	movs	r2, #16
 8000a22:	431a      	orrs	r2, r3
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000a28:	230f      	movs	r3, #15
 8000a2a:	18fb      	adds	r3, r7, r3
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000a30:	230f      	movs	r3, #15
 8000a32:	18fb      	adds	r3, r7, r3
 8000a34:	781b      	ldrb	r3, [r3, #0]
}
 8000a36:	0018      	movs	r0, r3
 8000a38:	46bd      	mov	sp, r7
 8000a3a:	b004      	add	sp, #16
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	46c0      	nop			; (mov r8, r8)
 8000a40:	fffffefd 	.word	0xfffffefd
 8000a44:	fffe0219 	.word	0xfffe0219
 8000a48:	833fffe7 	.word	0x833fffe7

08000a4c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b084      	sub	sp, #16
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]
 8000a54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000a56:	230f      	movs	r3, #15
 8000a58:	18fb      	adds	r3, r7, r3
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000a5e:	2300      	movs	r3, #0
 8000a60:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000a66:	2380      	movs	r3, #128	; 0x80
 8000a68:	055b      	lsls	r3, r3, #21
 8000a6a:	429a      	cmp	r2, r3
 8000a6c:	d011      	beq.n	8000a92 <HAL_ADC_ConfigChannel+0x46>
 8000a6e:	687b      	ldr	r3, [r7, #4]
 8000a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a72:	2b01      	cmp	r3, #1
 8000a74:	d00d      	beq.n	8000a92 <HAL_ADC_ConfigChannel+0x46>
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a7a:	2b02      	cmp	r3, #2
 8000a7c:	d009      	beq.n	8000a92 <HAL_ADC_ConfigChannel+0x46>
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a82:	2b03      	cmp	r3, #3
 8000a84:	d005      	beq.n	8000a92 <HAL_ADC_ConfigChannel+0x46>
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a8a:	2b04      	cmp	r3, #4
 8000a8c:	d001      	beq.n	8000a92 <HAL_ADC_ConfigChannel+0x46>
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	2234      	movs	r2, #52	; 0x34
 8000a96:	5c9b      	ldrb	r3, [r3, r2]
 8000a98:	2b01      	cmp	r3, #1
 8000a9a:	d101      	bne.n	8000aa0 <HAL_ADC_ConfigChannel+0x54>
 8000a9c:	2302      	movs	r3, #2
 8000a9e:	e0d0      	b.n	8000c42 <HAL_ADC_ConfigChannel+0x1f6>
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	2234      	movs	r2, #52	; 0x34
 8000aa4:	2101      	movs	r1, #1
 8000aa6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	689b      	ldr	r3, [r3, #8]
 8000aae:	2204      	movs	r2, #4
 8000ab0:	4013      	ands	r3, r2
 8000ab2:	d000      	beq.n	8000ab6 <HAL_ADC_ConfigChannel+0x6a>
 8000ab4:	e0b4      	b.n	8000c20 <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	685b      	ldr	r3, [r3, #4]
 8000aba:	4a64      	ldr	r2, [pc, #400]	; (8000c4c <HAL_ADC_ConfigChannel+0x200>)
 8000abc:	4293      	cmp	r3, r2
 8000abe:	d100      	bne.n	8000ac2 <HAL_ADC_ConfigChannel+0x76>
 8000ac0:	e082      	b.n	8000bc8 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000ac8:	683b      	ldr	r3, [r7, #0]
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	2201      	movs	r2, #1
 8000ace:	409a      	lsls	r2, r3
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	430a      	orrs	r2, r1
 8000ad6:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000adc:	2380      	movs	r3, #128	; 0x80
 8000ade:	055b      	lsls	r3, r3, #21
 8000ae0:	429a      	cmp	r2, r3
 8000ae2:	d037      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d033      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af0:	2b02      	cmp	r3, #2
 8000af2:	d02f      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af8:	2b03      	cmp	r3, #3
 8000afa:	d02b      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b00:	2b04      	cmp	r3, #4
 8000b02:	d027      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000b04:	687b      	ldr	r3, [r7, #4]
 8000b06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b08:	2b05      	cmp	r3, #5
 8000b0a:	d023      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b10:	2b06      	cmp	r3, #6
 8000b12:	d01f      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b18:	2b07      	cmp	r3, #7
 8000b1a:	d01b      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000b1c:	683b      	ldr	r3, [r7, #0]
 8000b1e:	689a      	ldr	r2, [r3, #8]
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	695b      	ldr	r3, [r3, #20]
 8000b26:	2107      	movs	r1, #7
 8000b28:	400b      	ands	r3, r1
 8000b2a:	429a      	cmp	r2, r3
 8000b2c:	d012      	beq.n	8000b54 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	681b      	ldr	r3, [r3, #0]
 8000b32:	695a      	ldr	r2, [r3, #20]
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	2107      	movs	r1, #7
 8000b3a:	438a      	bics	r2, r1
 8000b3c:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	6959      	ldr	r1, [r3, #20]
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	2207      	movs	r2, #7
 8000b4a:	401a      	ands	r2, r3
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	430a      	orrs	r2, r1
 8000b52:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000b54:	683b      	ldr	r3, [r7, #0]
 8000b56:	681b      	ldr	r3, [r3, #0]
 8000b58:	2b10      	cmp	r3, #16
 8000b5a:	d007      	beq.n	8000b6c <HAL_ADC_ConfigChannel+0x120>
 8000b5c:	683b      	ldr	r3, [r7, #0]
 8000b5e:	681b      	ldr	r3, [r3, #0]
 8000b60:	2b11      	cmp	r3, #17
 8000b62:	d003      	beq.n	8000b6c <HAL_ADC_ConfigChannel+0x120>
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	681b      	ldr	r3, [r3, #0]
 8000b68:	2b12      	cmp	r3, #18
 8000b6a:	d163      	bne.n	8000c34 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000b6c:	4b38      	ldr	r3, [pc, #224]	; (8000c50 <HAL_ADC_ConfigChannel+0x204>)
 8000b6e:	6819      	ldr	r1, [r3, #0]
 8000b70:	683b      	ldr	r3, [r7, #0]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2b10      	cmp	r3, #16
 8000b76:	d009      	beq.n	8000b8c <HAL_ADC_ConfigChannel+0x140>
 8000b78:	683b      	ldr	r3, [r7, #0]
 8000b7a:	681b      	ldr	r3, [r3, #0]
 8000b7c:	2b11      	cmp	r3, #17
 8000b7e:	d102      	bne.n	8000b86 <HAL_ADC_ConfigChannel+0x13a>
 8000b80:	2380      	movs	r3, #128	; 0x80
 8000b82:	03db      	lsls	r3, r3, #15
 8000b84:	e004      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x144>
 8000b86:	2380      	movs	r3, #128	; 0x80
 8000b88:	045b      	lsls	r3, r3, #17
 8000b8a:	e001      	b.n	8000b90 <HAL_ADC_ConfigChannel+0x144>
 8000b8c:	2380      	movs	r3, #128	; 0x80
 8000b8e:	041b      	lsls	r3, r3, #16
 8000b90:	4a2f      	ldr	r2, [pc, #188]	; (8000c50 <HAL_ADC_ConfigChannel+0x204>)
 8000b92:	430b      	orrs	r3, r1
 8000b94:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	681b      	ldr	r3, [r3, #0]
 8000b9a:	2b10      	cmp	r3, #16
 8000b9c:	d14a      	bne.n	8000c34 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000b9e:	4b2d      	ldr	r3, [pc, #180]	; (8000c54 <HAL_ADC_ConfigChannel+0x208>)
 8000ba0:	681b      	ldr	r3, [r3, #0]
 8000ba2:	492d      	ldr	r1, [pc, #180]	; (8000c58 <HAL_ADC_ConfigChannel+0x20c>)
 8000ba4:	0018      	movs	r0, r3
 8000ba6:	f7ff faaf 	bl	8000108 <__udivsi3>
 8000baa:	0003      	movs	r3, r0
 8000bac:	001a      	movs	r2, r3
 8000bae:	0013      	movs	r3, r2
 8000bb0:	009b      	lsls	r3, r3, #2
 8000bb2:	189b      	adds	r3, r3, r2
 8000bb4:	005b      	lsls	r3, r3, #1
 8000bb6:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bb8:	e002      	b.n	8000bc0 <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000bba:	68bb      	ldr	r3, [r7, #8]
 8000bbc:	3b01      	subs	r3, #1
 8000bbe:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000bc0:	68bb      	ldr	r3, [r7, #8]
 8000bc2:	2b00      	cmp	r3, #0
 8000bc4:	d1f9      	bne.n	8000bba <HAL_ADC_ConfigChannel+0x16e>
 8000bc6:	e035      	b.n	8000c34 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000bce:	683b      	ldr	r3, [r7, #0]
 8000bd0:	681b      	ldr	r3, [r3, #0]
 8000bd2:	2101      	movs	r1, #1
 8000bd4:	4099      	lsls	r1, r3
 8000bd6:	000b      	movs	r3, r1
 8000bd8:	43d9      	mvns	r1, r3
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	681b      	ldr	r3, [r3, #0]
 8000bde:	400a      	ands	r2, r1
 8000be0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2b10      	cmp	r3, #16
 8000be8:	d007      	beq.n	8000bfa <HAL_ADC_ConfigChannel+0x1ae>
 8000bea:	683b      	ldr	r3, [r7, #0]
 8000bec:	681b      	ldr	r3, [r3, #0]
 8000bee:	2b11      	cmp	r3, #17
 8000bf0:	d003      	beq.n	8000bfa <HAL_ADC_ConfigChannel+0x1ae>
 8000bf2:	683b      	ldr	r3, [r7, #0]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b12      	cmp	r3, #18
 8000bf8:	d11c      	bne.n	8000c34 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000bfa:	4b15      	ldr	r3, [pc, #84]	; (8000c50 <HAL_ADC_ConfigChannel+0x204>)
 8000bfc:	6819      	ldr	r1, [r3, #0]
 8000bfe:	683b      	ldr	r3, [r7, #0]
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	2b10      	cmp	r3, #16
 8000c04:	d007      	beq.n	8000c16 <HAL_ADC_ConfigChannel+0x1ca>
 8000c06:	683b      	ldr	r3, [r7, #0]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	2b11      	cmp	r3, #17
 8000c0c:	d101      	bne.n	8000c12 <HAL_ADC_ConfigChannel+0x1c6>
 8000c0e:	4b13      	ldr	r3, [pc, #76]	; (8000c5c <HAL_ADC_ConfigChannel+0x210>)
 8000c10:	e002      	b.n	8000c18 <HAL_ADC_ConfigChannel+0x1cc>
 8000c12:	4b13      	ldr	r3, [pc, #76]	; (8000c60 <HAL_ADC_ConfigChannel+0x214>)
 8000c14:	e000      	b.n	8000c18 <HAL_ADC_ConfigChannel+0x1cc>
 8000c16:	4b13      	ldr	r3, [pc, #76]	; (8000c64 <HAL_ADC_ConfigChannel+0x218>)
 8000c18:	4a0d      	ldr	r2, [pc, #52]	; (8000c50 <HAL_ADC_ConfigChannel+0x204>)
 8000c1a:	400b      	ands	r3, r1
 8000c1c:	6013      	str	r3, [r2, #0]
 8000c1e:	e009      	b.n	8000c34 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c24:	2220      	movs	r2, #32
 8000c26:	431a      	orrs	r2, r3
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000c2c:	230f      	movs	r3, #15
 8000c2e:	18fb      	adds	r3, r7, r3
 8000c30:	2201      	movs	r2, #1
 8000c32:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2234      	movs	r2, #52	; 0x34
 8000c38:	2100      	movs	r1, #0
 8000c3a:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000c3c:	230f      	movs	r3, #15
 8000c3e:	18fb      	adds	r3, r7, r3
 8000c40:	781b      	ldrb	r3, [r3, #0]
}
 8000c42:	0018      	movs	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	b004      	add	sp, #16
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	00001001 	.word	0x00001001
 8000c50:	40012708 	.word	0x40012708
 8000c54:	20000000 	.word	0x20000000
 8000c58:	000f4240 	.word	0x000f4240
 8000c5c:	ffbfffff 	.word	0xffbfffff
 8000c60:	feffffff 	.word	0xfeffffff
 8000c64:	ff7fffff 	.word	0xff7fffff

08000c68 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c68:	b590      	push	{r4, r7, lr}
 8000c6a:	b083      	sub	sp, #12
 8000c6c:	af00      	add	r7, sp, #0
 8000c6e:	0002      	movs	r2, r0
 8000c70:	6039      	str	r1, [r7, #0]
 8000c72:	1dfb      	adds	r3, r7, #7
 8000c74:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000c76:	1dfb      	adds	r3, r7, #7
 8000c78:	781b      	ldrb	r3, [r3, #0]
 8000c7a:	2b7f      	cmp	r3, #127	; 0x7f
 8000c7c:	d828      	bhi.n	8000cd0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000c7e:	4a2f      	ldr	r2, [pc, #188]	; (8000d3c <__NVIC_SetPriority+0xd4>)
 8000c80:	1dfb      	adds	r3, r7, #7
 8000c82:	781b      	ldrb	r3, [r3, #0]
 8000c84:	b25b      	sxtb	r3, r3
 8000c86:	089b      	lsrs	r3, r3, #2
 8000c88:	33c0      	adds	r3, #192	; 0xc0
 8000c8a:	009b      	lsls	r3, r3, #2
 8000c8c:	589b      	ldr	r3, [r3, r2]
 8000c8e:	1dfa      	adds	r2, r7, #7
 8000c90:	7812      	ldrb	r2, [r2, #0]
 8000c92:	0011      	movs	r1, r2
 8000c94:	2203      	movs	r2, #3
 8000c96:	400a      	ands	r2, r1
 8000c98:	00d2      	lsls	r2, r2, #3
 8000c9a:	21ff      	movs	r1, #255	; 0xff
 8000c9c:	4091      	lsls	r1, r2
 8000c9e:	000a      	movs	r2, r1
 8000ca0:	43d2      	mvns	r2, r2
 8000ca2:	401a      	ands	r2, r3
 8000ca4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000ca6:	683b      	ldr	r3, [r7, #0]
 8000ca8:	019b      	lsls	r3, r3, #6
 8000caa:	22ff      	movs	r2, #255	; 0xff
 8000cac:	401a      	ands	r2, r3
 8000cae:	1dfb      	adds	r3, r7, #7
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	4003      	ands	r3, r0
 8000cb8:	00db      	lsls	r3, r3, #3
 8000cba:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cbc:	481f      	ldr	r0, [pc, #124]	; (8000d3c <__NVIC_SetPriority+0xd4>)
 8000cbe:	1dfb      	adds	r3, r7, #7
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	b25b      	sxtb	r3, r3
 8000cc4:	089b      	lsrs	r3, r3, #2
 8000cc6:	430a      	orrs	r2, r1
 8000cc8:	33c0      	adds	r3, #192	; 0xc0
 8000cca:	009b      	lsls	r3, r3, #2
 8000ccc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000cce:	e031      	b.n	8000d34 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000cd0:	4a1b      	ldr	r2, [pc, #108]	; (8000d40 <__NVIC_SetPriority+0xd8>)
 8000cd2:	1dfb      	adds	r3, r7, #7
 8000cd4:	781b      	ldrb	r3, [r3, #0]
 8000cd6:	0019      	movs	r1, r3
 8000cd8:	230f      	movs	r3, #15
 8000cda:	400b      	ands	r3, r1
 8000cdc:	3b08      	subs	r3, #8
 8000cde:	089b      	lsrs	r3, r3, #2
 8000ce0:	3306      	adds	r3, #6
 8000ce2:	009b      	lsls	r3, r3, #2
 8000ce4:	18d3      	adds	r3, r2, r3
 8000ce6:	3304      	adds	r3, #4
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	1dfa      	adds	r2, r7, #7
 8000cec:	7812      	ldrb	r2, [r2, #0]
 8000cee:	0011      	movs	r1, r2
 8000cf0:	2203      	movs	r2, #3
 8000cf2:	400a      	ands	r2, r1
 8000cf4:	00d2      	lsls	r2, r2, #3
 8000cf6:	21ff      	movs	r1, #255	; 0xff
 8000cf8:	4091      	lsls	r1, r2
 8000cfa:	000a      	movs	r2, r1
 8000cfc:	43d2      	mvns	r2, r2
 8000cfe:	401a      	ands	r2, r3
 8000d00:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d02:	683b      	ldr	r3, [r7, #0]
 8000d04:	019b      	lsls	r3, r3, #6
 8000d06:	22ff      	movs	r2, #255	; 0xff
 8000d08:	401a      	ands	r2, r3
 8000d0a:	1dfb      	adds	r3, r7, #7
 8000d0c:	781b      	ldrb	r3, [r3, #0]
 8000d0e:	0018      	movs	r0, r3
 8000d10:	2303      	movs	r3, #3
 8000d12:	4003      	ands	r3, r0
 8000d14:	00db      	lsls	r3, r3, #3
 8000d16:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d18:	4809      	ldr	r0, [pc, #36]	; (8000d40 <__NVIC_SetPriority+0xd8>)
 8000d1a:	1dfb      	adds	r3, r7, #7
 8000d1c:	781b      	ldrb	r3, [r3, #0]
 8000d1e:	001c      	movs	r4, r3
 8000d20:	230f      	movs	r3, #15
 8000d22:	4023      	ands	r3, r4
 8000d24:	3b08      	subs	r3, #8
 8000d26:	089b      	lsrs	r3, r3, #2
 8000d28:	430a      	orrs	r2, r1
 8000d2a:	3306      	adds	r3, #6
 8000d2c:	009b      	lsls	r3, r3, #2
 8000d2e:	18c3      	adds	r3, r0, r3
 8000d30:	3304      	adds	r3, #4
 8000d32:	601a      	str	r2, [r3, #0]
}
 8000d34:	46c0      	nop			; (mov r8, r8)
 8000d36:	46bd      	mov	sp, r7
 8000d38:	b003      	add	sp, #12
 8000d3a:	bd90      	pop	{r4, r7, pc}
 8000d3c:	e000e100 	.word	0xe000e100
 8000d40:	e000ed00 	.word	0xe000ed00

08000d44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b082      	sub	sp, #8
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	3b01      	subs	r3, #1
 8000d50:	4a0c      	ldr	r2, [pc, #48]	; (8000d84 <SysTick_Config+0x40>)
 8000d52:	4293      	cmp	r3, r2
 8000d54:	d901      	bls.n	8000d5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d56:	2301      	movs	r3, #1
 8000d58:	e010      	b.n	8000d7c <SysTick_Config+0x38>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d5a:	4b0b      	ldr	r3, [pc, #44]	; (8000d88 <SysTick_Config+0x44>)
 8000d5c:	687a      	ldr	r2, [r7, #4]
 8000d5e:	3a01      	subs	r2, #1
 8000d60:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d62:	2301      	movs	r3, #1
 8000d64:	425b      	negs	r3, r3
 8000d66:	2103      	movs	r1, #3
 8000d68:	0018      	movs	r0, r3
 8000d6a:	f7ff ff7d 	bl	8000c68 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d6e:	4b06      	ldr	r3, [pc, #24]	; (8000d88 <SysTick_Config+0x44>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d74:	4b04      	ldr	r3, [pc, #16]	; (8000d88 <SysTick_Config+0x44>)
 8000d76:	2207      	movs	r2, #7
 8000d78:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d7a:	2300      	movs	r3, #0
}
 8000d7c:	0018      	movs	r0, r3
 8000d7e:	46bd      	mov	sp, r7
 8000d80:	b002      	add	sp, #8
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	00ffffff 	.word	0x00ffffff
 8000d88:	e000e010 	.word	0xe000e010

08000d8c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b084      	sub	sp, #16
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	60b9      	str	r1, [r7, #8]
 8000d94:	607a      	str	r2, [r7, #4]
 8000d96:	210f      	movs	r1, #15
 8000d98:	187b      	adds	r3, r7, r1
 8000d9a:	1c02      	adds	r2, r0, #0
 8000d9c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000d9e:	68ba      	ldr	r2, [r7, #8]
 8000da0:	187b      	adds	r3, r7, r1
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	b25b      	sxtb	r3, r3
 8000da6:	0011      	movs	r1, r2
 8000da8:	0018      	movs	r0, r3
 8000daa:	f7ff ff5d 	bl	8000c68 <__NVIC_SetPriority>
}
 8000dae:	46c0      	nop			; (mov r8, r8)
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b004      	add	sp, #16
 8000db4:	bd80      	pop	{r7, pc}

08000db6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	0018      	movs	r0, r3
 8000dc2:	f7ff ffbf 	bl	8000d44 <SysTick_Config>
 8000dc6:	0003      	movs	r3, r0
}
 8000dc8:	0018      	movs	r0, r3
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	b002      	add	sp, #8
 8000dce:	bd80      	pop	{r7, pc}

08000dd0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000dde:	e149      	b.n	8001074 <HAL_GPIO_Init+0x2a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	2101      	movs	r1, #1
 8000de6:	697a      	ldr	r2, [r7, #20]
 8000de8:	4091      	lsls	r1, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	4013      	ands	r3, r2
 8000dee:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d100      	bne.n	8000df8 <HAL_GPIO_Init+0x28>
 8000df6:	e13a      	b.n	800106e <HAL_GPIO_Init+0x29e>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	685b      	ldr	r3, [r3, #4]
 8000dfc:	2b01      	cmp	r3, #1
 8000dfe:	d00b      	beq.n	8000e18 <HAL_GPIO_Init+0x48>
 8000e00:	683b      	ldr	r3, [r7, #0]
 8000e02:	685b      	ldr	r3, [r3, #4]
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d007      	beq.n	8000e18 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000e0c:	2b11      	cmp	r3, #17
 8000e0e:	d003      	beq.n	8000e18 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	685b      	ldr	r3, [r3, #4]
 8000e14:	2b12      	cmp	r3, #18
 8000e16:	d130      	bne.n	8000e7a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	689b      	ldr	r3, [r3, #8]
 8000e1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	2203      	movs	r2, #3
 8000e24:	409a      	lsls	r2, r3
 8000e26:	0013      	movs	r3, r2
 8000e28:	43da      	mvns	r2, r3
 8000e2a:	693b      	ldr	r3, [r7, #16]
 8000e2c:	4013      	ands	r3, r2
 8000e2e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000e30:	683b      	ldr	r3, [r7, #0]
 8000e32:	68da      	ldr	r2, [r3, #12]
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	409a      	lsls	r2, r3
 8000e3a:	0013      	movs	r3, r2
 8000e3c:	693a      	ldr	r2, [r7, #16]
 8000e3e:	4313      	orrs	r3, r2
 8000e40:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	693a      	ldr	r2, [r7, #16]
 8000e46:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	685b      	ldr	r3, [r3, #4]
 8000e4c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e4e:	2201      	movs	r2, #1
 8000e50:	697b      	ldr	r3, [r7, #20]
 8000e52:	409a      	lsls	r2, r3
 8000e54:	0013      	movs	r3, r2
 8000e56:	43da      	mvns	r2, r3
 8000e58:	693b      	ldr	r3, [r7, #16]
 8000e5a:	4013      	ands	r3, r2
 8000e5c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	685b      	ldr	r3, [r3, #4]
 8000e62:	091b      	lsrs	r3, r3, #4
 8000e64:	2201      	movs	r2, #1
 8000e66:	401a      	ands	r2, r3
 8000e68:	697b      	ldr	r3, [r7, #20]
 8000e6a:	409a      	lsls	r2, r3
 8000e6c:	0013      	movs	r3, r2
 8000e6e:	693a      	ldr	r2, [r7, #16]
 8000e70:	4313      	orrs	r3, r2
 8000e72:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	693a      	ldr	r2, [r7, #16]
 8000e78:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	68db      	ldr	r3, [r3, #12]
 8000e7e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000e80:	697b      	ldr	r3, [r7, #20]
 8000e82:	005b      	lsls	r3, r3, #1
 8000e84:	2203      	movs	r2, #3
 8000e86:	409a      	lsls	r2, r3
 8000e88:	0013      	movs	r3, r2
 8000e8a:	43da      	mvns	r2, r3
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	4013      	ands	r3, r2
 8000e90:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000e92:	683b      	ldr	r3, [r7, #0]
 8000e94:	689a      	ldr	r2, [r3, #8]
 8000e96:	697b      	ldr	r3, [r7, #20]
 8000e98:	005b      	lsls	r3, r3, #1
 8000e9a:	409a      	lsls	r2, r3
 8000e9c:	0013      	movs	r3, r2
 8000e9e:	693a      	ldr	r2, [r7, #16]
 8000ea0:	4313      	orrs	r3, r2
 8000ea2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	693a      	ldr	r2, [r7, #16]
 8000ea8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	685b      	ldr	r3, [r3, #4]
 8000eae:	2b02      	cmp	r3, #2
 8000eb0:	d003      	beq.n	8000eba <HAL_GPIO_Init+0xea>
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	685b      	ldr	r3, [r3, #4]
 8000eb6:	2b12      	cmp	r3, #18
 8000eb8:	d123      	bne.n	8000f02 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000eba:	697b      	ldr	r3, [r7, #20]
 8000ebc:	08da      	lsrs	r2, r3, #3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	3208      	adds	r2, #8
 8000ec2:	0092      	lsls	r2, r2, #2
 8000ec4:	58d3      	ldr	r3, [r2, r3]
 8000ec6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000ec8:	697b      	ldr	r3, [r7, #20]
 8000eca:	2207      	movs	r2, #7
 8000ecc:	4013      	ands	r3, r2
 8000ece:	009b      	lsls	r3, r3, #2
 8000ed0:	220f      	movs	r2, #15
 8000ed2:	409a      	lsls	r2, r3
 8000ed4:	0013      	movs	r3, r2
 8000ed6:	43da      	mvns	r2, r3
 8000ed8:	693b      	ldr	r3, [r7, #16]
 8000eda:	4013      	ands	r3, r2
 8000edc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	697b      	ldr	r3, [r7, #20]
 8000ee4:	2107      	movs	r1, #7
 8000ee6:	400b      	ands	r3, r1
 8000ee8:	009b      	lsls	r3, r3, #2
 8000eea:	409a      	lsls	r2, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	693a      	ldr	r2, [r7, #16]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000ef4:	697b      	ldr	r3, [r7, #20]
 8000ef6:	08da      	lsrs	r2, r3, #3
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3208      	adds	r2, #8
 8000efc:	0092      	lsls	r2, r2, #2
 8000efe:	6939      	ldr	r1, [r7, #16]
 8000f00:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000f08:	697b      	ldr	r3, [r7, #20]
 8000f0a:	005b      	lsls	r3, r3, #1
 8000f0c:	2203      	movs	r2, #3
 8000f0e:	409a      	lsls	r2, r3
 8000f10:	0013      	movs	r3, r2
 8000f12:	43da      	mvns	r2, r3
 8000f14:	693b      	ldr	r3, [r7, #16]
 8000f16:	4013      	ands	r3, r2
 8000f18:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	2203      	movs	r2, #3
 8000f20:	401a      	ands	r2, r3
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	005b      	lsls	r3, r3, #1
 8000f26:	409a      	lsls	r2, r3
 8000f28:	0013      	movs	r3, r2
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	685a      	ldr	r2, [r3, #4]
 8000f3a:	2380      	movs	r3, #128	; 0x80
 8000f3c:	055b      	lsls	r3, r3, #21
 8000f3e:	4013      	ands	r3, r2
 8000f40:	d100      	bne.n	8000f44 <HAL_GPIO_Init+0x174>
 8000f42:	e094      	b.n	800106e <HAL_GPIO_Init+0x29e>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f44:	4b51      	ldr	r3, [pc, #324]	; (800108c <HAL_GPIO_Init+0x2bc>)
 8000f46:	699a      	ldr	r2, [r3, #24]
 8000f48:	4b50      	ldr	r3, [pc, #320]	; (800108c <HAL_GPIO_Init+0x2bc>)
 8000f4a:	2101      	movs	r1, #1
 8000f4c:	430a      	orrs	r2, r1
 8000f4e:	619a      	str	r2, [r3, #24]
 8000f50:	4b4e      	ldr	r3, [pc, #312]	; (800108c <HAL_GPIO_Init+0x2bc>)
 8000f52:	699b      	ldr	r3, [r3, #24]
 8000f54:	2201      	movs	r2, #1
 8000f56:	4013      	ands	r3, r2
 8000f58:	60bb      	str	r3, [r7, #8]
 8000f5a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000f5c:	4a4c      	ldr	r2, [pc, #304]	; (8001090 <HAL_GPIO_Init+0x2c0>)
 8000f5e:	697b      	ldr	r3, [r7, #20]
 8000f60:	089b      	lsrs	r3, r3, #2
 8000f62:	3302      	adds	r3, #2
 8000f64:	009b      	lsls	r3, r3, #2
 8000f66:	589b      	ldr	r3, [r3, r2]
 8000f68:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000f6a:	697b      	ldr	r3, [r7, #20]
 8000f6c:	2203      	movs	r2, #3
 8000f6e:	4013      	ands	r3, r2
 8000f70:	009b      	lsls	r3, r3, #2
 8000f72:	220f      	movs	r2, #15
 8000f74:	409a      	lsls	r2, r3
 8000f76:	0013      	movs	r3, r2
 8000f78:	43da      	mvns	r2, r3
 8000f7a:	693b      	ldr	r3, [r7, #16]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	2390      	movs	r3, #144	; 0x90
 8000f84:	05db      	lsls	r3, r3, #23
 8000f86:	429a      	cmp	r2, r3
 8000f88:	d00d      	beq.n	8000fa6 <HAL_GPIO_Init+0x1d6>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a41      	ldr	r2, [pc, #260]	; (8001094 <HAL_GPIO_Init+0x2c4>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d007      	beq.n	8000fa2 <HAL_GPIO_Init+0x1d2>
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	4a40      	ldr	r2, [pc, #256]	; (8001098 <HAL_GPIO_Init+0x2c8>)
 8000f96:	4293      	cmp	r3, r2
 8000f98:	d101      	bne.n	8000f9e <HAL_GPIO_Init+0x1ce>
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	e004      	b.n	8000fa8 <HAL_GPIO_Init+0x1d8>
 8000f9e:	2305      	movs	r3, #5
 8000fa0:	e002      	b.n	8000fa8 <HAL_GPIO_Init+0x1d8>
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	e000      	b.n	8000fa8 <HAL_GPIO_Init+0x1d8>
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	697a      	ldr	r2, [r7, #20]
 8000faa:	2103      	movs	r1, #3
 8000fac:	400a      	ands	r2, r1
 8000fae:	0092      	lsls	r2, r2, #2
 8000fb0:	4093      	lsls	r3, r2
 8000fb2:	693a      	ldr	r2, [r7, #16]
 8000fb4:	4313      	orrs	r3, r2
 8000fb6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000fb8:	4935      	ldr	r1, [pc, #212]	; (8001090 <HAL_GPIO_Init+0x2c0>)
 8000fba:	697b      	ldr	r3, [r7, #20]
 8000fbc:	089b      	lsrs	r3, r3, #2
 8000fbe:	3302      	adds	r3, #2
 8000fc0:	009b      	lsls	r3, r3, #2
 8000fc2:	693a      	ldr	r2, [r7, #16]
 8000fc4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fc6:	4b35      	ldr	r3, [pc, #212]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8000fc8:	681b      	ldr	r3, [r3, #0]
 8000fca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	43da      	mvns	r2, r3
 8000fd0:	693b      	ldr	r3, [r7, #16]
 8000fd2:	4013      	ands	r3, r2
 8000fd4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	2380      	movs	r3, #128	; 0x80
 8000fdc:	025b      	lsls	r3, r3, #9
 8000fde:	4013      	ands	r3, r2
 8000fe0:	d003      	beq.n	8000fea <HAL_GPIO_Init+0x21a>
        {
          temp |= iocurrent;
 8000fe2:	693a      	ldr	r2, [r7, #16]
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000fea:	4b2c      	ldr	r3, [pc, #176]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8000fec:	693a      	ldr	r2, [r7, #16]
 8000fee:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000ff0:	4b2a      	ldr	r3, [pc, #168]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ff6:	68fb      	ldr	r3, [r7, #12]
 8000ff8:	43da      	mvns	r2, r3
 8000ffa:	693b      	ldr	r3, [r7, #16]
 8000ffc:	4013      	ands	r3, r2
 8000ffe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001000:	683b      	ldr	r3, [r7, #0]
 8001002:	685a      	ldr	r2, [r3, #4]
 8001004:	2380      	movs	r3, #128	; 0x80
 8001006:	029b      	lsls	r3, r3, #10
 8001008:	4013      	ands	r3, r2
 800100a:	d003      	beq.n	8001014 <HAL_GPIO_Init+0x244>
        {
          temp |= iocurrent;
 800100c:	693a      	ldr	r2, [r7, #16]
 800100e:	68fb      	ldr	r3, [r7, #12]
 8001010:	4313      	orrs	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001014:	4b21      	ldr	r3, [pc, #132]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8001016:	693a      	ldr	r2, [r7, #16]
 8001018:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800101a:	4b20      	ldr	r3, [pc, #128]	; (800109c <HAL_GPIO_Init+0x2cc>)
 800101c:	689b      	ldr	r3, [r3, #8]
 800101e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	43da      	mvns	r2, r3
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	4013      	ands	r3, r2
 8001028:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	685a      	ldr	r2, [r3, #4]
 800102e:	2380      	movs	r3, #128	; 0x80
 8001030:	035b      	lsls	r3, r3, #13
 8001032:	4013      	ands	r3, r2
 8001034:	d003      	beq.n	800103e <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 8001036:	693a      	ldr	r2, [r7, #16]
 8001038:	68fb      	ldr	r3, [r7, #12]
 800103a:	4313      	orrs	r3, r2
 800103c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800103e:	4b17      	ldr	r3, [pc, #92]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8001040:	693a      	ldr	r2, [r7, #16]
 8001042:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001044:	4b15      	ldr	r3, [pc, #84]	; (800109c <HAL_GPIO_Init+0x2cc>)
 8001046:	68db      	ldr	r3, [r3, #12]
 8001048:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800104a:	68fb      	ldr	r3, [r7, #12]
 800104c:	43da      	mvns	r2, r3
 800104e:	693b      	ldr	r3, [r7, #16]
 8001050:	4013      	ands	r3, r2
 8001052:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001054:	683b      	ldr	r3, [r7, #0]
 8001056:	685a      	ldr	r2, [r3, #4]
 8001058:	2380      	movs	r3, #128	; 0x80
 800105a:	039b      	lsls	r3, r3, #14
 800105c:	4013      	ands	r3, r2
 800105e:	d003      	beq.n	8001068 <HAL_GPIO_Init+0x298>
        {
          temp |= iocurrent;
 8001060:	693a      	ldr	r2, [r7, #16]
 8001062:	68fb      	ldr	r3, [r7, #12]
 8001064:	4313      	orrs	r3, r2
 8001066:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001068:	4b0c      	ldr	r3, [pc, #48]	; (800109c <HAL_GPIO_Init+0x2cc>)
 800106a:	693a      	ldr	r2, [r7, #16]
 800106c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800106e:	697b      	ldr	r3, [r7, #20]
 8001070:	3301      	adds	r3, #1
 8001072:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001074:	683b      	ldr	r3, [r7, #0]
 8001076:	681a      	ldr	r2, [r3, #0]
 8001078:	697b      	ldr	r3, [r7, #20]
 800107a:	40da      	lsrs	r2, r3
 800107c:	1e13      	subs	r3, r2, #0
 800107e:	d000      	beq.n	8001082 <HAL_GPIO_Init+0x2b2>
 8001080:	e6ae      	b.n	8000de0 <HAL_GPIO_Init+0x10>
  } 
}
 8001082:	46c0      	nop			; (mov r8, r8)
 8001084:	46bd      	mov	sp, r7
 8001086:	b006      	add	sp, #24
 8001088:	bd80      	pop	{r7, pc}
 800108a:	46c0      	nop			; (mov r8, r8)
 800108c:	40021000 	.word	0x40021000
 8001090:	40010000 	.word	0x40010000
 8001094:	48000400 	.word	0x48000400
 8001098:	48000800 	.word	0x48000800
 800109c:	40010400 	.word	0x40010400

080010a0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	0008      	movs	r0, r1
 80010aa:	0011      	movs	r1, r2
 80010ac:	1cbb      	adds	r3, r7, #2
 80010ae:	1c02      	adds	r2, r0, #0
 80010b0:	801a      	strh	r2, [r3, #0]
 80010b2:	1c7b      	adds	r3, r7, #1
 80010b4:	1c0a      	adds	r2, r1, #0
 80010b6:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010b8:	1c7b      	adds	r3, r7, #1
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d004      	beq.n	80010ca <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80010c0:	1cbb      	adds	r3, r7, #2
 80010c2:	881a      	ldrh	r2, [r3, #0]
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80010c8:	e003      	b.n	80010d2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80010ca:	1cbb      	adds	r3, r7, #2
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80010d2:	46c0      	nop			; (mov r8, r8)
 80010d4:	46bd      	mov	sp, r7
 80010d6:	b002      	add	sp, #8
 80010d8:	bd80      	pop	{r7, pc}
	...

080010dc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	b088      	sub	sp, #32
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d102      	bne.n	80010f0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	f000 fb76 	bl	80017dc <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	2201      	movs	r2, #1
 80010f6:	4013      	ands	r3, r2
 80010f8:	d100      	bne.n	80010fc <HAL_RCC_OscConfig+0x20>
 80010fa:	e08e      	b.n	800121a <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80010fc:	4bc5      	ldr	r3, [pc, #788]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	220c      	movs	r2, #12
 8001102:	4013      	ands	r3, r2
 8001104:	2b04      	cmp	r3, #4
 8001106:	d00e      	beq.n	8001126 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001108:	4bc2      	ldr	r3, [pc, #776]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	220c      	movs	r2, #12
 800110e:	4013      	ands	r3, r2
 8001110:	2b08      	cmp	r3, #8
 8001112:	d117      	bne.n	8001144 <HAL_RCC_OscConfig+0x68>
 8001114:	4bbf      	ldr	r3, [pc, #764]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001116:	685a      	ldr	r2, [r3, #4]
 8001118:	23c0      	movs	r3, #192	; 0xc0
 800111a:	025b      	lsls	r3, r3, #9
 800111c:	401a      	ands	r2, r3
 800111e:	2380      	movs	r3, #128	; 0x80
 8001120:	025b      	lsls	r3, r3, #9
 8001122:	429a      	cmp	r2, r3
 8001124:	d10e      	bne.n	8001144 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001126:	4bbb      	ldr	r3, [pc, #748]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001128:	681a      	ldr	r2, [r3, #0]
 800112a:	2380      	movs	r3, #128	; 0x80
 800112c:	029b      	lsls	r3, r3, #10
 800112e:	4013      	ands	r3, r2
 8001130:	d100      	bne.n	8001134 <HAL_RCC_OscConfig+0x58>
 8001132:	e071      	b.n	8001218 <HAL_RCC_OscConfig+0x13c>
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	2b00      	cmp	r3, #0
 800113a:	d000      	beq.n	800113e <HAL_RCC_OscConfig+0x62>
 800113c:	e06c      	b.n	8001218 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 800113e:	2301      	movs	r3, #1
 8001140:	f000 fb4c 	bl	80017dc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	2b01      	cmp	r3, #1
 800114a:	d107      	bne.n	800115c <HAL_RCC_OscConfig+0x80>
 800114c:	4bb1      	ldr	r3, [pc, #708]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4bb0      	ldr	r3, [pc, #704]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001152:	2180      	movs	r1, #128	; 0x80
 8001154:	0249      	lsls	r1, r1, #9
 8001156:	430a      	orrs	r2, r1
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	e02f      	b.n	80011bc <HAL_RCC_OscConfig+0xe0>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d10c      	bne.n	800117e <HAL_RCC_OscConfig+0xa2>
 8001164:	4bab      	ldr	r3, [pc, #684]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001166:	681a      	ldr	r2, [r3, #0]
 8001168:	4baa      	ldr	r3, [pc, #680]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800116a:	49ab      	ldr	r1, [pc, #684]	; (8001418 <HAL_RCC_OscConfig+0x33c>)
 800116c:	400a      	ands	r2, r1
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	4ba8      	ldr	r3, [pc, #672]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	4ba7      	ldr	r3, [pc, #668]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001176:	49a9      	ldr	r1, [pc, #676]	; (800141c <HAL_RCC_OscConfig+0x340>)
 8001178:	400a      	ands	r2, r1
 800117a:	601a      	str	r2, [r3, #0]
 800117c:	e01e      	b.n	80011bc <HAL_RCC_OscConfig+0xe0>
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	2b05      	cmp	r3, #5
 8001184:	d10e      	bne.n	80011a4 <HAL_RCC_OscConfig+0xc8>
 8001186:	4ba3      	ldr	r3, [pc, #652]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4ba2      	ldr	r3, [pc, #648]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800118c:	2180      	movs	r1, #128	; 0x80
 800118e:	02c9      	lsls	r1, r1, #11
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	4b9f      	ldr	r3, [pc, #636]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001196:	681a      	ldr	r2, [r3, #0]
 8001198:	4b9e      	ldr	r3, [pc, #632]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800119a:	2180      	movs	r1, #128	; 0x80
 800119c:	0249      	lsls	r1, r1, #9
 800119e:	430a      	orrs	r2, r1
 80011a0:	601a      	str	r2, [r3, #0]
 80011a2:	e00b      	b.n	80011bc <HAL_RCC_OscConfig+0xe0>
 80011a4:	4b9b      	ldr	r3, [pc, #620]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80011a6:	681a      	ldr	r2, [r3, #0]
 80011a8:	4b9a      	ldr	r3, [pc, #616]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80011aa:	499b      	ldr	r1, [pc, #620]	; (8001418 <HAL_RCC_OscConfig+0x33c>)
 80011ac:	400a      	ands	r2, r1
 80011ae:	601a      	str	r2, [r3, #0]
 80011b0:	4b98      	ldr	r3, [pc, #608]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80011b2:	681a      	ldr	r2, [r3, #0]
 80011b4:	4b97      	ldr	r3, [pc, #604]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80011b6:	4999      	ldr	r1, [pc, #612]	; (800141c <HAL_RCC_OscConfig+0x340>)
 80011b8:	400a      	ands	r2, r1
 80011ba:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d014      	beq.n	80011ee <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff faf8 	bl	80007b8 <HAL_GetTick>
 80011c8:	0003      	movs	r3, r0
 80011ca:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011cc:	e008      	b.n	80011e0 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011ce:	f7ff faf3 	bl	80007b8 <HAL_GetTick>
 80011d2:	0002      	movs	r2, r0
 80011d4:	69bb      	ldr	r3, [r7, #24]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	2b64      	cmp	r3, #100	; 0x64
 80011da:	d901      	bls.n	80011e0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80011dc:	2303      	movs	r3, #3
 80011de:	e2fd      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011e0:	4b8c      	ldr	r3, [pc, #560]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	2380      	movs	r3, #128	; 0x80
 80011e6:	029b      	lsls	r3, r3, #10
 80011e8:	4013      	ands	r3, r2
 80011ea:	d0f0      	beq.n	80011ce <HAL_RCC_OscConfig+0xf2>
 80011ec:	e015      	b.n	800121a <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ee:	f7ff fae3 	bl	80007b8 <HAL_GetTick>
 80011f2:	0003      	movs	r3, r0
 80011f4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f6:	e008      	b.n	800120a <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011f8:	f7ff fade 	bl	80007b8 <HAL_GetTick>
 80011fc:	0002      	movs	r2, r0
 80011fe:	69bb      	ldr	r3, [r7, #24]
 8001200:	1ad3      	subs	r3, r2, r3
 8001202:	2b64      	cmp	r3, #100	; 0x64
 8001204:	d901      	bls.n	800120a <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 8001206:	2303      	movs	r3, #3
 8001208:	e2e8      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800120a:	4b82      	ldr	r3, [pc, #520]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800120c:	681a      	ldr	r2, [r3, #0]
 800120e:	2380      	movs	r3, #128	; 0x80
 8001210:	029b      	lsls	r3, r3, #10
 8001212:	4013      	ands	r3, r2
 8001214:	d1f0      	bne.n	80011f8 <HAL_RCC_OscConfig+0x11c>
 8001216:	e000      	b.n	800121a <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001218:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	2202      	movs	r2, #2
 8001220:	4013      	ands	r3, r2
 8001222:	d100      	bne.n	8001226 <HAL_RCC_OscConfig+0x14a>
 8001224:	e06c      	b.n	8001300 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8001226:	4b7b      	ldr	r3, [pc, #492]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001228:	685b      	ldr	r3, [r3, #4]
 800122a:	220c      	movs	r2, #12
 800122c:	4013      	ands	r3, r2
 800122e:	d00e      	beq.n	800124e <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001230:	4b78      	ldr	r3, [pc, #480]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	220c      	movs	r2, #12
 8001236:	4013      	ands	r3, r2
 8001238:	2b08      	cmp	r3, #8
 800123a:	d11f      	bne.n	800127c <HAL_RCC_OscConfig+0x1a0>
 800123c:	4b75      	ldr	r3, [pc, #468]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800123e:	685a      	ldr	r2, [r3, #4]
 8001240:	23c0      	movs	r3, #192	; 0xc0
 8001242:	025b      	lsls	r3, r3, #9
 8001244:	401a      	ands	r2, r3
 8001246:	2380      	movs	r3, #128	; 0x80
 8001248:	021b      	lsls	r3, r3, #8
 800124a:	429a      	cmp	r2, r3
 800124c:	d116      	bne.n	800127c <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800124e:	4b71      	ldr	r3, [pc, #452]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	2202      	movs	r2, #2
 8001254:	4013      	ands	r3, r2
 8001256:	d005      	beq.n	8001264 <HAL_RCC_OscConfig+0x188>
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	68db      	ldr	r3, [r3, #12]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d001      	beq.n	8001264 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001260:	2301      	movs	r3, #1
 8001262:	e2bb      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001264:	4b6b      	ldr	r3, [pc, #428]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	22f8      	movs	r2, #248	; 0xf8
 800126a:	4393      	bics	r3, r2
 800126c:	0019      	movs	r1, r3
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	691b      	ldr	r3, [r3, #16]
 8001272:	00da      	lsls	r2, r3, #3
 8001274:	4b67      	ldr	r3, [pc, #412]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001276:	430a      	orrs	r2, r1
 8001278:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800127a:	e041      	b.n	8001300 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800127c:	687b      	ldr	r3, [r7, #4]
 800127e:	68db      	ldr	r3, [r3, #12]
 8001280:	2b00      	cmp	r3, #0
 8001282:	d024      	beq.n	80012ce <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001284:	4b63      	ldr	r3, [pc, #396]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001286:	681a      	ldr	r2, [r3, #0]
 8001288:	4b62      	ldr	r3, [pc, #392]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800128a:	2101      	movs	r1, #1
 800128c:	430a      	orrs	r2, r1
 800128e:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001290:	f7ff fa92 	bl	80007b8 <HAL_GetTick>
 8001294:	0003      	movs	r3, r0
 8001296:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001298:	e008      	b.n	80012ac <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800129a:	f7ff fa8d 	bl	80007b8 <HAL_GetTick>
 800129e:	0002      	movs	r2, r0
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	1ad3      	subs	r3, r2, r3
 80012a4:	2b02      	cmp	r3, #2
 80012a6:	d901      	bls.n	80012ac <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 80012a8:	2303      	movs	r3, #3
 80012aa:	e297      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012ac:	4b59      	ldr	r3, [pc, #356]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012ae:	681b      	ldr	r3, [r3, #0]
 80012b0:	2202      	movs	r2, #2
 80012b2:	4013      	ands	r3, r2
 80012b4:	d0f1      	beq.n	800129a <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012b6:	4b57      	ldr	r3, [pc, #348]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	22f8      	movs	r2, #248	; 0xf8
 80012bc:	4393      	bics	r3, r2
 80012be:	0019      	movs	r1, r3
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	691b      	ldr	r3, [r3, #16]
 80012c4:	00da      	lsls	r2, r3, #3
 80012c6:	4b53      	ldr	r3, [pc, #332]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012c8:	430a      	orrs	r2, r1
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e018      	b.n	8001300 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012ce:	4b51      	ldr	r3, [pc, #324]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012d0:	681a      	ldr	r2, [r3, #0]
 80012d2:	4b50      	ldr	r3, [pc, #320]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012d4:	2101      	movs	r1, #1
 80012d6:	438a      	bics	r2, r1
 80012d8:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012da:	f7ff fa6d 	bl	80007b8 <HAL_GetTick>
 80012de:	0003      	movs	r3, r0
 80012e0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012e2:	e008      	b.n	80012f6 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80012e4:	f7ff fa68 	bl	80007b8 <HAL_GetTick>
 80012e8:	0002      	movs	r2, r0
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	1ad3      	subs	r3, r2, r3
 80012ee:	2b02      	cmp	r3, #2
 80012f0:	d901      	bls.n	80012f6 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80012f2:	2303      	movs	r3, #3
 80012f4:	e272      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012f6:	4b47      	ldr	r3, [pc, #284]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80012f8:	681b      	ldr	r3, [r3, #0]
 80012fa:	2202      	movs	r2, #2
 80012fc:	4013      	ands	r3, r2
 80012fe:	d1f1      	bne.n	80012e4 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	2208      	movs	r2, #8
 8001306:	4013      	ands	r3, r2
 8001308:	d036      	beq.n	8001378 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	69db      	ldr	r3, [r3, #28]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d019      	beq.n	8001346 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001312:	4b40      	ldr	r3, [pc, #256]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001314:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001316:	4b3f      	ldr	r3, [pc, #252]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001318:	2101      	movs	r1, #1
 800131a:	430a      	orrs	r2, r1
 800131c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800131e:	f7ff fa4b 	bl	80007b8 <HAL_GetTick>
 8001322:	0003      	movs	r3, r0
 8001324:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001326:	e008      	b.n	800133a <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001328:	f7ff fa46 	bl	80007b8 <HAL_GetTick>
 800132c:	0002      	movs	r2, r0
 800132e:	69bb      	ldr	r3, [r7, #24]
 8001330:	1ad3      	subs	r3, r2, r3
 8001332:	2b02      	cmp	r3, #2
 8001334:	d901      	bls.n	800133a <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 8001336:	2303      	movs	r3, #3
 8001338:	e250      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800133a:	4b36      	ldr	r3, [pc, #216]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800133c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800133e:	2202      	movs	r2, #2
 8001340:	4013      	ands	r3, r2
 8001342:	d0f1      	beq.n	8001328 <HAL_RCC_OscConfig+0x24c>
 8001344:	e018      	b.n	8001378 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001346:	4b33      	ldr	r3, [pc, #204]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001348:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800134a:	4b32      	ldr	r3, [pc, #200]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800134c:	2101      	movs	r1, #1
 800134e:	438a      	bics	r2, r1
 8001350:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001352:	f7ff fa31 	bl	80007b8 <HAL_GetTick>
 8001356:	0003      	movs	r3, r0
 8001358:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800135a:	e008      	b.n	800136e <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800135c:	f7ff fa2c 	bl	80007b8 <HAL_GetTick>
 8001360:	0002      	movs	r2, r0
 8001362:	69bb      	ldr	r3, [r7, #24]
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	2b02      	cmp	r3, #2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e236      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800136e:	4b29      	ldr	r3, [pc, #164]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001370:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001372:	2202      	movs	r2, #2
 8001374:	4013      	ands	r3, r2
 8001376:	d1f1      	bne.n	800135c <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2204      	movs	r2, #4
 800137e:	4013      	ands	r3, r2
 8001380:	d100      	bne.n	8001384 <HAL_RCC_OscConfig+0x2a8>
 8001382:	e0b5      	b.n	80014f0 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001384:	231f      	movs	r3, #31
 8001386:	18fb      	adds	r3, r7, r3
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800138c:	4b21      	ldr	r3, [pc, #132]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800138e:	69da      	ldr	r2, [r3, #28]
 8001390:	2380      	movs	r3, #128	; 0x80
 8001392:	055b      	lsls	r3, r3, #21
 8001394:	4013      	ands	r3, r2
 8001396:	d111      	bne.n	80013bc <HAL_RCC_OscConfig+0x2e0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001398:	4b1e      	ldr	r3, [pc, #120]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800139a:	69da      	ldr	r2, [r3, #28]
 800139c:	4b1d      	ldr	r3, [pc, #116]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800139e:	2180      	movs	r1, #128	; 0x80
 80013a0:	0549      	lsls	r1, r1, #21
 80013a2:	430a      	orrs	r2, r1
 80013a4:	61da      	str	r2, [r3, #28]
 80013a6:	4b1b      	ldr	r3, [pc, #108]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 80013a8:	69da      	ldr	r2, [r3, #28]
 80013aa:	2380      	movs	r3, #128	; 0x80
 80013ac:	055b      	lsls	r3, r3, #21
 80013ae:	4013      	ands	r3, r2
 80013b0:	60fb      	str	r3, [r7, #12]
 80013b2:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80013b4:	231f      	movs	r3, #31
 80013b6:	18fb      	adds	r3, r7, r3
 80013b8:	2201      	movs	r2, #1
 80013ba:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013bc:	4b18      	ldr	r3, [pc, #96]	; (8001420 <HAL_RCC_OscConfig+0x344>)
 80013be:	681a      	ldr	r2, [r3, #0]
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	005b      	lsls	r3, r3, #1
 80013c4:	4013      	ands	r3, r2
 80013c6:	d11a      	bne.n	80013fe <HAL_RCC_OscConfig+0x322>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013c8:	4b15      	ldr	r3, [pc, #84]	; (8001420 <HAL_RCC_OscConfig+0x344>)
 80013ca:	681a      	ldr	r2, [r3, #0]
 80013cc:	4b14      	ldr	r3, [pc, #80]	; (8001420 <HAL_RCC_OscConfig+0x344>)
 80013ce:	2180      	movs	r1, #128	; 0x80
 80013d0:	0049      	lsls	r1, r1, #1
 80013d2:	430a      	orrs	r2, r1
 80013d4:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013d6:	f7ff f9ef 	bl	80007b8 <HAL_GetTick>
 80013da:	0003      	movs	r3, r0
 80013dc:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013de:	e008      	b.n	80013f2 <HAL_RCC_OscConfig+0x316>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013e0:	f7ff f9ea 	bl	80007b8 <HAL_GetTick>
 80013e4:	0002      	movs	r2, r0
 80013e6:	69bb      	ldr	r3, [r7, #24]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	2b64      	cmp	r3, #100	; 0x64
 80013ec:	d901      	bls.n	80013f2 <HAL_RCC_OscConfig+0x316>
        {
          return HAL_TIMEOUT;
 80013ee:	2303      	movs	r3, #3
 80013f0:	e1f4      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013f2:	4b0b      	ldr	r3, [pc, #44]	; (8001420 <HAL_RCC_OscConfig+0x344>)
 80013f4:	681a      	ldr	r2, [r3, #0]
 80013f6:	2380      	movs	r3, #128	; 0x80
 80013f8:	005b      	lsls	r3, r3, #1
 80013fa:	4013      	ands	r3, r2
 80013fc:	d0f0      	beq.n	80013e0 <HAL_RCC_OscConfig+0x304>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	2b01      	cmp	r3, #1
 8001404:	d10e      	bne.n	8001424 <HAL_RCC_OscConfig+0x348>
 8001406:	4b03      	ldr	r3, [pc, #12]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 8001408:	6a1a      	ldr	r2, [r3, #32]
 800140a:	4b02      	ldr	r3, [pc, #8]	; (8001414 <HAL_RCC_OscConfig+0x338>)
 800140c:	2101      	movs	r1, #1
 800140e:	430a      	orrs	r2, r1
 8001410:	621a      	str	r2, [r3, #32]
 8001412:	e035      	b.n	8001480 <HAL_RCC_OscConfig+0x3a4>
 8001414:	40021000 	.word	0x40021000
 8001418:	fffeffff 	.word	0xfffeffff
 800141c:	fffbffff 	.word	0xfffbffff
 8001420:	40007000 	.word	0x40007000
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	689b      	ldr	r3, [r3, #8]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d10c      	bne.n	8001446 <HAL_RCC_OscConfig+0x36a>
 800142c:	4bca      	ldr	r3, [pc, #808]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800142e:	6a1a      	ldr	r2, [r3, #32]
 8001430:	4bc9      	ldr	r3, [pc, #804]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001432:	2101      	movs	r1, #1
 8001434:	438a      	bics	r2, r1
 8001436:	621a      	str	r2, [r3, #32]
 8001438:	4bc7      	ldr	r3, [pc, #796]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800143a:	6a1a      	ldr	r2, [r3, #32]
 800143c:	4bc6      	ldr	r3, [pc, #792]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800143e:	2104      	movs	r1, #4
 8001440:	438a      	bics	r2, r1
 8001442:	621a      	str	r2, [r3, #32]
 8001444:	e01c      	b.n	8001480 <HAL_RCC_OscConfig+0x3a4>
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	689b      	ldr	r3, [r3, #8]
 800144a:	2b05      	cmp	r3, #5
 800144c:	d10c      	bne.n	8001468 <HAL_RCC_OscConfig+0x38c>
 800144e:	4bc2      	ldr	r3, [pc, #776]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001450:	6a1a      	ldr	r2, [r3, #32]
 8001452:	4bc1      	ldr	r3, [pc, #772]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001454:	2104      	movs	r1, #4
 8001456:	430a      	orrs	r2, r1
 8001458:	621a      	str	r2, [r3, #32]
 800145a:	4bbf      	ldr	r3, [pc, #764]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800145c:	6a1a      	ldr	r2, [r3, #32]
 800145e:	4bbe      	ldr	r3, [pc, #760]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001460:	2101      	movs	r1, #1
 8001462:	430a      	orrs	r2, r1
 8001464:	621a      	str	r2, [r3, #32]
 8001466:	e00b      	b.n	8001480 <HAL_RCC_OscConfig+0x3a4>
 8001468:	4bbb      	ldr	r3, [pc, #748]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800146a:	6a1a      	ldr	r2, [r3, #32]
 800146c:	4bba      	ldr	r3, [pc, #744]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800146e:	2101      	movs	r1, #1
 8001470:	438a      	bics	r2, r1
 8001472:	621a      	str	r2, [r3, #32]
 8001474:	4bb8      	ldr	r3, [pc, #736]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001476:	6a1a      	ldr	r2, [r3, #32]
 8001478:	4bb7      	ldr	r3, [pc, #732]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800147a:	2104      	movs	r1, #4
 800147c:	438a      	bics	r2, r1
 800147e:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	689b      	ldr	r3, [r3, #8]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d014      	beq.n	80014b2 <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001488:	f7ff f996 	bl	80007b8 <HAL_GetTick>
 800148c:	0003      	movs	r3, r0
 800148e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001490:	e009      	b.n	80014a6 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7ff f991 	bl	80007b8 <HAL_GetTick>
 8001496:	0002      	movs	r2, r0
 8001498:	69bb      	ldr	r3, [r7, #24]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	4aaf      	ldr	r2, [pc, #700]	; (800175c <HAL_RCC_OscConfig+0x680>)
 800149e:	4293      	cmp	r3, r2
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e19a      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014a6:	4bac      	ldr	r3, [pc, #688]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80014a8:	6a1b      	ldr	r3, [r3, #32]
 80014aa:	2202      	movs	r2, #2
 80014ac:	4013      	ands	r3, r2
 80014ae:	d0f0      	beq.n	8001492 <HAL_RCC_OscConfig+0x3b6>
 80014b0:	e013      	b.n	80014da <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b2:	f7ff f981 	bl	80007b8 <HAL_GetTick>
 80014b6:	0003      	movs	r3, r0
 80014b8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ba:	e009      	b.n	80014d0 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014bc:	f7ff f97c 	bl	80007b8 <HAL_GetTick>
 80014c0:	0002      	movs	r2, r0
 80014c2:	69bb      	ldr	r3, [r7, #24]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	4aa5      	ldr	r2, [pc, #660]	; (800175c <HAL_RCC_OscConfig+0x680>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d901      	bls.n	80014d0 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 80014cc:	2303      	movs	r3, #3
 80014ce:	e185      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014d0:	4ba1      	ldr	r3, [pc, #644]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80014d2:	6a1b      	ldr	r3, [r3, #32]
 80014d4:	2202      	movs	r2, #2
 80014d6:	4013      	ands	r3, r2
 80014d8:	d1f0      	bne.n	80014bc <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80014da:	231f      	movs	r3, #31
 80014dc:	18fb      	adds	r3, r7, r3
 80014de:	781b      	ldrb	r3, [r3, #0]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d105      	bne.n	80014f0 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014e4:	4b9c      	ldr	r3, [pc, #624]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80014e6:	69da      	ldr	r2, [r3, #28]
 80014e8:	4b9b      	ldr	r3, [pc, #620]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80014ea:	499d      	ldr	r1, [pc, #628]	; (8001760 <HAL_RCC_OscConfig+0x684>)
 80014ec:	400a      	ands	r2, r1
 80014ee:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	2210      	movs	r2, #16
 80014f6:	4013      	ands	r3, r2
 80014f8:	d063      	beq.n	80015c2 <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	695b      	ldr	r3, [r3, #20]
 80014fe:	2b01      	cmp	r3, #1
 8001500:	d12a      	bne.n	8001558 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001502:	4b95      	ldr	r3, [pc, #596]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001504:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001506:	4b94      	ldr	r3, [pc, #592]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001508:	2104      	movs	r1, #4
 800150a:	430a      	orrs	r2, r1
 800150c:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 800150e:	4b92      	ldr	r3, [pc, #584]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001510:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001512:	4b91      	ldr	r3, [pc, #580]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001514:	2101      	movs	r1, #1
 8001516:	430a      	orrs	r2, r1
 8001518:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800151a:	f7ff f94d 	bl	80007b8 <HAL_GetTick>
 800151e:	0003      	movs	r3, r0
 8001520:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001522:	e008      	b.n	8001536 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001524:	f7ff f948 	bl	80007b8 <HAL_GetTick>
 8001528:	0002      	movs	r2, r0
 800152a:	69bb      	ldr	r3, [r7, #24]
 800152c:	1ad3      	subs	r3, r2, r3
 800152e:	2b02      	cmp	r3, #2
 8001530:	d901      	bls.n	8001536 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 8001532:	2303      	movs	r3, #3
 8001534:	e152      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001536:	4b88      	ldr	r3, [pc, #544]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001538:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800153a:	2202      	movs	r2, #2
 800153c:	4013      	ands	r3, r2
 800153e:	d0f1      	beq.n	8001524 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001540:	4b85      	ldr	r3, [pc, #532]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001542:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001544:	22f8      	movs	r2, #248	; 0xf8
 8001546:	4393      	bics	r3, r2
 8001548:	0019      	movs	r1, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	699b      	ldr	r3, [r3, #24]
 800154e:	00da      	lsls	r2, r3, #3
 8001550:	4b81      	ldr	r3, [pc, #516]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001552:	430a      	orrs	r2, r1
 8001554:	635a      	str	r2, [r3, #52]	; 0x34
 8001556:	e034      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	695b      	ldr	r3, [r3, #20]
 800155c:	3305      	adds	r3, #5
 800155e:	d111      	bne.n	8001584 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001560:	4b7d      	ldr	r3, [pc, #500]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001562:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001564:	4b7c      	ldr	r3, [pc, #496]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001566:	2104      	movs	r1, #4
 8001568:	438a      	bics	r2, r1
 800156a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800156c:	4b7a      	ldr	r3, [pc, #488]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800156e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001570:	22f8      	movs	r2, #248	; 0xf8
 8001572:	4393      	bics	r3, r2
 8001574:	0019      	movs	r1, r3
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	699b      	ldr	r3, [r3, #24]
 800157a:	00da      	lsls	r2, r3, #3
 800157c:	4b76      	ldr	r3, [pc, #472]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800157e:	430a      	orrs	r2, r1
 8001580:	635a      	str	r2, [r3, #52]	; 0x34
 8001582:	e01e      	b.n	80015c2 <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001584:	4b74      	ldr	r3, [pc, #464]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001586:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001588:	4b73      	ldr	r3, [pc, #460]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800158a:	2104      	movs	r1, #4
 800158c:	430a      	orrs	r2, r1
 800158e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001590:	4b71      	ldr	r3, [pc, #452]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001592:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001594:	4b70      	ldr	r3, [pc, #448]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001596:	2101      	movs	r1, #1
 8001598:	438a      	bics	r2, r1
 800159a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800159c:	f7ff f90c 	bl	80007b8 <HAL_GetTick>
 80015a0:	0003      	movs	r3, r0
 80015a2:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015a4:	e008      	b.n	80015b8 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80015a6:	f7ff f907 	bl	80007b8 <HAL_GetTick>
 80015aa:	0002      	movs	r2, r0
 80015ac:	69bb      	ldr	r3, [r7, #24]
 80015ae:	1ad3      	subs	r3, r2, r3
 80015b0:	2b02      	cmp	r3, #2
 80015b2:	d901      	bls.n	80015b8 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 80015b4:	2303      	movs	r3, #3
 80015b6:	e111      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 80015b8:	4b67      	ldr	r3, [pc, #412]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80015ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80015bc:	2202      	movs	r2, #2
 80015be:	4013      	ands	r3, r2
 80015c0:	d1f1      	bne.n	80015a6 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	2220      	movs	r2, #32
 80015c8:	4013      	ands	r3, r2
 80015ca:	d05c      	beq.n	8001686 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80015cc:	4b62      	ldr	r3, [pc, #392]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80015ce:	685b      	ldr	r3, [r3, #4]
 80015d0:	220c      	movs	r2, #12
 80015d2:	4013      	ands	r3, r2
 80015d4:	2b0c      	cmp	r3, #12
 80015d6:	d00e      	beq.n	80015f6 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80015d8:	4b5f      	ldr	r3, [pc, #380]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80015da:	685b      	ldr	r3, [r3, #4]
 80015dc:	220c      	movs	r2, #12
 80015de:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80015e0:	2b08      	cmp	r3, #8
 80015e2:	d114      	bne.n	800160e <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80015e4:	4b5c      	ldr	r3, [pc, #368]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80015e6:	685a      	ldr	r2, [r3, #4]
 80015e8:	23c0      	movs	r3, #192	; 0xc0
 80015ea:	025b      	lsls	r3, r3, #9
 80015ec:	401a      	ands	r2, r3
 80015ee:	23c0      	movs	r3, #192	; 0xc0
 80015f0:	025b      	lsls	r3, r3, #9
 80015f2:	429a      	cmp	r2, r3
 80015f4:	d10b      	bne.n	800160e <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80015f6:	4b58      	ldr	r3, [pc, #352]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80015f8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80015fa:	2380      	movs	r3, #128	; 0x80
 80015fc:	025b      	lsls	r3, r3, #9
 80015fe:	4013      	ands	r3, r2
 8001600:	d040      	beq.n	8001684 <HAL_RCC_OscConfig+0x5a8>
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	6a1b      	ldr	r3, [r3, #32]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d03c      	beq.n	8001684 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 800160a:	2301      	movs	r3, #1
 800160c:	e0e6      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	6a1b      	ldr	r3, [r3, #32]
 8001612:	2b00      	cmp	r3, #0
 8001614:	d01b      	beq.n	800164e <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001616:	4b50      	ldr	r3, [pc, #320]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001618:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800161a:	4b4f      	ldr	r3, [pc, #316]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800161c:	2180      	movs	r1, #128	; 0x80
 800161e:	0249      	lsls	r1, r1, #9
 8001620:	430a      	orrs	r2, r1
 8001622:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001624:	f7ff f8c8 	bl	80007b8 <HAL_GetTick>
 8001628:	0003      	movs	r3, r0
 800162a:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800162c:	e008      	b.n	8001640 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800162e:	f7ff f8c3 	bl	80007b8 <HAL_GetTick>
 8001632:	0002      	movs	r2, r0
 8001634:	69bb      	ldr	r3, [r7, #24]
 8001636:	1ad3      	subs	r3, r2, r3
 8001638:	2b02      	cmp	r3, #2
 800163a:	d901      	bls.n	8001640 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 800163c:	2303      	movs	r3, #3
 800163e:	e0cd      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001640:	4b45      	ldr	r3, [pc, #276]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001644:	2380      	movs	r3, #128	; 0x80
 8001646:	025b      	lsls	r3, r3, #9
 8001648:	4013      	ands	r3, r2
 800164a:	d0f0      	beq.n	800162e <HAL_RCC_OscConfig+0x552>
 800164c:	e01b      	b.n	8001686 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800164e:	4b42      	ldr	r3, [pc, #264]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001650:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001652:	4b41      	ldr	r3, [pc, #260]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001654:	4943      	ldr	r1, [pc, #268]	; (8001764 <HAL_RCC_OscConfig+0x688>)
 8001656:	400a      	ands	r2, r1
 8001658:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800165a:	f7ff f8ad 	bl	80007b8 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001662:	e008      	b.n	8001676 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001664:	f7ff f8a8 	bl	80007b8 <HAL_GetTick>
 8001668:	0002      	movs	r2, r0
 800166a:	69bb      	ldr	r3, [r7, #24]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	2b02      	cmp	r3, #2
 8001670:	d901      	bls.n	8001676 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 8001672:	2303      	movs	r3, #3
 8001674:	e0b2      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8001676:	4b38      	ldr	r3, [pc, #224]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001678:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800167a:	2380      	movs	r3, #128	; 0x80
 800167c:	025b      	lsls	r3, r3, #9
 800167e:	4013      	ands	r3, r2
 8001680:	d1f0      	bne.n	8001664 <HAL_RCC_OscConfig+0x588>
 8001682:	e000      	b.n	8001686 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8001684:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <HAL_RCC_OscConfig+0x5b4>
 800168e:	e0a4      	b.n	80017da <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001690:	4b31      	ldr	r3, [pc, #196]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	220c      	movs	r2, #12
 8001696:	4013      	ands	r3, r2
 8001698:	2b08      	cmp	r3, #8
 800169a:	d100      	bne.n	800169e <HAL_RCC_OscConfig+0x5c2>
 800169c:	e078      	b.n	8001790 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d14c      	bne.n	8001740 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016a6:	4b2c      	ldr	r3, [pc, #176]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016a8:	681a      	ldr	r2, [r3, #0]
 80016aa:	4b2b      	ldr	r3, [pc, #172]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016ac:	492e      	ldr	r1, [pc, #184]	; (8001768 <HAL_RCC_OscConfig+0x68c>)
 80016ae:	400a      	ands	r2, r1
 80016b0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b2:	f7ff f881 	bl	80007b8 <HAL_GetTick>
 80016b6:	0003      	movs	r3, r0
 80016b8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ba:	e008      	b.n	80016ce <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016bc:	f7ff f87c 	bl	80007b8 <HAL_GetTick>
 80016c0:	0002      	movs	r2, r0
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	1ad3      	subs	r3, r2, r3
 80016c6:	2b02      	cmp	r3, #2
 80016c8:	d901      	bls.n	80016ce <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 80016ca:	2303      	movs	r3, #3
 80016cc:	e086      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80016ce:	4b22      	ldr	r3, [pc, #136]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	2380      	movs	r3, #128	; 0x80
 80016d4:	049b      	lsls	r3, r3, #18
 80016d6:	4013      	ands	r3, r2
 80016d8:	d1f0      	bne.n	80016bc <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016da:	4b1f      	ldr	r3, [pc, #124]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016de:	220f      	movs	r2, #15
 80016e0:	4393      	bics	r3, r2
 80016e2:	0019      	movs	r1, r3
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80016e8:	4b1b      	ldr	r3, [pc, #108]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016ea:	430a      	orrs	r2, r1
 80016ec:	62da      	str	r2, [r3, #44]	; 0x2c
 80016ee:	4b1a      	ldr	r3, [pc, #104]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 80016f0:	685b      	ldr	r3, [r3, #4]
 80016f2:	4a1e      	ldr	r2, [pc, #120]	; (800176c <HAL_RCC_OscConfig+0x690>)
 80016f4:	4013      	ands	r3, r2
 80016f6:	0019      	movs	r1, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001700:	431a      	orrs	r2, r3
 8001702:	4b15      	ldr	r3, [pc, #84]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001704:	430a      	orrs	r2, r1
 8001706:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001708:	4b13      	ldr	r3, [pc, #76]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 800170e:	2180      	movs	r1, #128	; 0x80
 8001710:	0449      	lsls	r1, r1, #17
 8001712:	430a      	orrs	r2, r1
 8001714:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001716:	f7ff f84f 	bl	80007b8 <HAL_GetTick>
 800171a:	0003      	movs	r3, r0
 800171c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800171e:	e008      	b.n	8001732 <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001720:	f7ff f84a 	bl	80007b8 <HAL_GetTick>
 8001724:	0002      	movs	r2, r0
 8001726:	69bb      	ldr	r3, [r7, #24]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	2b02      	cmp	r3, #2
 800172c:	d901      	bls.n	8001732 <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 800172e:	2303      	movs	r3, #3
 8001730:	e054      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001734:	681a      	ldr	r2, [r3, #0]
 8001736:	2380      	movs	r3, #128	; 0x80
 8001738:	049b      	lsls	r3, r3, #18
 800173a:	4013      	ands	r3, r2
 800173c:	d0f0      	beq.n	8001720 <HAL_RCC_OscConfig+0x644>
 800173e:	e04c      	b.n	80017da <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001740:	4b05      	ldr	r3, [pc, #20]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b04      	ldr	r3, [pc, #16]	; (8001758 <HAL_RCC_OscConfig+0x67c>)
 8001746:	4908      	ldr	r1, [pc, #32]	; (8001768 <HAL_RCC_OscConfig+0x68c>)
 8001748:	400a      	ands	r2, r1
 800174a:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7ff f834 	bl	80007b8 <HAL_GetTick>
 8001750:	0003      	movs	r3, r0
 8001752:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001754:	e015      	b.n	8001782 <HAL_RCC_OscConfig+0x6a6>
 8001756:	46c0      	nop			; (mov r8, r8)
 8001758:	40021000 	.word	0x40021000
 800175c:	00001388 	.word	0x00001388
 8001760:	efffffff 	.word	0xefffffff
 8001764:	fffeffff 	.word	0xfffeffff
 8001768:	feffffff 	.word	0xfeffffff
 800176c:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001770:	f7ff f822 	bl	80007b8 <HAL_GetTick>
 8001774:	0002      	movs	r2, r0
 8001776:	69bb      	ldr	r3, [r7, #24]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e02c      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001782:	4b18      	ldr	r3, [pc, #96]	; (80017e4 <HAL_RCC_OscConfig+0x708>)
 8001784:	681a      	ldr	r2, [r3, #0]
 8001786:	2380      	movs	r3, #128	; 0x80
 8001788:	049b      	lsls	r3, r3, #18
 800178a:	4013      	ands	r3, r2
 800178c:	d1f0      	bne.n	8001770 <HAL_RCC_OscConfig+0x694>
 800178e:	e024      	b.n	80017da <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001794:	2b01      	cmp	r3, #1
 8001796:	d101      	bne.n	800179c <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001798:	2301      	movs	r3, #1
 800179a:	e01f      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 800179c:	4b11      	ldr	r3, [pc, #68]	; (80017e4 <HAL_RCC_OscConfig+0x708>)
 800179e:	685b      	ldr	r3, [r3, #4]
 80017a0:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 80017a2:	4b10      	ldr	r3, [pc, #64]	; (80017e4 <HAL_RCC_OscConfig+0x708>)
 80017a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017a6:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017a8:	697a      	ldr	r2, [r7, #20]
 80017aa:	23c0      	movs	r3, #192	; 0xc0
 80017ac:	025b      	lsls	r3, r3, #9
 80017ae:	401a      	ands	r2, r3
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017b4:	429a      	cmp	r2, r3
 80017b6:	d10e      	bne.n	80017d6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80017b8:	693b      	ldr	r3, [r7, #16]
 80017ba:	220f      	movs	r2, #15
 80017bc:	401a      	ands	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80017c2:	429a      	cmp	r2, r3
 80017c4:	d107      	bne.n	80017d6 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 80017c6:	697a      	ldr	r2, [r7, #20]
 80017c8:	23f0      	movs	r3, #240	; 0xf0
 80017ca:	039b      	lsls	r3, r3, #14
 80017cc:	401a      	ands	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d001      	beq.n	80017da <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 80017d6:	2301      	movs	r3, #1
 80017d8:	e000      	b.n	80017dc <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80017da:	2300      	movs	r3, #0
}
 80017dc:	0018      	movs	r0, r3
 80017de:	46bd      	mov	sp, r7
 80017e0:	b008      	add	sp, #32
 80017e2:	bd80      	pop	{r7, pc}
 80017e4:	40021000 	.word	0x40021000

080017e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b084      	sub	sp, #16
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	2b00      	cmp	r3, #0
 80017f6:	d101      	bne.n	80017fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80017f8:	2301      	movs	r3, #1
 80017fa:	e0bf      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80017fc:	4b61      	ldr	r3, [pc, #388]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2201      	movs	r2, #1
 8001802:	4013      	ands	r3, r2
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	429a      	cmp	r2, r3
 8001808:	d911      	bls.n	800182e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800180a:	4b5e      	ldr	r3, [pc, #376]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2201      	movs	r2, #1
 8001810:	4393      	bics	r3, r2
 8001812:	0019      	movs	r1, r3
 8001814:	4b5b      	ldr	r3, [pc, #364]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 8001816:	683a      	ldr	r2, [r7, #0]
 8001818:	430a      	orrs	r2, r1
 800181a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800181c:	4b59      	ldr	r3, [pc, #356]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	2201      	movs	r2, #1
 8001822:	4013      	ands	r3, r2
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	429a      	cmp	r2, r3
 8001828:	d001      	beq.n	800182e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
 800182c:	e0a6      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2202      	movs	r2, #2
 8001834:	4013      	ands	r3, r2
 8001836:	d015      	beq.n	8001864 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	681b      	ldr	r3, [r3, #0]
 800183c:	2204      	movs	r2, #4
 800183e:	4013      	ands	r3, r2
 8001840:	d006      	beq.n	8001850 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001842:	4b51      	ldr	r3, [pc, #324]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001844:	685a      	ldr	r2, [r3, #4]
 8001846:	4b50      	ldr	r3, [pc, #320]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001848:	21e0      	movs	r1, #224	; 0xe0
 800184a:	00c9      	lsls	r1, r1, #3
 800184c:	430a      	orrs	r2, r1
 800184e:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001850:	4b4d      	ldr	r3, [pc, #308]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001852:	685b      	ldr	r3, [r3, #4]
 8001854:	22f0      	movs	r2, #240	; 0xf0
 8001856:	4393      	bics	r3, r2
 8001858:	0019      	movs	r1, r3
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	689a      	ldr	r2, [r3, #8]
 800185e:	4b4a      	ldr	r3, [pc, #296]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001860:	430a      	orrs	r2, r1
 8001862:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	2201      	movs	r2, #1
 800186a:	4013      	ands	r3, r2
 800186c:	d04c      	beq.n	8001908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	685b      	ldr	r3, [r3, #4]
 8001872:	2b01      	cmp	r3, #1
 8001874:	d107      	bne.n	8001886 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001876:	4b44      	ldr	r3, [pc, #272]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001878:	681a      	ldr	r2, [r3, #0]
 800187a:	2380      	movs	r3, #128	; 0x80
 800187c:	029b      	lsls	r3, r3, #10
 800187e:	4013      	ands	r3, r2
 8001880:	d120      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001882:	2301      	movs	r3, #1
 8001884:	e07a      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	685b      	ldr	r3, [r3, #4]
 800188a:	2b02      	cmp	r3, #2
 800188c:	d107      	bne.n	800189e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800188e:	4b3e      	ldr	r3, [pc, #248]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001890:	681a      	ldr	r2, [r3, #0]
 8001892:	2380      	movs	r3, #128	; 0x80
 8001894:	049b      	lsls	r3, r3, #18
 8001896:	4013      	ands	r3, r2
 8001898:	d114      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800189a:	2301      	movs	r3, #1
 800189c:	e06e      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	2b03      	cmp	r3, #3
 80018a4:	d107      	bne.n	80018b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80018a6:	4b38      	ldr	r3, [pc, #224]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 80018a8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018aa:	2380      	movs	r3, #128	; 0x80
 80018ac:	025b      	lsls	r3, r3, #9
 80018ae:	4013      	ands	r3, r2
 80018b0:	d108      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018b2:	2301      	movs	r3, #1
 80018b4:	e062      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018b6:	4b34      	ldr	r3, [pc, #208]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2202      	movs	r2, #2
 80018bc:	4013      	ands	r3, r2
 80018be:	d101      	bne.n	80018c4 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 80018c0:	2301      	movs	r3, #1
 80018c2:	e05b      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80018c4:	4b30      	ldr	r3, [pc, #192]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 80018c6:	685b      	ldr	r3, [r3, #4]
 80018c8:	2203      	movs	r2, #3
 80018ca:	4393      	bics	r3, r2
 80018cc:	0019      	movs	r1, r3
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	4b2d      	ldr	r3, [pc, #180]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 80018d4:	430a      	orrs	r2, r1
 80018d6:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80018d8:	f7fe ff6e 	bl	80007b8 <HAL_GetTick>
 80018dc:	0003      	movs	r3, r0
 80018de:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018e0:	e009      	b.n	80018f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e2:	f7fe ff69 	bl	80007b8 <HAL_GetTick>
 80018e6:	0002      	movs	r2, r0
 80018e8:	68fb      	ldr	r3, [r7, #12]
 80018ea:	1ad3      	subs	r3, r2, r3
 80018ec:	4a27      	ldr	r2, [pc, #156]	; (800198c <HAL_RCC_ClockConfig+0x1a4>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d901      	bls.n	80018f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80018f2:	2303      	movs	r3, #3
 80018f4:	e042      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80018f6:	4b24      	ldr	r3, [pc, #144]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	220c      	movs	r2, #12
 80018fc:	401a      	ands	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	009b      	lsls	r3, r3, #2
 8001904:	429a      	cmp	r2, r3
 8001906:	d1ec      	bne.n	80018e2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001908:	4b1e      	ldr	r3, [pc, #120]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	2201      	movs	r2, #1
 800190e:	4013      	ands	r3, r2
 8001910:	683a      	ldr	r2, [r7, #0]
 8001912:	429a      	cmp	r2, r3
 8001914:	d211      	bcs.n	800193a <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001916:	4b1b      	ldr	r3, [pc, #108]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2201      	movs	r2, #1
 800191c:	4393      	bics	r3, r2
 800191e:	0019      	movs	r1, r3
 8001920:	4b18      	ldr	r3, [pc, #96]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 8001922:	683a      	ldr	r2, [r7, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001928:	4b16      	ldr	r3, [pc, #88]	; (8001984 <HAL_RCC_ClockConfig+0x19c>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2201      	movs	r2, #1
 800192e:	4013      	ands	r3, r2
 8001930:	683a      	ldr	r2, [r7, #0]
 8001932:	429a      	cmp	r2, r3
 8001934:	d001      	beq.n	800193a <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e020      	b.n	800197c <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	2204      	movs	r2, #4
 8001940:	4013      	ands	r3, r2
 8001942:	d009      	beq.n	8001958 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001944:	4b10      	ldr	r3, [pc, #64]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4a11      	ldr	r2, [pc, #68]	; (8001990 <HAL_RCC_ClockConfig+0x1a8>)
 800194a:	4013      	ands	r3, r2
 800194c:	0019      	movs	r1, r3
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	68da      	ldr	r2, [r3, #12]
 8001952:	4b0d      	ldr	r3, [pc, #52]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001954:	430a      	orrs	r2, r1
 8001956:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001958:	f000 f820 	bl	800199c <HAL_RCC_GetSysClockFreq>
 800195c:	0001      	movs	r1, r0
 800195e:	4b0a      	ldr	r3, [pc, #40]	; (8001988 <HAL_RCC_ClockConfig+0x1a0>)
 8001960:	685b      	ldr	r3, [r3, #4]
 8001962:	091b      	lsrs	r3, r3, #4
 8001964:	220f      	movs	r2, #15
 8001966:	4013      	ands	r3, r2
 8001968:	4a0a      	ldr	r2, [pc, #40]	; (8001994 <HAL_RCC_ClockConfig+0x1ac>)
 800196a:	5cd3      	ldrb	r3, [r2, r3]
 800196c:	000a      	movs	r2, r1
 800196e:	40da      	lsrs	r2, r3
 8001970:	4b09      	ldr	r3, [pc, #36]	; (8001998 <HAL_RCC_ClockConfig+0x1b0>)
 8001972:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001974:	2000      	movs	r0, #0
 8001976:	f7fe fed9 	bl	800072c <HAL_InitTick>
  
  return HAL_OK;
 800197a:	2300      	movs	r3, #0
}
 800197c:	0018      	movs	r0, r3
 800197e:	46bd      	mov	sp, r7
 8001980:	b004      	add	sp, #16
 8001982:	bd80      	pop	{r7, pc}
 8001984:	40022000 	.word	0x40022000
 8001988:	40021000 	.word	0x40021000
 800198c:	00001388 	.word	0x00001388
 8001990:	fffff8ff 	.word	0xfffff8ff
 8001994:	08002370 	.word	0x08002370
 8001998:	20000000 	.word	0x20000000

0800199c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800199c:	b590      	push	{r4, r7, lr}
 800199e:	b08f      	sub	sp, #60	; 0x3c
 80019a0:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 80019a2:	2314      	movs	r3, #20
 80019a4:	18fb      	adds	r3, r7, r3
 80019a6:	4a37      	ldr	r2, [pc, #220]	; (8001a84 <HAL_RCC_GetSysClockFreq+0xe8>)
 80019a8:	ca13      	ldmia	r2!, {r0, r1, r4}
 80019aa:	c313      	stmia	r3!, {r0, r1, r4}
 80019ac:	6812      	ldr	r2, [r2, #0]
 80019ae:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 80019b0:	1d3b      	adds	r3, r7, #4
 80019b2:	4a35      	ldr	r2, [pc, #212]	; (8001a88 <HAL_RCC_GetSysClockFreq+0xec>)
 80019b4:	ca13      	ldmia	r2!, {r0, r1, r4}
 80019b6:	c313      	stmia	r3!, {r0, r1, r4}
 80019b8:	6812      	ldr	r2, [r2, #0]
 80019ba:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80019bc:	2300      	movs	r3, #0
 80019be:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019c0:	2300      	movs	r3, #0
 80019c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80019c4:	2300      	movs	r3, #0
 80019c6:	637b      	str	r3, [r7, #52]	; 0x34
 80019c8:	2300      	movs	r3, #0
 80019ca:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 80019cc:	2300      	movs	r3, #0
 80019ce:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 80019d0:	4b2e      	ldr	r3, [pc, #184]	; (8001a8c <HAL_RCC_GetSysClockFreq+0xf0>)
 80019d2:	685b      	ldr	r3, [r3, #4]
 80019d4:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80019d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019d8:	220c      	movs	r2, #12
 80019da:	4013      	ands	r3, r2
 80019dc:	2b08      	cmp	r3, #8
 80019de:	d006      	beq.n	80019ee <HAL_RCC_GetSysClockFreq+0x52>
 80019e0:	2b0c      	cmp	r3, #12
 80019e2:	d043      	beq.n	8001a6c <HAL_RCC_GetSysClockFreq+0xd0>
 80019e4:	2b04      	cmp	r3, #4
 80019e6:	d144      	bne.n	8001a72 <HAL_RCC_GetSysClockFreq+0xd6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80019e8:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <HAL_RCC_GetSysClockFreq+0xf4>)
 80019ea:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80019ec:	e044      	b.n	8001a78 <HAL_RCC_GetSysClockFreq+0xdc>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80019ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019f0:	0c9b      	lsrs	r3, r3, #18
 80019f2:	220f      	movs	r2, #15
 80019f4:	4013      	ands	r3, r2
 80019f6:	2214      	movs	r2, #20
 80019f8:	18ba      	adds	r2, r7, r2
 80019fa:	5cd3      	ldrb	r3, [r2, r3]
 80019fc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80019fe:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <HAL_RCC_GetSysClockFreq+0xf0>)
 8001a00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a02:	220f      	movs	r2, #15
 8001a04:	4013      	ands	r3, r2
 8001a06:	1d3a      	adds	r2, r7, #4
 8001a08:	5cd3      	ldrb	r3, [r2, r3]
 8001a0a:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001a0c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a0e:	23c0      	movs	r3, #192	; 0xc0
 8001a10:	025b      	lsls	r3, r3, #9
 8001a12:	401a      	ands	r2, r3
 8001a14:	2380      	movs	r3, #128	; 0x80
 8001a16:	025b      	lsls	r3, r3, #9
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d109      	bne.n	8001a30 <HAL_RCC_GetSysClockFreq+0x94>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a1c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a1e:	481c      	ldr	r0, [pc, #112]	; (8001a90 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a20:	f7fe fb72 	bl	8000108 <__udivsi3>
 8001a24:	0003      	movs	r3, r0
 8001a26:	001a      	movs	r2, r3
 8001a28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a2a:	4353      	muls	r3, r2
 8001a2c:	637b      	str	r3, [r7, #52]	; 0x34
 8001a2e:	e01a      	b.n	8001a66 <HAL_RCC_GetSysClockFreq+0xca>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8001a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001a32:	23c0      	movs	r3, #192	; 0xc0
 8001a34:	025b      	lsls	r3, r3, #9
 8001a36:	401a      	ands	r2, r3
 8001a38:	23c0      	movs	r3, #192	; 0xc0
 8001a3a:	025b      	lsls	r3, r3, #9
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d109      	bne.n	8001a54 <HAL_RCC_GetSysClockFreq+0xb8>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a40:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a42:	4814      	ldr	r0, [pc, #80]	; (8001a94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a44:	f7fe fb60 	bl	8000108 <__udivsi3>
 8001a48:	0003      	movs	r3, r0
 8001a4a:	001a      	movs	r2, r3
 8001a4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a4e:	4353      	muls	r3, r2
 8001a50:	637b      	str	r3, [r7, #52]	; 0x34
 8001a52:	e008      	b.n	8001a66 <HAL_RCC_GetSysClockFreq+0xca>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001a54:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001a56:	480e      	ldr	r0, [pc, #56]	; (8001a90 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a58:	f7fe fb56 	bl	8000108 <__udivsi3>
 8001a5c:	0003      	movs	r3, r0
 8001a5e:	001a      	movs	r2, r3
 8001a60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a62:	4353      	muls	r3, r2
 8001a64:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001a66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a68:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a6a:	e005      	b.n	8001a78 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001a6c:	4b09      	ldr	r3, [pc, #36]	; (8001a94 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a6e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a70:	e002      	b.n	8001a78 <HAL_RCC_GetSysClockFreq+0xdc>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001a72:	4b07      	ldr	r3, [pc, #28]	; (8001a90 <HAL_RCC_GetSysClockFreq+0xf4>)
 8001a74:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001a76:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001a7a:	0018      	movs	r0, r3
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	b00f      	add	sp, #60	; 0x3c
 8001a80:	bd90      	pop	{r4, r7, pc}
 8001a82:	46c0      	nop			; (mov r8, r8)
 8001a84:	08002350 	.word	0x08002350
 8001a88:	08002360 	.word	0x08002360
 8001a8c:	40021000 	.word	0x40021000
 8001a90:	007a1200 	.word	0x007a1200
 8001a94:	02dc6c00 	.word	0x02dc6c00

08001a98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a9c:	4b02      	ldr	r3, [pc, #8]	; (8001aa8 <HAL_RCC_GetHCLKFreq+0x10>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
}
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	46c0      	nop			; (mov r8, r8)
 8001aa8:	20000000 	.word	0x20000000

08001aac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001ab0:	f7ff fff2 	bl	8001a98 <HAL_RCC_GetHCLKFreq>
 8001ab4:	0001      	movs	r1, r0
 8001ab6:	4b06      	ldr	r3, [pc, #24]	; (8001ad0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	0a1b      	lsrs	r3, r3, #8
 8001abc:	2207      	movs	r2, #7
 8001abe:	4013      	ands	r3, r2
 8001ac0:	4a04      	ldr	r2, [pc, #16]	; (8001ad4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ac2:	5cd3      	ldrb	r3, [r2, r3]
 8001ac4:	40d9      	lsrs	r1, r3
 8001ac6:	000b      	movs	r3, r1
}    
 8001ac8:	0018      	movs	r0, r3
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bd80      	pop	{r7, pc}
 8001ace:	46c0      	nop			; (mov r8, r8)
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	08002380 	.word	0x08002380

08001ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b086      	sub	sp, #24
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681a      	ldr	r2, [r3, #0]
 8001aec:	2380      	movs	r3, #128	; 0x80
 8001aee:	025b      	lsls	r3, r3, #9
 8001af0:	4013      	ands	r3, r2
 8001af2:	d100      	bne.n	8001af6 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001af4:	e08f      	b.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001af6:	2317      	movs	r3, #23
 8001af8:	18fb      	adds	r3, r7, r3
 8001afa:	2200      	movs	r2, #0
 8001afc:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001afe:	4b67      	ldr	r3, [pc, #412]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b00:	69da      	ldr	r2, [r3, #28]
 8001b02:	2380      	movs	r3, #128	; 0x80
 8001b04:	055b      	lsls	r3, r3, #21
 8001b06:	4013      	ands	r3, r2
 8001b08:	d111      	bne.n	8001b2e <HAL_RCCEx_PeriphCLKConfig+0x56>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b0a:	4b64      	ldr	r3, [pc, #400]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b0c:	69da      	ldr	r2, [r3, #28]
 8001b0e:	4b63      	ldr	r3, [pc, #396]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b10:	2180      	movs	r1, #128	; 0x80
 8001b12:	0549      	lsls	r1, r1, #21
 8001b14:	430a      	orrs	r2, r1
 8001b16:	61da      	str	r2, [r3, #28]
 8001b18:	4b60      	ldr	r3, [pc, #384]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b1a:	69da      	ldr	r2, [r3, #28]
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	055b      	lsls	r3, r3, #21
 8001b20:	4013      	ands	r3, r2
 8001b22:	60bb      	str	r3, [r7, #8]
 8001b24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001b26:	2317      	movs	r3, #23
 8001b28:	18fb      	adds	r3, r7, r3
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b2e:	4b5c      	ldr	r3, [pc, #368]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001b30:	681a      	ldr	r2, [r3, #0]
 8001b32:	2380      	movs	r3, #128	; 0x80
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4013      	ands	r3, r2
 8001b38:	d11a      	bne.n	8001b70 <HAL_RCCEx_PeriphCLKConfig+0x98>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001b3a:	4b59      	ldr	r3, [pc, #356]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	4b58      	ldr	r3, [pc, #352]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001b40:	2180      	movs	r1, #128	; 0x80
 8001b42:	0049      	lsls	r1, r1, #1
 8001b44:	430a      	orrs	r2, r1
 8001b46:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001b48:	f7fe fe36 	bl	80007b8 <HAL_GetTick>
 8001b4c:	0003      	movs	r3, r0
 8001b4e:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b50:	e008      	b.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b52:	f7fe fe31 	bl	80007b8 <HAL_GetTick>
 8001b56:	0002      	movs	r2, r0
 8001b58:	693b      	ldr	r3, [r7, #16]
 8001b5a:	1ad3      	subs	r3, r2, r3
 8001b5c:	2b64      	cmp	r3, #100	; 0x64
 8001b5e:	d901      	bls.n	8001b64 <HAL_RCCEx_PeriphCLKConfig+0x8c>
        {
          return HAL_TIMEOUT;
 8001b60:	2303      	movs	r3, #3
 8001b62:	e097      	b.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b64:	4b4e      	ldr	r3, [pc, #312]	; (8001ca0 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8001b66:	681a      	ldr	r2, [r3, #0]
 8001b68:	2380      	movs	r3, #128	; 0x80
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	d0f0      	beq.n	8001b52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001b70:	4b4a      	ldr	r3, [pc, #296]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b72:	6a1a      	ldr	r2, [r3, #32]
 8001b74:	23c0      	movs	r3, #192	; 0xc0
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4013      	ands	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	2b00      	cmp	r3, #0
 8001b80:	d034      	beq.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x114>
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	685a      	ldr	r2, [r3, #4]
 8001b86:	23c0      	movs	r3, #192	; 0xc0
 8001b88:	009b      	lsls	r3, r3, #2
 8001b8a:	4013      	ands	r3, r2
 8001b8c:	68fa      	ldr	r2, [r7, #12]
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	d02c      	beq.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001b92:	4b42      	ldr	r3, [pc, #264]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b94:	6a1b      	ldr	r3, [r3, #32]
 8001b96:	4a43      	ldr	r2, [pc, #268]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b98:	4013      	ands	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001b9c:	4b3f      	ldr	r3, [pc, #252]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001b9e:	6a1a      	ldr	r2, [r3, #32]
 8001ba0:	4b3e      	ldr	r3, [pc, #248]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001ba2:	2180      	movs	r1, #128	; 0x80
 8001ba4:	0249      	lsls	r1, r1, #9
 8001ba6:	430a      	orrs	r2, r1
 8001ba8:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001baa:	4b3c      	ldr	r3, [pc, #240]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001bac:	6a1a      	ldr	r2, [r3, #32]
 8001bae:	4b3b      	ldr	r3, [pc, #236]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001bb0:	493d      	ldr	r1, [pc, #244]	; (8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bb2:	400a      	ands	r2, r1
 8001bb4:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001bb6:	4b39      	ldr	r3, [pc, #228]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001bb8:	68fa      	ldr	r2, [r7, #12]
 8001bba:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	4013      	ands	r3, r2
 8001bc2:	d013      	beq.n	8001bec <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bc4:	f7fe fdf8 	bl	80007b8 <HAL_GetTick>
 8001bc8:	0003      	movs	r3, r0
 8001bca:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bcc:	e009      	b.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001bce:	f7fe fdf3 	bl	80007b8 <HAL_GetTick>
 8001bd2:	0002      	movs	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	4a34      	ldr	r2, [pc, #208]	; (8001cac <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d901      	bls.n	8001be2 <HAL_RCCEx_PeriphCLKConfig+0x10a>
          {
            return HAL_TIMEOUT;
 8001bde:	2303      	movs	r3, #3
 8001be0:	e058      	b.n	8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001be2:	4b2e      	ldr	r3, [pc, #184]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001be4:	6a1b      	ldr	r3, [r3, #32]
 8001be6:	2202      	movs	r2, #2
 8001be8:	4013      	ands	r3, r2
 8001bea:	d0f0      	beq.n	8001bce <HAL_RCCEx_PeriphCLKConfig+0xf6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001bec:	4b2b      	ldr	r3, [pc, #172]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001bee:	6a1b      	ldr	r3, [r3, #32]
 8001bf0:	4a2c      	ldr	r2, [pc, #176]	; (8001ca4 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001bf2:	4013      	ands	r3, r2
 8001bf4:	0019      	movs	r1, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	685a      	ldr	r2, [r3, #4]
 8001bfa:	4b28      	ldr	r3, [pc, #160]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001c00:	2317      	movs	r3, #23
 8001c02:	18fb      	adds	r3, r7, r3
 8001c04:	781b      	ldrb	r3, [r3, #0]
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d105      	bne.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x13e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001c0a:	4b24      	ldr	r3, [pc, #144]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c0c:	69da      	ldr	r2, [r3, #28]
 8001c0e:	4b23      	ldr	r3, [pc, #140]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c10:	4927      	ldr	r1, [pc, #156]	; (8001cb0 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001c12:	400a      	ands	r2, r1
 8001c14:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	2201      	movs	r2, #1
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	d009      	beq.n	8001c34 <HAL_RCCEx_PeriphCLKConfig+0x15c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001c20:	4b1e      	ldr	r3, [pc, #120]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c24:	2203      	movs	r2, #3
 8001c26:	4393      	bics	r3, r2
 8001c28:	0019      	movs	r1, r3
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	689a      	ldr	r2, [r3, #8]
 8001c2e:	4b1b      	ldr	r3, [pc, #108]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c30:	430a      	orrs	r2, r1
 8001c32:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	2220      	movs	r2, #32
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	d009      	beq.n	8001c52 <HAL_RCCEx_PeriphCLKConfig+0x17a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001c3e:	4b17      	ldr	r3, [pc, #92]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c42:	2210      	movs	r2, #16
 8001c44:	4393      	bics	r3, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	68da      	ldr	r2, [r3, #12]
 8001c4c:	4b13      	ldr	r3, [pc, #76]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c4e:	430a      	orrs	r2, r1
 8001c50:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681a      	ldr	r2, [r3, #0]
 8001c56:	2380      	movs	r3, #128	; 0x80
 8001c58:	029b      	lsls	r3, r3, #10
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	d009      	beq.n	8001c72 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001c5e:	4b0f      	ldr	r3, [pc, #60]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c62:	2280      	movs	r2, #128	; 0x80
 8001c64:	4393      	bics	r3, r2
 8001c66:	0019      	movs	r1, r3
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	695a      	ldr	r2, [r3, #20]
 8001c6c:	4b0b      	ldr	r3, [pc, #44]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c6e:	430a      	orrs	r2, r1
 8001c70:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	2380      	movs	r3, #128	; 0x80
 8001c78:	00db      	lsls	r3, r3, #3
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	d009      	beq.n	8001c92 <HAL_RCCEx_PeriphCLKConfig+0x1ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001c7e:	4b07      	ldr	r3, [pc, #28]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c82:	2240      	movs	r2, #64	; 0x40
 8001c84:	4393      	bics	r3, r2
 8001c86:	0019      	movs	r1, r3
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	691a      	ldr	r2, [r3, #16]
 8001c8c:	4b03      	ldr	r3, [pc, #12]	; (8001c9c <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8001c8e:	430a      	orrs	r2, r1
 8001c90:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001c92:	2300      	movs	r3, #0
}
 8001c94:	0018      	movs	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	b006      	add	sp, #24
 8001c9a:	bd80      	pop	{r7, pc}
 8001c9c:	40021000 	.word	0x40021000
 8001ca0:	40007000 	.word	0x40007000
 8001ca4:	fffffcff 	.word	0xfffffcff
 8001ca8:	fffeffff 	.word	0xfffeffff
 8001cac:	00001388 	.word	0x00001388
 8001cb0:	efffffff 	.word	0xefffffff

08001cb4 <HAL_HalfDuplex_Init>:
  *        parameters in the UART_InitTypeDef and creates the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HalfDuplex_Init(UART_HandleTypeDef *huart)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b082      	sub	sp, #8
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d101      	bne.n	8001cc6 <HAL_HalfDuplex_Init+0x12>
  {
    return HAL_ERROR;
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	e04c      	b.n	8001d60 <HAL_HalfDuplex_Init+0xac>
  }

  /* Check UART instance */
  assert_param(IS_UART_HALFDUPLEX_INSTANCE(huart->Instance));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d107      	bne.n	8001cde <HAL_HalfDuplex_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	2274      	movs	r2, #116	; 0x74
 8001cd2:	2100      	movs	r1, #0
 8001cd4:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	0018      	movs	r0, r3
 8001cda:	f7fe fc83 	bl	80005e4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	2224      	movs	r2, #36	; 0x24
 8001ce2:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	681a      	ldr	r2, [r3, #0]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	2101      	movs	r1, #1
 8001cf0:	438a      	bics	r2, r1
 8001cf2:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	0018      	movs	r0, r3
 8001cf8:	f000 f838 	bl	8001d6c <UART_SetConfig>
 8001cfc:	0003      	movs	r3, r0
 8001cfe:	2b01      	cmp	r3, #1
 8001d00:	d101      	bne.n	8001d06 <HAL_HalfDuplex_Init+0x52>
  {
    return HAL_ERROR;
 8001d02:	2301      	movs	r3, #1
 8001d04:	e02c      	b.n	8001d60 <HAL_HalfDuplex_Init+0xac>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d003      	beq.n	8001d16 <HAL_HalfDuplex_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	0018      	movs	r0, r3
 8001d12:	f000 f969 	bl	8001fe8 <UART_AdvFeatureConfig>

  /* In half-duplex mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported) and IREN (if IrDA is supported) bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	685a      	ldr	r2, [r3, #4]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	4911      	ldr	r1, [pc, #68]	; (8001d68 <HAL_HalfDuplex_Init+0xb4>)
 8001d22:	400a      	ands	r2, r1
 8001d24:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_IREN | USART_CR3_SCEN));
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	689a      	ldr	r2, [r3, #8]
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	2122      	movs	r1, #34	; 0x22
 8001d32:	438a      	bics	r2, r1
 8001d34:	609a      	str	r2, [r3, #8]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_IREN);
#endif /* USART_CR3_IREN */
#endif /* USART_CR3_SCEN */

  /* Enable the Half-Duplex mode by setting the HDSEL bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	689a      	ldr	r2, [r3, #8]
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2108      	movs	r1, #8
 8001d42:	430a      	orrs	r2, r1
 8001d44:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	681a      	ldr	r2, [r3, #0]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	2101      	movs	r1, #1
 8001d52:	430a      	orrs	r2, r1
 8001d54:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	0018      	movs	r0, r3
 8001d5a:	f000 f9f9 	bl	8002150 <UART_CheckIdleState>
 8001d5e:	0003      	movs	r3, r0
}
 8001d60:	0018      	movs	r0, r3
 8001d62:	46bd      	mov	sp, r7
 8001d64:	b002      	add	sp, #8
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	ffffb7ff 	.word	0xffffb7ff

08001d6c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b088      	sub	sp, #32
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8001d74:	231e      	movs	r3, #30
 8001d76:	18fb      	adds	r3, r7, r3
 8001d78:	2200      	movs	r2, #0
 8001d7a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	689a      	ldr	r2, [r3, #8]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	691b      	ldr	r3, [r3, #16]
 8001d84:	431a      	orrs	r2, r3
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	695b      	ldr	r3, [r3, #20]
 8001d8a:	431a      	orrs	r2, r3
 8001d8c:	687b      	ldr	r3, [r7, #4]
 8001d8e:	69db      	ldr	r3, [r3, #28]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a8b      	ldr	r2, [pc, #556]	; (8001fc8 <UART_SetConfig+0x25c>)
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	0019      	movs	r1, r3
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	697a      	ldr	r2, [r7, #20]
 8001da6:	430a      	orrs	r2, r1
 8001da8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	4a86      	ldr	r2, [pc, #536]	; (8001fcc <UART_SetConfig+0x260>)
 8001db2:	4013      	ands	r3, r2
 8001db4:	0019      	movs	r1, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	68da      	ldr	r2, [r3, #12]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	430a      	orrs	r2, r1
 8001dc0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	699b      	ldr	r3, [r3, #24]
 8001dc6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	6a1b      	ldr	r3, [r3, #32]
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	4313      	orrs	r3, r2
 8001dd0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	4a7d      	ldr	r2, [pc, #500]	; (8001fd0 <UART_SetConfig+0x264>)
 8001dda:	4013      	ands	r3, r2
 8001ddc:	0019      	movs	r1, r3
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	697a      	ldr	r2, [r7, #20]
 8001de4:	430a      	orrs	r2, r1
 8001de6:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a79      	ldr	r2, [pc, #484]	; (8001fd4 <UART_SetConfig+0x268>)
 8001dee:	4293      	cmp	r3, r2
 8001df0:	d125      	bne.n	8001e3e <UART_SetConfig+0xd2>
 8001df2:	4b79      	ldr	r3, [pc, #484]	; (8001fd8 <UART_SetConfig+0x26c>)
 8001df4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001df6:	2203      	movs	r2, #3
 8001df8:	4013      	ands	r3, r2
 8001dfa:	2b01      	cmp	r3, #1
 8001dfc:	d00f      	beq.n	8001e1e <UART_SetConfig+0xb2>
 8001dfe:	d304      	bcc.n	8001e0a <UART_SetConfig+0x9e>
 8001e00:	2b02      	cmp	r3, #2
 8001e02:	d011      	beq.n	8001e28 <UART_SetConfig+0xbc>
 8001e04:	2b03      	cmp	r3, #3
 8001e06:	d005      	beq.n	8001e14 <UART_SetConfig+0xa8>
 8001e08:	e013      	b.n	8001e32 <UART_SetConfig+0xc6>
 8001e0a:	231f      	movs	r3, #31
 8001e0c:	18fb      	adds	r3, r7, r3
 8001e0e:	2200      	movs	r2, #0
 8001e10:	701a      	strb	r2, [r3, #0]
 8001e12:	e022      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e14:	231f      	movs	r3, #31
 8001e16:	18fb      	adds	r3, r7, r3
 8001e18:	2202      	movs	r2, #2
 8001e1a:	701a      	strb	r2, [r3, #0]
 8001e1c:	e01d      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e1e:	231f      	movs	r3, #31
 8001e20:	18fb      	adds	r3, r7, r3
 8001e22:	2204      	movs	r2, #4
 8001e24:	701a      	strb	r2, [r3, #0]
 8001e26:	e018      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e28:	231f      	movs	r3, #31
 8001e2a:	18fb      	adds	r3, r7, r3
 8001e2c:	2208      	movs	r2, #8
 8001e2e:	701a      	strb	r2, [r3, #0]
 8001e30:	e013      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e32:	231f      	movs	r3, #31
 8001e34:	18fb      	adds	r3, r7, r3
 8001e36:	2210      	movs	r2, #16
 8001e38:	701a      	strb	r2, [r3, #0]
 8001e3a:	46c0      	nop			; (mov r8, r8)
 8001e3c:	e00d      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a66      	ldr	r2, [pc, #408]	; (8001fdc <UART_SetConfig+0x270>)
 8001e44:	4293      	cmp	r3, r2
 8001e46:	d104      	bne.n	8001e52 <UART_SetConfig+0xe6>
 8001e48:	231f      	movs	r3, #31
 8001e4a:	18fb      	adds	r3, r7, r3
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	701a      	strb	r2, [r3, #0]
 8001e50:	e003      	b.n	8001e5a <UART_SetConfig+0xee>
 8001e52:	231f      	movs	r3, #31
 8001e54:	18fb      	adds	r3, r7, r3
 8001e56:	2210      	movs	r2, #16
 8001e58:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	69da      	ldr	r2, [r3, #28]
 8001e5e:	2380      	movs	r3, #128	; 0x80
 8001e60:	021b      	lsls	r3, r3, #8
 8001e62:	429a      	cmp	r2, r3
 8001e64:	d15c      	bne.n	8001f20 <UART_SetConfig+0x1b4>
  {
    switch (clocksource)
 8001e66:	231f      	movs	r3, #31
 8001e68:	18fb      	adds	r3, r7, r3
 8001e6a:	781b      	ldrb	r3, [r3, #0]
 8001e6c:	2b02      	cmp	r3, #2
 8001e6e:	d00d      	beq.n	8001e8c <UART_SetConfig+0x120>
 8001e70:	dc02      	bgt.n	8001e78 <UART_SetConfig+0x10c>
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d005      	beq.n	8001e82 <UART_SetConfig+0x116>
 8001e76:	e015      	b.n	8001ea4 <UART_SetConfig+0x138>
 8001e78:	2b04      	cmp	r3, #4
 8001e7a:	d00a      	beq.n	8001e92 <UART_SetConfig+0x126>
 8001e7c:	2b08      	cmp	r3, #8
 8001e7e:	d00d      	beq.n	8001e9c <UART_SetConfig+0x130>
 8001e80:	e010      	b.n	8001ea4 <UART_SetConfig+0x138>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001e82:	f7ff fe13 	bl	8001aac <HAL_RCC_GetPCLK1Freq>
 8001e86:	0003      	movs	r3, r0
 8001e88:	61bb      	str	r3, [r7, #24]
        break;
 8001e8a:	e012      	b.n	8001eb2 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001e8c:	4b54      	ldr	r3, [pc, #336]	; (8001fe0 <UART_SetConfig+0x274>)
 8001e8e:	61bb      	str	r3, [r7, #24]
        break;
 8001e90:	e00f      	b.n	8001eb2 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001e92:	f7ff fd83 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8001e96:	0003      	movs	r3, r0
 8001e98:	61bb      	str	r3, [r7, #24]
        break;
 8001e9a:	e00a      	b.n	8001eb2 <UART_SetConfig+0x146>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001e9c:	2380      	movs	r3, #128	; 0x80
 8001e9e:	021b      	lsls	r3, r3, #8
 8001ea0:	61bb      	str	r3, [r7, #24]
        break;
 8001ea2:	e006      	b.n	8001eb2 <UART_SetConfig+0x146>
      default:
        pclk = 0U;
 8001ea4:	2300      	movs	r3, #0
 8001ea6:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001ea8:	231e      	movs	r3, #30
 8001eaa:	18fb      	adds	r3, r7, r3
 8001eac:	2201      	movs	r2, #1
 8001eae:	701a      	strb	r2, [r3, #0]
        break;
 8001eb0:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8001eb2:	69bb      	ldr	r3, [r7, #24]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d100      	bne.n	8001eba <UART_SetConfig+0x14e>
 8001eb8:	e079      	b.n	8001fae <UART_SetConfig+0x242>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8001eba:	69bb      	ldr	r3, [r7, #24]
 8001ebc:	005a      	lsls	r2, r3, #1
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	085b      	lsrs	r3, r3, #1
 8001ec4:	18d2      	adds	r2, r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	685b      	ldr	r3, [r3, #4]
 8001eca:	0019      	movs	r1, r3
 8001ecc:	0010      	movs	r0, r2
 8001ece:	f7fe f91b 	bl	8000108 <__udivsi3>
 8001ed2:	0003      	movs	r3, r0
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	2b0f      	cmp	r3, #15
 8001edc:	d91b      	bls.n	8001f16 <UART_SetConfig+0x1aa>
 8001ede:	693b      	ldr	r3, [r7, #16]
 8001ee0:	4a40      	ldr	r2, [pc, #256]	; (8001fe4 <UART_SetConfig+0x278>)
 8001ee2:	4293      	cmp	r3, r2
 8001ee4:	d817      	bhi.n	8001f16 <UART_SetConfig+0x1aa>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	200e      	movs	r0, #14
 8001eec:	183b      	adds	r3, r7, r0
 8001eee:	210f      	movs	r1, #15
 8001ef0:	438a      	bics	r2, r1
 8001ef2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8001ef4:	693b      	ldr	r3, [r7, #16]
 8001ef6:	085b      	lsrs	r3, r3, #1
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2207      	movs	r2, #7
 8001efc:	4013      	ands	r3, r2
 8001efe:	b299      	uxth	r1, r3
 8001f00:	183b      	adds	r3, r7, r0
 8001f02:	183a      	adds	r2, r7, r0
 8001f04:	8812      	ldrh	r2, [r2, #0]
 8001f06:	430a      	orrs	r2, r1
 8001f08:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	183a      	adds	r2, r7, r0
 8001f10:	8812      	ldrh	r2, [r2, #0]
 8001f12:	60da      	str	r2, [r3, #12]
 8001f14:	e04b      	b.n	8001fae <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8001f16:	231e      	movs	r3, #30
 8001f18:	18fb      	adds	r3, r7, r3
 8001f1a:	2201      	movs	r2, #1
 8001f1c:	701a      	strb	r2, [r3, #0]
 8001f1e:	e046      	b.n	8001fae <UART_SetConfig+0x242>
      }
    }
  }
  else
  {
    switch (clocksource)
 8001f20:	231f      	movs	r3, #31
 8001f22:	18fb      	adds	r3, r7, r3
 8001f24:	781b      	ldrb	r3, [r3, #0]
 8001f26:	2b02      	cmp	r3, #2
 8001f28:	d00d      	beq.n	8001f46 <UART_SetConfig+0x1da>
 8001f2a:	dc02      	bgt.n	8001f32 <UART_SetConfig+0x1c6>
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d005      	beq.n	8001f3c <UART_SetConfig+0x1d0>
 8001f30:	e015      	b.n	8001f5e <UART_SetConfig+0x1f2>
 8001f32:	2b04      	cmp	r3, #4
 8001f34:	d00a      	beq.n	8001f4c <UART_SetConfig+0x1e0>
 8001f36:	2b08      	cmp	r3, #8
 8001f38:	d00d      	beq.n	8001f56 <UART_SetConfig+0x1ea>
 8001f3a:	e010      	b.n	8001f5e <UART_SetConfig+0x1f2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8001f3c:	f7ff fdb6 	bl	8001aac <HAL_RCC_GetPCLK1Freq>
 8001f40:	0003      	movs	r3, r0
 8001f42:	61bb      	str	r3, [r7, #24]
        break;
 8001f44:	e012      	b.n	8001f6c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8001f46:	4b26      	ldr	r3, [pc, #152]	; (8001fe0 <UART_SetConfig+0x274>)
 8001f48:	61bb      	str	r3, [r7, #24]
        break;
 8001f4a:	e00f      	b.n	8001f6c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8001f4c:	f7ff fd26 	bl	800199c <HAL_RCC_GetSysClockFreq>
 8001f50:	0003      	movs	r3, r0
 8001f52:	61bb      	str	r3, [r7, #24]
        break;
 8001f54:	e00a      	b.n	8001f6c <UART_SetConfig+0x200>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8001f56:	2380      	movs	r3, #128	; 0x80
 8001f58:	021b      	lsls	r3, r3, #8
 8001f5a:	61bb      	str	r3, [r7, #24]
        break;
 8001f5c:	e006      	b.n	8001f6c <UART_SetConfig+0x200>
      default:
        pclk = 0U;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8001f62:	231e      	movs	r3, #30
 8001f64:	18fb      	adds	r3, r7, r3
 8001f66:	2201      	movs	r2, #1
 8001f68:	701a      	strb	r2, [r3, #0]
        break;
 8001f6a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8001f6c:	69bb      	ldr	r3, [r7, #24]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d01d      	beq.n	8001fae <UART_SetConfig+0x242>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	085a      	lsrs	r2, r3, #1
 8001f78:	69bb      	ldr	r3, [r7, #24]
 8001f7a:	18d2      	adds	r2, r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	0019      	movs	r1, r3
 8001f82:	0010      	movs	r0, r2
 8001f84:	f7fe f8c0 	bl	8000108 <__udivsi3>
 8001f88:	0003      	movs	r3, r0
 8001f8a:	b29b      	uxth	r3, r3
 8001f8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8001f8e:	693b      	ldr	r3, [r7, #16]
 8001f90:	2b0f      	cmp	r3, #15
 8001f92:	d908      	bls.n	8001fa6 <UART_SetConfig+0x23a>
 8001f94:	693b      	ldr	r3, [r7, #16]
 8001f96:	4a13      	ldr	r2, [pc, #76]	; (8001fe4 <UART_SetConfig+0x278>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d804      	bhi.n	8001fa6 <UART_SetConfig+0x23a>
      {
        huart->Instance->BRR = usartdiv;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	693a      	ldr	r2, [r7, #16]
 8001fa2:	60da      	str	r2, [r3, #12]
 8001fa4:	e003      	b.n	8001fae <UART_SetConfig+0x242>
      }
      else
      {
        ret = HAL_ERROR;
 8001fa6:	231e      	movs	r3, #30
 8001fa8:	18fb      	adds	r3, r7, r3
 8001faa:	2201      	movs	r2, #1
 8001fac:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8001fba:	231e      	movs	r3, #30
 8001fbc:	18fb      	adds	r3, r7, r3
 8001fbe:	781b      	ldrb	r3, [r3, #0]
}
 8001fc0:	0018      	movs	r0, r3
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	b008      	add	sp, #32
 8001fc6:	bd80      	pop	{r7, pc}
 8001fc8:	efff69f3 	.word	0xefff69f3
 8001fcc:	ffffcfff 	.word	0xffffcfff
 8001fd0:	fffff4ff 	.word	0xfffff4ff
 8001fd4:	40013800 	.word	0x40013800
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	40004400 	.word	0x40004400
 8001fe0:	007a1200 	.word	0x007a1200
 8001fe4:	0000ffff 	.word	0x0000ffff

08001fe8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d00b      	beq.n	8002012 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	4a4a      	ldr	r2, [pc, #296]	; (800212c <UART_AdvFeatureConfig+0x144>)
 8002002:	4013      	ands	r3, r2
 8002004:	0019      	movs	r1, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	430a      	orrs	r2, r1
 8002010:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002016:	2202      	movs	r2, #2
 8002018:	4013      	ands	r3, r2
 800201a:	d00b      	beq.n	8002034 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	685b      	ldr	r3, [r3, #4]
 8002022:	4a43      	ldr	r2, [pc, #268]	; (8002130 <UART_AdvFeatureConfig+0x148>)
 8002024:	4013      	ands	r3, r2
 8002026:	0019      	movs	r1, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	430a      	orrs	r2, r1
 8002032:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002038:	2204      	movs	r2, #4
 800203a:	4013      	ands	r3, r2
 800203c:	d00b      	beq.n	8002056 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	681b      	ldr	r3, [r3, #0]
 8002042:	685b      	ldr	r3, [r3, #4]
 8002044:	4a3b      	ldr	r2, [pc, #236]	; (8002134 <UART_AdvFeatureConfig+0x14c>)
 8002046:	4013      	ands	r3, r2
 8002048:	0019      	movs	r1, r3
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	430a      	orrs	r2, r1
 8002054:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800205a:	2208      	movs	r2, #8
 800205c:	4013      	ands	r3, r2
 800205e:	d00b      	beq.n	8002078 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	4a34      	ldr	r2, [pc, #208]	; (8002138 <UART_AdvFeatureConfig+0x150>)
 8002068:	4013      	ands	r3, r2
 800206a:	0019      	movs	r1, r3
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	430a      	orrs	r2, r1
 8002076:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207c:	2210      	movs	r2, #16
 800207e:	4013      	ands	r3, r2
 8002080:	d00b      	beq.n	800209a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	689b      	ldr	r3, [r3, #8]
 8002088:	4a2c      	ldr	r2, [pc, #176]	; (800213c <UART_AdvFeatureConfig+0x154>)
 800208a:	4013      	ands	r3, r2
 800208c:	0019      	movs	r1, r3
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800209e:	2220      	movs	r2, #32
 80020a0:	4013      	ands	r3, r2
 80020a2:	d00b      	beq.n	80020bc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	689b      	ldr	r3, [r3, #8]
 80020aa:	4a25      	ldr	r2, [pc, #148]	; (8002140 <UART_AdvFeatureConfig+0x158>)
 80020ac:	4013      	ands	r3, r2
 80020ae:	0019      	movs	r1, r3
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	430a      	orrs	r2, r1
 80020ba:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	2240      	movs	r2, #64	; 0x40
 80020c2:	4013      	ands	r3, r2
 80020c4:	d01d      	beq.n	8002102 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	4a1d      	ldr	r2, [pc, #116]	; (8002144 <UART_AdvFeatureConfig+0x15c>)
 80020ce:	4013      	ands	r3, r2
 80020d0:	0019      	movs	r1, r3
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	430a      	orrs	r2, r1
 80020dc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	035b      	lsls	r3, r3, #13
 80020e6:	429a      	cmp	r2, r3
 80020e8:	d10b      	bne.n	8002102 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	4a15      	ldr	r2, [pc, #84]	; (8002148 <UART_AdvFeatureConfig+0x160>)
 80020f2:	4013      	ands	r3, r2
 80020f4:	0019      	movs	r1, r3
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	430a      	orrs	r2, r1
 8002100:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002106:	2280      	movs	r2, #128	; 0x80
 8002108:	4013      	ands	r3, r2
 800210a:	d00b      	beq.n	8002124 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	4a0e      	ldr	r2, [pc, #56]	; (800214c <UART_AdvFeatureConfig+0x164>)
 8002114:	4013      	ands	r3, r2
 8002116:	0019      	movs	r1, r3
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	430a      	orrs	r2, r1
 8002122:	605a      	str	r2, [r3, #4]
  }
}
 8002124:	46c0      	nop			; (mov r8, r8)
 8002126:	46bd      	mov	sp, r7
 8002128:	b002      	add	sp, #8
 800212a:	bd80      	pop	{r7, pc}
 800212c:	fffdffff 	.word	0xfffdffff
 8002130:	fffeffff 	.word	0xfffeffff
 8002134:	fffbffff 	.word	0xfffbffff
 8002138:	ffff7fff 	.word	0xffff7fff
 800213c:	ffffefff 	.word	0xffffefff
 8002140:	ffffdfff 	.word	0xffffdfff
 8002144:	ffefffff 	.word	0xffefffff
 8002148:	ff9fffff 	.word	0xff9fffff
 800214c:	fff7ffff 	.word	0xfff7ffff

08002150 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8002150:	b580      	push	{r7, lr}
 8002152:	b086      	sub	sp, #24
 8002154:	af02      	add	r7, sp, #8
 8002156:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2280      	movs	r2, #128	; 0x80
 800215c:	2100      	movs	r1, #0
 800215e:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8002160:	f7fe fb2a 	bl	80007b8 <HAL_GetTick>
 8002164:	0003      	movs	r3, r0
 8002166:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	2208      	movs	r2, #8
 8002170:	4013      	ands	r3, r2
 8002172:	2b08      	cmp	r3, #8
 8002174:	d10d      	bne.n	8002192 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	2380      	movs	r3, #128	; 0x80
 800217a:	0399      	lsls	r1, r3, #14
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	4b18      	ldr	r3, [pc, #96]	; (80021e0 <UART_CheckIdleState+0x90>)
 8002180:	9300      	str	r3, [sp, #0]
 8002182:	0013      	movs	r3, r2
 8002184:	2200      	movs	r2, #0
 8002186:	f000 f82d 	bl	80021e4 <UART_WaitOnFlagUntilTimeout>
 800218a:	1e03      	subs	r3, r0, #0
 800218c:	d001      	beq.n	8002192 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800218e:	2303      	movs	r3, #3
 8002190:	e022      	b.n	80021d8 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	2204      	movs	r2, #4
 800219a:	4013      	ands	r3, r2
 800219c:	2b04      	cmp	r3, #4
 800219e:	d10d      	bne.n	80021bc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	03d9      	lsls	r1, r3, #15
 80021a6:	6878      	ldr	r0, [r7, #4]
 80021a8:	4b0d      	ldr	r3, [pc, #52]	; (80021e0 <UART_CheckIdleState+0x90>)
 80021aa:	9300      	str	r3, [sp, #0]
 80021ac:	0013      	movs	r3, r2
 80021ae:	2200      	movs	r2, #0
 80021b0:	f000 f818 	bl	80021e4 <UART_WaitOnFlagUntilTimeout>
 80021b4:	1e03      	subs	r3, r0, #0
 80021b6:	d001      	beq.n	80021bc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e00d      	b.n	80021d8 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2220      	movs	r2, #32
 80021c0:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2220      	movs	r2, #32
 80021c6:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	2200      	movs	r2, #0
 80021cc:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	2274      	movs	r2, #116	; 0x74
 80021d2:	2100      	movs	r1, #0
 80021d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80021d6:	2300      	movs	r3, #0
}
 80021d8:	0018      	movs	r0, r3
 80021da:	46bd      	mov	sp, r7
 80021dc:	b004      	add	sp, #16
 80021de:	bd80      	pop	{r7, pc}
 80021e0:	01ffffff 	.word	0x01ffffff

080021e4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b084      	sub	sp, #16
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	60f8      	str	r0, [r7, #12]
 80021ec:	60b9      	str	r1, [r7, #8]
 80021ee:	603b      	str	r3, [r7, #0]
 80021f0:	1dfb      	adds	r3, r7, #7
 80021f2:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80021f4:	e05e      	b.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80021f6:	69bb      	ldr	r3, [r7, #24]
 80021f8:	3301      	adds	r3, #1
 80021fa:	d05b      	beq.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80021fc:	f7fe fadc 	bl	80007b8 <HAL_GetTick>
 8002200:	0002      	movs	r2, r0
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	1ad3      	subs	r3, r2, r3
 8002206:	69ba      	ldr	r2, [r7, #24]
 8002208:	429a      	cmp	r2, r3
 800220a:	d302      	bcc.n	8002212 <UART_WaitOnFlagUntilTimeout+0x2e>
 800220c:	69bb      	ldr	r3, [r7, #24]
 800220e:	2b00      	cmp	r3, #0
 8002210:	d11b      	bne.n	800224a <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	681a      	ldr	r2, [r3, #0]
 8002218:	68fb      	ldr	r3, [r7, #12]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	492f      	ldr	r1, [pc, #188]	; (80022dc <UART_WaitOnFlagUntilTimeout+0xf8>)
 800221e:	400a      	ands	r2, r1
 8002220:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	689a      	ldr	r2, [r3, #8]
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	2101      	movs	r1, #1
 800222e:	438a      	bics	r2, r1
 8002230:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2220      	movs	r2, #32
 8002236:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	2220      	movs	r2, #32
 800223c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	2274      	movs	r2, #116	; 0x74
 8002242:	2100      	movs	r1, #0
 8002244:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002246:	2303      	movs	r3, #3
 8002248:	e044      	b.n	80022d4 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2204      	movs	r2, #4
 8002252:	4013      	ands	r3, r2
 8002254:	d02e      	beq.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	69da      	ldr	r2, [r3, #28]
 800225c:	2380      	movs	r3, #128	; 0x80
 800225e:	011b      	lsls	r3, r3, #4
 8002260:	401a      	ands	r2, r3
 8002262:	2380      	movs	r3, #128	; 0x80
 8002264:	011b      	lsls	r3, r3, #4
 8002266:	429a      	cmp	r2, r3
 8002268:	d124      	bne.n	80022b4 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	2280      	movs	r2, #128	; 0x80
 8002270:	0112      	lsls	r2, r2, #4
 8002272:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	681a      	ldr	r2, [r3, #0]
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	4917      	ldr	r1, [pc, #92]	; (80022dc <UART_WaitOnFlagUntilTimeout+0xf8>)
 8002280:	400a      	ands	r2, r1
 8002282:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681b      	ldr	r3, [r3, #0]
 8002288:	689a      	ldr	r2, [r3, #8]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	2101      	movs	r1, #1
 8002290:	438a      	bics	r2, r1
 8002292:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	2220      	movs	r2, #32
 8002298:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	2220      	movs	r2, #32
 800229e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	2280      	movs	r2, #128	; 0x80
 80022a4:	2120      	movs	r1, #32
 80022a6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	2274      	movs	r2, #116	; 0x74
 80022ac:	2100      	movs	r1, #0
 80022ae:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80022b0:	2303      	movs	r3, #3
 80022b2:	e00f      	b.n	80022d4 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	69db      	ldr	r3, [r3, #28]
 80022ba:	68ba      	ldr	r2, [r7, #8]
 80022bc:	4013      	ands	r3, r2
 80022be:	68ba      	ldr	r2, [r7, #8]
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	425a      	negs	r2, r3
 80022c4:	4153      	adcs	r3, r2
 80022c6:	b2db      	uxtb	r3, r3
 80022c8:	001a      	movs	r2, r3
 80022ca:	1dfb      	adds	r3, r7, #7
 80022cc:	781b      	ldrb	r3, [r3, #0]
 80022ce:	429a      	cmp	r2, r3
 80022d0:	d091      	beq.n	80021f6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80022d2:	2300      	movs	r3, #0
}
 80022d4:	0018      	movs	r0, r3
 80022d6:	46bd      	mov	sp, r7
 80022d8:	b004      	add	sp, #16
 80022da:	bd80      	pop	{r7, pc}
 80022dc:	fffffe5f 	.word	0xfffffe5f

080022e0 <__libc_init_array>:
 80022e0:	b570      	push	{r4, r5, r6, lr}
 80022e2:	2600      	movs	r6, #0
 80022e4:	4d0c      	ldr	r5, [pc, #48]	; (8002318 <__libc_init_array+0x38>)
 80022e6:	4c0d      	ldr	r4, [pc, #52]	; (800231c <__libc_init_array+0x3c>)
 80022e8:	1b64      	subs	r4, r4, r5
 80022ea:	10a4      	asrs	r4, r4, #2
 80022ec:	42a6      	cmp	r6, r4
 80022ee:	d109      	bne.n	8002304 <__libc_init_array+0x24>
 80022f0:	2600      	movs	r6, #0
 80022f2:	f000 f821 	bl	8002338 <_init>
 80022f6:	4d0a      	ldr	r5, [pc, #40]	; (8002320 <__libc_init_array+0x40>)
 80022f8:	4c0a      	ldr	r4, [pc, #40]	; (8002324 <__libc_init_array+0x44>)
 80022fa:	1b64      	subs	r4, r4, r5
 80022fc:	10a4      	asrs	r4, r4, #2
 80022fe:	42a6      	cmp	r6, r4
 8002300:	d105      	bne.n	800230e <__libc_init_array+0x2e>
 8002302:	bd70      	pop	{r4, r5, r6, pc}
 8002304:	00b3      	lsls	r3, r6, #2
 8002306:	58eb      	ldr	r3, [r5, r3]
 8002308:	4798      	blx	r3
 800230a:	3601      	adds	r6, #1
 800230c:	e7ee      	b.n	80022ec <__libc_init_array+0xc>
 800230e:	00b3      	lsls	r3, r6, #2
 8002310:	58eb      	ldr	r3, [r5, r3]
 8002312:	4798      	blx	r3
 8002314:	3601      	adds	r6, #1
 8002316:	e7f2      	b.n	80022fe <__libc_init_array+0x1e>
 8002318:	08002388 	.word	0x08002388
 800231c:	08002388 	.word	0x08002388
 8002320:	08002388 	.word	0x08002388
 8002324:	0800238c 	.word	0x0800238c

08002328 <memset>:
 8002328:	0003      	movs	r3, r0
 800232a:	1812      	adds	r2, r2, r0
 800232c:	4293      	cmp	r3, r2
 800232e:	d100      	bne.n	8002332 <memset+0xa>
 8002330:	4770      	bx	lr
 8002332:	7019      	strb	r1, [r3, #0]
 8002334:	3301      	adds	r3, #1
 8002336:	e7f9      	b.n	800232c <memset+0x4>

08002338 <_init>:
 8002338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800233a:	46c0      	nop			; (mov r8, r8)
 800233c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800233e:	bc08      	pop	{r3}
 8002340:	469e      	mov	lr, r3
 8002342:	4770      	bx	lr

08002344 <_fini>:
 8002344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002346:	46c0      	nop			; (mov r8, r8)
 8002348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800234a:	bc08      	pop	{r3}
 800234c:	469e      	mov	lr, r3
 800234e:	4770      	bx	lr
