all messages logged in file C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_error.log
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/standard.vhd(9): analyzing package standard (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(15): analyzing package std_logic_1164 (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_1164.vhd(178): analyzing package body std_logic_1164 (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): analyzing package qsim_logic (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): analyzing package body qsim_logic (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): analyzing package numeric_bit (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): analyzing package body numeric_bit (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): analyzing package numeric_std (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): analyzing package body numeric_std (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(13): analyzing package textio (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/textio.vhd(114): analyzing package body textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): analyzing package std_logic_textio (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): analyzing package body std_logic_textio (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): analyzing package std_logic_misc (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): analyzing package body std_logic_misc (VHDL-1013)
INFO: ./.__tmp_vxr_0_(56): analyzing package math_real (VHDL-1014)
INFO: ./.__tmp_vxr_0_(685): analyzing package body math_real (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): analyzing package vl_types (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): analyzing package body vl_types (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): analyzing package std_logic_arith (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): analyzing package body std_logic_arith (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): analyzing package attributes (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): analyzing package std_logic_signed (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): analyzing package body std_logic_signed (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): analyzing package std_logic_unsigned (VHDL-1014)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): analyzing package body std_logic_unsigned (VHDL-1013)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.vhd(27): analyzing package components (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/orca4.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/orca4.vhd(35): analyzing package orcacomp (VHDL-1014)
Analyzing VHDL file C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd (VHDL-1481)
INFO: C:/lscc/diamond/3.8_x64/ispfpga/vhdl_packages/synattr.vhd(50): analyzing package attributes (VHDL-1014)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(6): analyzing entity reveal_coretop (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(22): analyzing architecture one (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/Clockdivider.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/Clockdivider.vhd(20): analyzing entity clkdiv (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/Clockdivider.vhd(32): analyzing architecture clkdiv (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(28): analyzing entity commutation (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(50): analyzing architecture commutation (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(22): analyzing entity hall (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(41): analyzing architecture hall (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(25): analyzing entity pwmgenerator (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(35): analyzing architecture pwmgenerator (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/SPI loopbacktest v2.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/SPI loopbacktest v2.vhd(21): analyzing entity spi (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/SPI loopbacktest v2.vhd(54): analyzing architecture spi (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/ToplevelFinal.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/ToplevelFinal.vhd(23): analyzing entity spi_loopback_top (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/ToplevelFinal.vhd(74): analyzing architecture arch (VHDL-1010)
Analyzing VHDL file C:/Users/gebruiker/workspace/lattice/Final code software/PID.vhd (VHDL-1481)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PID.vhd(9): analyzing entity pid (VHDL-1012)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PID.vhd(45): analyzing architecture pid (VHDL-1010)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/ToplevelFinal.vhd(23): elaborating SPI_loopback_Top(arch) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/Clockdivider.vhd(20): elaborating CLKDIV_uniq_0(CLKDIV) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/SPI loopbacktest v2.vhd(21): elaborating SPI_uniq_0(SPI) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PID.vhd(9): elaborating PID_uniq_0(PID) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(22): elaborating HALL_uniq_0(HALL) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(28): elaborating COMMUTATION_uniq_0(COMMUTATION) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(25): elaborating PWMGENERATOR_uniq_0(PWMGENERATOR) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(22): elaborating HALL_uniq_1(HALL) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(28): elaborating COMMUTATION_uniq_1(COMMUTATION) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(25): elaborating PWMGENERATOR_uniq_1(PWMGENERATOR) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(22): elaborating HALL_uniq_2(HALL) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(28): elaborating COMMUTATION_uniq_2(COMMUTATION) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(25): elaborating PWMGENERATOR_uniq_2(PWMGENERATOR) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/HallInput.vhd(22): elaborating HALL_uniq_3(HALL) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/COMMUTATION.vhd(28): elaborating COMMUTATION_uniq_3(COMMUTATION) (VHDL-1067)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/PWM_GEN.vhd(25): elaborating PWMGENERATOR_uniq_3(PWMGENERATOR) (VHDL-1067)
input pin clk has no actual or default value (VHDL-9000)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(8): clk is declared here (VHDL-1259)
input pin reset_n has no actual or default value (VHDL-9000)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(9): reset_n is declared here (VHDL-1259)
input pin trigger_din has no actual or default value (VHDL-9000)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(10): trigger_din is declared here (VHDL-1259)
input pin trigger_en has no actual or default value (VHDL-9000)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(11): trigger_en is declared here (VHDL-1259)
input pin trace_din has no actual or default value (VHDL-9000)
INFO: C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_reveal_coretop.vhd(13): trace_din is declared here (VHDL-1259)
Pretty printing all units in library work to file C:/Users/gebruiker/workspace/lattice/Final code software/controller/reveal_workspace/tmpreveal/SPI_loopback_Top_rvl_top.vhd (VHDL-1490)
