

================================================================
== Vitis HLS Report for 'runTest'
================================================================
* Date:           Thu Oct 20 16:17:09 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        detector_solid
* Solution:       solution2 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  18.00 ns|  13.694 ns|     4.86 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 13.1>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%inputAOV_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputAOV"   --->   Operation 7 'read' 'inputAOV_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%copyDest = alloca i64 1"   --->   Operation 8 'alloca' 'copyDest' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 320> <Depth = 1> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%outcomeStream = alloca i64 1"   --->   Operation 9 'alloca' 'outcomeStream' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 288> <Depth = 1> <FIFO>
ST_1 : Operation 10 [2/2] (13.1ns)   --->   "%call_ln546 = call void @read_data, i320 %copyDest, i512 %gmem, i64 %inputAOV_read, i8 %startCopy, i8 %copying" [detector_solid/abs_solid_detector.cpp:546]   --->   Operation 10 'call' 'call_ln546' <Predicate = true> <Delay = 13.1> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 1.55>
ST_2 : Operation 11 [1/2] (1.55ns)   --->   "%call_ln546 = call void @read_data, i320 %copyDest, i512 %gmem, i64 %inputAOV_read, i8 %startCopy, i8 %copying" [detector_solid/abs_solid_detector.cpp:546]   --->   Operation 11 'call' 'call_ln546' <Predicate = true> <Delay = 1.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 12 [2/2] (0.00ns)   --->   "%call_ln547 = call void @run_test, i320 %copyDest, i288 %outcomeStream, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 12 'call' 'call_ln547' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 13 [1/2] (0.00ns)   --->   "%call_ln547 = call void @run_test, i320 %copyDest, i288 %outcomeStream, i8 %p_ZL9n_regions_0, i8 %p_ZL9n_regions_1, i8 %p_ZL9n_regions_2, i8 %p_ZL9n_regions_3, i8 %p_ZL9n_regions_4, i8 %p_ZL9n_regions_5, i8 %p_ZL9n_regions_6, i8 %p_ZL9n_regions_7, i8 %p_ZL9n_regions_8, i8 %p_ZL9n_regions_9, i8 %p_ZL9n_regions_10, i8 %p_ZL9n_regions_11, i8 %p_ZL9n_regions_12, i8 %p_ZL9n_regions_13, i8 %p_ZL9n_regions_14, i8 %p_ZL9n_regions_15, i8 %p_ZL9n_regions_16, i8 %p_ZL9n_regions_17, i8 %p_ZL9n_regions_18, i8 %p_ZL9n_regions_19, i8 %p_ZL9n_regions_20, i8 %p_ZL9n_regions_21, i8 %p_ZL9n_regions_22, i8 %p_ZL9n_regions_23, i8 %p_ZL9n_regions_24, i8 %p_ZL9n_regions_25, i8 %p_ZL9n_regions_26, i8 %p_ZL9n_regions_27, i8 %p_ZL9n_regions_28, i8 %p_ZL9n_regions_29, i8 %p_ZL9n_regions_30, i8 %p_ZL9n_regions_31, i8 %p_ZL9n_regions_32, i8 %p_ZL9n_regions_33, i8 %p_ZL9n_regions_34, i8 %p_ZL9n_regions_35, i8 %p_ZL9n_regions_36, i8 %p_ZL9n_regions_37, i8 %p_ZL9n_regions_38, i8 %p_ZL9n_regions_39, i8 %p_ZL9n_regions_40, i8 %p_ZL9n_regions_41, i8 %p_ZL9n_regions_42, i8 %p_ZL9n_regions_43, i8 %p_ZL9n_regions_44, i8 %p_ZL9n_regions_45, i8 %p_ZL9n_regions_46, i8 %p_ZL9n_regions_47, i8 %p_ZL9n_regions_48, i8 %p_ZL9n_regions_49, i8 %p_ZL9n_regions_50, i8 %p_ZL9n_regions_51, i8 %p_ZL9n_regions_52, i8 %p_ZL9n_regions_53, i8 %p_ZL9n_regions_54, i8 %p_ZL9n_regions_55, i8 %p_ZL9n_regions_56, i8 %p_ZL9n_regions_57, i8 %p_ZL9n_regions_58, i8 %p_ZL9n_regions_59, i8 %p_ZL9n_regions_60, i8 %p_ZL9n_regions_61, i8 %p_ZL9n_regions_62, i8 %p_ZL9n_regions_63, i32 %regions, i32 %regions_1, i32 %regions_2, i32 %regions_3, i32 %regions_4, i32 %regions_5" [detector_solid/abs_solid_detector.cpp:547]   --->   Operation 13 'call' 'call_ln547' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln548 = call void @writeOutcome, i288 %outcomeStream" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 14 'call' 'call_ln548' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 15 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 1, void @empty_6"   --->   Operation 15 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem, void @empty_5, i32 0, i32 0, void @empty_6, i32 64, i32 0, void @empty_7, void @empty_12, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 17 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @copyDest_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i320 %copyDest, i320 %copyDest"   --->   Operation 17 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i320 %copyDest, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 19 [1/1] (0.00ns)   --->   "%empty_54 = specchannel i32 @_ssdm_op_SpecChannel, void @outcomeStream_str, i32 1, void @p_str, void @p_str, i32 1, i32 1, i288 %outcomeStream, i288 %outcomeStream"   --->   Operation 19 'specchannel' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %outcomeStream, void @empty_10, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln525 = specstablecontent void @_ssdm_op_SpecStableContent, i512 %gmem, void " [detector_solid/abs_solid_detector.cpp:525]   --->   Operation 21 'specstablecontent' 'specstablecontent_ln525' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 22 [1/1] (0.00ns)   --->   "%specstablecontent_ln526 = specstablecontent void @_ssdm_op_SpecStableContent, void <undef>, void " [detector_solid/abs_solid_detector.cpp:526]   --->   Operation 22 'specstablecontent' 'specstablecontent_ln526' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 23 [1/1] (0.00ns)   --->   "%specstablecontent_ln527 = specstablecontent void @_ssdm_op_SpecStableContent, void <undef>, void " [detector_solid/abs_solid_detector.cpp:527]   --->   Operation 23 'specstablecontent' 'specstablecontent_ln527' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 24 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_1, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 24 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 25 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 25 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 26 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_3, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 26 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 27 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_2, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 27 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 28 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_5, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 28 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 29 [1/1] (0.00ns)   --->   "%specstablecontent_ln529 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %regions_4, void " [detector_solid/abs_solid_detector.cpp:529]   --->   Operation 29 'specstablecontent' 'specstablecontent_ln529' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 30 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_63, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 30 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 31 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_62, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 31 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 32 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_61, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 32 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_60, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 33 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_59, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 34 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_58, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 35 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_57, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 36 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_56, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 37 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_55, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 38 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_54, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 39 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_53, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 40 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 41 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_52, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 41 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_51, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 42 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_50, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 43 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_49, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 44 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_48, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 45 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_47, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 46 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_46, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 47 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_45, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 48 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_44, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 49 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_43, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 50 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_42, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 51 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_41, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 52 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_40, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 53 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_39, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 54 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_38, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 55 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_37, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 56 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_36, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 57 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_35, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 58 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_34, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 59 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_33, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 60 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_32, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 61 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_31, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 62 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_30, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 63 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_29, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 64 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_28, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 65 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_27, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 66 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_26, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 67 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_25, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 68 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_24, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 69 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_23, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 70 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_22, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 71 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_21, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 72 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_20, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 73 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_19, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 74 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_18, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 75 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_17, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 76 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_16, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 77 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_15, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 78 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_14, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 79 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_13, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 80 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_12, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 81 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_11, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 82 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_10, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 83 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_9, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 84 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_8, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 85 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_7, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 86 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_6, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 87 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_5, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 88 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_4, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 89 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_3, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 90 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_2, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 91 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_1, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 92 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%specstablecontent_ln530 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %p_ZL9n_regions_0, void " [detector_solid/abs_solid_detector.cpp:530]   --->   Operation 93 'specstablecontent' 'specstablecontent_ln530' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specstablecontent_ln531 = specstablecontent void @_ssdm_op_SpecStableContent, i16 <undef>, void " [detector_solid/abs_solid_detector.cpp:531]   --->   Operation 94 'specstablecontent' 'specstablecontent_ln531' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%specstablecontent_ln532 = specstablecontent void @_ssdm_op_SpecStableContent, i8 %copying, void " [detector_solid/abs_solid_detector.cpp:532]   --->   Operation 95 'specstablecontent' 'specstablecontent_ln532' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln548 = call void @writeOutcome, i288 %outcomeStream" [detector_solid/abs_solid_detector.cpp:548]   --->   Operation 96 'call' 'call_ln548' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%ret_ln549 = ret" [detector_solid/abs_solid_detector.cpp:549]   --->   Operation 97 'ret' 'ret_ln549' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 18ns, clock uncertainty: 4.86ns.

 <State 1>: 13.1ns
The critical path consists of the following:
	wire read operation ('inputAOV_read') on port 'inputAOV' [77]  (0 ns)
	'call' operation ('call_ln546', detector_solid/abs_solid_detector.cpp:546) to 'read_data' [159]  (13.1 ns)

 <State 2>: 1.55ns
The critical path consists of the following:
	'call' operation ('call_ln546', detector_solid/abs_solid_detector.cpp:546) to 'read_data' [159]  (1.55 ns)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
