<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ASS3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_1a_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1a_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_1ba_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1ba_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_1bb_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1bb_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1bc_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_1bc_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1bc_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1bd_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_1bd_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_1bd_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_1a_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_1a_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_1ba_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_1ba_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ass3_2_1ba_test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_1ba_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_1bb_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_1bc_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_1bc_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_1bd_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_1bd_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_2a_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_2a_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_2ba_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_2ba_test_bench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_2bb.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ass3_2_2bb.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ass3_2_2bb.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_2bc_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_2_2bd_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_2_2bd_test_bench_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_3_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_3_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_4_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_annex1_test_bench_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_annex2a_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ass3_annex2b_test_bench_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ass3_annex2b_test_bench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ass3_annex2b_test_bench_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1620411696" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1620411696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620585460" xil_pn:in_ck="179969566717129384" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1620585460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ass3_1a.vhd"/>
      <outfile xil_pn:name="ass3_1a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1ba.vhd"/>
      <outfile xil_pn:name="ass3_1ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bb.vhd"/>
      <outfile xil_pn:name="ass3_1bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bc.vhd"/>
      <outfile xil_pn:name="ass3_1bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bd.vhd"/>
      <outfile xil_pn:name="ass3_1bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1a.vhd"/>
      <outfile xil_pn:name="ass3_2_1a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1ba.vhd"/>
      <outfile xil_pn:name="ass3_2_1ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bb.vhd"/>
      <outfile xil_pn:name="ass3_2_1bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bc.vhd"/>
      <outfile xil_pn:name="ass3_2_1bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bd.vhd"/>
      <outfile xil_pn:name="ass3_2_1bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2a.vhd"/>
      <outfile xil_pn:name="ass3_2_2a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2ba.vhd"/>
      <outfile xil_pn:name="ass3_2_2ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bb.vhd"/>
      <outfile xil_pn:name="ass3_2_2bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bc.vhd"/>
      <outfile xil_pn:name="ass3_2_2bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bd.vhd"/>
      <outfile xil_pn:name="ass3_2_2bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_3.vhd"/>
      <outfile xil_pn:name="ass3_3_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_4.vhd"/>
      <outfile xil_pn:name="ass3_4_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex1.vhd"/>
      <outfile xil_pn:name="ass3_annex1_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex2a.vhd"/>
      <outfile xil_pn:name="ass3_annex2a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex2b.vhd"/>
      <outfile xil_pn:name="ass3_annex2b_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620585333" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-3889220289266253051" xil_pn:start_ts="1620585333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620585333" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-408178141268132701" xil_pn:start_ts="1620585333">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620552891" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-287175059155425313" xil_pn:start_ts="1620552891">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1620585460" xil_pn:in_ck="179969566717129384" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1620585460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ass3_1a.vhd"/>
      <outfile xil_pn:name="ass3_1a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1ba.vhd"/>
      <outfile xil_pn:name="ass3_1ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bb.vhd"/>
      <outfile xil_pn:name="ass3_1bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bc.vhd"/>
      <outfile xil_pn:name="ass3_1bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_1bd.vhd"/>
      <outfile xil_pn:name="ass3_1bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1a.vhd"/>
      <outfile xil_pn:name="ass3_2_1a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1ba.vhd"/>
      <outfile xil_pn:name="ass3_2_1ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bb.vhd"/>
      <outfile xil_pn:name="ass3_2_1bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bc.vhd"/>
      <outfile xil_pn:name="ass3_2_1bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_1bd.vhd"/>
      <outfile xil_pn:name="ass3_2_1bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2a.vhd"/>
      <outfile xil_pn:name="ass3_2_2a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2ba.vhd"/>
      <outfile xil_pn:name="ass3_2_2ba_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bb.vhd"/>
      <outfile xil_pn:name="ass3_2_2bb_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bc.vhd"/>
      <outfile xil_pn:name="ass3_2_2bc_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_2_2bd.vhd"/>
      <outfile xil_pn:name="ass3_2_2bd_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_3.vhd"/>
      <outfile xil_pn:name="ass3_3_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_4.vhd"/>
      <outfile xil_pn:name="ass3_4_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex1.vhd"/>
      <outfile xil_pn:name="ass3_annex1_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex2a.vhd"/>
      <outfile xil_pn:name="ass3_annex2a_test_bench.vhd"/>
      <outfile xil_pn:name="ass3_annex2b.vhd"/>
      <outfile xil_pn:name="ass3_annex2b_test_bench.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1620585462" xil_pn:in_ck="179969566717129384" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4505963325857033744" xil_pn:start_ts="1620585460">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ass3_annex2b_test_bench_beh.prj"/>
      <outfile xil_pn:name="ass3_annex2b_test_bench_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1620585462" xil_pn:in_ck="-3066986611245111686" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3427071170418250579" xil_pn:start_ts="1620585462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ass3_annex2b_test_bench_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
