<stg><name>OFM_STORE</name>


<trans_list>

<trans id="199" from="1" to="2">
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="135">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="2" to="2">
<condition id="136">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="3" to="4">
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="6">
<condition id="137">
<or_exp><and_exp><literal name="exitcond_flatten1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="4" to="5">
<condition id="139">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="4">
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="6" to="7">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="140">
<or_exp><and_exp><literal name="exitcond_flatten2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="7">
<condition id="141">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %custom_Tc_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tc)

]]></Node>
<StgValue><ssdm name="custom_Tc_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %custom_Tr_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %custom_Tr)

]]></Node>
<StgValue><ssdm name="custom_Tr_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecMemCore([169 x i26]* %OFM_0_V, [169 x i26]* %OFM_1_V, [169 x i26]* %OFM_2_V, [169 x i26]* %OFM_3_V, [169 x i26]* %OFM_4_V, [169 x i26]* %OFM_5_V, [169 x i26]* %OFM_6_V, [169 x i26]* %OFM_7_V, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecInterface(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecInterface(i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [5 x i8]* @p_str17, i32 0, i32 0, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %0 ], [ %i_1, %2 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %i_1 = add i4 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %.preheader44.preheader, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="33" op_0_bw="33" op_1_bw="32" op_2_bw="1">
<![CDATA[
:3  %empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="33">
<![CDATA[
:4  %tmp_data_V_cast = extractvalue { i32, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_data_V_cast"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="26" op_0_bw="32">
<![CDATA[
:5  %tmp_data_V = trunc i32 %tmp_data_V_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="4">
<![CDATA[
:6  %tmp_2 = zext i4 %i to i64

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %BIAS_V_addr = getelementptr [8 x i26]* %BIAS_V, i64 0, i64 %tmp_2

]]></Node>
<StgValue><ssdm name="BIAS_V_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="26" op_1_bw="3">
<![CDATA[
:8  store i26 %tmp_data_V, i26* %BIAS_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44.preheader:0  %tmp = add nsw i32 %custom_Tr_read, -1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44.preheader:1  %tmp_s = add nsw i32 %custom_Tc_read, -1

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
.preheader44.preheader:2  %cast1 = zext i32 %custom_Tr_read to i64

]]></Node>
<StgValue><ssdm name="cast1"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="32">
<![CDATA[
.preheader44.preheader:3  %cast2 = zext i32 %custom_Tc_read to i64

]]></Node>
<StgValue><ssdm name="cast2"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader44.preheader:4  %bound = mul i64 %cast1, %cast2

]]></Node>
<StgValue><ssdm name="bound"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="66" op_0_bw="66" op_1_bw="64" op_2_bw="2">
<![CDATA[
.preheader44.preheader:5  %tmp_3 = call i66 @_ssdm_op_BitConcatenate.i66.i64.i2(i64 %bound, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44.preheader:6  %notrhs_mid = icmp eq i32 %tmp, 0

]]></Node>
<StgValue><ssdm name="notrhs_mid"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44.preheader:7  %tmp_11_mid = icmp sgt i32 %custom_Tc_read, 0

]]></Node>
<StgValue><ssdm name="tmp_11_mid"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
.preheader44.preheader:8  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="66" op_0_bw="66" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten1 = phi i66 [ 0, %.preheader44.preheader ], [ %indvar_flatten_next1, %.preheader44 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %i1 = phi i3 [ 0, %.preheader44.preheader ], [ %tmp_4_mid2_v, %.preheader44 ]

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:2  %indvar_flatten = phi i64 [ 0, %.preheader44.preheader ], [ %indvar_flatten_next, %.preheader44 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:3  %j = phi i31 [ 0, %.preheader44.preheader ], [ %j_mid2, %.preheader44 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:4  %k = phi i31 [ 0, %.preheader44.preheader ], [ %k_2, %.preheader44 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="31">
<![CDATA[
:5  %tmp_4 = zext i31 %j to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %notrhs = icmp eq i32 %tmp_4, %tmp

]]></Node>
<StgValue><ssdm name="notrhs"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="31">
<![CDATA[
:7  %k_cast = zext i31 %k to i32

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_6 = icmp slt i32 %k_cast, %custom_Tc_read

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="66" op_1_bw="66">
<![CDATA[
:9  %exitcond_flatten1 = icmp eq i66 %indvar_flatten1, %tmp_3

]]></Node>
<StgValue><ssdm name="exitcond_flatten1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="66" op_0_bw="66" op_1_bw="66">
<![CDATA[
:10  %indvar_flatten_next1 = add i66 %indvar_flatten1, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11  br i1 %exitcond_flatten1, label %.preheader.preheader.preheader, label %.preheader44

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:0  %i_2 = add i3 1, %i1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader44:2  %exitcond_flatten = icmp eq i64 %indvar_flatten, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader44:3  %j_mid = select i1 %exitcond_flatten, i31 0, i31 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader44:4  %k_mid = select i1 %exitcond_flatten, i31 0, i31 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader44:5  %tmp_4_mid2_v = select i1 %exitcond_flatten, i3 %i_2, i3 %i1

]]></Node>
<StgValue><ssdm name="tmp_4_mid2_v"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="64" op_0_bw="3">
<![CDATA[
.preheader44:6  %tmp_4_mid2 = zext i3 %tmp_4_mid2_v to i64

]]></Node>
<StgValue><ssdm name="tmp_4_mid2"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:7  %notlhs_mid1 = icmp eq i3 %i_2, 3

]]></Node>
<StgValue><ssdm name="notlhs_mid1"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:8  %notlhs = icmp eq i3 %i1, 3

]]></Node>
<StgValue><ssdm name="notlhs"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:9  %notlhs_mid2 = select i1 %exitcond_flatten, i1 %notlhs_mid1, i1 %notlhs

]]></Node>
<StgValue><ssdm name="notlhs_mid2"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:10  %sel_tmp_mid1 = icmp eq i3 %i_2, 0

]]></Node>
<StgValue><ssdm name="sel_tmp_mid1"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:11  %sel_tmp = icmp eq i3 %i1, 0

]]></Node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:12  %sel_tmp_mid2 = select i1 %exitcond_flatten, i1 %sel_tmp_mid1, i1 %sel_tmp

]]></Node>
<StgValue><ssdm name="sel_tmp_mid2"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:13  %sel_tmp3 = icmp eq i3 %i1, 1

]]></Node>
<StgValue><ssdm name="sel_tmp3"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:14  %sel_tmp6_mid2 = select i1 %exitcond_flatten, i1 %sel_tmp, i1 %sel_tmp3

]]></Node>
<StgValue><ssdm name="sel_tmp6_mid2"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:15  %sel_tmp8_mid1 = icmp eq i3 %i_2, 2

]]></Node>
<StgValue><ssdm name="sel_tmp8_mid1"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader44:16  %sel_tmp4 = icmp eq i3 %i1, 2

]]></Node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:17  %sel_tmp8_mid2 = select i1 %exitcond_flatten, i1 %sel_tmp8_mid1, i1 %sel_tmp4

]]></Node>
<StgValue><ssdm name="sel_tmp8_mid2"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:18  %notrhs_mid3 = select i1 %exitcond_flatten, i1 %notrhs_mid, i1 %notrhs

]]></Node>
<StgValue><ssdm name="notrhs_mid3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:19  %tmp_11_mid1 = select i1 %exitcond_flatten, i1 %tmp_11_mid, i1 %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_11_mid1"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader44:20  %j_2 = add i31 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader44:21  %k_mid2 = select i1 %tmp_11_mid1, i31 %k_mid, i31 0

]]></Node>
<StgValue><ssdm name="k_mid2"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="31">
<![CDATA[
.preheader44:22  %p_mid1 = zext i31 %j_2 to i32

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="9" op_0_bw="31">
<![CDATA[
.preheader44:23  %tmp_11 = trunc i31 %j to i9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader44:24  %tmp_13 = select i1 %exitcond_flatten, i9 0, i9 %tmp_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="9" op_0_bw="31">
<![CDATA[
.preheader44:25  %tmp_22 = trunc i31 %j_2 to i9

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader44:26  %tmp_23 = select i1 %tmp_11_mid1, i9 %tmp_13, i9 %tmp_22

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader44:27  %tmp_7 = mul i9 13, %tmp_23

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44:28  %notrhs_mid1 = icmp eq i32 %p_mid1, %tmp

]]></Node>
<StgValue><ssdm name="notrhs_mid1"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader44:29  %notrhs_mid2 = select i1 %tmp_11_mid1, i1 %notrhs_mid3, i1 %notrhs_mid1

]]></Node>
<StgValue><ssdm name="notrhs_mid2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="31">
<![CDATA[
.preheader44:30  %k_cast_mid2_cast = zext i31 %k_mid2 to i32

]]></Node>
<StgValue><ssdm name="k_cast_mid2_cast"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader44:31  %j_mid2 = select i1 %tmp_11_mid1, i31 %j_mid, i31 %j_2

]]></Node>
<StgValue><ssdm name="j_mid2"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader44:34  %tmp_5 = icmp eq i32 %k_cast_mid2_cast, %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:35  %tmp6 = and i1 %notlhs_mid2, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:36  %tmp_last = and i1 %tmp6, %notrhs_mid2

]]></Node>
<StgValue><ssdm name="tmp_last"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="31">
<![CDATA[
.preheader44:37  %tmp_24 = trunc i31 %k_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader44:38  %tmp_10 = add i9 %tmp_7, %tmp_24

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
.preheader44:39  %tmp_14_cast = sext i9 %tmp_10 to i64

]]></Node>
<StgValue><ssdm name="tmp_14_cast"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:40  %OFM_0_V_addr_1 = getelementptr [169 x i26]* %OFM_0_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_0_V_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:41  %OFM_1_V_addr_1 = getelementptr [169 x i26]* %OFM_1_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_1_V_addr_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:42  %OFM_2_V_addr_1 = getelementptr [169 x i26]* %OFM_2_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_2_V_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:43  %OFM_3_V_addr_1 = getelementptr [169 x i26]* %OFM_3_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_3_V_addr_1"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:44  %OFM_4_V_addr_1 = getelementptr [169 x i26]* %OFM_4_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_4_V_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:45  %OFM_5_V_addr_1 = getelementptr [169 x i26]* %OFM_5_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_5_V_addr_1"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:46  %OFM_6_V_addr_1 = getelementptr [169 x i26]* %OFM_6_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_6_V_addr_1"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:47  %OFM_7_V_addr_1 = getelementptr [169 x i26]* %OFM_7_V, i64 0, i64 %tmp_14_cast

]]></Node>
<StgValue><ssdm name="OFM_7_V_addr_1"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:48  %OFM_3_V_load = load i26* %OFM_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_3_V_load"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:49  %OFM_0_V_load = load i26* %OFM_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_0_V_load"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:50  %OFM_1_V_load = load i26* %OFM_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_1_V_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:51  %OFM_2_V_load = load i26* %OFM_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_2_V_load"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="3" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:56  %BIAS_V_addr_1 = getelementptr [8 x i26]* %BIAS_V, i64 0, i64 %tmp_4_mid2

]]></Node>
<StgValue><ssdm name="BIAS_V_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="3">
<![CDATA[
.preheader44:57  %p_Val2_1 = load i26* %BIAS_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:71  %OFM_7_V_load = load i26* %OFM_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_7_V_load"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:72  %OFM_4_V_load = load i26* %OFM_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_4_V_load"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:73  %OFM_5_V_load = load i26* %OFM_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_5_V_load"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:74  %OFM_6_V_load = load i26* %OFM_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_6_V_load"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader44:95  %k_2 = add i31 1, %k_mid2

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader44:96  %indvar_flatten_op = add i64 1, %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader44:97  %indvar_flatten_next = select i1 %exitcond_flatten, i64 1, i64 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader44:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 676, i64 676, i64 676)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader44:32  %tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader44:33  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:48  %OFM_3_V_load = load i26* %OFM_3_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_3_V_load"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:49  %OFM_0_V_load = load i26* %OFM_0_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_0_V_load"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:50  %OFM_1_V_load = load i26* %OFM_1_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_1_V_load"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:51  %OFM_2_V_load = load i26* %OFM_2_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_2_V_load"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="sel_tmp6_mid2" val="0"/>
<literal name="sel_tmp8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:52  %sel_tmp5 = select i1 %sel_tmp_mid2, i26 %OFM_0_V_load, i26 %OFM_3_V_load

]]></Node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="143">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="sel_tmp8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:53  %sel_tmp7 = select i1 %sel_tmp6_mid2, i26 %OFM_1_V_load, i26 %sel_tmp5

]]></Node>
<StgValue><ssdm name="sel_tmp7"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:54  %p_Val2_s = select i1 %sel_tmp8_mid2, i26 %OFM_2_V_load, i26 %sel_tmp7

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="27" op_0_bw="26">
<![CDATA[
.preheader44:55  %tmp_14 = sext i26 %p_Val2_s to i27

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="26" op_0_bw="3">
<![CDATA[
.preheader44:57  %p_Val2_1 = load i26* %BIAS_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="27" op_0_bw="26">
<![CDATA[
.preheader44:58  %tmp_15 = sext i26 %p_Val2_1 to i27

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader44:59  %p_Val2_2 = add i27 %tmp_14, %tmp_15

]]></Node>
<StgValue><ssdm name="p_Val2_2"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.preheader44:60  %isneg = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_2, i32 26)

]]></Node>
<StgValue><ssdm name="isneg"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader44:61  %p_Val2_3 = add i26 %p_Val2_s, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.preheader44:62  %newsignbit = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_3, i32 25)

]]></Node>
<StgValue><ssdm name="newsignbit"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:63  %tmp_16 = xor i1 %newsignbit, true

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:64  %underflow = and i1 %isneg, %tmp_16

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:65  %brmerge_i_i1 = xor i1 %isneg, %newsignbit

]]></Node>
<StgValue><ssdm name="brmerge_i_i1"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:66  %isneg_not = xor i1 %isneg, true

]]></Node>
<StgValue><ssdm name="isneg_not"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:67  %brmerge = or i1 %newsignbit, %isneg_not

]]></Node>
<StgValue><ssdm name="brmerge"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:68  %p_Val2_3_mux = select i1 %brmerge_i_i1, i26 33554431, i26 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_mux"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:69  %p_Val2_3_45 = select i1 %underflow, i26 -33554432, i26 %p_Val2_3

]]></Node>
<StgValue><ssdm name="p_Val2_3_45"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:70  %tmp_data_data1_V = select i1 %brmerge, i26 %p_Val2_3_mux, i26 %p_Val2_3_45

]]></Node>
<StgValue><ssdm name="tmp_data_data1_V"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:71  %OFM_7_V_load = load i26* %OFM_7_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_7_V_load"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:72  %OFM_4_V_load = load i26* %OFM_4_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_4_V_load"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:73  %OFM_5_V_load = load i26* %OFM_5_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_5_V_load"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="26" op_0_bw="8">
<![CDATA[
.preheader44:74  %OFM_6_V_load = load i26* %OFM_6_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="OFM_6_V_load"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="sel_tmp6_mid2" val="0"/>
<literal name="sel_tmp8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:75  %sel_tmp1 = select i1 %sel_tmp_mid2, i26 %OFM_4_V_load, i26 %OFM_7_V_load

]]></Node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
<literal name="sel_tmp8_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:76  %sel_tmp2 = select i1 %sel_tmp6_mid2, i26 %OFM_5_V_load, i26 %sel_tmp1

]]></Node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:77  %p_Val2_4 = select i1 %sel_tmp8_mid2, i26 %OFM_6_V_load, i26 %sel_tmp2

]]></Node>
<StgValue><ssdm name="p_Val2_4"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="27" op_0_bw="26">
<![CDATA[
.preheader44:78  %tmp_17 = sext i26 %p_Val2_4 to i27

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
.preheader44:79  %p_Val2_5 = add i27 %tmp_15, %tmp_17

]]></Node>
<StgValue><ssdm name="p_Val2_5"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="27" op_2_bw="32">
<![CDATA[
.preheader44:80  %isneg_1 = call i1 @_ssdm_op_BitSelect.i1.i27.i32(i27 %p_Val2_5, i32 26)

]]></Node>
<StgValue><ssdm name="isneg_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
.preheader44:81  %p_Val2_6 = add i26 %p_Val2_4, %p_Val2_1

]]></Node>
<StgValue><ssdm name="p_Val2_6"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="1" op_1_bw="26" op_2_bw="32">
<![CDATA[
.preheader44:82  %newsignbit_1 = call i1 @_ssdm_op_BitSelect.i1.i26.i32(i26 %p_Val2_6, i32 25)

]]></Node>
<StgValue><ssdm name="newsignbit_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:83  %tmp_18 = xor i1 %newsignbit_1, true

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:84  %underflow_1 = and i1 %isneg_1, %tmp_18

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:85  %brmerge_i_i = xor i1 %isneg_1, %newsignbit_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:86  %isneg_1_not = xor i1 %isneg_1, true

]]></Node>
<StgValue><ssdm name="isneg_1_not"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader44:87  %brmerge5 = or i1 %newsignbit_1, %isneg_1_not

]]></Node>
<StgValue><ssdm name="brmerge5"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:88  %p_Val2_6_mux = select i1 %brmerge_i_i, i26 33554431, i26 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_mux"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:89  %p_Val2_6_46 = select i1 %underflow_1, i26 -33554432, i26 %p_Val2_6

]]></Node>
<StgValue><ssdm name="p_Val2_6_46"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="26" op_0_bw="1" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:90  %tmp_data_data2_V = select i1 %brmerge5, i26 %p_Val2_6_mux, i26 %p_Val2_6_46

]]></Node>
<StgValue><ssdm name="tmp_data_data2_V"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="52" op_0_bw="52" op_1_bw="26" op_2_bw="26">
<![CDATA[
.preheader44:91  %tmp_data = call i52 @_ssdm_op_BitConcatenate.i52.i26.i26(i26 %tmp_data_data2_V, i26 %tmp_data_data1_V)

]]></Node>
<StgValue><ssdm name="tmp_data"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="56" op_0_bw="52">
<![CDATA[
.preheader44:92  %cast = sext i52 %tmp_data to i56

]]></Node>
<StgValue><ssdm name="cast"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="56" op_4_bw="1">
<![CDATA[
.preheader44:93  call void @_ssdm_op_Write.axis.volatile.i56P.i1P(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, i56 %cast, i1 %tmp_last)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader44:94  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str11, i32 %tmp_8)

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="158" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_flatten1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
.preheader44:98  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="160" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
.preheader.preheader:0  %indvar_flatten2 = phi i64 [ %indvar_flatten_next2, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.preheader:1  %j2 = phi i31 [ %tmp_7_mid2_v, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j2"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader.preheader:2  %k3 = phi i31 [ %k_1, %.preheader ], [ 0, %.preheader.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k3"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="31">
<![CDATA[
.preheader.preheader:3  %k3_cast = zext i31 %k3 to i32

]]></Node>
<StgValue><ssdm name="k3_cast"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:4  %tmp_9 = icmp slt i32 %k3_cast, %custom_Tc_read

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:5  %exitcond_flatten2 = icmp eq i64 %indvar_flatten2, %bound

]]></Node>
<StgValue><ssdm name="exitcond_flatten2"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.preheader.preheader:6  %indvar_flatten_next2 = add i64 %indvar_flatten2, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:7  br i1 %exitcond_flatten2, label %4, label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:0  %j_1 = add i31 1, %j2

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 169, i64 169, i64 169)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader:2  %k3_mid2 = select i1 %tmp_9, i31 %k3, i31 0

]]></Node>
<StgValue><ssdm name="k3_mid2"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
.preheader:3  %tmp_7_mid2_v = select i1 %tmp_9, i31 %j2, i31 %j_1

]]></Node>
<StgValue><ssdm name="tmp_7_mid2_v"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="9" op_0_bw="31">
<![CDATA[
.preheader:4  %tmp_29 = trunc i31 %tmp_7_mid2_v to i9

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:5  %tmp_19 = mul i9 13, %tmp_29

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:6  %tmp_12 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str13)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:7  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="9" op_0_bw="31">
<![CDATA[
.preheader:8  %tmp_30 = trunc i31 %k3_mid2 to i9

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:9  %tmp_20 = add i9 %tmp_19, %tmp_30

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="64" op_0_bw="9">
<![CDATA[
.preheader:10  %tmp_21_cast = sext i9 %tmp_20 to i64

]]></Node>
<StgValue><ssdm name="tmp_21_cast"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:11  %OFM_0_V_addr = getelementptr [169 x i26]* %OFM_0_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_0_V_addr"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:12  %OFM_1_V_addr = getelementptr [169 x i26]* %OFM_1_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_1_V_addr"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:13  %OFM_2_V_addr = getelementptr [169 x i26]* %OFM_2_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_2_V_addr"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:14  %OFM_3_V_addr = getelementptr [169 x i26]* %OFM_3_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_3_V_addr"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:15  %OFM_4_V_addr = getelementptr [169 x i26]* %OFM_4_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_4_V_addr"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:16  %OFM_5_V_addr = getelementptr [169 x i26]* %OFM_5_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_5_V_addr"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:17  %OFM_6_V_addr = getelementptr [169 x i26]* %OFM_6_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_6_V_addr"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="8" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:18  %OFM_7_V_addr = getelementptr [169 x i26]* %OFM_7_V, i64 0, i64 %tmp_21_cast

]]></Node>
<StgValue><ssdm name="OFM_7_V_addr"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:19  store i26 0, i26* %OFM_0_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:20  store i26 0, i26* %OFM_1_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:21  store i26 0, i26* %OFM_2_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:22  store i26 0, i26* %OFM_3_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:23  store i26 0, i26* %OFM_4_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:24  store i26 0, i26* %OFM_5_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:25  store i26 0, i26* %OFM_6_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="7" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="26" op_1_bw="8">
<![CDATA[
.preheader:26  store i26 0, i26* %OFM_7_V_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.preheader:27  %empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str13, i32 %tmp_12)

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="196" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:28  %k_1 = add i31 1, %k3_mid2

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="exitcond_flatten2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
.preheader:29  br label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="198" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
