#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Mon Aug  5 11:25:50 2024
# Process ID: 11144
# Current directory: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base
# Command line: vivado
# Log file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.log
# Journal file: /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/vivado.jou
# Running On: o-51904, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 6, Host memory: 33506 MB
#-----------------------------------------------------------
start_gui
open_project /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
reset_run synth_1
reset_run base_axi_dma_0_0_synth_1
reset_run base_xbar_1_synth_1
reset_run base_auto_pc_0_synth_1
reset_run base_rx_fifo_0_synth_1
reset_run base_tx_fifo_0_synth_1
reset_run base_xpm_cdc_gen_0_0_synth_1
reset_run base_xxv_ethernet_0_0_synth_1
reset_run base_xbar_2_synth_1
reset_run base_auto_pc_1_synth_1
reset_run base_auto_pc_2_synth_1
reset_run base_auto_pc_3_synth_1
reset_run base_auto_pc_4_synth_1
reset_run base_axi_intc_0_0_synth_1
reset_run base_btns_gpio_0_synth_1
reset_run base_clk_wiz_310MHz_0_synth_1
reset_run base_leds_gpio_0_synth_1
reset_run base_proc_sys_reset_0_0_synth_1
reset_run base_proc_sys_reset_1_0_synth_1
reset_run base_proc_sys_reset_2_0_synth_1
reset_run base_xbar_3_synth_1
reset_run base_auto_pc_5_synth_1
reset_run base_auto_pc_6_synth_1
reset_run base_auto_pc_7_synth_1
reset_run base_auto_pc_8_synth_1
reset_run base_xbar_4_synth_1
reset_run base_xbar_5_synth_1
reset_run base_m00_data_fifo_3_synth_1
reset_run base_xpm_cdc_gen_1_0_synth_1
reset_run base_util_ds_buf_1_0_synth_1
reset_run base_util_ds_buf_0_0_synth_1
reset_run base_ddr4_0_sys_reset_0_synth_1
reset_run base_DSPddr4_0_synth_1
reset_run base_s01_mmu_0_synth_1
reset_run base_auto_ds_0_synth_1
reset_run base_xbar_0_synth_1
reset_run base_s00_data_fifo_5_synth_1
reset_run base_auto_cc_2_synth_1
reset_run base_s01_data_fifo_5_synth_1
reset_run base_auto_us_0_synth_1
reset_run base_m00_data_fifo_2_synth_1
reset_run base_auto_cc_0_synth_1
reset_run base_m01_data_fifo_0_synth_1
reset_run base_auto_cc_1_synth_1
reset_run base_s01_data_fifo_9_synth_1
reset_run base_auto_us_8_synth_1
reset_run base_s00_mmu_3_synth_1
reset_run base_s01_mmu_4_synth_1
reset_run base_axis_clock_converter_im_3_synth_1
reset_run base_axis_clock_converter_re_3_synth_1
reset_run base_packet_generator_3_synth_1
reset_run base_proc_sys_reset_adc0_0_synth_1
reset_run base_proc_sys_reset_adc1_0_synth_1
reset_run base_proc_sys_reset_adc2_0_synth_1
reset_run base_proc_sys_reset_adc3_0_synth_1
reset_run base_rfdc_0_synth_1
reset_run base_xbar_14_synth_1
reset_run base_auto_cc_15_synth_1
reset_run base_auto_cc_16_synth_1
reset_run base_auto_cc_17_synth_1
reset_run base_auto_cc_18_synth_1
reset_run base_amplitude_controller_0_synth_1
reset_run base_amplitude_controller_1_synth_1
reset_run base_amplitude_controller_2_synth_1
reset_run base_amplitude_controller_3_synth_1
reset_run base_proc_sys_reset_dac0_0_synth_1
reset_run base_proc_sys_reset_dac1_0_synth_1
reset_run base_proc_sys_reset_dac2_0_synth_1
reset_run base_proc_sys_reset_dac3_0_synth_1
reset_run base_sws_gpio_0_synth_1
reset_run base_system_management_wiz_0_0_synth_1
reset_run base_xpm_cdc_gen_0_1_synth_1
reset_run base_zynq_ultra_ps_e_0_0_synth_1
reset_run base_axis_clock_converter_im_1_synth_1
reset_run base_axis_clock_converter_re_1_synth_1
reset_run base_packet_generator_1_synth_1
reset_run base_axi_dma_imag_2_synth_1
reset_run base_axi_dma_real_2_synth_1
reset_run base_xbar_10_synth_1
reset_run base_auto_cc_9_synth_1
reset_run base_auto_cc_10_synth_1
reset_run base_auto_cc_11_synth_1
reset_run base_xbar_11_synth_1
reset_run base_s00_data_fifo_8_synth_1
reset_run base_auto_us_5_synth_1
reset_run base_s01_data_fifo_8_synth_1
reset_run base_auto_us_6_synth_1
reset_run base_s00_mmu_2_synth_1
reset_run base_s01_mmu_3_synth_1
reset_run base_axis_clock_converter_im_2_synth_1
reset_run base_axis_clock_converter_re_2_synth_1
reset_run base_packet_generator_2_synth_1
reset_run base_axi_dma_imag_3_synth_1
reset_run base_axi_dma_real_3_synth_1
reset_run base_xbar_12_synth_1
reset_run base_auto_cc_12_synth_1
reset_run base_auto_cc_13_synth_1
reset_run base_auto_cc_14_synth_1
reset_run base_xbar_13_synth_1
reset_run base_s00_data_fifo_9_synth_1
reset_run base_auto_us_7_synth_1
reset_run base_axi_dma_imag_0_synth_1
reset_run base_axi_dma_real_0_synth_1
reset_run base_xbar_6_synth_1
reset_run base_auto_cc_3_synth_1
reset_run base_auto_cc_4_synth_1
reset_run base_auto_cc_5_synth_1
reset_run base_xbar_7_synth_1
reset_run base_s00_data_fifo_6_synth_1
reset_run base_auto_us_1_synth_1
reset_run base_s01_data_fifo_6_synth_1
reset_run base_auto_us_2_synth_1
reset_run base_s00_mmu_0_synth_1
reset_run base_s01_mmu_1_synth_1
reset_run base_axis_clock_converter_im_0_synth_1
reset_run base_axis_clock_converter_re_0_synth_1
reset_run base_packet_generator_0_synth_1
reset_run base_axi_dma_imag_1_synth_1
reset_run base_axi_dma_real_1_synth_1
reset_run base_xbar_8_synth_1
reset_run base_auto_cc_6_synth_1
reset_run base_auto_cc_7_synth_1
reset_run base_auto_cc_8_synth_1
reset_run base_xbar_9_synth_1
reset_run base_s00_data_fifo_7_synth_1
reset_run base_auto_us_3_synth_1
reset_run base_s01_data_fifo_7_synth_1
reset_run base_auto_us_4_synth_1
reset_run base_s00_mmu_1_synth_1
reset_run base_s01_mmu_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
reset_run synth_1
reset_run base_axi_dma_0_0_synth_1
reset_run base_xbar_1_synth_1
reset_run base_auto_pc_0_synth_1
reset_run base_rx_fifo_0_synth_1
reset_run base_tx_fifo_0_synth_1
reset_run base_xpm_cdc_gen_0_0_synth_1
reset_run base_xxv_ethernet_0_0_synth_1
reset_run base_xbar_2_synth_1
reset_run base_auto_pc_1_synth_1
reset_run base_auto_pc_2_synth_1
reset_run base_auto_pc_3_synth_1
reset_run base_auto_pc_4_synth_1
reset_run base_axi_intc_0_0_synth_1
reset_run base_btns_gpio_0_synth_1
reset_run base_clk_wiz_310MHz_0_synth_1
reset_run base_leds_gpio_0_synth_1
reset_run base_proc_sys_reset_0_0_synth_1
reset_run base_proc_sys_reset_1_0_synth_1
reset_run base_proc_sys_reset_2_0_synth_1
reset_run base_xbar_3_synth_1
reset_run base_auto_pc_5_synth_1
reset_run base_auto_pc_6_synth_1
reset_run base_auto_pc_7_synth_1
reset_run base_auto_pc_8_synth_1
reset_run base_xbar_4_synth_1
reset_run base_xbar_5_synth_1
reset_run base_m00_data_fifo_3_synth_1
reset_run base_xpm_cdc_gen_1_0_synth_1
reset_run base_util_ds_buf_1_0_synth_1
reset_run base_util_ds_buf_0_0_synth_1
reset_run base_ddr4_0_sys_reset_0_synth_1
reset_run base_DSPddr4_0_synth_1
reset_run base_s01_mmu_0_synth_1
reset_run base_auto_ds_0_synth_1
reset_run base_xbar_0_synth_1
reset_run base_s00_data_fifo_5_synth_1
reset_run base_auto_cc_2_synth_1
reset_run base_s01_data_fifo_5_synth_1
reset_run base_auto_us_0_synth_1
reset_run base_m00_data_fifo_2_synth_1
reset_run base_auto_cc_0_synth_1
reset_run base_m01_data_fifo_0_synth_1
reset_run base_auto_cc_1_synth_1
reset_run base_s01_data_fifo_9_synth_1
reset_run base_auto_us_8_synth_1
reset_run base_s00_mmu_3_synth_1
reset_run base_s01_mmu_4_synth_1
reset_run base_axis_clock_converter_im_3_synth_1
reset_run base_axis_clock_converter_re_3_synth_1
reset_run base_packet_generator_3_synth_1
reset_run base_proc_sys_reset_adc0_0_synth_1
reset_run base_proc_sys_reset_adc1_0_synth_1
reset_run base_proc_sys_reset_adc2_0_synth_1
reset_run base_proc_sys_reset_adc3_0_synth_1
reset_run base_rfdc_0_synth_1
reset_run base_xbar_14_synth_1
reset_run base_auto_cc_15_synth_1
reset_run base_auto_cc_16_synth_1
reset_run base_auto_cc_17_synth_1
reset_run base_auto_cc_18_synth_1
reset_run base_amplitude_controller_0_synth_1
reset_run base_amplitude_controller_1_synth_1
reset_run base_amplitude_controller_2_synth_1
reset_run base_amplitude_controller_3_synth_1
reset_run base_proc_sys_reset_dac0_0_synth_1
reset_run base_proc_sys_reset_dac1_0_synth_1
reset_run base_proc_sys_reset_dac2_0_synth_1
reset_run base_proc_sys_reset_dac3_0_synth_1
reset_run base_sws_gpio_0_synth_1
reset_run base_system_management_wiz_0_0_synth_1
reset_run base_xpm_cdc_gen_0_1_synth_1
reset_run base_zynq_ultra_ps_e_0_0_synth_1
reset_run base_axis_clock_converter_im_1_synth_1
reset_run base_axis_clock_converter_re_1_synth_1
reset_run base_packet_generator_1_synth_1
reset_run base_axi_dma_imag_2_synth_1
reset_run base_axi_dma_real_2_synth_1
reset_run base_xbar_10_synth_1
reset_run base_auto_cc_9_synth_1
reset_run base_auto_cc_10_synth_1
reset_run base_auto_cc_11_synth_1
reset_run base_xbar_11_synth_1
reset_run base_s00_data_fifo_8_synth_1
reset_run base_auto_us_5_synth_1
reset_run base_s01_data_fifo_8_synth_1
reset_run base_auto_us_6_synth_1
reset_run base_s00_mmu_2_synth_1
reset_run base_s01_mmu_3_synth_1
reset_run base_axis_clock_converter_im_2_synth_1
reset_run base_axis_clock_converter_re_2_synth_1
reset_run base_packet_generator_2_synth_1
reset_run base_axi_dma_imag_3_synth_1
reset_run base_axi_dma_real_3_synth_1
reset_run base_xbar_12_synth_1
reset_run base_auto_cc_12_synth_1
reset_run base_auto_cc_13_synth_1
reset_run base_auto_cc_14_synth_1
reset_run base_xbar_13_synth_1
reset_run base_s00_data_fifo_9_synth_1
reset_run base_auto_us_7_synth_1
reset_run base_axi_dma_imag_0_synth_1
reset_run base_axi_dma_real_0_synth_1
reset_run base_xbar_6_synth_1
reset_run base_auto_cc_3_synth_1
reset_run base_auto_cc_4_synth_1
reset_run base_auto_cc_5_synth_1
reset_run base_xbar_7_synth_1
reset_run base_s00_data_fifo_6_synth_1
reset_run base_auto_us_1_synth_1
reset_run base_s01_data_fifo_6_synth_1
reset_run base_auto_us_2_synth_1
reset_run base_s00_mmu_0_synth_1
reset_run base_s01_mmu_1_synth_1
reset_run base_axis_clock_converter_im_0_synth_1
reset_run base_axis_clock_converter_re_0_synth_1
reset_run base_packet_generator_0_synth_1
reset_run base_axi_dma_imag_1_synth_1
reset_run base_axi_dma_real_1_synth_1
reset_run base_xbar_8_synth_1
reset_run base_auto_cc_6_synth_1
reset_run base_auto_cc_7_synth_1
reset_run base_auto_cc_8_synth_1
reset_run base_xbar_9_synth_1
reset_run base_s00_data_fifo_7_synth_1
reset_run base_auto_us_3_synth_1
reset_run base_s01_data_fifo_7_synth_1
reset_run base_auto_us_4_synth_1
reset_run base_s00_mmu_1_synth_1
reset_run base_s01_mmu_2_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
open_bd_design {/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
report_ip_status -name ip_status 
reset_target all [get_files  /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd]
export_ip_user_files -of_objects  [get_files  /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd]
generate_target all [get_files  /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd]
catch { config_ip_cache -export [get_ips -all base_xbar_0] }
catch { config_ip_cache -export [get_ips -all base_s00_data_fifo_5] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_2] }
catch { config_ip_cache -export [get_ips -all base_s01_data_fifo_5] }
catch { config_ip_cache -export [get_ips -all base_auto_us_0] }
catch { config_ip_cache -export [get_ips -all base_m00_data_fifo_2] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_0] }
catch { config_ip_cache -export [get_ips -all base_m01_data_fifo_0] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_1] }
catch { config_ip_cache -export [get_ips -all base_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all base_s01_mmu_0] }
catch { config_ip_cache -export [get_ips -all base_DSPddr4_0] }
catch { config_ip_cache -export [get_ips -all base_ddr4_0_sys_reset_0] }
catch { config_ip_cache -export [get_ips -all base_util_ds_buf_0_0] }
catch { config_ip_cache -export [get_ips -all base_util_ds_buf_1_0] }
catch { config_ip_cache -export [get_ips -all base_xpm_cdc_gen_1_0] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_0_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_1] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all base_rx_fifo_0] }
catch { config_ip_cache -export [get_ips -all base_tx_fifo_0] }
catch { config_ip_cache -export [get_ips -all base_xpm_cdc_gen_0_0] }
catch { config_ip_cache -export [get_ips -all base_xxv_ethernet_0_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_2] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_2] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_3] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_4] }
catch { config_ip_cache -export [get_ips -all base_axi_intc_0_0] }
catch { config_ip_cache -export [get_ips -all base_btns_gpio_0] }
catch { config_ip_cache -export [get_ips -all base_clk_wiz_310MHz_0] }
catch { config_ip_cache -export [get_ips -all base_leds_gpio_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_1_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_2_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_3] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_5] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_6] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_7] }
catch { config_ip_cache -export [get_ips -all base_auto_pc_8] }
catch { config_ip_cache -export [get_ips -all base_xbar_4] }
catch { config_ip_cache -export [get_ips -all base_xbar_5] }
catch { config_ip_cache -export [get_ips -all base_m00_data_fifo_3] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_imag_0] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_real_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_6] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_3] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_4] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_5] }
catch { config_ip_cache -export [get_ips -all base_xbar_7] }
catch { config_ip_cache -export [get_ips -all base_s00_data_fifo_6] }
catch { config_ip_cache -export [get_ips -all base_auto_us_1] }
catch { config_ip_cache -export [get_ips -all base_s01_data_fifo_6] }
catch { config_ip_cache -export [get_ips -all base_auto_us_2] }
catch { config_ip_cache -export [get_ips -all base_s00_mmu_0] }
catch { config_ip_cache -export [get_ips -all base_s01_mmu_1] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_im_0] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_re_0] }
catch { config_ip_cache -export [get_ips -all base_packet_generator_0] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_imag_1] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_real_1] }
catch { config_ip_cache -export [get_ips -all base_xbar_8] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_6] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_7] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_8] }
catch { config_ip_cache -export [get_ips -all base_xbar_9] }
catch { config_ip_cache -export [get_ips -all base_s00_data_fifo_7] }
catch { config_ip_cache -export [get_ips -all base_auto_us_3] }
catch { config_ip_cache -export [get_ips -all base_s01_data_fifo_7] }
catch { config_ip_cache -export [get_ips -all base_auto_us_4] }
catch { config_ip_cache -export [get_ips -all base_s00_mmu_1] }
catch { config_ip_cache -export [get_ips -all base_s01_mmu_2] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_im_1] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_re_1] }
catch { config_ip_cache -export [get_ips -all base_packet_generator_1] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_imag_2] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_real_2] }
catch { config_ip_cache -export [get_ips -all base_xbar_10] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_9] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_10] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_11] }
catch { config_ip_cache -export [get_ips -all base_xbar_11] }
catch { config_ip_cache -export [get_ips -all base_s00_data_fifo_8] }
catch { config_ip_cache -export [get_ips -all base_auto_us_5] }
catch { config_ip_cache -export [get_ips -all base_s01_data_fifo_8] }
catch { config_ip_cache -export [get_ips -all base_auto_us_6] }
catch { config_ip_cache -export [get_ips -all base_s00_mmu_2] }
catch { config_ip_cache -export [get_ips -all base_s01_mmu_3] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_im_2] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_re_2] }
catch { config_ip_cache -export [get_ips -all base_packet_generator_2] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_imag_3] }
catch { config_ip_cache -export [get_ips -all base_axi_dma_real_3] }
catch { config_ip_cache -export [get_ips -all base_xbar_12] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_12] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_13] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_14] }
catch { config_ip_cache -export [get_ips -all base_xbar_13] }
catch { config_ip_cache -export [get_ips -all base_s00_data_fifo_9] }
catch { config_ip_cache -export [get_ips -all base_auto_us_7] }
catch { config_ip_cache -export [get_ips -all base_s01_data_fifo_9] }
catch { config_ip_cache -export [get_ips -all base_auto_us_8] }
catch { config_ip_cache -export [get_ips -all base_s00_mmu_3] }
catch { config_ip_cache -export [get_ips -all base_s01_mmu_4] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_im_3] }
catch { config_ip_cache -export [get_ips -all base_axis_clock_converter_re_3] }
catch { config_ip_cache -export [get_ips -all base_packet_generator_3] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_adc0_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_adc1_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_adc2_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_adc3_0] }
catch { config_ip_cache -export [get_ips -all base_rfdc_0] }
catch { config_ip_cache -export [get_ips -all base_xbar_14] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_15] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_16] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_17] }
catch { config_ip_cache -export [get_ips -all base_auto_cc_18] }
catch { config_ip_cache -export [get_ips -all base_amplitude_controller_0] }
catch { config_ip_cache -export [get_ips -all base_amplitude_controller_1] }
catch { config_ip_cache -export [get_ips -all base_amplitude_controller_2] }
catch { config_ip_cache -export [get_ips -all base_amplitude_controller_3] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_dac0_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_dac1_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_dac2_0] }
catch { config_ip_cache -export [get_ips -all base_proc_sys_reset_dac3_0] }
catch { config_ip_cache -export [get_ips -all base_sws_gpio_0] }
catch { config_ip_cache -export [get_ips -all base_system_management_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all base_xpm_cdc_gen_0_1] }
catch { config_ip_cache -export [get_ips -all base_zynq_ultra_ps_e_0_0] }
export_ip_user_files -of_objects [get_files /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd]
export_simulation -of_objects [get_files /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.srcs/sources_1/bd/base/base.bd] -directory /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.ip_user_files/sim_scripts -ip_user_files_dir /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.ip_user_files -ipstatic_source_dir /home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.cache/compile_simlib/modelsim} {questa=/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.cache/compile_simlib/questa} {xcelium=/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.cache/compile_simlib/xcelium} {vcs=/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.cache/compile_simlib/vcs} {riviera=/home/cttc/jorge/RFSoC-PYNQ/RFSoC-PYNQ/boards/ZCU208/base/base/base.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 3
wait_on_run impl_1
validate_bd_design -force
apply_bd_automation -rule xilinx.com:bd_rule:rf_converter_usp -config {ADC0_AXIS_SOURCE "ADC 0" ADC1_AXIS_SOURCE "ADC 1" ADC2_AXIS_SOURCE "ADC 2" ADC3_AXIS_SOURCE "ADC 3" DAC0_AXIS_SOURCE "DAC 0" DAC1_AXIS_SOURCE "DAC 1" DAC2_AXIS_SOURCE "DAC 2" DAC3_AXIS_SOURCE "DAC 3" }  [get_bd_cells radio/rfdc]
save_bd_design
