Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Thu Dec  3 15:12:46 2020
| Host         : UNIT-2060 running 64-bit Ubuntu 20.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file radix_sorter_timing_summary_routed.rpt -pb radix_sorter_timing_summary_routed.pb -rpx radix_sorter_timing_summary_routed.rpx -warn_on_violation
| Design       : radix_sorter
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (36)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.912    -6487.846                   5368                 9922        0.223        0.000                      0                 9922        1.250        0.000                       0                  4482  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -1.912    -6487.846                   5368                 9922        0.223        0.000                      0                 9922        1.250        0.000                       0                  4482  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         5368  Failing Endpoints,  Worst Slack       -1.912ns,  Total Violation    -6487.846ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.223ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.250ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 1.468ns (22.743%)  route 4.987ns (77.257%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          1.020    11.412    bins[0][9][31]_i_1_n_0
    SLICE_X41Y21         FDRE                                         r  bins_reg[0][9][28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X41Y21         FDRE                                         r  bins_reg[0][9][28]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X41Y21         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][28]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                 -1.912    

Slack (VIOLATED) :        -1.881ns  (required time - arrival time)
  Source:                 j_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[1][55][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.720ns (25.870%)  route 4.929ns (74.130%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.509ns = ( 9.509 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.457ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[3]/Q
                         net (fo=171, routed)         1.433     6.847    j[3]
    SLICE_X63Y25         LUT4 (Prop_lut4_I0_O)        0.124     6.971 r  sort_state[1]_i_67/O
                         net (fo=1, routed)           0.000     6.971    sort_state[1]_i_67_n_0
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.521 r  sort_state_reg[1]_i_43/CO[3]
                         net (fo=1, routed)           0.000     7.521    sort_state_reg[1]_i_43_n_0
    SLICE_X63Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.635 r  sort_state_reg[1]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.635    sort_state_reg[1]_i_25_n_0
    SLICE_X63Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.749 r  sort_state_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.749    sort_state_reg[1]_i_7_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.863 r  sort_state_reg[1]_i_5/CO[3]
                         net (fo=7, routed)           1.351     9.214    sort_state_reg[1]_i_5_n_0
    SLICE_X63Y20         LUT4 (Prop_lut4_I0_O)        0.124     9.338 r  bins[1][0][31]_i_5/O
                         net (fo=58, routed)          0.817    10.155    bins[1][0][31]_i_5_n_0
    SLICE_X63Y22         LUT6 (Prop_lut6_I4_O)        0.124    10.279 r  bins[1][55][31]_i_1/O
                         net (fo=32, routed)          1.328    11.606    bins[1][55][31]_i_1_n_0
    SLICE_X93Y23         FDRE                                         r  bins_reg[1][55][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.607     9.509    CLK_IBUF_BUFG
    SLICE_X93Y23         FDRE                                         r  bins_reg[1][55][3]/C
                         clock pessimism              0.457     9.966    
                         clock uncertainty           -0.035     9.930    
    SLICE_X93Y23         FDRE (Setup_fdre_C_CE)      -0.205     9.725    bins_reg[1][55][3]
  -------------------------------------------------------------------
                         required time                          9.725    
                         arrival time                         -11.606    
  -------------------------------------------------------------------
                         slack                                 -1.881    

Slack (VIOLATED) :        -1.858ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][29][29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.468ns (22.916%)  route 4.938ns (77.084%))
  Logic Levels:           6  (LUT4=2 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.390ns = ( 9.390 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.600    10.075    bins[0][0][31]_i_3_n_0
    SLICE_X57Y18         LUT4 (Prop_lut4_I0_O)        0.124    10.199 r  bins[0][29][31]_i_1/O
                         net (fo=32, routed)          1.165    11.364    bins[0][29][31]_i_1_n_0
    SLICE_X45Y15         FDRE                                         r  bins_reg[0][29][29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.488     9.390    CLK_IBUF_BUFG
    SLICE_X45Y15         FDRE                                         r  bins_reg[0][29][29]/C
                         clock pessimism              0.356     9.746    
                         clock uncertainty           -0.035     9.711    
    SLICE_X45Y15         FDRE (Setup_fdre_C_CE)      -0.205     9.506    bins_reg[0][29][29]
  -------------------------------------------------------------------
                         required time                          9.506    
                         arrival time                         -11.364    
  -------------------------------------------------------------------
                         slack                                 -1.858    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.468ns (22.972%)  route 4.922ns (77.028%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.955    11.348    bins[0][9][31]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][11]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][11]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.468ns (22.972%)  route 4.922ns (77.028%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.955    11.348    bins[0][9][31]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][17]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][17]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.468ns (22.972%)  route 4.922ns (77.028%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.955    11.348    bins[0][9][31]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][18]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][18]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.468ns (22.972%)  route 4.922ns (77.028%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.955    11.348    bins[0][9][31]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][21]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][21]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.847ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.468ns (22.972%)  route 4.922ns (77.028%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.385ns = ( 9.385 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.955    11.348    bins[0][9][31]_i_1_n_0
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.483     9.385    CLK_IBUF_BUFG
    SLICE_X47Y19         FDRE                                         r  bins_reg[0][9][3]/C
                         clock pessimism              0.356     9.741    
                         clock uncertainty           -0.035     9.706    
    SLICE_X47Y19         FDRE (Setup_fdre_C_CE)      -0.205     9.501    bins_reg[0][9][3]
  -------------------------------------------------------------------
                         required time                          9.501    
                         arrival time                         -11.348    
  -------------------------------------------------------------------
                         slack                                 -1.847    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 1.468ns (22.858%)  route 4.954ns (77.142%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.987    11.380    bins[0][9][31]_i_1_n_0
    SLICE_X46Y22         FDRE                                         r  bins_reg[0][9][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.480     9.382    CLK_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  bins_reg[0][9][22]/C
                         clock pessimism              0.356     9.738    
                         clock uncertainty           -0.035     9.703    
    SLICE_X46Y22         FDRE (Setup_fdre_C_CE)      -0.169     9.534    bins_reg[0][9][22]
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                 -1.846    

Slack (VIOLATED) :        -1.846ns  (required time - arrival time)
  Source:                 j_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bins_reg[0][9][23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        6.422ns  (logic 1.468ns (22.858%)  route 4.954ns (77.142%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 RAMD64E=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 9.382 - 5.000 ) 
    Source Clock Delay      (SCD):    4.958ns
    Clock Pessimism Removal (CPR):    0.356ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.205     3.143    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.244 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.714     4.958    CLK_IBUF_BUFG
    SLICE_X61Y22         FDRE                                         r  j_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y22         FDRE (Prop_fdre_C_Q)         0.456     5.414 r  j_reg[1]_rep__7/Q
                         net (fo=117, routed)         1.237     6.651    memory_reg_r2_0_63_3_5/ADDRC1
    SLICE_X58Y24         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     6.775 f  memory_reg_r2_0_63_3_5/RAMC/O
                         net (fo=130, routed)         1.024     7.799    p_1_out[5]
    SLICE_X60Y21         LUT6 (Prop_lut6_I3_O)        0.124     7.923 f  bin_head_r[31]_i_18/O
                         net (fo=1, routed)           0.000     7.923    bin_head_r[31]_i_18_n_0
    SLICE_X60Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.140 f  bin_head_r_reg[31]_i_10/O
                         net (fo=1, routed)           0.445     8.585    bin_head_r_reg[31]_i_10_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I5_O)        0.299     8.884 f  bin_head_r[31]_i_6/O
                         net (fo=4, routed)           0.467     9.351    bin_head_r[31]_i_6_n_0
    SLICE_X60Y19         LUT4 (Prop_lut4_I2_O)        0.124     9.475 r  bins[0][0][31]_i_3/O
                         net (fo=58, routed)          0.794    10.269    bins[0][0][31]_i_3_n_0
    SLICE_X54Y20         LUT5 (Prop_lut5_I4_O)        0.124    10.393 r  bins[0][9][31]_i_1/O
                         net (fo=32, routed)          0.987    11.380    bins[0][9][31]_i_1_n_0
    SLICE_X46Y22         FDRE                                         r  bins_reg[0][9][23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
    K19                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.804     5.804 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.006     7.810    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.901 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        1.480     9.382    CLK_IBUF_BUFG
    SLICE_X46Y22         FDRE                                         r  bins_reg[0][9][23]/C
                         clock pessimism              0.356     9.738    
                         clock uncertainty           -0.035     9.703    
    SLICE_X46Y22         FDRE (Setup_fdre_C_CE)      -0.169     9.534    bins_reg[0][9][23]
  -------------------------------------------------------------------
                         required time                          9.534    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                 -1.846    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 current_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_DATA_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.419%)  route 0.190ns (50.581%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.572     1.438    CLK_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  current_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y25         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  current_reg[4]/Q
                         net (fo=35, routed)          0.190     1.770    memory_reg_r3_0_63_3_5/ADDRC4
    SLICE_X62Y24         RAMD64E (Prop_ramd64e_RADR4_O)
                                                      0.045     1.815 r  memory_reg_r3_0_63_3_5/RAMC/O
                         net (fo=1, routed)           0.000     1.815    p_6_out[5]
    SLICE_X62Y24         FDRE                                         r  OUT_DATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.837     1.952    CLK_IBUF_BUFG
    SLICE_X62Y24         FDRE                                         r  OUT_DATA_reg[5]/C
                         clock pessimism             -0.482     1.470    
    SLICE_X62Y24         FDRE (Hold_fdre_C_D)         0.121     1.591    OUT_DATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_DATA_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.352%)  route 0.215ns (53.648%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.573     1.439    CLK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_reg[5]/Q
                         net (fo=35, routed)          0.215     1.796    memory_reg_r3_0_63_24_26/ADDRB5
    SLICE_X58Y25         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     1.841 r  memory_reg_r3_0_63_24_26/RAMB/O
                         net (fo=1, routed)           0.000     1.841    p_6_out[25]
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.836     1.951    CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[25]/C
                         clock pessimism             -0.482     1.469    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.121     1.590    OUT_DATA_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_DATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.352%)  route 0.215ns (53.648%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.573     1.439    CLK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_reg[5]/Q
                         net (fo=35, routed)          0.215     1.796    memory_reg_r3_0_63_24_26/ADDRC5
    SLICE_X58Y25         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     1.841 r  memory_reg_r3_0_63_24_26/RAMC/O
                         net (fo=1, routed)           0.000     1.841    p_6_out[26]
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.836     1.951    CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[26]/C
                         clock pessimism             -0.482     1.469    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.121     1.590    OUT_DATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 current_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            OUT_DATA_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.186ns (46.122%)  route 0.217ns (53.878%))
  Logic Levels:           1  (RAMD64E=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.573     1.439    CLK_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  current_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  current_reg[5]/Q
                         net (fo=35, routed)          0.217     1.798    memory_reg_r3_0_63_24_26/ADDRA5
    SLICE_X58Y25         RAMD64E (Prop_ramd64e_RADR5_O)
                                                      0.045     1.843 r  memory_reg_r3_0_63_24_26/RAMA/O
                         net (fo=1, routed)           0.000     1.843    p_6_out[24]
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.836     1.951    CLK_IBUF_BUFG
    SLICE_X58Y25         FDRE                                         r  OUT_DATA_reg[24]/C
                         clock pessimism             -0.482     1.469    
    SLICE_X58Y25         FDRE (Hold_fdre_C_D)         0.120     1.589    OUT_DATA_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 bin_iteration_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.579     1.445    CLK_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  bin_iteration_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y34         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  bin_iteration_reg[20]/Q
                         net (fo=2, routed)           0.117     1.704    bin_iteration[20]
    SLICE_X59Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  bin_iteration_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    bin_iteration_reg[20]_i_1_n_4
    SLICE_X59Y34         FDRE                                         r  bin_iteration_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.846     1.961    CLK_IBUF_BUFG
    SLICE_X59Y34         FDRE                                         r  bin_iteration_reg[20]/C
                         clock pessimism             -0.516     1.445    
    SLICE_X59Y34         FDRE (Hold_fdre_C_D)         0.105     1.550    bin_iteration_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 bin_iteration_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.579     1.445    CLK_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  bin_iteration_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  bin_iteration_reg[28]/Q
                         net (fo=2, routed)           0.118     1.705    bin_iteration[28]
    SLICE_X59Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  bin_iteration_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    bin_iteration_reg[28]_i_1_n_4
    SLICE_X59Y36         FDRE                                         r  bin_iteration_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.847     1.962    CLK_IBUF_BUFG
    SLICE_X59Y36         FDRE                                         r  bin_iteration_reg[28]/C
                         clock pessimism             -0.517     1.445    
    SLICE_X59Y36         FDRE (Hold_fdre_C_D)         0.105     1.550    bin_iteration_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bin_iteration_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.578     1.444    CLK_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  bin_iteration_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  bin_iteration_reg[16]/Q
                         net (fo=2, routed)           0.119     1.705    bin_iteration[16]
    SLICE_X59Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  bin_iteration_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    bin_iteration_reg[16]_i_1_n_4
    SLICE_X59Y33         FDRE                                         r  bin_iteration_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.845     1.960    CLK_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  bin_iteration_reg[16]/C
                         clock pessimism             -0.516     1.444    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.105     1.549    bin_iteration_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_iteration_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.579     1.445    CLK_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  bin_iteration_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y35         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  bin_iteration_reg[24]/Q
                         net (fo=2, routed)           0.120     1.707    bin_iteration[24]
    SLICE_X59Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  bin_iteration_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    bin_iteration_reg[24]_i_1_n_4
    SLICE_X59Y35         FDRE                                         r  bin_iteration_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.847     1.962    CLK_IBUF_BUFG
    SLICE_X59Y35         FDRE                                         r  bin_iteration_reg[24]/C
                         clock pessimism             -0.517     1.445    
    SLICE_X59Y35         FDRE (Hold_fdre_C_D)         0.105     1.550    bin_iteration_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_iteration_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.576     1.442    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  bin_iteration_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  bin_iteration_reg[8]/Q
                         net (fo=2, routed)           0.120     1.704    bin_iteration[8]
    SLICE_X59Y31         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  bin_iteration_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    bin_iteration_reg[8]_i_1_n_4
    SLICE_X59Y31         FDRE                                         r  bin_iteration_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.843     1.958    CLK_IBUF_BUFG
    SLICE_X59Y31         FDRE                                         r  bin_iteration_reg[8]/C
                         clock pessimism             -0.516     1.442    
    SLICE_X59Y31         FDRE (Hold_fdre_C_D)         0.105     1.547    bin_iteration_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bin_iteration_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bin_iteration_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.841    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.867 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.577     1.443    CLK_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  bin_iteration_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  bin_iteration_reg[12]/Q
                         net (fo=2, routed)           0.120     1.705    bin_iteration[12]
    SLICE_X59Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  bin_iteration_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    bin_iteration_reg[12]_i_1_n_4
    SLICE_X59Y32         FDRE                                         r  bin_iteration_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    K19                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    K19                  IBUF (Prop_ibuf_I_O)         0.355     0.355 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.086    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.115 r  CLK_IBUF_BUFG_inst/O
                         net (fo=4481, routed)        0.844     1.959    CLK_IBUF_BUFG
    SLICE_X59Y32         FDRE                                         r  bin_iteration_reg[12]/C
                         clock pessimism             -0.516     1.443    
    SLICE_X59Y32         FDRE (Hold_fdre_C_D)         0.105     1.548    bin_iteration_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { CLK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y37    bin_iteration_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y30    bin_iteration_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y37    bin_iteration_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X59Y37    bin_iteration_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X45Y20    bins_reg[0][15][12]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X45Y20    bins_reg[0][15][13]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X48Y17    bins_reg[0][15][14]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X48Y22    bins_reg[0][15][15]/C
Min Period        n/a     FDRE/C       n/a            1.000         5.000       4.000      SLICE_X45Y20    bins_reg[0][15][16]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y31    memory_reg_r3_0_63_12_14/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y31    memory_reg_r3_0_63_12_14/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y31    memory_reg_r3_0_63_12_14/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y31    memory_reg_r3_0_63_12_14/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X58Y24    memory_reg_r2_0_63_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X58Y24    memory_reg_r2_0_63_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X58Y24    memory_reg_r2_0_63_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X58Y24    memory_reg_r2_0_63_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X62Y29    memory_reg_r3_0_63_15_17/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X62Y29    memory_reg_r3_0_63_15_17/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X62Y29    memory_reg_r3_0_63_15_17/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X62Y29    memory_reg_r3_0_63_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y20    memory_reg_r1_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y29    memory_reg_r1_0_63_21_23/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         2.500       1.250      SLICE_X66Y29    memory_reg_r1_0_63_21_23/RAMB/CLK



