#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Fri Nov 22 15:39:37 2024
# Process ID: 27968
# Current directory: C:/Projects/ERN24004/Projects/ADC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent33360 C:\Projects\ERN24004\Projects\ADC\ADC.xpr
# Log file: C:/Projects/ERN24004/Projects/ADC/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/ADC\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :16875 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/ADC/ADC.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd}
startgroup
create_bd_cell -type ip -vlnv spicer.local:user:data_anchor:1.0 data_anchor_0
endgroup
set_property location {3 824 587} [get_bd_cells data_anchor_0]
connect_bd_net [get_bd_pins decimation_filter_0/dout_rdy] [get_bd_pins data_anchor_0/chanel1]
delete_bd_objs [get_bd_nets decimation_filter_0_dout_rdy]
set_property location {5 1699 149} [get_bd_cells data_anchor_0]
connect_bd_net [get_bd_pins decimation_filter_0/data_out] [get_bd_pins data_anchor_0/chanel1]
connect_bd_net [get_bd_pins decimation_filter_0/dout_rdy] [get_bd_pins data_anchor_0/chan1_rdy]
delete_bd_objs [get_bd_intf_nets axi_dma_0_M_AXIS_MM2S]
connect_bd_intf_net [get_bd_intf_pins axis_data_fifo_0/S_AXIS] [get_bd_intf_pins data_anchor_0/M_AXIS]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins data_anchor_0/m_axis_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins decimation_filter_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/decimation_filter_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins decimation_filter_0/S_AXI]
endgroup
regenerate_bd_layout
regenerate_bd_layout -routing
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv spicer.local:user:decimation_filter:1.0 decimation_filter_1
endgroup
set_property location {4 1100 932} [get_bd_cells decimation_filter_1]
delete_bd_objs [get_bd_nets decimation_filter_0_data_out]
connect_bd_net [get_bd_pins decimation_filter_1/dout_rdy] [get_bd_pins data_anchor_0/chanel1]
undo
connect_bd_net [get_bd_pins decimation_filter_1/dout_rdy] [get_bd_pins data_anchor_0/chanel1]
undo
set_property location {3 793 989} [get_bd_cells data_anchor_0]
set_property location {2 817 905} [get_bd_cells data_anchor_0]
delete_bd_objs [get_bd_nets decimation_filter_0_dout_rdy]
connect_bd_net [get_bd_pins decimation_filter_1/data_out] [get_bd_pins data_anchor_0/chanel1]
connect_bd_net [get_bd_pins decimation_filter_1/dout_rdy] [get_bd_pins data_anchor_0/chan1_rdy]
connect_bd_net [get_bd_pins decimation_filter_0/dout_rdy] [get_bd_pins decimation_filter_1/din_rdy]
connect_bd_net [get_bd_pins decimation_filter_0/data_out] [get_bd_pins decimation_filter_1/data_in]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/processing_system7_0/FCLK_CLK0 (50 MHz)} Freq {50} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins decimation_filter_1/clk]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (50 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (50 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/decimation_filter_1/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins decimation_filter_1/S_AXI]
endgroup
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins decimation_filter_1/reset_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_net [get_bd_pins decimation_filter_0/reset_n] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
validate_bd_design
reset_run dma_axis_data_fifo_0_0_synth_1
reset_run dma_axi_dma_0_1_synth_1
save_bd_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Projects/ERN24004/Projects/ADC/ADC.srcs/constrs_1
file mkdir C:/Projects/ERN24004/Projects/ADC/ADC.srcs/constrs_1/new
close [ open C:/Projects/ERN24004/Projects/ADC/ADC.srcs/constrs_1/new/coraz7.xdc w ]
add_files -fileset constrs_1 C:/Projects/ERN24004/Projects/ADC/ADC.srcs/constrs_1/new/coraz7.xdc
reset_run dma_decimation_filter_1_0_synth_1
reset_run dma_decimation_filter_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_bd_design {C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd}
ipx::edit_ip_in_project -upgrade true -name decimation_filter_v1_0_project -directory C:/Projects/ERN24004/Projects/ADC/ADC.tmp/decimation_filter_v1_0_project c:/Projects/ERN24004/Projects/ADC/ip_repo/decim_filter/decimation_filter_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 7 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project
update_ip_catalog -rebuild -repo_path c:/Projects/ERN24004/Projects/ADC/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {dma_decimation_filter_0_0 dma_decimation_filter_1_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {dma_decimation_filter_0_0 dma_decimation_filter_1_0}] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd]
catch { config_ip_cache -export [get_ips -all dma_decimation_filter_0_0] }
catch { config_ip_cache -export [get_ips -all dma_decimation_filter_1_0] }
catch { config_ip_cache -export [get_ips -all dma_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all dma_auto_us_0] }
catch { config_ip_cache -export [get_ips -all dma_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all dma_auto_pc_2] }
export_ip_user_files -of_objects [get_files C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd]
launch_runs dma_decimation_filter_0_0_synth_1 dma_decimation_filter_1_0_synth_1 -jobs 4
wait_on_run dma_decimation_filter_0_0_synth_1
wait_on_run dma_decimation_filter_1_0_synth_1
export_simulation -of_objects [get_files C:/Projects/ERN24004/Projects/ADC/ADC.srcs/sources_1/bd/dma/dma.bd] -directory C:/Projects/ERN24004/Projects/ADC/ADC.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/ERN24004/Projects/ADC/ADC.ip_user_files -ipstatic_source_dir C:/Projects/ERN24004/Projects/ADC/ADC.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/ERN24004/Projects/ADC/ADC.cache/compile_simlib/modelsim} {questa=C:/Projects/ERN24004/Projects/ADC/ADC.cache/compile_simlib/questa} {riviera=C:/Projects/ERN24004/Projects/ADC/ADC.cache/compile_simlib/riviera} {activehdl=C:/Projects/ERN24004/Projects/ADC/ADC.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::edit_ip_in_project -upgrade true -name decimation_filter_v1_0_project -directory C:/Projects/ERN24004/Projects/ADC/ADC.tmp/decimation_filter_v1_0_project c:/Projects/ERN24004/Projects/ADC/ip_repo/decim_filter/decimation_filter_1_0/component.xml
update_compile_order -fileset sources_1
current_project ADC
current_project decimation_filter_v1_0_project
close_project
