Fitter report for Raman
Tue Jun 05 19:02:17 2018
Quartus II 64-Bit Version 13.1.4 Build 182 03/12/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Dual Purpose and Dedicated Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Routing Usage Summary
 28. LAB Logic Elements
 29. LAB-wide Signals
 30. LAB Signals Sourced
 31. LAB Signals Sourced Out
 32. LAB Distinct Inputs
 33. I/O Rules Summary
 34. I/O Rules Details
 35. I/O Rules Matrix
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Estimated Delay Added for Hold Timing Summary
 39. Estimated Delay Added for Hold Timing Details
 40. Fitter Messages
 41. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Tue Jun 05 19:02:17 2018      ;
; Quartus II 64-Bit Version          ; 13.1.4 Build 182 03/12/2014 SJ Web Edition ;
; Revision Name                      ; Raman                                      ;
; Top-level Entity Name              ; Raman                                      ;
; Family                             ; Cyclone IV E                               ;
; Device                             ; EP4CE22F17C6                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 3,647 / 22,320 ( 16 % )                    ;
;     Total combinational functions  ; 2,489 / 22,320 ( 11 % )                    ;
;     Dedicated logic registers      ; 3,060 / 22,320 ( 14 % )                    ;
; Total registers                    ; 3060                                       ;
; Total pins                         ; 51 / 154 ( 33 % )                          ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 289,583 / 608,256 ( 48 % )                 ;
; Embedded Multiplier 9-bit elements ; 0 / 132 ( 0 % )                            ;
; Total PLLs                         ; 1 / 4 ( 25 % )                             ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP4CE22F17C6                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.50        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;  16.7%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; I/O Assignment Warnings                              ;
+---------------+--------------------------------------+
; Pin Name      ; Reason                               ;
+---------------+--------------------------------------+
; clk_out       ; Missing drive strength and slew rate ;
; out_probe[11] ; Missing drive strength and slew rate ;
; out_probe[10] ; Missing drive strength and slew rate ;
; out_probe[9]  ; Missing drive strength and slew rate ;
; out_probe[8]  ; Missing drive strength and slew rate ;
; out_probe[7]  ; Missing drive strength and slew rate ;
; out_probe[6]  ; Missing drive strength and slew rate ;
; out_probe[5]  ; Missing drive strength and slew rate ;
; out_probe[4]  ; Missing drive strength and slew rate ;
; out_probe[3]  ; Missing drive strength and slew rate ;
; out_probe[2]  ; Missing drive strength and slew rate ;
; out_probe[1]  ; Missing drive strength and slew rate ;
; out_probe[0]  ; Missing drive strength and slew rate ;
; qout[11]      ; Missing drive strength and slew rate ;
; qout[10]      ; Missing drive strength and slew rate ;
; qout[9]       ; Missing drive strength and slew rate ;
; qout[8]       ; Missing drive strength and slew rate ;
; qout[7]       ; Missing drive strength and slew rate ;
; qout[6]       ; Missing drive strength and slew rate ;
; qout[5]       ; Missing drive strength and slew rate ;
; qout[4]       ; Missing drive strength and slew rate ;
; qout[3]       ; Missing drive strength and slew rate ;
; qout[2]       ; Missing drive strength and slew rate ;
; qout[1]       ; Missing drive strength and slew rate ;
; qout[0]       ; Missing drive strength and slew rate ;
+---------------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                               ;
+--------------------+----------------+--------------+-------------+---------------+----------------+
; Name               ; Ignored Entity ; Ignored From ; Ignored To  ; Ignored Value ; Ignored Source ;
+--------------------+----------------+--------------+-------------+---------------+----------------+
; Output Termination ; Raman          ;              ; data[10](n) ; OFF           ; QSF Assignment ;
+--------------------+----------------+--------------+-------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 5808 ) ; 0.00 % ( 0 / 5808 )        ; 0.00 % ( 0 / 5808 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 5808 ) ; 0.00 % ( 0 / 5808 )        ; 0.00 % ( 0 / 5808 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; sld_signaltap:auto_signaltap_0 ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0 ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 4816 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 213 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; sld_signaltap:auto_signaltap_0 ; 0.00 % ( 0 / 767 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 12 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/Quartus/Raman/output_files/Raman.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 3,647 / 22,320 ( 16 % )    ;
;     -- Combinational with no register       ; 587                        ;
;     -- Register only                        ; 1158                       ;
;     -- Combinational with a register        ; 1902                       ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 511                        ;
;     -- 3 input functions                    ; 1397                       ;
;     -- <=2 input functions                  ; 581                        ;
;     -- Register only                        ; 1158                       ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 1496                       ;
;     -- arithmetic mode                      ; 993                        ;
;                                             ;                            ;
; Total registers*                            ; 3,060 / 23,018 ( 13 % )    ;
;     -- Dedicated logic registers            ; 3,060 / 22,320 ( 14 % )    ;
;     -- I/O registers                        ; 0 / 698 ( 0 % )            ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 301 / 1,395 ( 22 % )       ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 51 / 154 ( 33 % )          ;
;     -- Clock pins                           ; 1 / 7 ( 14 % )             ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )             ;
;                                             ;                            ;
; Global signals                              ; 3                          ;
; M9Ks                                        ; 50 / 66 ( 76 % )           ;
; Total block memory bits                     ; 289,583 / 608,256 ( 48 % ) ;
; Total block memory implementation bits      ; 460,800 / 608,256 ( 76 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )            ;
; PLLs                                        ; 1 / 4 ( 25 % )             ;
; Global clocks                               ; 3 / 20 ( 15 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )            ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 5% / 5% / 6%               ;
; Peak interconnect usage (total/H/V)         ; 26% / 23% / 30%            ;
; Maximum fan-out                             ; 2830                       ;
; Highest non-global fan-out                  ; 2130                       ;
; Total fan-out                               ; 18551                      ;
; Average fan-out                             ; 2.81                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                   ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Statistic                                   ; Top                   ; sld_hub:auto_hub      ; sld_signaltap:auto_signaltap_0 ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                   ; Low                            ; Low                            ;
;                                             ;                       ;                       ;                                ;                                ;
; Total logic elements                        ; 2986 / 22320 ( 13 % ) ; 149 / 22320 ( < 1 % ) ; 512 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;     -- Combinational with no register       ; 447                   ; 59                    ; 81                             ; 0                              ;
;     -- Register only                        ; 944                   ; 26                    ; 188                            ; 0                              ;
;     -- Combinational with a register        ; 1595                  ; 64                    ; 243                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                       ;                                ;                                ;
;     -- 4 input functions                    ; 356                   ; 51                    ; 104                            ; 0                              ;
;     -- 3 input functions                    ; 1255                  ; 35                    ; 107                            ; 0                              ;
;     -- <=2 input functions                  ; 431                   ; 37                    ; 113                            ; 0                              ;
;     -- Register only                        ; 944                   ; 26                    ; 188                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Logic elements by mode                      ;                       ;                       ;                                ;                                ;
;     -- normal mode                          ; 1135                  ; 115                   ; 246                            ; 0                              ;
;     -- arithmetic mode                      ; 907                   ; 8                     ; 78                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total registers                             ; 2539                  ; 90                    ; 431                            ; 0                              ;
;     -- Dedicated logic registers            ; 2539 / 22320 ( 11 % ) ; 90 / 22320 ( < 1 % )  ; 431 / 22320 ( 2 % )            ; 0 / 22320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Total LABs:  partially or completely used   ; 231 / 1395 ( 17 % )   ; 14 / 1395 ( 1 % )     ; 58 / 1395 ( 4 % )              ; 0 / 1395 ( 0 % )               ;
;                                             ;                       ;                       ;                                ;                                ;
; Virtual pins                                ; 0                     ; 0                     ; 0                              ; 0                              ;
; I/O pins                                    ; 51                    ; 0                     ; 0                              ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 277295                ; 0                     ; 12288                          ; 0                              ;
; Total RAM block bits                        ; 442368                ; 0                     ; 18432                          ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )       ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )                  ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 48 / 66 ( 72 % )      ; 0 / 66 ( 0 % )        ; 2 / 66 ( 3 % )                 ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 1 / 24 ( 4 % )        ; 0 / 24 ( 0 % )        ; 1 / 24 ( 4 % )                 ; 1 / 24 ( 4 % )                 ;
;                                             ;                       ;                       ;                                ;                                ;
; Connections                                 ;                       ;                       ;                                ;                                ;
;     -- Input Connections                    ; 2622                  ; 133                   ; 578                            ; 1                              ;
;     -- Registered Input Connections         ; 2620                  ; 99                    ; 445                            ; 0                              ;
;     -- Output Connections                   ; 379                   ; 124                   ; 1                              ; 2830                           ;
;     -- Registered Output Connections        ; 0                     ; 123                   ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Internal Connections                        ;                       ;                       ;                                ;                                ;
;     -- Total Connections                    ; 15884                 ; 818                   ; 2593                           ; 2838                           ;
;     -- Registered Connections               ; 10449                 ; 569                   ; 1183                           ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; External Connections                        ;                       ;                       ;                                ;                                ;
;     -- Top                                  ; 0                     ; 123                   ; 256                            ; 2622                           ;
;     -- sld_hub:auto_hub                     ; 123                   ; 20                    ; 114                            ; 0                              ;
;     -- sld_signaltap:auto_signaltap_0       ; 256                   ; 114                   ; 0                              ; 209                            ;
;     -- hard_block:auto_generated_inst       ; 2622                  ; 0                     ; 209                            ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Partition Interface                         ;                       ;                       ;                                ;                                ;
;     -- Input Ports                          ; 17                    ; 21                    ; 83                             ; 1                              ;
;     -- Output Ports                         ; 26                    ; 39                    ; 36                             ; 1                              ;
;     -- Bidir Ports                          ; 0                     ; 0                     ; 0                              ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Registered Ports                            ;                       ;                       ;                                ;                                ;
;     -- Registered Input Ports               ; 0                     ; 4                     ; 6                              ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 28                    ; 25                             ; 0                              ;
;                                             ;                       ;                       ;                                ;                                ;
; Port Connectivity                           ;                       ;                       ;                                ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 1                     ; 0                              ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 1                     ; 35                             ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                     ; 0                              ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 2                     ; 40                             ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 15                    ; 25                             ; 0                              ;
+---------------------------------------------+-----------------------+-----------------------+--------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                       ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; clk         ; R8    ; 3        ; 27           ; 0            ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; data[0]     ; B7    ; 8        ; 18           ; 34           ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[0](n)  ; A7    ; 8        ; 20           ; 34           ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[10]    ; T14   ; 4        ; 45           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[10](n) ; T15   ; 4        ; 45           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[11]    ; R16   ; 5        ; 53           ; 8            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[11](n) ; P16   ; 5        ; 53           ; 7            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[1]     ; D12   ; 7        ; 51           ; 34           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[1](n)  ; D11   ; 7        ; 51           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[2]     ; B12   ; 7        ; 43           ; 34           ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[2](n)  ; A12   ; 7        ; 43           ; 34           ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[3]     ; D9    ; 7        ; 31           ; 34           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[3](n)  ; C9    ; 7        ; 31           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[4]     ; F8    ; 8        ; 20           ; 34           ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[4](n)  ; E8    ; 8        ; 20           ; 34           ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[5]     ; B6    ; 8        ; 16           ; 34           ; 7            ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[5](n)  ; A6    ; 8        ; 16           ; 34           ; 0            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[6]     ; R10   ; 4        ; 34           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[6](n)  ; T10   ; 4        ; 34           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[7]     ; R11   ; 4        ; 34           ; 0            ; 0            ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[7](n)  ; T11   ; 4        ; 36           ; 0            ; 21           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[8]     ; R12   ; 4        ; 36           ; 0            ; 14           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[8](n)  ; T12   ; 4        ; 36           ; 0            ; 7            ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[9]     ; R13   ; 4        ; 40           ; 0            ; 21           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; data[9](n)  ; T13   ; 4        ; 40           ; 0            ; 14           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVDS         ; --                        ; User                 ;
; enable      ; P8    ; 3        ; 25           ; 0            ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; Fitter               ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; clk_out       ; L13   ; 5        ; 53           ; 10           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[0]  ; N9    ; 4        ; 29           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[10] ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[11] ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[1]  ; R14   ; 4        ; 49           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[2]  ; L16   ; 5        ; 53           ; 11           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[3]  ; N15   ; 5        ; 53           ; 9            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[4]  ; P14   ; 4        ; 49           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[5]  ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[6]  ; K16   ; 5        ; 53           ; 12           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[7]  ; L15   ; 5        ; 53           ; 11           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[8]  ; J16   ; 5        ; 53           ; 14           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; out_probe[9]  ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; qout[0]       ; B5    ; 8        ; 11           ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[10]      ; D15   ; 6        ; 53           ; 26           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[11]      ; F14   ; 6        ; 53           ; 24           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[1]       ; F15   ; 6        ; 53           ; 22           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[2]       ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[3]       ; G2    ; 1        ; 0            ; 23           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[4]       ; A5    ; 8        ; 14           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[5]       ; D6    ; 8        ; 9            ; 34           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[6]       ; E9    ; 7        ; 29           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[7]       ; A15   ; 7        ; 38           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[8]       ; E6    ; 8        ; 14           ; 34           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
; qout[9]       ; D16   ; 6        ; 53           ; 25           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; Fitter               ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                                     ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                                ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO                 ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO             ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                                    ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                                   ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                                 ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                                     ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                                     ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                                     ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                                     ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                                     ; -                        ; -                       ; Dedicated Programming Pin ;
; J16      ; DIFFIO_R9n, DEV_OE                      ; Use as regular IO        ; out_probe[8]            ; Dual Purpose Pin          ;
; H14      ; CONF_DONE                               ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                                   ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO                        ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; F15      ; DIFFIO_R4p, CLKUSR                      ; Use as regular IO        ; qout[1]                 ; Dual Purpose Pin          ;
; D16      ;                                         ; Use as regular IO        ; qout[9]                 ; Dual Purpose Pin          ;
; D15      ; PADD23                                  ; Use as regular IO        ; qout[10]                ; Dual Purpose Pin          ;
; A15      ; DIFFIO_T19n, PADD1                      ; Use as regular IO        ; qout[7]                 ; Dual Purpose Pin          ;
; C9       ; DIFFIO_T15n, PADD7                      ; Use as regular IO        ; data[3](n)              ; Dual Purpose Pin          ;
; D9       ; DIFFIO_T15p, PADD8                      ; Use as regular IO        ; data[3]                 ; Dual Purpose Pin          ;
; E9       ; DIFFIO_T13p, PADD12, DQS4T/CQ5T,DPCLK9  ; Use as regular IO        ; qout[6]                 ; Dual Purpose Pin          ;
; E8       ; DIFFIO_T10n, DATA2                      ; Use as regular IO        ; data[4](n)              ; Dual Purpose Pin          ;
; F8       ; DIFFIO_T10p, DATA3                      ; Use as regular IO        ; data[4]                 ; Dual Purpose Pin          ;
; A7       ; DIFFIO_T9n, PADD18                      ; Use as regular IO        ; data[0](n)              ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4                       ; Use as regular IO        ; data[0]                 ; Dual Purpose Pin          ;
; A6       ; DIFFIO_T7n, DATA14, DQS3T/CQ3T#,DPCLK11 ; Use as regular IO        ; data[5](n)              ; Dual Purpose Pin          ;
; B6       ; DIFFIO_T7p, DATA13                      ; Use as regular IO        ; data[5]                 ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6                       ; Use as regular IO        ; qout[8]                 ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7                       ; Use as regular IO        ; qout[4]                 ; Dual Purpose Pin          ;
; B5       ; DIFFIO_T5p, DATA8                       ; Use as regular IO        ; qout[0]                 ; Dual Purpose Pin          ;
; D6       ; DIFFIO_T4n, DATA9                       ; Use as regular IO        ; qout[5]                 ; Dual Purpose Pin          ;
; B4       ; DIFFIO_T3p, DATA11                      ; Use as regular IO        ; qout[2]                 ; Dual Purpose Pin          ;
+----------+-----------------------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 14 ( 36 % )  ; 2.5V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 2 / 25 ( 8 % )   ; 2.5V          ; --           ;
; 4        ; 13 / 20 ( 65 % ) ; 2.5V          ; --           ;
; 5        ; 12 / 18 ( 67 % ) ; 2.5V          ; --           ;
; 6        ; 5 / 13 ( 38 % )  ; 2.5V          ; --           ;
; 7        ; 8 / 24 ( 33 % )  ; 2.5V          ; --           ;
; 8        ; 11 / 24 ( 46 % ) ; 2.5V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A3       ; 239        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A4       ; 236        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A5       ; 232        ; 8        ; qout[4]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A6       ; 225        ; 8        ; data[5](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; data[0](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; data[2](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; qout[7]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B4       ; 237        ; 8        ; qout[2]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B5       ; 233        ; 8        ; qout[0]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; B6       ; 226        ; 8        ; data[5]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; data[0]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; data[2]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; data[3](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ; 241        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D6       ; 234        ; 8        ; qout[5]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; data[3]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; data[1](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 178        ; 7        ; data[1]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; qout[10]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; D16      ; 169        ; 6        ; qout[9]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; E1       ; 26         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; qout[8]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; data[4](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ; 205        ; 7        ; qout[6]                                                   ; output ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F2       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; data[4]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; qout[11]                                                  ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F15      ; 163        ; 6        ; qout[1]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; qout[3]                                                   ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 2.5 V        ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; out_probe[10]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; out_probe[11]                                             ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; out_probe[8]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; out_probe[9]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; out_probe[6]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; clk_out                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L14      ; 134        ; 5        ; out_probe[5]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; out_probe[7]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L16      ; 137        ; 5        ; out_probe[2]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; out_probe[0]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; out_probe[3]                                              ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; enable                                                    ; input  ; 2.5 V        ;         ; Column I/O ; N               ; no       ; Off          ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; out_probe[4]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; data[11](n)                                               ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; clk                                                       ; input  ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; data[6]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; R11      ; 98         ; 4        ; data[7]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; R12      ; 100        ; 4        ; data[8]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; R13      ; 107        ; 4        ; data[9]                                                   ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; R14      ; 120        ; 4        ; out_probe[1]                                              ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; data[11]                                                  ; input  ; LVDS         ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; data[6](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T11      ; 99         ; 4        ; data[7](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T12      ; 101        ; 4        ; data[8](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T13      ; 108        ; 4        ; data[9](n)                                                ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T14      ; 115        ; 4        ; data[10]                                                  ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T15      ; 116        ; 4        ; data[10](n)                                               ; input  ; LVDS         ;         ; Column I/O ; Y               ; no       ; Off          ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; inst9|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 600.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 208 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 25.0 MHz                                                         ;
; Freq max lock                 ; 54.18 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 12                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 680 kHz to 980 kHz                                               ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_4                                                            ;
; Inclk0 signal                 ; clk                                                              ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+
; PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 4    ; 1   ; 200.0 MHz        ; 0 (0 ps)    ; 15.00 (208 ps)   ; 50/50      ; C0      ; 3             ; 2/1 Odd    ; --            ; 1       ; 0       ; inst9|altpll_component|auto_generated|pll1|clk[0] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+------------+---------------+---------+---------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                     ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Raman                                                                                                  ; 3647 (1)    ; 3060 (0)                  ; 0 (0)         ; 289583      ; 50   ; 0            ; 0       ; 0         ; 51   ; 0            ; 587 (1)      ; 1158 (0)          ; 1902 (0)         ; |Raman                                                                                                                                                                                                                                                                                                                  ; work         ;
;    |Accumulation:inst3|                                                                                 ; 74 (74)     ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 72 (72)      ; 1 (1)             ; 1 (1)            ; |Raman|Accumulation:inst3                                                                                                                                                                                                                                                                                               ; work         ;
;    |Action:inst2|                                                                                       ; 53 (53)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 30 (30)          ; |Raman|Action:inst2                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Antistokes2port:inst22|                                                                             ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |Raman|Antistokes2port:inst22                                                                                                                                                                                                                                                                                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Antistokes2port:inst22|altsyncram:altsyncram_component                                                                                                                                                                                                                                                           ; work         ;
;          |altsyncram_qon1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated                                                                                                                                                                                                                            ; work         ;
;    |FIFORam:inst|                                                                                       ; 62 (0)      ; 48 (0)                    ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 2 (0)             ; 46 (0)           ; |Raman|FIFORam:inst                                                                                                                                                                                                                                                                                                     ; work         ;
;       |scfifo:scfifo_component|                                                                         ; 62 (0)      ; 48 (0)                    ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 2 (0)             ; 46 (0)           ; |Raman|FIFORam:inst|scfifo:scfifo_component                                                                                                                                                                                                                                                                             ; work         ;
;          |scfifo_bk41:auto_generated|                                                                   ; 62 (0)      ; 48 (0)                    ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 2 (0)             ; 46 (0)           ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated                                                                                                                                                                                                                                                  ; work         ;
;             |a_dpfifo_ub41:dpfifo|                                                                      ; 62 (30)     ; 48 (16)                   ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 2 (2)             ; 46 (14)          ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo                                                                                                                                                                                                                             ; work         ;
;                |altsyncram_p7e1:FIFOram|                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram                                                                                                                                                                                                     ; work         ;
;                |cntr_cpb:rd_ptr_msb|                                                                    ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb                                                                                                                                                                                                         ; work         ;
;                |cntr_dpb:wr_ptr|                                                                        ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr                                                                                                                                                                                                             ; work         ;
;                |cntr_pp7:usedw_counter|                                                                 ; 11 (11)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 11 (11)          ; |Raman|FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter                                                                                                                                                                                                      ; work         ;
;    |Memory2port:inst11|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Memory2port:inst11                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Memory2port:inst11|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_asn1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 49152       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated                                                                                                                                                                                                                                ; work         ;
;    |PLL:inst9|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|PLL:inst9                                                                                                                                                                                                                                                                                                        ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|PLL:inst9|altpll:altpll_component                                                                                                                                                                                                                                                                                ; work         ;
;          |PLL_altpll:auto_generated|                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated                                                                                                                                                                                                                                                      ; work         ;
;    |Pool:inst4|                                                                                         ; 2419 (47)   ; 2148 (30)                 ; 0 (0)         ; 815         ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 270 (17)     ; 772 (0)           ; 1377 (30)        ; |Raman|Pool:inst4                                                                                                                                                                                                                                                                                                       ; work         ;
;       |LPM_DIV:Div2|                                                                                    ; 2372 (0)    ; 2118 (0)                  ; 0 (0)         ; 815         ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (0)      ; 772 (0)           ; 1347 (0)         ; |Raman|Pool:inst4|LPM_DIV:Div2                                                                                                                                                                                                                                                                                          ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 2372 (0)    ; 2118 (0)                  ; 0 (0)         ; 815         ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (0)      ; 772 (0)           ; 1347 (0)         ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                          ; work         ;
;             |lpm_divide_qft:auto_generated|                                                             ; 2372 (0)    ; 2118 (0)                  ; 0 (0)         ; 815         ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (0)      ; 772 (0)           ; 1347 (0)         ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated                                                                                                                                                                                                                            ; work         ;
;                |sign_div_unsign_cti:divider|                                                            ; 2372 (58)   ; 2118 (58)                 ; 0 (0)         ; 815         ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 253 (0)      ; 772 (27)          ; 1347 (31)        ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider                                                                                                                                                                                                ; work         ;
;                   |alt_u_div_mah:divider|                                                               ; 2299 (2123) ; 2054 (1979)               ; 0 (0)         ; 753         ; 11   ; 0            ; 0       ; 0         ; 0    ; 0            ; 244 (148)    ; 745 (745)         ; 1310 (1230)      ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider                                                                                                                                                                          ; work         ;
;                      |add_sub_8pc:add_sub_1|                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|add_sub_8pc:add_sub_1                                                                                                                                                    ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_0|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 74          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0                                                                                                                                          ; work         ;
;                         |shift_taps_8eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 74          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 10 (0)           ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_ie81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 74          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2                                                                                ; work         ;
;                            |cntr_4rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (5)        ; 0 (0)             ; 10 (10)          ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_10|                                                 ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 63          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10                                                                                                                                         ; work         ;
;                         |shift_taps_deq:auto_generated|                                                 ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 63          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated                                                                                                           ; work         ;
;                            |altsyncram_be81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 63          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2                                                                               ; work         ;
;                            |cntr_brf:cntr1|                                                             ; 15 (14)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (7)        ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1                                                                                            ; work         ;
;                               |cmpr_sgc:cmpr4|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|cmpr_sgc:cmpr4                                                                             ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_1|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 73          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1                                                                                                                                          ; work         ;
;                         |shift_taps_7eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 73          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_ee81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 73          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2                                                                                ; work         ;
;                            |cntr_2rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_2|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2                                                                                                                                          ; work         ;
;                         |shift_taps_6eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_de81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 72          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2                                                                                ; work         ;
;                            |cntr_5rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_3|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 71          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 8 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3                                                                                                                                          ; work         ;
;                         |shift_taps_5eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 71          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 8 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_ae81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 71          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2                                                                                ; work         ;
;                            |cntr_0rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 8 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_4|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 70          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4                                                                                                                                          ; work         ;
;                         |shift_taps_4eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 70          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_9e81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 70          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2                                                                                ; work         ;
;                            |cntr_vqf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_5|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5                                                                                                                                          ; work         ;
;                         |shift_taps_2eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_me81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 68          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2                                                                                ; work         ;
;                            |cntr_6rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_6|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 67          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6                                                                                                                                          ; work         ;
;                         |shift_taps_aeq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 67          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_ke81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 67          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2                                                                                ; work         ;
;                            |cntr_7rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_7|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7                                                                                                                                          ; work         ;
;                         |shift_taps_9eq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_je81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 66          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2                                                                                ; work         ;
;                            |cntr_8rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_8|                                                  ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 65          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8                                                                                                                                          ; work         ;
;                         |shift_taps_beq:auto_generated|                                                 ; 17 (0)      ; 7 (0)                     ; 0 (0)         ; 65          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 7 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_le81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2                                                                                ; work         ;
;                            |cntr_9rf:cntr1|                                                             ; 17 (15)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (8)       ; 0 (0)             ; 7 (7)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1                                                                                             ; work         ;
;                               |cmpr_tgc:cmpr4|                                                          ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|cmpr_tgc:cmpr4                                                                              ; work         ;
;                      |altshift_taps:DFFQuotient_rtl_9|                                                  ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9                                                                                                                                          ; work         ;
;                         |shift_taps_ceq:auto_generated|                                                 ; 6 (0)       ; 6 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated                                                                                                            ; work         ;
;                            |altsyncram_fe81:altsyncram2|                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|altsyncram_fe81:altsyncram2                                                                                ; work         ;
;                            |cntr_arf:cntr1|                                                             ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1                                                                                             ; work         ;
;                   |altshift_taps:DFF_Quotient_rtl_0|                                                    ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 62          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 6 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0                                                                                                                                                               ; work         ;
;                      |shift_taps_eeq:auto_generated|                                                    ; 15 (0)      ; 6 (0)                     ; 0 (0)         ; 62          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 6 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated                                                                                                                                 ; work         ;
;                         |altsyncram_ne81:altsyncram2|                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 62          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2                                                                                                     ; work         ;
;                         |cntr_crf:cntr1|                                                                ; 15 (14)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (8)        ; 0 (0)             ; 6 (6)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1                                                                                                                  ; work         ;
;                            |cmpr_sgc:cmpr4|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |Raman|Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|cmpr_sgc:cmpr4                                                                                                   ; work         ;
;    |Ratio:inst6|                                                                                        ; 347 (45)    ; 297 (30)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (15)      ; 169 (1)           ; 131 (29)         ; |Raman|Ratio:inst6                                                                                                                                                                                                                                                                                                      ; work         ;
;       |LPM_DIV2:Div3|                                                                                   ; 302 (0)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 168 (0)           ; 102 (0)          ; |Raman|Ratio:inst6|LPM_DIV2:Div3                                                                                                                                                                                                                                                                                        ; work         ;
;          |lpm_divide:LPM_DIVIDE_component|                                                              ; 302 (0)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 168 (0)           ; 102 (0)          ; |Raman|Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component                                                                                                                                                                                                                                                        ; work         ;
;             |lpm_divide_oct:auto_generated|                                                             ; 302 (0)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 168 (0)           ; 102 (0)          ; |Raman|Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated                                                                                                                                                                                                                          ; work         ;
;                |sign_div_unsign_aqi:divider|                                                            ; 302 (0)     ; 267 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (0)       ; 168 (0)           ; 102 (0)          ; |Raman|Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider                                                                                                                                                                                              ; work         ;
;                   |alt_u_div_neg:divider|                                                               ; 302 (302)   ; 267 (267)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 168 (168)         ; 102 (102)        ; |Raman|Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider                                                                                                                                                                        ; work         ;
;    |Stokes2port:inst21|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Stokes2port:inst21                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Stokes2port:inst21|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_qon1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated                                                                                                                                                                                                                                ; work         ;
;    |Storage:inst5|                                                                                      ; 19 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 0 (0)             ; 13 (13)          ; |Raman|Storage:inst5                                                                                                                                                                                                                                                                                                    ; work         ;
;       |lpm_mult:Mult0|                                                                                  ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Storage:inst5|lpm_mult:Mult0                                                                                                                                                                                                                                                                                     ; work         ;
;          |multcore:mult_core|                                                                           ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; |Raman|Storage:inst5|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                  ; work         ;
;    |Summary2port:inst18|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Summary2port:inst18                                                                                                                                                                                                                                                                                              ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Summary2port:inst18|altsyncram:altsyncram_component                                                                                                                                                                                                                                                              ; work         ;
;          |altsyncram_qgo1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 59392       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated                                                                                                                                                                                                                               ; work         ;
;    |Switch:inst7|                                                                                       ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |Raman|Switch:inst7                                                                                                                                                                                                                                                                                                     ; work         ;
;    |Temperature:inst14|                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Temperature:inst14                                                                                                                                                                                                                                                                                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Temperature:inst14|altsyncram:altsyncram_component                                                                                                                                                                                                                                                               ; work         ;
;          |altsyncram_oif1:auto_generated|                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 24576       ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 149 (1)     ; 90 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (1)       ; 26 (0)            ; 64 (0)           ; |Raman|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                 ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 148 (107)   ; 90 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (45)      ; 26 (24)           ; 64 (39)          ; |Raman|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                    ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |Raman|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                            ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 17 (17)          ; |Raman|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                          ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 512 (25)    ; 431 (24)                  ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (1)       ; 188 (24)          ; 243 (0)          ; |Raman|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                   ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 487 (0)     ; 407 (0)                   ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (0)       ; 164 (0)           ; 243 (0)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                             ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 487 (157)   ; 407 (128)                 ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 80 (30)      ; 164 (69)          ; 243 (58)         ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                      ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 66 (64)     ; 64 (64)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 43 (43)           ; 22 (0)           ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                       ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                   ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                         ; work         ;
;                |lpm_mux:mux|                                                                            ; 21 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                           ; work         ;
;                   |mux_psc:auto_generated|                                                              ; 21 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_psc:auto_generated                                                                                                    ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                      ; work         ;
;                |altsyncram_q024:auto_generated|                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 12288       ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated                                                                                                                       ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 7 (7)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                       ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                         ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                              ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 89 (89)     ; 59 (59)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 22 (22)      ; 10 (10)           ; 57 (57)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                           ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 44 (1)      ; 44 (1)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 39 (0)            ; 5 (1)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                          ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 0 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                  ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 36 (0)      ; 36 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (0)            ; 1 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                   ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 35 (35)           ; 1 (1)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                        ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                          ; work         ;
;                   |sld_ela_trigger_flow_sel_oe31:auto_generated|                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated                                                             ; work         ;
;                      |sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|                      ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1 ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 89 (9)      ; 74 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (9)       ; 0 (0)             ; 74 (0)           ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                     ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 6 (0)       ; 4 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 4 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                           ; work         ;
;                   |cntr_bgi:auto_generated|                                                             ; 6 (6)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 4 (4)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated                                   ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                    ; work         ;
;                   |cntr_89j:auto_generated|                                                             ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated                                                            ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)       ; 5 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 5 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                          ; work         ;
;                   |cntr_cgi:auto_generated|                                                             ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated                                                  ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                             ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                     ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                    ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 12 (12)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                     ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                  ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 8 (8)            ; |Raman|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                           ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+
; clk_out       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[11] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[10] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[9]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[8]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[7]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[6]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[5]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[4]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[3]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[2]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[1]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; out_probe[0]  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[11]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[10]      ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[9]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[8]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[7]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[6]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[5]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[4]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[3]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[2]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[1]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; qout[0]       ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; data[11]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[10]      ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[9]       ; Input    ; (6) 1314 ps   ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[8]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[7]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[6]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[5]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[4]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[3]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[2]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; data[1]       ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[0]       ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
; clk           ; Input    ; --            ; --            ; --                    ; --  ; --   ;
; enable        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; data[11](n)   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[10](n)   ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[9](n)    ; Input    ; (0) 0 ps      ; (0) 0 ps      ; --                    ; --  ; --   ;
; data[8](n)    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; data[7](n)    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[6](n)    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[5](n)    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; data[4](n)    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; data[3](n)    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[2](n)    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; data[1](n)    ; Input    ; --            ; (0) 0 ps      ; --                    ; --  ; --   ;
; data[0](n)    ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
+---------------+----------+---------------+---------------+-----------------------+-----+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                              ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; data[11]                                                                                                                         ;                   ;         ;
;      - out_probe[11]~output                                                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder                                                               ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 6       ;
; data[10]                                                                                                                         ;                   ;         ;
;      - out_probe[10]~output                                                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                         ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 6       ;
; data[9]                                                                                                                          ;                   ;         ;
;      - out_probe[9]~output                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                                                 ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]~feeder                                                              ; 1                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 6       ;
; data[8]                                                                                                                          ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 1                 ; 6       ;
;      - out_probe[8]~output                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]~feeder                                                              ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]~feeder                                                                 ; 1                 ; 6       ;
; data[7]                                                                                                                          ;                   ;         ;
;      - out_probe[7]~output                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                      ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder                                                                  ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 0                 ; 6       ;
; data[6]                                                                                                                          ;                   ;         ;
;      - out_probe[6]~output                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]~feeder                                                               ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]~feeder                                                                  ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 0                 ; 6       ;
; data[5]                                                                                                                          ;                   ;         ;
;      - out_probe[5]~output                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                                               ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder                                                                  ; 1                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 1                 ; 6       ;
; data[4]                                                                                                                          ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 1                 ; 6       ;
;      - out_probe[4]~output                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                               ; 1                 ; 6       ;
; data[3]                                                                                                                          ;                   ;         ;
;      - out_probe[3]~output                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                                               ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; data[2]                                                                                                                          ;                   ;         ;
;      - out_probe[2]~output                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder                                                               ; 0                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 6       ;
; data[1]                                                                                                                          ;                   ;         ;
;      - out_probe[1]~output                                                                                                       ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                  ; 1                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                                               ; 1                 ; 6       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 1                 ; 6       ;
; data[0]                                                                                                                          ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 6       ;
;      - out_probe[0]~output                                                                                                       ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                  ; 0                 ; 6       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                                               ; 0                 ; 6       ;
; clk                                                                                                                              ;                   ;         ;
; enable                                                                                                                           ;                   ;         ;
;      - Action:inst2|cnt_point[0]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[1]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[2]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[3]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[4]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[5]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[6]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[7]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[8]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[9]                                                                                                 ; 1                 ; 6       ;
;      - Action:inst2|cnt_point[10]                                                                                                ; 1                 ; 6       ;
;      - Action:inst2|always0~1                                                                                                    ; 1                 ; 6       ;
; data[11](n)                                                                                                                      ;                   ;         ;
;      - out_probe[11]~output                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder                                                               ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 0       ;
; data[10](n)                                                                                                                      ;                   ;         ;
;      - out_probe[10]~output                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                         ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 0       ;
; data[9](n)                                                                                                                       ;                   ;         ;
;      - out_probe[9]~output                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[11]~feeder                                                                 ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[11]~feeder                                                              ; 1                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 0                 ; 0       ;
; data[8](n)                                                                                                                       ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a8 ; 1                 ; 0       ;
;      - out_probe[8]~output                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[10]~feeder                                                              ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[10]~feeder                                                                 ; 1                 ; 0       ;
; data[7](n)                                                                                                                       ;                   ;         ;
;      - out_probe[7]~output                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[9]                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[9]~feeder                                                                  ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 0                 ; 0       ;
; data[6](n)                                                                                                                       ;                   ;         ;
;      - out_probe[6]~output                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[8]~feeder                                                               ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[8]~feeder                                                                  ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 0                 ; 0       ;
; data[5](n)                                                                                                                       ;                   ;         ;
;      - out_probe[5]~output                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                                               ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[7]~feeder                                                                  ; 1                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 1                 ; 0       ;
; data[4](n)                                                                                                                       ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a4 ; 1                 ; 0       ;
;      - out_probe[4]~output                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[6]~feeder                                                               ; 1                 ; 0       ;
; data[3](n)                                                                                                                       ;                   ;         ;
;      - out_probe[3]~output                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[5]~feeder                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[5]~feeder                                                               ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
; data[2](n)                                                                                                                       ;                   ;         ;
;      - out_probe[2]~output                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]~feeder                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[4]~feeder                                                               ; 0                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
; data[1](n)                                                                                                                       ;                   ;         ;
;      - out_probe[1]~output                                                                                                       ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                  ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]~feeder                                                               ; 1                 ; 0       ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 1                 ; 0       ;
; data[0](n)                                                                                                                       ;                   ;         ;
;      - FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ram_block1a0 ; 0                 ; 0       ;
;      - out_probe[0]~output                                                                                                       ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                  ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]~feeder                                                               ; 0                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Accumulation:inst3|aclr                                                                                                                                                                                                                                                                             ; FF_X23_Y9_N21      ; 37      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Accumulation:inst3|wren                                                                                                                                                                                                                                                                             ; FF_X21_Y8_N17      ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Action:inst2|cnt_measure[1]~0                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y9_N18  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|_~10                                                                                                                                                                                                           ; LCCOMB_X23_Y3_N0   ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|_~11                                                                                                                                                                                                           ; LCCOMB_X23_Y3_N18  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|valid_rreq                                                                                                                                                                                                     ; LCCOMB_X23_Y3_N10  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|valid_wreq                                                                                                                                                                                                     ; LCCOMB_X23_Y3_N6   ; 28      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                        ; PLL_4              ; 2797    ; Clock                      ; yes    ; Global Clock         ; GCLK18           ; --                        ;
; Pool:inst4|Equal0~0                                                                                                                                                                                                                                                                                 ; LCCOMB_X25_Y8_N30  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pool:inst4|cnt_div~13                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y9_N24  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pool:inst4|div_enable                                                                                                                                                                                                                                                                               ; FF_X25_Y11_N1      ; 15      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Pool:inst4|start                                                                                                                                                                                                                                                                                    ; FF_X25_Y9_N27      ; 2130    ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Pool:inst4|wren_antistokes                                                                                                                                                                                                                                                                          ; FF_X27_Y9_N5       ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Pool:inst4|wren_stokes                                                                                                                                                                                                                                                                              ; FF_X27_Y9_N19      ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|always1~3                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y10_N10 ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|cnt_ratio~14                                                                                                                                                                                                                                                                            ; LCCOMB_X32_Y23_N0  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|ratio_enable                                                                                                                                                                                                                                                                            ; FF_X25_Y10_N19     ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|start                                                                                                                                                                                                                                                                                   ; FF_X25_Y15_N25     ; 267     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|tentimes[12]~48                                                                                                                                                                                                                                                                         ; LCCOMB_X25_Y10_N12 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Ratio:inst6|wren                                                                                                                                                                                                                                                                                    ; FF_X25_Y10_N17     ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Storage:inst5|always0~1                                                                                                                                                                                                                                                                             ; LCCOMB_X25_Y12_N22 ; 13      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Storage:inst5|wren                                                                                                                                                                                                                                                                                  ; FF_X25_Y12_N23     ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 316     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                        ; JTAG_X1_Y17_N0     ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                 ; PIN_R8             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; enable                                                                                                                                                                                                                                                                                              ; PIN_P8             ; 12      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                               ; FF_X43_Y15_N19     ; 26      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                    ; LCCOMB_X44_Y16_N16 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                      ; LCCOMB_X44_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                    ; LCCOMB_X44_Y16_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                       ; LCCOMB_X41_Y16_N4  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                      ; LCCOMB_X41_Y16_N2  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                       ; LCCOMB_X44_Y17_N12 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                         ; FF_X43_Y17_N5      ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                         ; FF_X43_Y17_N17     ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                         ; LCCOMB_X44_Y17_N10 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                  ; LCCOMB_X40_Y14_N2  ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                                                                                  ; LCCOMB_X41_Y16_N20 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                 ; LCCOMB_X41_Y16_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                            ; LCCOMB_X41_Y17_N2  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                            ; LCCOMB_X41_Y16_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                    ; FF_X44_Y14_N5      ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                   ; FF_X44_Y15_N21     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                    ; FF_X43_Y15_N11     ; 34      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                    ; FF_X43_Y15_N21     ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                             ; LCCOMB_X44_Y15_N30 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                   ; FF_X40_Y18_N5      ; 27      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                               ; LCCOMB_X44_Y18_N20 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                               ; LCCOMB_X44_Y18_N16 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                             ; FF_X44_Y18_N19     ; 5       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                            ; LCCOMB_X44_Y18_N12 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                             ; LCCOMB_X43_Y16_N24 ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                             ; LCCOMB_X43_Y16_N0  ; 32      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                               ; FF_X41_Y18_N13     ; 168     ; Async. clear               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                      ; LCCOMB_X17_Y15_N14 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                           ; LCCOMB_X44_Y18_N30 ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~10                                                                                                                   ; LCCOMB_X44_Y18_N22 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~1                                                                                               ; LCCOMB_X40_Y17_N0  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                     ; LCCOMB_X41_Y18_N14 ; 10      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[3]~0 ; LCCOMB_X41_Y18_N0  ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                ; LCCOMB_X40_Y17_N16 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]~0                   ; LCCOMB_X39_Y17_N0  ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                           ; LCCOMB_X41_Y18_N4  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~19                                                                                                                                                     ; LCCOMB_X39_Y18_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~8                                                                                                                                                 ; LCCOMB_X40_Y16_N8  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                   ; LCCOMB_X43_Y18_N2  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]~34                                                                                                                                                                  ; LCCOMB_X43_Y16_N16 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                              ; LCCOMB_X43_Y16_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                       ; LCCOMB_X43_Y16_N20 ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                  ; Location       ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0]                                          ; PLL_4          ; 2797    ; 496                                  ; Global Clock         ; GCLK18           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                          ; JTAG_X1_Y17_N0 ; 316     ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; FF_X41_Y18_N13 ; 168     ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------+----------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                  ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Pool:inst4|start                                                                                                                                                                                                                                                                                                                      ; 2130    ;
; Ratio:inst6|start                                                                                                                                                                                                                                                                                                                     ; 267     ;
; ~GND                                                                                                                                                                                                                                                                                                                                  ; 73      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                         ; 50      ;
; Accumulation:inst3|aclr                                                                                                                                                                                                                                                                                                               ; 37      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                      ; 34      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]~34                                                                                                                                                                                                    ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                               ; 32      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                               ; 32      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                      ; 31      ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|valid_wreq                                                                                                                                                                                                                                       ; 31      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[782]                                                                                                                                                                           ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|op_26~60                                                                                                                                                                                      ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|op_25~60                                                                                                                                                                                      ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|op_24~60                                                                                                                                                                                      ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|op_23~60                                                                                                                                                                                      ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|op_21~60                                                                                                                                                                                      ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|add_sub_28_result_int[29]~58                                                                                                                                                                  ; 30      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|add_sub_27_result_int[28]~56                                                                                                                                                                  ; 29      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal1~6                                                                                                                                                                       ; 28      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[936]~3                                                                                                                                                                                ; 28      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                              ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                     ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                                                                                                                                                                                                                                                           ; 27      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[900]~2                                                                                                                                                                                ; 27      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                 ; 26      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[864]~1                                                                                                                                                                                ; 26      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|add_sub_24_result_int[25]~50                                                                                                                                                                  ; 26      ;
; Action:inst2|cnt_point[0]                                                                                                                                                                                                                                                                                                             ; 26      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr                                                                                                                                                                                                                       ; 25      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[828]                                                                                                                                                                                  ; 25      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                          ; 23      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[792]                                                                                                                                                                                  ; 23      ;
; Action:inst2|cnt_point[1]                                                                                                                                                                                                                                                                                                             ; 23      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0                                                                                                                  ; 22      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[756]~6                                                                                                                                                                                ; 22      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[756]~5                                                                                                                                                                                ; 22      ;
; Action:inst2|cnt_point[3]                                                                                                                                                                                                                                                                                                             ; 22      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]~10                                                                                                                                                     ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[0]~1                                                                                                 ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated|eq_node[1]~0                                                                                                 ; 21      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                  ; 21      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[720]~9                                                                                                                                                                                ; 21      ;
; sld_signaltap:auto_signaltap_0|~GND                                                                                                                                                                                                                                                                                                   ; 20      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[684]~12                                                                                                                                                                               ; 20      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                              ; 19      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[648]~16                                                                                                                                                                               ; 19      ;
; Action:inst2|LessThan5~1                                                                                                                                                                                                                                                                                                              ; 19      ;
; Action:inst2|cnt_point[2]                                                                                                                                                                                                                                                                                                             ; 19      ;
; Action:inst2|cnt_point[4]                                                                                                                                                                                                                                                                                                             ; 19      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[612]~20                                                                                                                                                                               ; 18      ;
; Ratio:inst6|always1~3                                                                                                                                                                                                                                                                                                                 ; 18      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                     ; 17      ;
; Pool:inst4|address[0]                                                                                                                                                                                                                                                                                                                 ; 17      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[576]~24                                                                                                                                                                               ; 17      ;
; Action:inst2|cnt_measure[1]~0                                                                                                                                                                                                                                                                                                         ; 17      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~1                                                                                                                                                                                                ; 16      ;
; Accumulation:inst3|wren                                                                                                                                                                                                                                                                                                               ; 16      ;
; Pool:inst4|wren_stokes                                                                                                                                                                                                                                                                                                                ; 16      ;
; Pool:inst4|wren_antistokes                                                                                                                                                                                                                                                                                                            ; 16      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[540]~29                                                                                                                                                                               ; 16      ;
; Ratio:inst6|tentimes[12]~48                                                                                                                                                                                                                                                                                                           ; 16      ;
; Ratio:inst6|ratio_enable                                                                                                                                                                                                                                                                                                              ; 16      ;
; Antistokes2port:inst22|Add0~20                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~18                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~16                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~14                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~12                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~10                                                                                                                                                                                                                                                                                                        ; 16      ;
; Antistokes2port:inst22|Add0~8                                                                                                                                                                                                                                                                                                         ; 16      ;
; Antistokes2port:inst22|Add0~6                                                                                                                                                                                                                                                                                                         ; 16      ;
; Antistokes2port:inst22|Add0~4                                                                                                                                                                                                                                                                                                         ; 16      ;
; Antistokes2port:inst22|Add0~2                                                                                                                                                                                                                                                                                                         ; 16      ;
; Antistokes2port:inst22|Add0~0                                                                                                                                                                                                                                                                                                         ; 16      ;
; Pool:inst4|address[10]                                                                                                                                                                                                                                                                                                                ; 16      ;
; Pool:inst4|address[9]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[8]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[7]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[6]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[5]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[4]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[3]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[2]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; Pool:inst4|address[1]                                                                                                                                                                                                                                                                                                                 ; 16      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                      ; 15      ;
; Action:inst2|rdreq                                                                                                                                                                                                                                                                                                                    ; 15      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[504]~34                                                                                                                                                                               ; 15      ;
; Pool:inst4|div_enable                                                                                                                                                                                                                                                                                                                 ; 15      ;
; Action:inst2|cnt_point[7]                                                                                                                                                                                                                                                                                                             ; 15      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~3                                                                                                                                                                       ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                             ; 14      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                            ; 14      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                          ; 14      ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|empty_dff                                                                                                                                                                                                                                        ; 14      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[468]~39                                                                                                                                                                               ; 14      ;
; Action:inst2|cnt_point[5]                                                                                                                                                                                                                                                                                                             ; 14      ;
; Action:inst2|cnt_point[6]                                                                                                                                                                                                                                                                                                             ; 14      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0                                                                                                                         ; 13      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]~1                                                                                                                                                                        ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                      ; 13      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                        ; 13      ;
; Pool:inst4|Equal0~0                                                                                                                                                                                                                                                                                                                   ; 13      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[432]                                                                                                                                                                                  ; 13      ;
; Storage:inst5|always0~1                                                                                                                                                                                                                                                                                                               ; 13      ;
; Action:inst2|cnt_point[10]                                                                                                                                                                                                                                                                                                            ; 13      ;
; Action:inst2|cnt_point[9]                                                                                                                                                                                                                                                                                                             ; 13      ;
; Action:inst2|cnt_point[8]                                                                                                                                                                                                                                                                                                             ; 13      ;
; enable~input                                                                                                                                                                                                                                                                                                                          ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~1                                                                                                                                                                    ; 12      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|process_0~0                                                                                                                                                                    ; 12      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                     ; 12      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[396]                                                                                                                                                                                  ; 12      ;
; Storage:inst5|wren                                                                                                                                                                                                                                                                                                                    ; 12      ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|_~11                                                                                                                                                                                                                                             ; 11      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[360]                                                                                                                                                                                  ; 11      ;
; Pool:inst4|cnt_div~13                                                                                                                                                                                                                                                                                                                 ; 11      ;
; Ratio:inst6|cnt_ratio~14                                                                                                                                                                                                                                                                                                              ; 11      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                             ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                       ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                             ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                         ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                       ; 10      ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                       ; 10      ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|_~10                                                                                                                                                                                                                                             ; 10      ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[324]                                                                                                                                                                                  ; 10      ;
; Pool:inst4|cnt_save[0]                                                                                                                                                                                                                                                                                                                ; 10      ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|final_trigger_reg[0] ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~2                                                                                                                                                                                                                                                           ; 9       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                           ; 9       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[288]                                                                                                                                                                                  ; 9       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                     ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                          ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                             ; 8       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                           ; 8       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[252]                                                                                                                                                                                  ; 8       ;
; Pool:inst4|cnt_save[2]                                                                                                                                                                                                                                                                                                                ; 8       ;
; Pool:inst4|cnt_save[1]                                                                                                                                                                                                                                                                                                                ; 8       ;
; Accumulation:inst3|cnt_point_read[10]~18                                                                                                                                                                                                                                                                                              ; 8       ;
; Accumulation:inst3|cnt_point_read[9]~16                                                                                                                                                                                                                                                                                               ; 8       ;
; Accumulation:inst3|cnt_point_read[8]~14                                                                                                                                                                                                                                                                                               ; 8       ;
; Accumulation:inst3|cnt_point_read[7]~12                                                                                                                                                                                                                                                                                               ; 8       ;
; Accumulation:inst3|cnt_point_read[6]~10                                                                                                                                                                                                                                                                                               ; 8       ;
; Accumulation:inst3|cnt_point_read[5]~8                                                                                                                                                                                                                                                                                                ; 8       ;
; Accumulation:inst3|cnt_point_read[4]~6                                                                                                                                                                                                                                                                                                ; 8       ;
; Accumulation:inst3|cnt_point_read[3]~4                                                                                                                                                                                                                                                                                                ; 8       ;
; Accumulation:inst3|cnt_point_read[2]~2                                                                                                                                                                                                                                                                                                ; 8       ;
; Accumulation:inst3|cnt_point_read[1]~0                                                                                                                                                                                                                                                                                                ; 8       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                                                                               ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~1                                                                                                                                                                                                     ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|run                                                                                                                                                                                                                       ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                    ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                     ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                             ; 7       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                             ; 7       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|valid_rreq                                                                                                                                                                                                                                       ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[216]                                                                                                                                                                                  ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~1                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|cmpr_tgc:cmpr4|aneb_result_wire[0]~0                                                                             ; 7       ;
; Action:inst2|cnt_measure[6]                                                                                                                                                                                                                                                                                                           ; 7       ;
; Action:inst2|cnt_measure[5]                                                                                                                                                                                                                                                                                                           ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_comb_bita6~0                                                                                             ; 7       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                     ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                                                                                                                                                                                                                                                           ; 6       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                 ; 6       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[180]                                                                                                                                                                                  ; 6       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|cout_actual                                                                                                                           ; 6       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|cout_actual                                                                                                     ; 6       ;
; Pool:inst4|cnt_save[3]                                                                                                                                                                                                                                                                                                                ; 6       ;
; Storage:inst5|wr_address[0]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[11]                                                                                                                                                                                                                                                                                                          ; 6       ;
; Storage:inst5|wr_address[10]                                                                                                                                                                                                                                                                                                          ; 6       ;
; Storage:inst5|wr_address[9]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[8]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[7]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[6]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[5]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[4]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[3]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[2]                                                                                                                                                                                                                                                                                                           ; 6       ;
; Storage:inst5|wr_address[1]                                                                                                                                                                                                                                                                                                           ; 6       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                    ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]~0                                                  ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|clear_signal                                                                                                                                                                                        ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                                                                                                                                                                                     ; 5       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                     ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~20                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~13                                                                                                                                                                                                                              ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~14                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]~13                                                                                                                                                                                                                                                    ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                                                                                                                                                                                                                             ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                      ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                 ; 5       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                 ; 5       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[144]                                                                                                                                                                                  ; 5       ;
; Pool:inst4|always4~3                                                                                                                                                                                                                                                                                                                  ; 5       ;
; Pool:inst4|Equal5~1                                                                                                                                                                                                                                                                                                                   ; 5       ;
; Pool:inst4|cnt_div[3]                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Pool:inst4|cnt_div[2]                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Pool:inst4|cnt_div[1]                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Pool:inst4|cnt_div[0]                                                                                                                                                                                                                                                                                                                 ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_4_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_5_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_6_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_7_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_8_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_9_result_int[5]~10                                                                                                                                                                  ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_10_result_int[5]~10                                                                                                                                                                 ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_11_result_int[5]~10                                                                                                                                                                 ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_12_result_int[5]~10                                                                                                                                                                 ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_13_result_int[5]~10                                                                                                                                                                 ; 5       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_14_result_int[5]~10                                                                                                                                                                 ; 5       ;
; Ratio:inst6|cnt_ratio[10]                                                                                                                                                                                                                                                                                                             ; 5       ;
; Ratio:inst6|cnt_ratio[9]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[8]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[7]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[6]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[5]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[4]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[3]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[2]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                                                                                                              ; 5       ;
; Ratio:inst6|cnt_ratio[0]                                                                                                                                                                                                                                                                                                              ; 5       ;
; data[0]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[1]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[2]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[3]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[4]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[5]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[6]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[7]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[8]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[9]~input                                                                                                                                                                                                                                                                                                                         ; 4       ;
; data[10]~input                                                                                                                                                                                                                                                                                                                        ; 4       ;
; data[11]~input                                                                                                                                                                                                                                                                                                                        ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~8                                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]~19                                                                                                                                                                                       ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[3]~0                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[1]         ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                              ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                           ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~7                                                                                                                                                                                                            ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~17                                                                                                                                                                                                                                   ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~1                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                        ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_proc~0                                                                                                                                                                                                                                                      ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                         ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg_proc~0                                                                                                                                                                                                                                                    ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                           ; 4       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                 ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[10]~10                                                                                                                                                                                                                          ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[9]~9                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[8]~8                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[7]~7                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[6]~6                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[5]~5                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[4]~4                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[3]~3                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[2]~2                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[1]~1                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|ram_read_address[0]~0                                                                                                                                                                                                                            ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[10]                                                                                                                                                                                                              ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[9]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[8]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[7]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[6]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[5]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[4]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[3]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[2]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[1]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_dpb:wr_ptr|counter_reg_bit[0]                                                                                                                                                                                                               ; 4       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|full_dff                                                                                                                                                                                                                                         ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[0]                                                                                                                                                                             ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[108]                                                                                                                                                                                  ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[5]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[4]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[3]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[2]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[1]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|cntr_crf:cntr1|counter_reg_bit[0]                                                                                                                    ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[5]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[4]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[3]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[2]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[1]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|cntr_brf:cntr1|counter_reg_bit[0]                                                                                              ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|cntr_9rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|cntr_8rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|cntr_7rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|cntr_6rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|cntr_0rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|cntr_5rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|cntr_2rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[6]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[2]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                                                                               ; 4       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                                                                               ; 4       ;
; Action:inst2|LessThan5~0                                                                                                                                                                                                                                                                                                              ; 4       ;
; Pool:inst4|Equal5~3                                                                                                                                                                                                                                                                                                                   ; 4       ;
; Action:inst2|cnt_measure[3]                                                                                                                                                                                                                                                                                                           ; 4       ;
; Action:inst2|cnt_measure[2]                                                                                                                                                                                                                                                                                                           ; 4       ;
; Action:inst2|cnt_measure[4]                                                                                                                                                                                                                                                                                                           ; 4       ;
; Switch:inst7|switch                                                                                                                                                                                                                                                                                                                   ; 4       ;
; Action:inst2|cnt_measure[1]                                                                                                                                                                                                                                                                                                           ; 4       ;
; Action:inst2|cnt_measure[0]                                                                                                                                                                                                                                                                                                           ; 4       ;
; Accumulation:inst3|Equal0~2                                                                                                                                                                                                                                                                                                           ; 4       ;
; Pool:inst4|cnt_div[10]                                                                                                                                                                                                                                                                                                                ; 4       ;
; Pool:inst4|cnt_div[9]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Pool:inst4|cnt_div[8]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Pool:inst4|cnt_div[7]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Pool:inst4|cnt_div[6]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Pool:inst4|cnt_div[5]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Pool:inst4|cnt_div[4]                                                                                                                                                                                                                                                                                                                 ; 4       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|add_sub_3_result_int[4]~8                                                                                                                                                                   ; 4       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~9                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~8                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~7                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~6                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~5                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~4                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~3                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~2                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~1                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_oe31:auto_generated|sld_reserved_Raman_auto_signaltap_0_flow_mgr_c90c:mgl_prim1|state_reg[0]         ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count~0                                                                                                                                                                 ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]~4                                                                                                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[10]                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[9]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[5]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~11                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~10                                                                                                                                                                                          ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                                                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0]                                                              ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[0]                                     ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[1]                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[3]                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[4]                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[2]                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_cgi:auto_generated|counter_reg_bit[0]                                                    ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[31]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[30]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[29]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[28]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[27]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[26]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[25]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[24]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[23]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[21]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[20]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[19]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[18]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[17]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[16]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[15]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[14]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[12]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[10]                                                                                                                                                                                                       ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[8]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[7]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[6]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[5]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[4]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[3]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[2]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[1]                                                                                                                                                                                                        ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                                                                                        ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                    ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                         ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~21                                                                                                                                                                                                                                                   ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                               ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                          ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                     ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                      ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                           ; 3       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                      ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[1]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[2]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[3]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[4]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[0]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[5]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[6]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[7]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[8]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[9]                                                                                                                                                                                                        ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_pp7:usedw_counter|counter_reg_bit[10]                                                                                                                                                                                                       ; 3       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|rd_ptr_lsb                                                                                                                                                                                                                                       ; 3       ;
; Action:inst2|wrreq                                                                                                                                                                                                                                                                                                                    ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[33]                                                                                                                                                                              ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[1]                                                                                                                                                                             ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[0]                                                                                                                                                                                   ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[72]                                                                                                                                                                                   ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[928]                                                                                                                                                                           ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[899]                                                                                                                                                                           ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[870]                                                                                                                                                                           ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[841]                                                                                                                                                                           ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[812]                                                                                                                                                                           ; 3       ;
; Pool:inst4|cnt_save~0                                                                                                                                                                                                                                                                                                                 ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[5]                                                                                               ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[4]                                                                                               ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[3]                                                                                               ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[2]                                                                                               ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[1]                                                                                               ; 3       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|cntr_arf:cntr1|counter_reg_bit[0]                                                                                               ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[10]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[14]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[18]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[22]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[26]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[30]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[34]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[38]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[42]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[46]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[50]                                                                                                                                                                          ; 3       ;
; Ratio:inst6|LPM_DIV2:Div3|lpm_divide:LPM_DIVIDE_component|lpm_divide_oct:auto_generated|sign_div_unsign_aqi:divider|alt_u_div_neg:divider|DFFDenominator[54]                                                                                                                                                                          ; 3       ;
; Action:inst2|Equal0~0                                                                                                                                                                                                                                                                                                                 ; 3       ;
; Ratio:inst6|wren                                                                                                                                                                                                                                                                                                                      ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[7]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[9]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[10]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[19]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[8]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[20]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[21]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[22]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[0]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[12]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[13]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[14]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[11]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[16]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[17]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[18]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[15]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[2]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[23]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[24]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[1]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[4]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[5]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[6]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[3]                                                                                                                                                                                                                                             ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[26]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[27]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[28]                                                                                                                                                                                                                                            ; 3       ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|q_b[25]                                                                                                                                                                                                                                            ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal0~0                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[9]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[12]                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[9]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[11]                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[7]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[8]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[10]                                                                                                                                                                          ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[7]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[9]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[8]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[7]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[6]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[4]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:segment_shift_var                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                                   ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[1]                                                                                                                                                                           ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|base_address~0                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~2                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~0                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~1                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|state_status[2]~0                                                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                       ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|Add0~0                                                                                                                                                                                              ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                 ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                                                                    ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~9                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~4                                                                                                                                                                                                               ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~2                                                                                                                                                                                                            ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[2]                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[1]                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_bgi:auto_generated|counter_reg_bit[3]                                     ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~18                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~16                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~14                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~12                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~10                                                                                                                                                                        ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~8                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~6                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~4                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~2                                                                                                                                                                         ; 2       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~0                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~9                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR~6                                                                                                                                                                                                                                       ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]~1                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]~20                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~1                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|Equal0~0                                                                                                                                                                                                                                                                ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                          ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena_proc~1                                                                                                                                                                                                                                                         ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                             ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~1                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo~0                                                                                                                                                                                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                      ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                           ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                    ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                     ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                      ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|usedw_will_be_1~2                                                                                                                                                                                                                                ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|_~7                                                                                                                                                                                                                                              ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|usedw_is_0_dff                                                                                                                                                                                                                                   ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|usedw_is_1_dff                                                                                                                                                                                                                                   ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[9]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[8]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[7]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[6]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[5]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[4]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[3]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[2]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[1]                                                                                                                                                                                                           ; 2       ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|cntr_cpb:rd_ptr_msb|counter_reg_bit[0]                                                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[7]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[8]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[9]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[10]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[19]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[20]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[21]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[22]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[0]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[11]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[12]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[13]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[14]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[15]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[16]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[17]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[18]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[23]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[24]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[1]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[2]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[3]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[4]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[5]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[6]                                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[25]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[26]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[27]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|DFF_Denominator[28]                                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|selnose[36]                                                                                                                                                                                   ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[2]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[3]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[4]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[5]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[6]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[7]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[8]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[9]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[10]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[11]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[12]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[13]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[14]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[15]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[16]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[17]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[18]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[19]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[20]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[21]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[22]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[23]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[24]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[25]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[26]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[27]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[28]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[32]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[33]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[34]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[35]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[36]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[37]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[38]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[39]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[40]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[41]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[42]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[43]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[44]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[45]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[46]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[47]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[48]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[49]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[50]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[51]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[52]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[53]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[29]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[67]                                                                                                                                                                              ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[30]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[30]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[31]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[31]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[54]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[55]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[56]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[57]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[62]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[63]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[64]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[65]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[66]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[67]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[68]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[69]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[70]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[71]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[72]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[73]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[74]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[75]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[76]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[77]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[78]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[79]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[80]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[81]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[82]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[58]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[101]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[59]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[60]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[60]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[61]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[61]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[62]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[83]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[84]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[85]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[86]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[92]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[93]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[94]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[95]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[96]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[97]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[98]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[99]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[100]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[101]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[102]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[103]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[104]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[105]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[106]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[107]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[108]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[109]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[110]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[111]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[87]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[135]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[88]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[90]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[89]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[91]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[90]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[92]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[91]                                                                                                                                                                            ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[93]                                                                                                                                                                                  ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[112]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[113]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[114]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[115]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[122]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[123]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[124]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[125]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[126]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[127]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[128]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[129]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[130]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[131]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[132]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[133]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[134]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[135]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[136]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[137]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[138]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[139]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[140]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[116]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[169]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[117]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[120]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[118]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[121]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[119]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[122]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[120]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[123]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[121]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[124]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[141]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[142]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[143]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[144]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[152]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[153]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[154]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[155]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[156]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[157]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[158]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[159]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[160]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[161]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[162]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[163]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[164]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[165]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[168]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[169]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[166]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[167]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[145]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[203]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[146]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[150]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[147]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[151]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[148]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[152]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[149]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[153]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[150]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[154]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[151]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[155]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[170]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[171]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[172]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[173]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[182]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[183]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[184]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[185]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[186]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[187]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[188]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[189]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[190]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[191]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[192]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[193]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[194]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[195]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[196]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[197]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[198]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[174]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[237]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[175]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[180]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[176]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[181]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[177]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[182]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[178]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[183]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[179]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[184]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[180]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[185]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[181]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[186]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[199]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[200]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[201]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[202]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[212]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[213]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[214]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[215]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[216]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[217]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[218]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[219]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[220]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[221]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[222]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[223]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[224]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[225]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[226]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[227]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[203]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFNumerator[271]                                                                                                                                                                             ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[204]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[210]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[205]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[211]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[206]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[212]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[207]                                                                                                                                                                           ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFStage[213]                                                                                                                                                                                 ; 2       ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|DFFDenominator[208]                                                                                                                                                                           ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Name                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                                     ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; Fits in MLABs ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
; Antistokes2port:inst22|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM                                                                                                                                              ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 29           ; 2048         ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 59392  ; 2048                        ; 29                          ; 2048                        ; 29                          ; 59392               ; 8    ; None ; M9K_X33_Y6_N0, M9K_X33_Y7_N0, M9K_X33_Y13_N0, M9K_X22_Y15_N0, M9K_X22_Y14_N0, M9K_X33_Y10_N0, M9K_X33_Y12_N0, M9K_X33_Y15_N0 ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; FIFORam:inst|scfifo:scfifo_component|scfifo_bk41:auto_generated|a_dpfifo_ub41:dpfifo|altsyncram_p7e1:FIFOram|ALTSYNCRAM                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 12           ; 2048         ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 24576  ; 2048                        ; 12                          ; 2048                        ; 12                          ; 24576               ; 3    ; None ; M9K_X22_Y2_N0, M9K_X22_Y3_N0, M9K_X22_Y4_N0                                                                                  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Memory2port:inst11|altsyncram:altsyncram_component|altsyncram_asn1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32768        ; 12           ; 32768        ; 12           ; yes                    ; no                      ; yes                    ; yes                     ; 393216 ; 4096                        ; 12                          ; 4096                        ; 12                          ; 49152               ; 6    ; None ; M9K_X22_Y20_N0, M9K_X33_Y19_N0, M9K_X22_Y22_N0, M9K_X22_Y21_N0, M9K_X33_Y21_N0, M9K_X33_Y22_N0                               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_0|shift_taps_8eq:auto_generated|altsyncram_ie81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 74           ; 1            ; 74           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 74     ; 74                          ; 1                           ; 74                          ; 1                           ; 74                  ; 1    ; None ; M9K_X22_Y23_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_10|shift_taps_deq:auto_generated|altsyncram_be81:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 63           ; 1            ; 63           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 63     ; 63                          ; 1                           ; 63                          ; 1                           ; 63                  ; 1    ; None ; M9K_X22_Y26_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_1|shift_taps_7eq:auto_generated|altsyncram_ee81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 73           ; 1            ; 73           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 73     ; 73                          ; 1                           ; 73                          ; 1                           ; 73                  ; 1    ; None ; M9K_X22_Y17_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_2|shift_taps_6eq:auto_generated|altsyncram_de81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 72           ; 1            ; 72           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 72     ; 72                          ; 1                           ; 72                          ; 1                           ; 72                  ; 1    ; None ; M9K_X22_Y18_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_3|shift_taps_5eq:auto_generated|altsyncram_ae81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 71           ; 1            ; 71           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 71     ; 71                          ; 1                           ; 71                          ; 1                           ; 71                  ; 1    ; None ; M9K_X22_Y19_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_4|shift_taps_4eq:auto_generated|altsyncram_9e81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 70           ; 1            ; 70           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 70     ; 70                          ; 1                           ; 70                          ; 1                           ; 70                  ; 1    ; None ; M9K_X22_Y27_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_5|shift_taps_2eq:auto_generated|altsyncram_me81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 68           ; 1            ; 68           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 68     ; 68                          ; 1                           ; 68                          ; 1                           ; 68                  ; 1    ; None ; M9K_X22_Y31_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_6|shift_taps_aeq:auto_generated|altsyncram_ke81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 67           ; 1            ; 67           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 67     ; 67                          ; 1                           ; 67                          ; 1                           ; 67                  ; 1    ; None ; M9K_X33_Y26_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_7|shift_taps_9eq:auto_generated|altsyncram_je81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 66           ; 1            ; 66           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 66     ; 66                          ; 1                           ; 66                          ; 1                           ; 66                  ; 1    ; None ; M9K_X33_Y29_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_8|shift_taps_beq:auto_generated|altsyncram_le81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 65           ; 1            ; 65           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 65     ; 65                          ; 1                           ; 65                          ; 1                           ; 65                  ; 1    ; None ; M9K_X22_Y25_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|alt_u_div_mah:divider|altshift_taps:DFFQuotient_rtl_9|shift_taps_ceq:auto_generated|altsyncram_fe81:altsyncram2|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 1            ; 64           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 64     ; 64                          ; 1                           ; 64                          ; 1                           ; 64                  ; 1    ; None ; M9K_X22_Y24_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Pool:inst4|LPM_DIV:Div2|lpm_divide:LPM_DIVIDE_component|lpm_divide_qft:auto_generated|sign_div_unsign_cti:divider|altshift_taps:DFF_Quotient_rtl_0|shift_taps_eeq:auto_generated|altsyncram_ne81:altsyncram2|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; Single Clock ; 62           ; 1            ; 62           ; 1            ; yes                    ; no                      ; yes                    ; yes                     ; 62     ; 62                          ; 1                           ; 62                          ; 1                           ; 62                  ; 1    ; None ; M9K_X33_Y20_N0                                                                                                               ; Old data             ; Old data        ; Old data        ; No - Unknown  ;
; Stokes2port:inst21|altsyncram:altsyncram_component|altsyncram_qon1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 29           ; 2048         ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 59392  ; 2048                        ; 29                          ; 2048                        ; 29                          ; 59392               ; 8    ; None ; M9K_X33_Y5_N0, M9K_X33_Y8_N0, M9K_X22_Y13_N0, M9K_X22_Y16_N0, M9K_X33_Y11_N0, M9K_X33_Y9_N0, M9K_X33_Y14_N0, M9K_X33_Y16_N0  ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Summary2port:inst18|altsyncram:altsyncram_component|altsyncram_qgo1:auto_generated|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 29           ; 2048         ; 29           ; yes                    ; no                      ; yes                    ; yes                     ; 59392  ; 2048                        ; 29                          ; 2048                        ; 29                          ; 59392               ; 8    ; None ; M9K_X22_Y6_N0, M9K_X22_Y11_N0, M9K_X22_Y9_N0, M9K_X22_Y5_N0, M9K_X22_Y10_N0, M9K_X22_Y7_N0, M9K_X22_Y8_N0, M9K_X22_Y12_N0    ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ALTSYNCRAM                                                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 2048         ; 12           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 24576  ; 2048                        ; 12                          ; --                          ; --                          ; 24576               ; 3    ; None ; M9K_X33_Y24_N0, M9K_X33_Y25_N0, M9K_X33_Y23_N0                                                                               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 1024         ; 12           ; 1024         ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 12288  ; 1024                        ; 12                          ; 1024                        ; 12                          ; 12288               ; 2    ; None ; M9K_X33_Y17_N0, M9K_X33_Y18_N0                                                                                               ; Don't care           ; Old data        ; Old data        ; No - Unknown  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 5,286 / 71,559 ( 7 % ) ;
; C16 interconnects     ; 78 / 2,597 ( 3 % )     ;
; C4 interconnects      ; 2,807 / 46,848 ( 6 % ) ;
; Direct links          ; 1,002 / 71,559 ( 1 % ) ;
; Global clocks         ; 3 / 20 ( 15 % )        ;
; Local interconnects   ; 2,263 / 24,624 ( 9 % ) ;
; R24 interconnects     ; 64 / 2,496 ( 3 % )     ;
; R4 interconnects      ; 3,165 / 62,424 ( 5 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.12) ; Number of LABs  (Total = 301) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 24                            ;
; 2                                           ; 17                            ;
; 3                                           ; 9                             ;
; 4                                           ; 9                             ;
; 5                                           ; 5                             ;
; 6                                           ; 6                             ;
; 7                                           ; 1                             ;
; 8                                           ; 2                             ;
; 9                                           ; 2                             ;
; 10                                          ; 5                             ;
; 11                                          ; 7                             ;
; 12                                          ; 5                             ;
; 13                                          ; 11                            ;
; 14                                          ; 18                            ;
; 15                                          ; 38                            ;
; 16                                          ; 142                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 1.77) ; Number of LABs  (Total = 301) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 24                            ;
; 1 Clock                            ; 270                           ;
; 1 Clock enable                     ; 205                           ;
; 1 Sync. clear                      ; 5                             ;
; 1 Sync. load                       ; 3                             ;
; 2 Clock enables                    ; 22                            ;
; 2 Clocks                           ; 5                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 21.15) ; Number of LABs  (Total = 301) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 1                             ;
; 1                                            ; 14                            ;
; 2                                            ; 14                            ;
; 3                                            ; 1                             ;
; 4                                            ; 16                            ;
; 5                                            ; 6                             ;
; 6                                            ; 6                             ;
; 7                                            ; 4                             ;
; 8                                            ; 2                             ;
; 9                                            ; 3                             ;
; 10                                           ; 3                             ;
; 11                                           ; 3                             ;
; 12                                           ; 1                             ;
; 13                                           ; 1                             ;
; 14                                           ; 2                             ;
; 15                                           ; 1                             ;
; 16                                           ; 4                             ;
; 17                                           ; 5                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 3                             ;
; 21                                           ; 7                             ;
; 22                                           ; 10                            ;
; 23                                           ; 21                            ;
; 24                                           ; 7                             ;
; 25                                           ; 9                             ;
; 26                                           ; 18                            ;
; 27                                           ; 20                            ;
; 28                                           ; 25                            ;
; 29                                           ; 15                            ;
; 30                                           ; 27                            ;
; 31                                           ; 26                            ;
; 32                                           ; 22                            ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 9.72) ; Number of LABs  (Total = 301) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 50                            ;
; 2                                               ; 39                            ;
; 3                                               ; 22                            ;
; 4                                               ; 8                             ;
; 5                                               ; 6                             ;
; 6                                               ; 7                             ;
; 7                                               ; 14                            ;
; 8                                               ; 13                            ;
; 9                                               ; 12                            ;
; 10                                              ; 10                            ;
; 11                                              ; 8                             ;
; 12                                              ; 10                            ;
; 13                                              ; 4                             ;
; 14                                              ; 10                            ;
; 15                                              ; 12                            ;
; 16                                              ; 23                            ;
; 17                                              ; 2                             ;
; 18                                              ; 4                             ;
; 19                                              ; 2                             ;
; 20                                              ; 5                             ;
; 21                                              ; 1                             ;
; 22                                              ; 2                             ;
; 23                                              ; 0                             ;
; 24                                              ; 1                             ;
; 25                                              ; 5                             ;
; 26                                              ; 11                            ;
; 27                                              ; 9                             ;
; 28                                              ; 7                             ;
; 29                                              ; 2                             ;
; 30                                              ; 1                             ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 13.70) ; Number of LABs  (Total = 301) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 0                             ;
; 2                                            ; 18                            ;
; 3                                            ; 37                            ;
; 4                                            ; 38                            ;
; 5                                            ; 19                            ;
; 6                                            ; 10                            ;
; 7                                            ; 13                            ;
; 8                                            ; 13                            ;
; 9                                            ; 8                             ;
; 10                                           ; 9                             ;
; 11                                           ; 4                             ;
; 12                                           ; 4                             ;
; 13                                           ; 4                             ;
; 14                                           ; 5                             ;
; 15                                           ; 5                             ;
; 16                                           ; 7                             ;
; 17                                           ; 2                             ;
; 18                                           ; 2                             ;
; 19                                           ; 2                             ;
; 20                                           ; 4                             ;
; 21                                           ; 4                             ;
; 22                                           ; 7                             ;
; 23                                           ; 1                             ;
; 24                                           ; 2                             ;
; 25                                           ; 5                             ;
; 26                                           ; 8                             ;
; 27                                           ; 2                             ;
; 28                                           ; 14                            ;
; 29                                           ; 4                             ;
; 30                                           ; 8                             ;
; 31                                           ; 12                            ;
; 32                                           ; 17                            ;
; 33                                           ; 11                            ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 13    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 17    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                      ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                                             ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 38           ; 0            ; 38           ; 0            ; 0            ; 55        ; 38           ; 0            ; 55        ; 55        ; 0            ; 25           ; 0            ; 0            ; 2            ; 0            ; 25           ; 2            ; 0            ; 0            ; 0            ; 25           ; 0            ; 0            ; 0            ; 0            ; 0            ; 55        ; 50           ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 17           ; 55           ; 17           ; 55           ; 55           ; 0         ; 17           ; 55           ; 0         ; 0         ; 55           ; 30           ; 55           ; 55           ; 53           ; 55           ; 30           ; 53           ; 55           ; 55           ; 55           ; 30           ; 55           ; 55           ; 55           ; 55           ; 55           ; 0         ; 5            ; 55           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; clk_out             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[11]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[10]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[9]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[8]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[7]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[6]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[5]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[4]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[3]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[2]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[1]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; out_probe[0]        ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[11]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[10]            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[9]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[8]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[7]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[6]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[5]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[4]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[3]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[2]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[1]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; qout[0]             ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[11]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[10]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[9]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[8]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[7]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[6]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[5]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[4]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[3]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[2]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[1]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[0]             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; clk                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; enable              ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[11](n)         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[10](n)         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[9](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[8](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[7](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[6](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[5](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[4](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[3](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[2](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[1](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
; data[0](n)          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                             ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; Source Clock(s)                                   ; Destination Clock(s)                              ; Delay Added in ns ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
; inst9|altpll_component|auto_generated|pll1|clk[0] ; inst9|altpll_component|auto_generated|pll1|clk[0] ; 17.0              ;
+---------------------------------------------------+---------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                       ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Ratio:inst6|cnt_ratio[2]                                                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                          ; 0.202             ;
; Ratio:inst6|cnt_ratio[1]                                                                                                                                                                                                                                                 ; Temperature:inst14|altsyncram:altsyncram_component|altsyncram_oif1:auto_generated|ram_block1a3~porta_address_reg0                                                                                                          ; 0.202             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.092             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.092             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_q024:auto_generated|ram_block1a9~portb_address_reg0 ; 0.091             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 10 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (119006): Selected device EP4CE22F17C6 for design "Raman"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (15535): Implemented PLL "PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|pll1" as Cyclone IV E PLL type
    Info (15099): Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] port
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10F17C6 is compatible
    Info (176445): Device EP4CE6F17C6 is compatible
    Info (176445): Device EP4CE15F17C6 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (176674): Following 12 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins.
    Warning (176118): Pin "data[11]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[11](n)"
    Warning (176118): Pin "data[10]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[10](n)"
    Warning (176118): Pin "data[9]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[9](n)"
    Warning (176118): Pin "data[8]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[8](n)"
    Warning (176118): Pin "data[7]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[7](n)"
    Warning (176118): Pin "data[6]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[6](n)"
    Warning (176118): Pin "data[5]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[5](n)"
    Warning (176118): Pin "data[4]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[4](n)"
    Warning (176118): Pin "data[3]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[3](n)"
    Warning (176118): Pin "data[2]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[2](n)"
    Warning (176118): Pin "data[1]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[1](n)"
    Warning (176118): Pin "data[0]" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin "data[0](n)"
Critical Warning (169085): No exact pin location assignment(s) for 13 pins of 39 total pins
    Info (169086): Pin qout[11] not assigned to an exact location on the device
    Info (169086): Pin qout[10] not assigned to an exact location on the device
    Info (169086): Pin qout[9] not assigned to an exact location on the device
    Info (169086): Pin qout[8] not assigned to an exact location on the device
    Info (169086): Pin qout[7] not assigned to an exact location on the device
    Info (169086): Pin qout[6] not assigned to an exact location on the device
    Info (169086): Pin qout[5] not assigned to an exact location on the device
    Info (169086): Pin qout[4] not assigned to an exact location on the device
    Info (169086): Pin qout[3] not assigned to an exact location on the device
    Info (169086): Pin qout[2] not assigned to an exact location on the device
    Info (169086): Pin qout[1] not assigned to an exact location on the device
    Info (169086): Pin qout[0] not assigned to an exact location on the device
    Info (169086): Pin enable not assigned to an exact location on the device
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'Raman.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {inst9|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {inst9|altpll_component|auto_generated|pll1|clk[0]} {inst9|altpll_component|auto_generated|pll1|clk[0]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000          clk
    Info (332111):    5.000 inst9|altpll_component|auto_generated|pll1|clk[0]
Info (176353): Automatically promoted node PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_4)
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0
        Info (176357): Destination node sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 13 (unused VREF, 2.5V VCCIO, 1 input, 12 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 13 total pin(s) used --  7 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 12 total pin(s) used --  6 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  18 pins available
Warning (15064): PLL "PLL:inst9|altpll:altpll_component|PLL_altpll:auto_generated|pll1" output port clk[0] feeds output pin "clk_out~output" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:03
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:08
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22
Info (170194): Fitter routing operations ending: elapsed time is 00:00:07
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 6.59 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (144001): Generated suppressed messages file D:/Quartus/Raman/output_files/Raman.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 5494 megabytes
    Info: Processing ended: Tue Jun 05 19:02:18 2018
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:44


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/Quartus/Raman/output_files/Raman.fit.smsg.


