Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/ --output-directory=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/ --report-file=bsf:C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.bsf --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.qsys
Progress: Loading aula2910/aula2910_qsys.qsys
Progress: Reading input file
Progress: Adding clk_avsb [clock_source 13.0]
Progress: Parameterizing module clk_avsb
Progress: Adding nios2_qsys_avsb [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_avsb
Progress: Adding onchip_memory2_avsb [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_avsb
Progress: Adding jtag_uart_avsb [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_avsb
Progress: Adding SW_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SW_avsb
Progress: Adding key_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_avsb
Progress: Adding ledr_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_avsb
Progress: Adding hex0_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex0_avsb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/ --output-directory=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.sopcinfo --report-file=html:C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.html --report-file=qip:C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/aula2910_qsys.qip --report-file=cmp:C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone II" --system-info=DEVICE=EP2C35F672C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys.qsys --language=VHDL
Progress: Loading aula2910/aula2910_qsys.qsys
Progress: Reading input file
Progress: Adding clk_avsb [clock_source 13.0]
Progress: Parameterizing module clk_avsb
Progress: Adding nios2_qsys_avsb [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_avsb
Progress: Adding onchip_memory2_avsb [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module onchip_memory2_avsb
Progress: Adding jtag_uart_avsb [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag_uart_avsb
Progress: Adding SW_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module SW_avsb
Progress: Adding key_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module key_avsb
Progress: Adding ledr_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module ledr_avsb
Progress: Adding hex0_avsb [altera_avalon_pio 13.0.1.99.2]
Progress: Parameterizing module hex0_avsb
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: aula2910_qsys.SW_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula2910_qsys.key_avsb: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: aula2910_qsys: Generating aula2910_qsys "aula2910_qsys" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 8 modules, 29 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 17 modules, 56 connections
Info: merlin_domain_transform: After transform: 34 modules, 140 connections
Info: merlin_router_transform: After transform: 43 modules, 167 connections
Info: reset_adaptation_transform: After transform: 44 modules, 169 connections
Info: merlin_network_to_switch_transform: After transform: 61 modules, 215 connections
Info: merlin_mm_transform: After transform: 61 modules, 215 connections
Info: merlin_interrupt_mapper_transform: After transform: 62 modules, 218 connections
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Warning: aula2910_qsys: "No matching role found for rst_controller:reset_out:reset_req (reset_req)"
Info: nios2_qsys_avsb: Starting RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'
Info: nios2_qsys_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=aula2910_qsys_nios2_qsys_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0001_nios2_qsys_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0001_nios2_qsys_avsb_gen//aula2910_qsys_nios2_qsys_avsb_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_avsb: # 2020.10.29 19:38:25 (*) Starting Nios II generation
Info: nios2_qsys_avsb: # 2020.10.29 19:38:25 (*)   Checking for plaintext license.
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   Plaintext license not found.
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   No license required to generate encrypted Nios II/e.
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_avsb: # 2020.10.29 19:38:26 (*)   Creating all objects for CPU
Info: nios2_qsys_avsb: # 2020.10.29 19:38:28 (*)   Generating RTL from CPU objects
Info: nios2_qsys_avsb: # 2020.10.29 19:38:28 (*)   Creating plain-text RTL
Info: nios2_qsys_avsb: # 2020.10.29 19:38:30 (*) Done Nios II generation
Info: nios2_qsys_avsb: Done RTL generation for module 'aula2910_qsys_nios2_qsys_avsb'
Info: nios2_qsys_avsb: "aula2910_qsys" instantiated altera_nios2_qsys "nios2_qsys_avsb"
Info: onchip_memory2_avsb: Starting RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'
Info: onchip_memory2_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=aula2910_qsys_onchip_memory2_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0002_onchip_memory2_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0002_onchip_memory2_avsb_gen//aula2910_qsys_onchip_memory2_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_avsb: Done RTL generation for module 'aula2910_qsys_onchip_memory2_avsb'
Info: onchip_memory2_avsb: "aula2910_qsys" instantiated altera_avalon_onchip_memory2 "onchip_memory2_avsb"
Info: jtag_uart_avsb: Starting RTL generation for module 'aula2910_qsys_jtag_uart_avsb'
Info: jtag_uart_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=aula2910_qsys_jtag_uart_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0003_jtag_uart_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0003_jtag_uart_avsb_gen//aula2910_qsys_jtag_uart_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_avsb: Done RTL generation for module 'aula2910_qsys_jtag_uart_avsb'
Info: jtag_uart_avsb: "aula2910_qsys" instantiated altera_avalon_jtag_uart "jtag_uart_avsb"
Info: SW_avsb: Starting RTL generation for module 'aula2910_qsys_SW_avsb'
Info: SW_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_SW_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0004_SW_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0004_SW_avsb_gen//aula2910_qsys_SW_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: SW_avsb: Done RTL generation for module 'aula2910_qsys_SW_avsb'
Info: SW_avsb: "aula2910_qsys" instantiated altera_avalon_pio "SW_avsb"
Info: key_avsb: Starting RTL generation for module 'aula2910_qsys_key_avsb'
Info: key_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_key_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0005_key_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0005_key_avsb_gen//aula2910_qsys_key_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: key_avsb: Done RTL generation for module 'aula2910_qsys_key_avsb'
Info: key_avsb: "aula2910_qsys" instantiated altera_avalon_pio "key_avsb"
Info: ledr_avsb: Starting RTL generation for module 'aula2910_qsys_ledr_avsb'
Info: ledr_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_ledr_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0006_ledr_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0006_ledr_avsb_gen//aula2910_qsys_ledr_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: ledr_avsb: Done RTL generation for module 'aula2910_qsys_ledr_avsb'
Info: ledr_avsb: "aula2910_qsys" instantiated altera_avalon_pio "ledr_avsb"
Info: hex0_avsb: Starting RTL generation for module 'aula2910_qsys_hex0_avsb'
Info: hex0_avsb:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=aula2910_qsys_hex0_avsb --dir=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0007_hex0_avsb_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/anton/AppData/Local/Temp/alt8564_3251287383812725334.dir/0007_hex0_avsb_gen//aula2910_qsys_hex0_avsb_component_configuration.pl  --do_build_sim=0  ]
Info: hex0_avsb: Done RTL generation for module 'aula2910_qsys_hex0_avsb'
Info: hex0_avsb: "aula2910_qsys" instantiated altera_avalon_pio "hex0_avsb"
Info: nios2_qsys_avsb_instruction_master_translator: "aula2910_qsys" instantiated altera_merlin_master_translator "nios2_qsys_avsb_instruction_master_translator"
Info: nios2_qsys_avsb_jtag_debug_module_translator: "aula2910_qsys" instantiated altera_merlin_slave_translator "nios2_qsys_avsb_jtag_debug_module_translator"
Info: nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent: "aula2910_qsys" instantiated altera_merlin_master_agent "nios2_qsys_avsb_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent: "aula2910_qsys" instantiated altera_merlin_slave_agent "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "aula2910_qsys" instantiated altera_avalon_sc_fifo "nios2_qsys_avsb_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "aula2910_qsys" instantiated altera_merlin_router "addr_router"
Info: id_router: "aula2910_qsys" instantiated altera_merlin_router "id_router"
Info: rst_controller: "aula2910_qsys" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "aula2910_qsys" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "aula2910_qsys" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "aula2910_qsys" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "aula2910_qsys" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/anton/Desktop/CEFET201/DispReprog/aula2910/aula2910_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "aula2910_qsys" instantiated altera_irq_mapper "irq_mapper"
Info: aula2910_qsys: Done aula2910_qsys" with 21 modules, 103 files, 2185571 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
