{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730897838822 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730897838823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov  6 12:57:18 2024 " "Processing started: Wed Nov  6 12:57:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730897838823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897838823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGASystem -c VGASystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897838823 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730897839132 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730897839132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inlineregister.v 1 1 " "Found 1 design units, including 1 entities, in source file inlineregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 inLineRegister " "Found entity 1: inLineRegister" {  } { { "inLineRegister.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/inLineRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fourdigitssd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fourdigitssd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FourDigitSSD " "Found entity 1: FourDigitSSD" {  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sequencer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sequencer " "Found entity 1: Sequencer" {  } { { "Sequencer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sequencer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sept4x1mutiplexer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sept4x1mutiplexer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sept4x1Mutiplexer " "Found entity 1: Sept4x1Mutiplexer" {  } { { "Sept4x1Mutiplexer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sept4x1Mutiplexer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4-1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux4-1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUX4-1 " "Found entity 1: MUX4-1" {  } { { "MUX4-1.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/MUX4-1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2to4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2to4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder2to4 " "Found entity 1: Decoder2to4" {  } { { "Decoder2to4.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Decoder2to4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossdbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hextossdbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HexToSSDBus " "Found entity 1: HexToSSDBus" {  } { { "HexToSSDBus.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSDBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hextossd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file hextossd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 HexToSSD " "Found entity 1: HexToSSD" {  } { { "HexToSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Debouncer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writemem.v 1 1 " "Found 1 design units, including 1 entities, in source file writemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_mem " "Found entity 1: write_mem" {  } { { "writemem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/writemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readmem.v 1 1 " "Found 1 design units, including 1 entities, in source file readmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_mem " "Found entity 1: read_mem" {  } { { "readmem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/readmem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file vgadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clkdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip " "Found entity 1: ip" {  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkeredpattern.v 1 1 " "Found 1 design units, including 1 entities, in source file checkeredpattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixel_pattern " "Found entity 1: pixel_pattern" {  } { { "CheckeredPattern.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/CheckeredPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgasystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file vgasystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 VGASystem " "Found entity 1: VGASystem" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_thirds.v 1 1 " "Found 1 design units, including 1 entities, in source file color_thirds.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_Thirds " "Found entity 1: color_Thirds" {  } { { "color_thirds.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/color_thirds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_master.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2c_master.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file i2c_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "i2c_wrapper.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846252 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGASystem " "Elaborating entity \"VGASystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730897846289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:inst " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:inst\"" {  } { { "VGASystem.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 112 456 624 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(35) " "Verilog HDL assignment warning at VGADriver.v(35): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846301 "|VGASystem|vga_driver:inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGADriver.v(49) " "Verilog HDL assignment warning at VGADriver.v(49): truncated value with size 32 to match size of target (10)" {  } { { "VGADriver.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGADriver.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846302 "|VGASystem|vga_driver:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip ip:inst2 " "Elaborating entity \"ip\" for hierarchy \"ip:inst2\"" {  } { { "VGASystem.bdf" "inst2" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 32 288 440 112 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll ip:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "altpll_component" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ip:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"ip:inst2\|altpll:altpll_component\"" {  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ip:inst2\|altpll:altpll_component " "Instantiated megafunction \"ip:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=ip " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=ip\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846396 ""}  } { { "ClkDivider.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/ClkDivider.v" 104 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730897846396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ip_altpll " "Found entity 1: ip_altpll" {  } { { "db/ip_altpll.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/ip_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ip_altpll ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated " "Elaborating entity \"ip_altpll\" for hierarchy \"ip:inst2\|altpll:altpll_component\|ip_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/users/public/quartus23.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_mem read_mem:inst6 " "Elaborating entity \"read_mem\" for hierarchy \"read_mem:inst6\"" {  } { { "VGASystem.bdf" "inst6" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 232 240 440 344 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_mem write_mem:inst5 " "Elaborating entity \"write_mem\" for hierarchy \"write_mem:inst5\"" {  } { { "VGASystem.bdf" "inst5" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 312 456 640 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846465 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 writemem.v(7) " "Verilog HDL assignment warning at writemem.v(7): truncated value with size 32 to match size of target (10)" {  } { { "writemem.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/writemem.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846465 "|VGASystem|write_mem:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_Thirds color_Thirds:inst4 " "Elaborating entity \"color_Thirds\" for hierarchy \"color_Thirds:inst4\"" {  } { { "VGASystem.bdf" "inst4" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 160 696 872 272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FourDigitSSD FourDigitSSD:MUX " "Elaborating entity \"FourDigitSSD\" for hierarchy \"FourDigitSSD:MUX\"" {  } { { "VGASystem.bdf" "MUX" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 944 520 704 1072 "MUX" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder2to4 FourDigitSSD:MUX\|Decoder2to4:inst " "Elaborating entity \"Decoder2to4\" for hierarchy \"FourDigitSSD:MUX\|Decoder2to4:inst\"" {  } { { "FourDigitSSD.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 344 680 776 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sequencer FourDigitSSD:MUX\|Sequencer:inst2 " "Elaborating entity \"Sequencer\" for hierarchy \"FourDigitSSD:MUX\|Sequencer:inst2\"" {  } { { "FourDigitSSD.bdf" "inst2" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 344 552 648 440 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\"" {  } { { "FourDigitSSD.bdf" "FrequencyDivider" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Elaborated megafunction instantiation \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\"" {  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider " "Instantiated megafunction \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1730897846573 ""}  } { { "FourDigitSSD.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 248 352 488 448 "FrequencyDivider" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1730897846573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c3g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c3g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c3g " "Found entity 1: cntr_c3g" {  } { { "db/cntr_c3g.tdf" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/db/cntr_c3g.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730897846616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897846616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c3g FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\|cntr_c3g:auto_generated " "Elaborating entity \"cntr_c3g\" for hierarchy \"FourDigitSSD:MUX\|LPM_COUNTER:FrequencyDivider\|cntr_c3g:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/users/public/quartus23.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sept4x1Mutiplexer FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3 " "Elaborating entity \"Sept4x1Mutiplexer\" for hierarchy \"FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\"" {  } { { "FourDigitSSD.bdf" "inst3" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/FourDigitSSD.bdf" { { 200 792 976 328 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4-1 FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\|MUX4-1:inst3 " "Elaborating entity \"MUX4-1\" for hierarchy \"FourDigitSSD:MUX\|Sept4x1Mutiplexer:inst3\|MUX4-1:inst3\"" {  } { { "Sept4x1Mutiplexer.bdf" "inst3" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/Sept4x1Mutiplexer.bdf" { { -136 504 616 24 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSDBus HexToSSDBus:Dig0 " "Elaborating entity \"HexToSSDBus\" for hierarchy \"HexToSSDBus:Dig0\"" {  } { { "VGASystem.bdf" "Dig0" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 944 272 480 1040 "Dig0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexToSSD HexToSSDBus:Dig0\|HexToSSD:inst " "Elaborating entity \"HexToSSD\" for hierarchy \"HexToSSDBus:Dig0\|HexToSSD:inst\"" {  } { { "HexToSSDBus.bdf" "inst" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/HexToSSDBus.bdf" { { 216 568 664 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inLineRegister inLineRegister:inst9 " "Elaborating entity \"inLineRegister\" for hierarchy \"inLineRegister:inst9\"" {  } { { "VGASystem.bdf" "inst9" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 616 456 632 696 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Debouncer Debouncer:inst8 " "Elaborating entity \"Debouncer\" for hierarchy \"Debouncer:inst8\"" {  } { { "VGASystem.bdf" "inst8" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 776 200 296 896 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wrapper wrapper:I2C_Read " "Elaborating entity \"wrapper\" for hierarchy \"wrapper:I2C_Read\"" {  } { { "VGASystem.bdf" "I2C_Read" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 488 256 424 600 "I2C_Read" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846686 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data i2c_wrapper.v(9) " "Output port \"data\" at i2c_wrapper.v(9) has no driver" {  } { { "i2c_wrapper.v" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1730897846687 "|VGASystem|wrapper:I2C_Read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master wrapper:I2C_Read\|i2c_master:i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"wrapper:I2C_Read\|i2c_master:i2c_master\"" {  } { { "i2c_wrapper.v" "i2c_master" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_wrapper.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897846695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 i2c_master.sv(141) " "Verilog HDL assignment warning at i2c_master.sv(141): truncated value with size 32 to match size of target (16)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846698 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(216) " "Verilog HDL assignment warning at i2c_master.sv(216): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846699 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(293) " "Verilog HDL assignment warning at i2c_master.sv(293): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846701 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(328) " "Verilog HDL assignment warning at i2c_master.sv(328): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846702 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(375) " "Verilog HDL assignment warning at i2c_master.sv(375): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846703 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(410) " "Verilog HDL assignment warning at i2c_master.sv(410): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846704 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(467) " "Verilog HDL assignment warning at i2c_master.sv(467): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846705 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(509) " "Verilog HDL assignment warning at i2c_master.sv(509): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846707 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 i2c_master.sv(542) " "Verilog HDL assignment warning at i2c_master.sv(542): truncated value with size 32 to match size of target (8)" {  } { { "i2c_master.sv" "" { Text "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/i2c_master.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1730897846708 "|VGASystem|wrapper:I2C_Read|i2c_master:i2c_master"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_R GND " "Pin \"out_R\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 184 944 1120 200 "out_R" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|out_R"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_G GND " "Pin \"out_G\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 216 944 1120 232 "out_G" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|out_G"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_B GND " "Pin \"out_B\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 248 944 1120 264 "out_B" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|out_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "segA GND " "Pin \"segA\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 760 808 984 776 "segA" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segA"} { "Warning" "WMLS_MLS_STUCK_PIN" "segB GND " "Pin \"segB\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 792 808 984 808 "segB" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segB"} { "Warning" "WMLS_MLS_STUCK_PIN" "segC GND " "Pin \"segC\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 824 808 984 840 "segC" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segC"} { "Warning" "WMLS_MLS_STUCK_PIN" "segD GND " "Pin \"segD\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 856 808 984 872 "segD" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segD"} { "Warning" "WMLS_MLS_STUCK_PIN" "segE GND " "Pin \"segE\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 888 808 984 904 "segE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segE"} { "Warning" "WMLS_MLS_STUCK_PIN" "segF GND " "Pin \"segF\" is stuck at GND" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 920 808 984 936 "segF" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segF"} { "Warning" "WMLS_MLS_STUCK_PIN" "segG VCC " "Pin \"segG\" is stuck at VCC" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 952 808 984 968 "segG" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730897847477 "|VGASystem|segG"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730897847477 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1730897847543 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "24 " "24 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1730897848086 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1730897848226 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730897848226 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[8\] " "No output dependent on input pin \"VALUE\[8\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[7\] " "No output dependent on input pin \"VALUE\[7\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[6\] " "No output dependent on input pin \"VALUE\[6\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[5\] " "No output dependent on input pin \"VALUE\[5\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[4\] " "No output dependent on input pin \"VALUE\[4\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[3\] " "No output dependent on input pin \"VALUE\[3\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[2\] " "No output dependent on input pin \"VALUE\[2\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[1\] " "No output dependent on input pin \"VALUE\[1\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "VALUE\[0\] " "No output dependent on input pin \"VALUE\[0\]\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 400 416 640 416 "VALUE" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|VALUE[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b0 " "No output dependent on input pin \"b0\"" {  } { { "VGASystem.bdf" "" { Schematic "C:/Users/Michael Cooke/Desktop/Repos/ESSA/VGASystem/VGASystem.bdf" { { 608 224 240 776 "b0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730897848288 "|VGASystem|b0"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730897848288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730897848288 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730897848288 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1730897848288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "237 " "Implemented 237 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730897848288 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1730897848288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730897848288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730897848316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov  6 12:57:28 2024 " "Processing ended: Wed Nov  6 12:57:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730897848316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730897848316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730897848316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730897848316 ""}
