Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/ProySisDigAva/P16_Counter_0_to_19_Simulated/Counter_tb_isim_beh.exe -prj D:/ProySisDigAva/P16_Counter_0_to_19_Simulated/Counter_tb_beh.prj work.Counter_tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/ProySisDigAva/P16_Counter_0_to_19_Simulated/Counter0to19.vhd" into library work
Parsing VHDL file "D:/ProySisDigAva/P16_Counter_0_to_19_Simulated/Counter_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Counter0to19 [counter0to19_default]
Compiling architecture behavior of entity counter_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 VHDL Units
Built simulation executable D:/ProySisDigAva/P16_Counter_0_to_19_Simulated/Counter_tb_isim_beh.exe
Fuse Memory Usage: 35020 KB
Fuse CPU Usage: 484 ms
