--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml suma_registrada.twx suma_registrada.ncd -o
suma_registrada.twr suma_registrada.pcf

Design file:              suma_registrada.ncd
Physical constraint file: suma_registrada.pcf
Device,package,speed:     xc3s200,vq100,-5 (PRODUCTION 1.39 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |    4.454(R)|   -1.366(R)|clk_BUFGP         |   0.000|
A<1>        |    4.160(R)|   -1.267(R)|clk_BUFGP         |   0.000|
A<2>        |    3.807(R)|   -0.932(R)|clk_BUFGP         |   0.000|
A<3>        |    3.862(R)|   -1.111(R)|clk_BUFGP         |   0.000|
A<4>        |    3.301(R)|   -0.610(R)|clk_BUFGP         |   0.000|
A<5>        |    3.608(R)|   -0.992(R)|clk_BUFGP         |   0.000|
A<6>        |    3.090(R)|   -0.524(R)|clk_BUFGP         |   0.000|
A<7>        |    3.097(R)|   -0.666(R)|clk_BUFGP         |   0.000|
B<0>        |    3.490(R)|   -0.594(R)|clk_BUFGP         |   0.000|
B<1>        |    2.926(R)|   -0.280(R)|clk_BUFGP         |   0.000|
B<2>        |    2.878(R)|   -0.188(R)|clk_BUFGP         |   0.000|
B<3>        |    2.958(R)|   -0.389(R)|clk_BUFGP         |   0.000|
B<4>        |    2.363(R)|    0.140(R)|clk_BUFGP         |   0.000|
B<5>        |    3.160(R)|   -0.633(R)|clk_BUFGP         |   0.000|
B<6>        |    2.666(R)|   -0.185(R)|clk_BUFGP         |   0.000|
B<7>        |    2.978(R)|   -0.571(R)|clk_BUFGP         |   0.000|
C<0>        |    3.658(R)|   -0.714(R)|clk_BUFGP         |   0.000|
C<1>        |    2.942(R)|   -0.277(R)|clk_BUFGP         |   0.000|
C<2>        |    2.421(R)|    0.187(R)|clk_BUFGP         |   0.000|
C<3>        |    2.783(R)|   -0.238(R)|clk_BUFGP         |   0.000|
C<4>        |    3.161(R)|   -0.492(R)|clk_BUFGP         |   0.000|
C<5>        |    3.253(R)|   -0.702(R)|clk_BUFGP         |   0.000|
C<6>        |    3.045(R)|   -0.489(R)|clk_BUFGP         |   0.000|
C<7>        |    3.154(R)|   -0.711(R)|clk_BUFGP         |   0.000|
D<0>        |    2.826(R)|   -0.048(R)|clk_BUFGP         |   0.000|
D<1>        |    2.423(R)|    0.138(R)|clk_BUFGP         |   0.000|
D<2>        |    2.569(R)|    0.069(R)|clk_BUFGP         |   0.000|
D<3>        |    3.215(R)|   -0.584(R)|clk_BUFGP         |   0.000|
D<4>        |    3.231(R)|   -0.548(R)|clk_BUFGP         |   0.000|
D<5>        |    3.192(R)|   -0.653(R)|clk_BUFGP         |   0.000|
D<6>        |    2.981(R)|   -0.437(R)|clk_BUFGP         |   0.000|
D<7>        |    3.016(R)|   -0.601(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
S<0>        |    8.205(R)|clk_BUFGP         |   0.000|
S<1>        |    8.491(R)|clk_BUFGP         |   0.000|
S<2>        |    8.640(R)|clk_BUFGP         |   0.000|
S<3>        |    8.609(R)|clk_BUFGP         |   0.000|
S<4>        |    8.487(R)|clk_BUFGP         |   0.000|
S<5>        |    8.026(R)|clk_BUFGP         |   0.000|
S<6>        |    8.189(R)|clk_BUFGP         |   0.000|
S<7>        |    7.978(R)|clk_BUFGP         |   0.000|
S<8>        |    9.413(R)|clk_BUFGP         |   0.000|
S<9>        |    9.117(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.270|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Mar 15 09:33:07 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4488 MB



