1. Executing Verilog with UHDM frontend.
[INF:CM0023] Creating log file "tests/build/slpp_all/surelog.log".
[INF:CP0300] Compilation...
[INF:CP0303] tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:1:1: Compile module "work@test_module".
[INF:CP0303] tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:8:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[INF:EL0526] Design Elaboration...
[NTE:EL0503] tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:8:1: Top level module "work@top".
[NTE:EL0508] Nb Top level modules: 1.
[NTE:EL0509] Max instance depth: 2.
[NTE:EL0510] Nb instances: 4.
[NTE:EL0511] Nb leaf instances: 3.
[INF:UH0706] Creating UHDM Model...
[INF:UH0707] Elaborating UHDM...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
Object 'work@top' of type 'design'
  Object 'builtin' of type 'package'
  Object 'work@top' of type 'module_inst'
    Object 'foo_type' of type 'logic_typespec'
      Object '' of type 'range'
        Object '' of type 'constant'
        Object '' of type 'constant'
    Object 'state_e' of type 'logic_typespec'
    Object 'state_d' of type 'logic_var'
      Object 'state_e' of type 'logic_typespec'
    Object 'foo_inst' of type 'logic_var'
      Object 'foo_type' of type 'logic_typespec'
        Object '' of type 'range'
          Object '' of type 'constant'
          Object '' of type 'constant'
    Object 'inst1' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'state_e' of type 'logic_typespec'
      Object 'state_i' of type 'logic_var'
        Object 'state_e' of type 'logic_typespec'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'state_d' of type 'ref_obj'
    Object 'inst2' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'state_i' of type 'logic_var'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'state_i' of type 'port'
        Object '' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'foo_inst' of type 'ref_obj'
    Object 'inst3' of type 'module_inst'
      Object 'test_parameter' of type 'type_parameter'
        Object 'foo_type' of type 'logic_typespec'
          Object '' of type 'range'
            Object '' of type 'constant'
            Object '' of type 'constant'
      Object 'foo_inst' of type 'ref_obj'
Generating RTLIL representation for module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> str='\foo_type'
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> logic basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31> str='\state_i' input logic basic_prep port=2 range=[2:0] dimensions=[2:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\foo_type' bits='010111000110011001101111011011110101111101110100011110010111000001100101'(72) basic_prep range=[71:0] int=1954115685 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module (state_i);
      (* wiretype = "\foo_type" *)
      input [2:0] state_i;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module' basic_prep
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> str='\foo_type' basic_prep
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> logic basic_prep range=[2:0] dimensions=[2:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31> str='\state_i' input logic basic_prep port=2 range=[2:0] dimensions=[2:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\foo_type' bits='010111000110011001101111011011110101111101110100011110010111000001100101'(72) basic_prep range=[71:0] int=1954115685 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module (state_i);
      (* wiretype = "\foo_type" *)
      input [2:0] state_i;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> str='\state_e'
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> logic basic_prep range=[0:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31> str='\state_i' input logic basic_prep port=1 range=[0:0] dimensions=[0:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
      (* wiretype = "\state_e" *)
      input [0:0] state_i;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module' basic_prep
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> str='\state_e' basic_prep
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> logic basic_prep range=[0:0] dimensions=[0:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31> str='\state_i' input logic basic_prep port=1 range=[0:0] dimensions=[0:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
      (* wiretype = "\state_e" *)
      input [0:0] state_i;
      /** AST_TYPEDEF **/
    endmodule
--- END OF AST DUMP ---
Generating RTLIL representation for module `\top'.
Dumping AST before simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:8.1-32.10> str='\top'
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> str='\foo_type'
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> logic basic_prep range=[2:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> str='\state_e'
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> logic basic_prep range=[0:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:10.11-10.18> str='\state_d' logic basic_prep range=[0:0] dimensions=[0:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:19.12-19.20> str='\foo_inst' logic basic_prep range=[2:0] dimensions=[2:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\foo_type' bits='010111000110011001101111011011110101111101110100011110010111000001100101'(72) basic_prep range=[71:0] int=1954115685 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='\inst1'
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='\state_i'
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:15.14-15.21> str='\state_d'
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='\inst2'
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='\state_i'
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:24.14-24.22> str='\foo_inst'
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:27.3-31.5> str='\inst3'
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:27.3-31.5> str='\state_i'
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:30.14-30.22> str='\foo_inst'
--- END OF AST DUMP ---
Dumping Verilog AST before simplification:
    module top();
      (* wiretype = "\state_e" *)
      wire [0:0] state_d;
      (* wiretype = "\foo_type" *)
      wire [2:0] foo_inst;
      /** AST_TYPEDEF **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:8.1-32.10> str='\top' basic_prep
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> str='\foo_type' basic_prep
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.11-18.22> logic basic_prep range=[2:0] dimensions=[2:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_TYPEDEF <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> str='\state_e' basic_prep
        AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:9.11-9.16> logic basic_prep range=[0:0] dimensions=[0:0]
          AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
            AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:10.11-10.18> str='\state_d' logic basic_prep range=[0:0] dimensions=[0:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\state_e' bits='0101110001110011011101000110000101110100011001010101111101100101'(64) basic_prep range=[63:0] int=1952800613 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> basic_prep range=[0:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_WIRE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:19.12-19.20> str='\foo_inst' logic basic_prep range=[2:0] dimensions=[2:0]
        ATTR \wiretype:
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='\foo_type' bits='010111000110011001101111011011110101111101110100011110010111000001100101'(72) basic_prep range=[71:0] int=1954115685 in_param
        AST_RANGE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:18.17-18.22> basic_prep range=[2:0] in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000010'(32) signed basic_prep range=[31:0] int=2 in_param
          AST_CONSTANT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> bits='00000000000000000000000000000000'(32) signed basic_prep range=[31:0] in_param
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='\inst1' basic_prep
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module' basic_prep
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5> str='\state_i' basic_prep
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:15.14-15.21> str='\state_d' basic_prep
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='\inst2' basic_prep
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module' basic_prep
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5> str='\state_i' basic_prep
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:24.14-24.22> str='\foo_inst' basic_prep
      AST_CELL <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:27.3-31.5> str='\inst3' basic_prep
        AST_CELLTYPE <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:0.0-0.0> str='$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module' basic_prep
        AST_ARGUMENT <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:27.3-31.5> str='\state_i' basic_prep
          AST_IDENTIFIER <tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:30.14-30.22> str='\foo_inst' basic_prep
--- END OF AST DUMP ---
Dumping Verilog AST after simplification:
    module top();
      (* wiretype = "\state_e" *)
      wire [0:0] state_d;
      (* wiretype = "\foo_type" *)
      wire [2:0] foo_inst;
      /** AST_TYPEDEF **/
      /** AST_TYPEDEF **/
      /** AST_CELL **/
      /** AST_CELL **/
      /** AST_CELL **/
    endmodule
--- END OF AST DUMP ---

2. Executing PREP pass.

2.1. Executing HIERARCHY pass (managing design hierarchy).

2.1.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module
Used module:     $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module

2.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module
Used module:     $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module
Removed 0 unused modules.

2.2. Executing PROC pass (convert processes to netlists).

2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.2.4. Executing PROC_INIT pass (extract init attributes).

2.2.5. Executing PROC_ARST pass (detect async resets in processes).

2.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.

2.3. Executing FUTURE pass.

2.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.

2.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module..
Removed 3 unused cells and 2 unused wires.
<suppressed ~5 debug messages>

2.6. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module...
Checking module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module...
Checking module top...
Found and reported 0 problems.

2.7. Executing OPT pass (performing simple optimizations).

2.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.
  Optimizing cells in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module..
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.7.8. Finished OPT passes. (There is nothing left to do.)

2.8. Executing WREDUCE pass (reducing word size of cells).

2.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module..
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.11. Executing OPT pass (performing simple optimizations).

2.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module.
Optimizing module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module.
Optimizing module top.

2.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.
Finding identical cells in module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module..
Finding unused cells or wires in module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module..
Finding unused cells or wires in module \top..

2.11.4. Finished fast OPT passes.

2.12. Printing statistics.

=== $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module ===

   Number of wires:                  1
   Number of wire bits:              3
   Number of public wires:           1
   Number of public wire bits:       3
   Number of ports:                  1
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module ===

   Number of wires:                  1
   Number of wire bits:              1
   Number of public wires:           1
   Number of public wire bits:       1
   Number of ports:                  1
   Number of port bits:              1
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== top ===

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of ports:                  0
   Number of port bits:              0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

=== design hierarchy ===

   top                               1

   Number of wires:                  0
   Number of wire bits:              0
   Number of public wires:           0
   Number of public wire bits:       0
   Number of ports:                  0
   Number of port bits:              0
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

2.13. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module...
Checking module $paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module...
Checking module top...
Found and reported 0 problems.

3. Executing Verilog backend.

3.1. Executing BMUXMAP pass.

3.2. Executing DEMUXMAP pass.
/* Generated by Synlig (git sha1 c4fc1e288, clang++-15 15.0.6 -Og -fPIC -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address) */
Dumping module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.

(* src = "tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:21.3-25.5" *)
module \$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module (state_i);
  (* src = "tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31" *)
  (* wiretype = "\\foo_type" *)
  input [2:0] state_i;
  wire [2:0] state_i;
endmodule
Dumping module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.

(* src = "tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:12.3-16.5" *)
module \$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module (state_i);
  (* src = "tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:4.24-4.31" *)
  (* wiretype = "\\state_e" *)
  input state_i;
  wire state_i;
endmodule
Dumping module `\top'.

(* top =  1  *)
(* src = "tests/simple_tests/TypeParameterAsPortTypeWithLogic/top.sv:8.1-32.10" *)
module top();
endmodule

4. Executing Verilog backend.

4.1. Executing BMUXMAP pass.

4.2. Executing DEMUXMAP pass.
Dumping module `$paramod$71a5c9f5858ab9c319d21440db8ec918fe727532\test_module'.
Dumping module `$paramod$b2778081825e52137dcae6c464d171bf273c42c0\test_module'.
Dumping module `\top'.

