# WorkLoad Optimize SOC (WLOS) Baseline

## Simulation
Run iverilog simulation
```sh
cd ~/caravel-soc_fpga-lab/lab-sdram/testbench/counter_la
source run_sim
```
