Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,7
design__inferred_latch__count,0
design__instance__count,910
design__instance__area,13437.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0003199047641828656
power__switching__total,0.000051749313570326194
power__leakage__total,0.0000010812439086294034
power__total,0.00037273531779646873
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2615124857350215
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2597598876187814
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10353307393341704
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.407605849498829
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.103533
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2782596176680453
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.2753742034565907
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6070938923410041
timing__setup__ws__corner:nom_slow_1p08V_125C,10.927719483049058
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.607094
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2679607445111405
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2657294737242954
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2914086832099524
timing__setup__ws__corner:nom_typ_1p20V_25C,11.226195402144441
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.291409
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2615124857350215
clock__skew__worst_setup,0.2597598876187814
timing__hold__ws,0.10353307393341704
timing__setup__ws,10.927719483049058
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.103533
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,910
design__instance__area__stdcell,13437.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.464297
design__instance__utilization__stdcell,0.464297
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,23.5872
design__instance__count__class:inverter,35
design__instance__area__class:inverter,190.512
design__instance__count__class:sequential_cell,111
design__instance__area__class:sequential_cell,5236.36
design__instance__count__class:multi_input_combinational_cell,567
design__instance__area__class:multi_input_combinational_cell,5180.11
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,176
design__instance__area__class:timing_repair_buffer,2647.21
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,16925.1
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,143
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1039
route__net__special,2
route__drc_errors__iter:0,382
route__wirelength__iter:0,18071
route__drc_errors__iter:1,182
route__wirelength__iter:1,17862
route__drc_errors__iter:2,219
route__wirelength__iter:2,17842
route__drc_errors__iter:3,31
route__wirelength__iter:3,17718
route__drc_errors__iter:4,9
route__wirelength__iter:4,17731
route__drc_errors__iter:5,0
route__wirelength__iter:5,17727
route__drc_errors,0
route__wirelength,17727
route__vias,5062
route__vias__singlecut,5062
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,385.945
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,115
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,115
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,115
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,115
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000122915
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000013586
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000032998
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000013586
design_powergrid__voltage__worst,0.000013586
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.000013586
design_powergrid__drop__worst__net:VPWR,0.0000122915
design_powergrid__voltage__worst__net:VGND,0.000013586
design_powergrid__drop__worst__net:VGND,0.000013586
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000041500000000000000769024600943968295041486271657049655914306640625
ir__drop__worst,0.00001230000000000000081983031474663903281907550990581512451171875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
