
---------- Begin Simulation Statistics ----------
final_tick                                65811257000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 168495                       # Simulator instruction rate (inst/s)
host_mem_usage                                 759136                       # Number of bytes of host memory used
host_op_rate                                   168557                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    59.35                       # Real time elapsed on the host
host_tick_rate                             1108880026                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10003706                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065811                       # Number of seconds simulated
sim_ticks                                 65811257000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.521986                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   61221                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                63427                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  7                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               864                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             63794                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                162                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             347                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                   65597                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     534                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          108                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10003706                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.581126                       # CPI: cycles per instruction
system.cpu.discardedOps                          2332                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            4945017                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           3685917                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1308316                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        52642969                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151950                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         65811257                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5007137     50.05%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     50.05% # Class of committed instruction
system.cpu.op_class_0::MemRead                3686523     36.85%     86.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1309937     13.09%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10003706                       # Class of committed instruction
system.cpu.tickCycles                        13168288                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       332514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        928141                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       586532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1182222                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            969                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1452                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       332069                       # Transaction distribution
system.membus.trans_dist::CleanEvict              445                       # Transaction distribution
system.membus.trans_dist::ReadExReq            594175                       # Transaction distribution
system.membus.trans_dist::ReadExResp           594175                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1452                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1523768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1523768                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     14843136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14843136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            595627                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  595627    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              595627                       # Request fanout histogram
system.membus.respLayer1.occupancy         1350014500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          1260210000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              1515                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       918093                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          293                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           594176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          594175                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1260                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          255                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1775099                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1777912                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        24848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18887264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               18912112                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          333483                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5313104                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           929174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001070                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.032723                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 928181     99.89%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    992      0.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             929174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1768539000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1188861998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2521998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   51                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    8                       # number of demand (read+write) hits
system.l2.demand_hits::total                       59                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  51                       # number of overall hits
system.l2.overall_hits::.cpu.data                   8                       # number of overall hits
system.l2.overall_hits::total                      59                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1209                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             594423                       # number of demand (read+write) misses
system.l2.demand_misses::total                 595632                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1209                       # number of overall misses
system.l2.overall_misses::.cpu.data            594423                       # number of overall misses
system.l2.overall_misses::total                595632                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    115873000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  56781658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      56897531000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    115873000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  56781658000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     56897531000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1260                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           594431                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               595691                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1260                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          594431                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              595691                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.959524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999901                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.959524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999901                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 95842.018197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 95523.992174                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 95524.637696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 95842.018197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 95523.992174                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 95524.637696                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              332069                       # number of writebacks
system.l2.writebacks::total                    332069                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1207                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        594421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            595628                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1207                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       594421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           595628                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     91623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  44893101000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  44984724000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     91623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  44893101000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  44984724000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.957937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999894                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.957937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999983                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999894                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75909.693455                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75524.083099                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75524.864513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75909.693455                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75524.083099                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75524.864513                       # average overall mshr miss latency
system.l2.replacements                         333483                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       586024                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           586024                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       586024                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       586024                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          285                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              285                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          285                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          285                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data          594176                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              594176                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  56757001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   56757001000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        594176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            594176                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 95522.203859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 95522.203859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       594176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         594176                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  44873501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  44873501000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75522.237519                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75522.237519                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1209                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    115873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    115873000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1260                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.959524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.959524                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 95842.018197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 95842.018197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1207                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     91623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     91623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.957937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.957937                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75909.693455                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75909.693455                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 8                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             247                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     24657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     24657000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           255                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.968627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.968627                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 99825.910931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99825.910931                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19600000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        80000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total        80000                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 204894.082548                       # Cycle average of tags in use
system.l2.tags.total_refs                     1182194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    595627                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.984789                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       474.444940                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     204419.637607                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.001810                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.779799                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.781609                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8091                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        80932                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       172222                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5324423                       # Number of tag accesses
system.l2.tags.data_accesses                  5324423                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          19312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        9510720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9530032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        19312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         19312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5313104                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5313104                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1207                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          594420                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              595627                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       332069                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             332069                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            293445                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         144515094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             144808539                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       293445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           293445                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       80732450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             80732450                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       80732450                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           293445                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        144515094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            225540989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     83041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    594420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005486228500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5188                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5188                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1535001                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              77870                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      595627                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     332069                       # Number of write requests accepted
system.mem_ctrls.readBursts                    595627                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   332069                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                249028                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             37229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             36976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             37051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             37145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             37414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             37384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             37435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             37586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             37404                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            37439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            37198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            37022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            36913                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            36931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            37017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5190                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5124                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      14.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3280980250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2978135000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14448986500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      5508.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24258.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   551419                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   77167                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.58                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.93                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                595627                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4               332069                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  595353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     251                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        50062                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    867.583397                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   772.311262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   282.780605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1482      2.96%      2.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1571      3.14%      6.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1127      2.25%      8.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4652      9.29%     17.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1480      2.96%     20.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1201      2.40%     23.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1404      2.80%     25.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1763      3.52%     29.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        35382     70.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        50062                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5188                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     114.806862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     64.229594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3528.095676                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191         5186     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5188                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002699                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.073422                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5181     99.87%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                7      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5188                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               38120128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5313408                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9530032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5313104                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       579.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        80.74                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    144.81                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     80.73                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.16                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.53                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.63                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   65811211000                       # Total gap between requests
system.mem_ctrls.avgGap                      70940.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        19312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      9510720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1328352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 293445.238403515075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 144515094.127437800169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 20184267.259930927306                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1207                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       594420                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       332069                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29713750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  14419272750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 939722855250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24617.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     24257.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2829902.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            178585680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             94916745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2124221400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          216092340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5194937280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      14859925650                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12757901280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35426580375                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        538.305785                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  32799613250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2197520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  30814123750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            178864140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             95068545                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2128555380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          217282500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5194937280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      14961964200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      12671974080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35448646125                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        538.641074                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  32575870500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2197520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  31037866500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1672621                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1672621                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1672621                       # number of overall hits
system.cpu.icache.overall_hits::total         1672621                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1260                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1260                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1260                       # number of overall misses
system.cpu.icache.overall_misses::total          1260                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    123272000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    123272000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    123272000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    123272000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1673881                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1673881                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1673881                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1673881                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000753                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000753                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000753                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000753                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 97834.920635                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 97834.920635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 97834.920635                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 97834.920635                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          293                       # number of writebacks
system.cpu.icache.writebacks::total               293                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1260                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1260                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    120752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    120752000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    120752000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    120752000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000753                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000753                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000753                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000753                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 95834.920635                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 95834.920635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 95834.920635                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 95834.920635                       # average overall mshr miss latency
system.cpu.icache.replacements                    293                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1672621                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1672621                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1260                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1260                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    123272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    123272000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1673881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1673881                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000753                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 97834.920635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 97834.920635                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1260                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    120752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    120752000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 95834.920635                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 95834.920635                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           965.924032                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1673881                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1260                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1328.476984                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   965.924032                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.471643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.471643                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          967                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          967                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.472168                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3349022                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3349022                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3689518                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3689518                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3689544                       # number of overall hits
system.cpu.dcache.overall_hits::total         3689544                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1188487                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1188487                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1188518                       # number of overall misses
system.cpu.dcache.overall_misses::total       1188518                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 113113527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 113113527000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 113113527000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 113113527000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4878005                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4878005                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4878062                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4878062                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.243642                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243642                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.243646                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243646                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 95174.391474                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 95174.391474                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 95171.909050                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 95171.909050                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       586024                       # number of writebacks
system.cpu.dcache.writebacks::total            586024                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       594090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       594090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       594090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       594090                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       594397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       594397                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       594428                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       594428                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  58561725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  58561725000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  58564857000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  58564857000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.121852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.121852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.121857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.121857                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 98522.914820                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 98522.914820                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 98523.045684                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 98523.045684                       # average overall mshr miss latency
system.cpu.dcache.replacements                 586238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3567872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3567872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23370000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      3568101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3568101                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 102052.401747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 102052.401747                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          221                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22195000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 100429.864253                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 100429.864253                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       121646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         121646                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1188258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1188258                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 113090157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 113090157000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1309904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1309904                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.907134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.907134                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 95173.065950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 95173.065950                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       594082                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       594082                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       594176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       594176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  58539530000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  58539530000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.453603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.453603                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 98522.205542                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98522.205542                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            26                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           31                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           57                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.543860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.543860                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           31                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      3132000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3132000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.543860                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.543860                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 101032.258065                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 101032.258065                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       290000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       290000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 96666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 96666.666667                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.214286                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 94666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 94666.666667                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          8121.202176                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4283999                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            594430                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              7.206902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            319000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  8121.202176                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991358                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         8192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           88                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          811                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         7290                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10350610                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10350610                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  65811257000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
