sim_seconds                                  0.166627                       # Number of seconds simulated
sim_ticks                                166627074000                       # Number of ticks simulated
final_tick                               4427447495500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                4608133                       # Simulator instruction rate (inst/s)
host_op_rate                                  4968767                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              662756325                       # Simulator tick rate (ticks/s)
host_mem_usage                                1519496                       # Number of bytes of host memory used
host_seconds                                   251.42                       # Real time elapsed on the host
sim_insts                                  1158555130                       # Number of instructions simulated
sim_ops                                    1249223874                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls14.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls14.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls14.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls14.atomic_min_count                 0                       # atomic min count
system.mem_ctrls14.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls14.bytes_read::system.cpu0.inst        23552                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu0.data       109824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.inst        12544                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu1.data      2045184                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu2.data       177152                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu3.data      2044928                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::system.cpu7.inst          256                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_read::total          4434688                       # Number of bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu0.inst        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu1.inst        12544                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu2.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu3.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::system.cpu7.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_inst_read::total        57600                       # Number of instructions bytes read from this memory
system.mem_ctrls14.bytes_written::writebacks       177152                       # Number of bytes written to this memory
system.mem_ctrls14.bytes_written::total        177152                       # Number of bytes written to this memory
system.mem_ctrls14.num_reads::system.cpu0.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu0.data          429                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.inst           49                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu1.data         7989                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu2.data          692                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu3.data         7988                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::system.cpu7.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_reads::total             17323                       # Number of read requests responded to by this memory
system.mem_ctrls14.num_writes::writebacks          692                       # Number of write requests responded to by this memory
system.mem_ctrls14.num_writes::total              692                       # Number of write requests responded to by this memory
system.mem_ctrls14.bw_read::system.cpu0.inst       141346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu0.data       659101                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.inst        75282                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu1.data     12274020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.inst        44555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu2.data      1063165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.inst        82964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu3.data     12272483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::system.cpu7.inst         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_read::total            26614450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu0.inst       141346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu1.inst        75282                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu2.inst        44555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu3.inst        82964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::system.cpu7.inst         1536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_inst_read::total         345682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::writebacks       1063165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_write::total            1063165                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls14.bw_total::writebacks       1063165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.inst       141346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu0.data       659101                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.inst        75282                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu1.data     12274020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.inst        44555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu2.data      1063165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.inst        82964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu3.data     12272483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::system.cpu7.inst         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.bw_total::total           27677615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls14.readReqs                     17323                       # Number of read requests accepted
system.mem_ctrls14.writeReqs                      692                       # Number of write requests accepted
system.mem_ctrls14.readBursts                  138584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls14.writeBursts                   5536                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls14.bytesReadDRAM              4427552                       # Total number of bytes read from DRAM
system.mem_ctrls14.bytesReadWrQ                  7136                       # Total number of bytes read from write queue
system.mem_ctrls14.bytesWritten                176640                       # Total number of bytes written to DRAM
system.mem_ctrls14.bytesReadSys               4434688                       # Total read bytes from the system interface side
system.mem_ctrls14.bytesWrittenSys             177152                       # Total written bytes from the system interface side
system.mem_ctrls14.servicedByWrQ                  223                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls14.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls14.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls14.perBankRdBursts::0            7144                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::1           10553                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::2            9784                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::3            8067                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::4            9185                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::5            9210                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::6            7832                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::7            8704                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::8            8936                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::9            8544                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::10           7304                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::11           8496                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::12           8056                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::13           8761                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::14           8993                       # Per bank write bursts
system.mem_ctrls14.perBankRdBursts::15           8792                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::3             528                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::4             328                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::5             456                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::6             489                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::8             319                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::9             472                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::11            216                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::12            224                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::14            496                       # Per bank write bursts
system.mem_ctrls14.perBankWrBursts::15            248                       # Per bank write bursts
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls14.totGap                166660673000                       # Total gap between requests
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls14.readPktSize::5              138584                       # Read request sizes (log2)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls14.writePktSize::5               5536                       # Write request sizes (log2)
system.mem_ctrls14.rdQLenPdf::0                 17217                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::1                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::2                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::3                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::4                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::5                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::6                 17211                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::7                 17212                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::8                    47                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::9                    46                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::10                   46                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::11                   47                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::12                   48                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::13                   48                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::14                   48                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::15                   47                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::16                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::17                   26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::18                   26                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::19                   27                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::20                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::21                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::22                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::23                   25                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::24                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::25                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::26                   11                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::27                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::28                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::29                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::30                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::31                   10                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::15                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::16                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::17                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::18                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::19                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::20                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::21                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::22                  229                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::23                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::24                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::25                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::26                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::27                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::28                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::29                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::30                  232                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::31                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::32                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::33                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::34                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::35                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::36                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::37                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::38                  231                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls14.bytesPerActivate::samples        18261                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::mean   252.132523                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::gmean   247.793584                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::stdev    27.263237                       # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::32-63          249      1.36%      1.36% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::64-95           20      0.11%      1.47% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::96-127            7      0.04%      1.51% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::128-159            2      0.01%      1.52% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::160-191            9      0.05%      1.57% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::192-223           19      0.10%      1.68% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::224-255          236      1.29%      2.97% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::256-287        17719     97.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls14.bytesPerActivate::total        18261                       # Bytes accessed per row activation
system.mem_ctrls14.rdPerTurnAround::samples          231                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::mean   597.614719                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::gmean   365.357586                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::stdev   507.832867                       # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::0-63           22      9.52%      9.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::64-127           26     11.26%     20.78% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::128-191           13      5.63%     26.41% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::192-255           14      6.06%     32.47% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::256-319           11      4.76%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::320-383            9      3.90%     41.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::384-447           13      5.63%     46.75% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::448-511           11      4.76%     51.52% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::512-575           12      5.19%     56.71% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::576-639            5      2.16%     58.87% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::640-703           13      5.63%     64.50% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::704-767            7      3.03%     67.53% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::768-831            8      3.46%     71.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::832-895            8      3.46%     74.46% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::896-959           11      4.76%     79.22% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::960-1023            5      2.16%     81.39% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1024-1087            6      2.60%     83.98% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1088-1151            5      2.16%     86.15% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1152-1215            3      1.30%     87.45% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1216-1279            6      2.60%     90.04% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1280-1343            5      2.16%     92.21% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1344-1407            3      1.30%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1472-1535            2      0.87%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1536-1599            2      0.87%     95.24% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1600-1663            1      0.43%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1728-1791            1      0.43%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1792-1855            2      0.87%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1856-1919            1      0.43%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::1920-1983            2      0.87%     98.27% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2048-2111            1      0.43%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2240-2303            1      0.43%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::2304-2367            2      0.87%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls14.rdPerTurnAround::total          231                       # Reads before turning the bus around for writes
system.mem_ctrls14.wrPerTurnAround::samples          231                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::mean    23.896104                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::gmean    23.873953                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::stdev     0.907712                       # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::16              3      1.30%      1.30% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::24            228     98.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls14.wrPerTurnAround::total          231                       # Writes before turning the bus around for reads
system.mem_ctrls14.totQLat                 3629376350                       # Total ticks spent queuing
system.mem_ctrls14.totMemAccLat            5974595300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls14.totBusLat                442755200                       # Total ticks spent in databus transfers
system.mem_ctrls14.avgQLat                   26231.21                       # Average queueing delay per DRAM burst
system.mem_ctrls14.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls14.avgMemAccLat              43181.21                       # Average memory access latency per DRAM burst
system.mem_ctrls14.avgRdBW                      26.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBW                       1.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls14.avgRdBWSys                   26.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls14.avgWrBWSys                    1.06                       # Average system write bandwidth in MiByte/s
system.mem_ctrls14.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls14.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls14.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls14.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls14.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls14.avgWrQLen                    30.62                       # Average write queue length when enqueuing
system.mem_ctrls14.readRowHits                 121020                       # Number of row buffer hits during reads
system.mem_ctrls14.writeRowHits                  4600                       # Number of row buffer hits during writes
system.mem_ctrls14.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls14.writeRowHitRate              83.09                       # Row buffer hit rate for writes
system.mem_ctrls14.avgGap                  9251216.93                       # Average gap between requests
system.mem_ctrls14.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls14.memoryStateTime::IDLE 161269714750                       # Time in different power states
system.mem_ctrls14.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls14.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT    1738423550                       # Time in different power states
system.mem_ctrls14.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls14.actEnergy::0          6756220.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::1          6698764.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::2          7148131.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::3          6545750.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::4          6372777.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::5          6097593.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::6          6514300.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.actEnergy::7          6838473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls14.preEnergy::0               4557768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::1               4519008                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::2               4822152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::3               4415784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::4               4299096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::5          4113456.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::6               4394568                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.preEnergy::7               4613256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls14.readEnergy::0         35930419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::1         35246515.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::2         37913740.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::3         34209676.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::4         33977049.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::5         31834483.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::6         34110835.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.readEnergy::7         35854540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls14.writeEnergy::0        5477621.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::1        5623603.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::2        5772902.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::3        5607429.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::4        5076172.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::5        5238743.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::6        5371453.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.writeEnergy::7        5610332.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls14.actBackEnergy::0      1947752161.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::1      1952191486.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::2      1957633280.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::3      1951964233.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::4      1943610076.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::5      1944535939.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::6      1958507213.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.actBackEnergy::7      1960631389.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls14.preBackEnergy::0       87447293760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::1       87443399616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::2       87438626112                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::3       87443598960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::4      87450927168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::5      87450115008.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::6       87437859504                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.preBackEnergy::7       87435996192                       # Energy for precharge background per rank (pJ)
system.mem_ctrls14.totalEnergy::0        95779676696.639999                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::1        95779587738.240005                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::2         95783825064                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::3        95778250579.199997                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::4        95776171085.760025                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::5        95773843968.000015                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::6        95778666620.159988                       # Total energy per rank (pJ)
system.mem_ctrls14.totalEnergy::7        95781452928.960007                       # Total energy per rank (pJ)
system.mem_ctrls14.averagePower::0          64.457696                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::1          64.457637                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::2          64.460488                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::3          64.456737                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::4          64.455337                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::5          64.453771                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::6          64.457017                       # Core power per rank (mW)
system.mem_ctrls14.averagePower::7          64.458892                       # Core power per rank (mW)
system.mem_ctrls01.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls01.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls01.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls01.atomic_min_count                 0                       # atomic min count
system.mem_ctrls01.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls01.bytes_read::system.cpu0.inst        28672                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu0.data        97280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu1.data      2021120                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu2.data       183040                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.inst        10752                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu3.data      2000896                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_read::total          4370688                       # Number of bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu0.inst        28672                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu1.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu2.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu3.inst        10752                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_inst_read::total        68352                       # Number of instructions bytes read from this memory
system.mem_ctrls01.bytes_written::writebacks       158976                       # Number of bytes written to this memory
system.mem_ctrls01.bytes_written::total        158976                       # Number of bytes written to this memory
system.mem_ctrls01.num_reads::system.cpu0.inst          112                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu0.data          380                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu1.data         7895                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu2.data          715                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.inst           42                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu3.data         7816                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_reads::total             17073                       # Number of read requests responded to by this memory
system.mem_ctrls01.num_writes::writebacks          621                       # Number of write requests responded to by this memory
system.mem_ctrls01.num_writes::total              621                       # Number of write requests responded to by this memory
system.mem_ctrls01.bw_read::system.cpu0.inst       172073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu0.data       583819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.inst        89109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu1.data     12129601                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.inst        76818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu2.data      1098501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.inst        64527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu3.data     12008229                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::system.cpu7.inst         7682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_read::total            26230359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu0.inst       172073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu1.inst        89109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu2.inst        76818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu3.inst        64527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::system.cpu7.inst         7682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_inst_read::total         410209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::writebacks        954083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_write::total             954083                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls01.bw_total::writebacks        954083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.inst       172073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu0.data       583819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.inst        89109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu1.data     12129601                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.inst        76818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu2.data      1098501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.inst        64527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu3.data     12008229                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::system.cpu7.inst         7682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.bw_total::total           27184442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls01.readReqs                     17073                       # Number of read requests accepted
system.mem_ctrls01.writeReqs                      621                       # Number of write requests accepted
system.mem_ctrls01.readBursts                  136584                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls01.writeBursts                   4968                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls01.bytesReadDRAM              4364736                       # Total number of bytes read from DRAM
system.mem_ctrls01.bytesReadWrQ                  5952                       # Total number of bytes read from write queue
system.mem_ctrls01.bytesWritten                159488                       # Total number of bytes written to DRAM
system.mem_ctrls01.bytesReadSys               4370688                       # Total read bytes from the system interface side
system.mem_ctrls01.bytesWrittenSys             158976                       # Total written bytes from the system interface side
system.mem_ctrls01.servicedByWrQ                  186                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls01.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls01.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls01.perBankRdBursts::0            8889                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::1            8928                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::2            8272                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::3            8864                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::4            8952                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::5            8376                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::6            8544                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::7            8505                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::8            8608                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::9            8936                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::10           9337                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::11           7360                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::12           7385                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::13           7769                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::14           9176                       # Per bank write bursts
system.mem_ctrls01.perBankRdBursts::15           8497                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::0             200                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::1             248                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::4             305                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::5             416                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::6             424                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::7             296                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::9             368                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::10            304                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::13            360                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::14            351                       # Per bank write bursts
system.mem_ctrls01.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls01.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls01.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls01.totGap                166646362000                       # Total gap between requests
system.mem_ctrls01.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls01.readPktSize::5              136584                       # Read request sizes (log2)
system.mem_ctrls01.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls01.writePktSize::5               4968                       # Write request sizes (log2)
system.mem_ctrls01.rdQLenPdf::0                 17050                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::1                 17045                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::2                 17045                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::3                 17046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::4                 17046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::5                 17046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::6                 17046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::7                 17046                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::8                     5                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::9                     4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::10                    4                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::13                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::14                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::15                    3                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::15                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::16                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::17                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::18                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::19                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::20                  206                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::21                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::22                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::23                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::24                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::25                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::26                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::27                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::28                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::29                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::30                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::31                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::32                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::33                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::34                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::35                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::36                  208                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::37                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::38                  207                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls01.bytesPerActivate::samples        17925                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::mean   252.397434                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::gmean   248.443679                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::stdev    26.157916                       # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::32-63          219      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::64-95           18      0.10%      1.32% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::96-127           14      0.08%      1.40% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::128-159            4      0.02%      1.42% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::160-191           14      0.08%      1.50% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::192-223           18      0.10%      1.60% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::224-255          213      1.19%      2.79% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::256-287        17425     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls01.bytesPerActivate::total        17925                       # Bytes accessed per row activation
system.mem_ctrls01.rdPerTurnAround::samples          208                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::mean   664.418269                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::gmean   326.770525                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::stdev   651.263991                       # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::0-63           40     19.23%     19.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::64-127           22     10.58%     29.81% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::128-191           14      6.73%     36.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::192-255            6      2.88%     39.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::256-319            6      2.88%     42.31% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::320-383            7      3.37%     45.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::384-447            5      2.40%     48.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::448-511            5      2.40%     50.48% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::512-575            3      1.44%     51.92% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::576-639            7      3.37%     55.29% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::640-703            6      2.88%     58.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::704-767            6      2.88%     61.06% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::768-831            7      3.37%     64.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::832-895            9      4.33%     68.75% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::896-959            4      1.92%     70.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::960-1023            3      1.44%     72.12% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1024-1087            4      1.92%     74.04% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1088-1151            8      3.85%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1152-1215            7      3.37%     81.25% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1216-1279            4      1.92%     83.17% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1280-1343            5      2.40%     85.58% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1344-1407            2      0.96%     86.54% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1408-1471            4      1.92%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1472-1535            2      0.96%     89.42% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1536-1599            2      0.96%     90.38% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1600-1663            3      1.44%     91.83% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1664-1727            5      2.40%     94.23% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1728-1791            1      0.48%     94.71% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1792-1855            2      0.96%     95.67% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1856-1919            1      0.48%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::1984-2047            1      0.48%     96.63% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2048-2111            2      0.96%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2368-2431            1      0.48%     98.08% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2432-2495            1      0.48%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::2624-2687            2      0.96%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::3712-3775            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls01.rdPerTurnAround::total          208                       # Reads before turning the bus around for writes
system.mem_ctrls01.wrPerTurnAround::samples          208                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::mean    23.961538                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::gmean    23.956805                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::stdev     0.437893                       # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::18              1      0.48%      0.48% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::22              1      0.48%      0.96% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::24            206     99.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls01.wrPerTurnAround::total          208                       # Writes before turning the bus around for reads
system.mem_ctrls01.totQLat                 3536975500                       # Total ticks spent queuing
system.mem_ctrls01.totMemAccLat            5848921600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls01.totBusLat                436473600                       # Total ticks spent in databus transfers
system.mem_ctrls01.avgQLat                   25931.29                       # Average queueing delay per DRAM burst
system.mem_ctrls01.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls01.avgMemAccLat              42881.29                       # Average memory access latency per DRAM burst
system.mem_ctrls01.avgRdBW                      26.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBW                       0.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls01.avgRdBWSys                   26.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls01.avgWrBWSys                    0.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls01.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls01.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls01.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls01.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls01.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls01.avgWrQLen                    31.39                       # Average write queue length when enqueuing
system.mem_ctrls01.readRowHits                 119301                       # Number of row buffer hits during reads
system.mem_ctrls01.writeRowHits                  4156                       # Number of row buffer hits during writes
system.mem_ctrls01.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls01.writeRowHitRate              83.66                       # Row buffer hit rate for writes
system.mem_ctrls01.avgGap                  9418241.32                       # Average gap between requests
system.mem_ctrls01.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls01.memoryStateTime::IDLE 161313946800                       # Time in different power states
system.mem_ctrls01.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls01.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT    1692646500                       # Time in different power states
system.mem_ctrls01.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls01.actEnergy::0          6948547.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::1          6634051.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::2          6587481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::3               6646752                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::4          6779203.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::5          6384873.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::6               6044976                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.actEnergy::7          7153574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls01.preEnergy::0               4687512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::1               4475352                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::2               4443936                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::3               4483920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::4               4573272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::5               4307256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::6               4077960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.preEnergy::7               4825824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls01.readEnergy::0         37221350.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::1         35186611.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::2         34852646.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::3         34817702.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::4         35435212.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::5         33557222.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::6         31431129.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.readEnergy::7         37626201.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls01.writeEnergy::0        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::1        5470986.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::2        5385139.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::3        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::4        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::5        5265285.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::6        5185658.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.writeEnergy::7        5660098.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls01.actBackEnergy::0      1941926725.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::1      1939079534.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::2      1950536260.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::3      1953597790.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::4      1957461405.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::5      1953617708.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::6      1949533680.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.actBackEnergy::7      1969056737.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls01.preBackEnergy::0       87452403792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::1      87454901328.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::2      87444851568.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::3       87442166016                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::4       87438776880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::5       87442148544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::6       87445731024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.preBackEnergy::7       87428605536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls01.totalEnergy::0        95780760088.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::1        95777656608.000015                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::2        95778565776.960022                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::3        95779221304.320007                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::4        95780637947.519989                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::5        95777189634.240005                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::6        95773913174.400009                       # Total energy per rank (pJ)
system.mem_ctrls01.totalEnergy::7        95784836716.800003                       # Total energy per rank (pJ)
system.mem_ctrls01.averagePower::0          64.458426                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::1          64.456337                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::2          64.456949                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::3          64.457390                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::4          64.458343                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::5          64.456023                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::6          64.453818                       # Core power per rank (mW)
system.mem_ctrls01.averagePower::7          64.461169                       # Core power per rank (mW)
system.pim_sys.voltage_domain.voltage               1                       # Voltage in Volts
system.pim_sys.clk_domain.clock                   500                       # Clock period in ticks
system.pim_sys.pim_memory.atomic_fadd_count            0                       # atomic fadd count
system.pim_sys.pim_memory.atomic_min_count            0                       # atomic min count
system.pim_sys.pim_memory.atomic_inc_count            0                       # atomic inc count
system.pim_sys.pim_memory.bytes_written::system.cpu7.data            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.bytes_written::total            1                       # Number of bytes written to this memory
system.pim_sys.pim_memory.num_writes::system.cpu7.data            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.num_writes::total            1                       # Number of write requests responded to by this memory
system.pim_sys.pim_memory.bw_write::system.cpu7.data            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_write::total            6                       # Write bandwidth from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::system.cpu7.data            6                       # Total bandwidth to/from this memory (bytes/s)
system.pim_sys.pim_memory.bw_total::total            6                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls06.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls06.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls06.atomic_min_count                 0                       # atomic min count
system.mem_ctrls06.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls06.bytes_read::system.cpu0.inst        33280                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu0.data       114432                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu1.data      2031872                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.inst        24064                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu2.data       174080                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.inst        20736                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu3.data      1994496                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_read::total          4410112                       # Number of bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu0.inst        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu1.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu2.inst        24064                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu3.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_inst_read::total        94976                       # Number of instructions bytes read from this memory
system.mem_ctrls06.bytes_written::writebacks       179968                       # Number of bytes written to this memory
system.mem_ctrls06.bytes_written::total        179968                       # Number of bytes written to this memory
system.mem_ctrls06.num_reads::system.cpu0.inst          130                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu0.data          447                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu1.data         7937                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.inst           94                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu2.data          680                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu3.data         7791                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_reads::total             17227                       # Number of read requests responded to by this memory
system.mem_ctrls06.num_writes::writebacks          703                       # Number of write requests responded to by this memory
system.mem_ctrls06.num_writes::total              703                       # Number of write requests responded to by this memory
system.mem_ctrls06.bw_read::system.cpu0.inst       199727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu0.data       686755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.inst        98327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu1.data     12194129                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.inst       144418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu2.data      1044728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.inst       124446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu3.data     11969820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.inst         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::system.cpu7.data         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_read::total            26466959                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu0.inst       199727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu1.inst        98327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu2.inst       144418                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu3.inst       124446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::system.cpu7.inst         3073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_inst_read::total         569991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::writebacks       1080065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_write::total            1080065                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls06.bw_total::writebacks       1080065                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.inst       199727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu0.data       686755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.inst        98327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu1.data     12194129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.inst       144418                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu2.data      1044728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.inst       124446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu3.data     11969820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.inst         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::system.cpu7.data         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.bw_total::total           27547024                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls06.readReqs                     17227                       # Number of read requests accepted
system.mem_ctrls06.writeReqs                      703                       # Number of write requests accepted
system.mem_ctrls06.readBursts                  137816                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls06.writeBursts                   5624                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls06.bytesReadDRAM              4404736                       # Total number of bytes read from DRAM
system.mem_ctrls06.bytesReadWrQ                  5376                       # Total number of bytes read from write queue
system.mem_ctrls06.bytesWritten                179712                       # Total number of bytes written to DRAM
system.mem_ctrls06.bytesReadSys               4410112                       # Total read bytes from the system interface side
system.mem_ctrls06.bytesWrittenSys             179968                       # Total written bytes from the system interface side
system.mem_ctrls06.servicedByWrQ                  168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls06.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls06.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls06.perBankRdBursts::0            7888                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::1            9336                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::2            8512                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::3            8160                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::4            7346                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::5            8448                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::6            8992                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::7            7979                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::8            9440                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::9           10088                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::10           7737                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::11           8313                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::12          10857                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::13           7672                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::14           8928                       # Per bank write bursts
system.mem_ctrls06.perBankRdBursts::15           7952                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::0             208                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::1             368                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::2             648                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::4             529                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::6             336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::8             256                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::10            496                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::11            288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::12            504                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::13            288                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls06.perBankWrBursts::15            295                       # Per bank write bursts
system.mem_ctrls06.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls06.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls06.totGap                166655050000                       # Total gap between requests
system.mem_ctrls06.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls06.readPktSize::5              137816                       # Read request sizes (log2)
system.mem_ctrls06.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls06.writePktSize::5               5624                       # Write request sizes (log2)
system.mem_ctrls06.rdQLenPdf::0                 17168                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::1                 17163                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::2                 17164                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::3                 17169                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::4                 17172                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::5                 17174                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::6                 17177                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::7                 17180                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::8                    41                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::9                    38                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::10                   37                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::11                   32                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::12                   29                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::13                   28                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::14                   26                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::15                   23                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::22                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::23                    2                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::15                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::16                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::17                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::18                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::19                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::20                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::21                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::22                  235                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::23                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::24                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::25                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::26                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::27                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::28                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::29                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::30                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::31                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::32                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::33                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::34                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::35                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::36                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::37                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::38                  234                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls06.bytesPerActivate::samples        18173                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::mean   252.266989                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::gmean   248.063137                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::stdev    26.802874                       # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::32-63          241      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::64-95           17      0.09%      1.42% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::96-127            8      0.04%      1.46% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::160-191            8      0.04%      1.51% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::192-223           18      0.10%      1.61% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::224-255          231      1.27%      2.88% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::256-287        17650     97.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls06.bytesPerActivate::total        18173                       # Bytes accessed per row activation
system.mem_ctrls06.rdPerTurnAround::samples          234                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::mean   587.893162                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::gmean   365.391239                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::stdev   511.375341                       # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::0-63           22      9.40%      9.40% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::64-127           33     14.10%     23.50% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::128-191            9      3.85%     27.35% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::192-255            8      3.42%     30.77% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::256-319            9      3.85%     34.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::320-383           13      5.56%     40.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::384-447           14      5.98%     46.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::448-511           11      4.70%     50.85% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::512-575           11      4.70%     55.56% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::576-639           17      7.26%     62.82% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::640-703            7      2.99%     65.81% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::704-767            9      3.85%     69.66% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::768-831           12      5.13%     74.79% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::832-895           10      4.27%     79.06% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::896-959            6      2.56%     81.62% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::960-1023            5      2.14%     83.76% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1024-1087            7      2.99%     86.75% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1088-1151            4      1.71%     88.46% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1152-1215            2      0.85%     89.32% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1216-1279            2      0.85%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1280-1343            3      1.28%     91.45% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1344-1407            3      1.28%     92.74% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1408-1471            3      1.28%     94.02% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1472-1535            1      0.43%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1536-1599            3      1.28%     95.73% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1600-1663            2      0.85%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1728-1791            2      0.85%     97.44% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::1856-1919            1      0.43%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2176-2239            1      0.43%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2304-2367            1      0.43%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2496-2559            1      0.43%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2560-2623            1      0.43%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::2688-2751            1      0.43%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls06.rdPerTurnAround::total          234                       # Reads before turning the bus around for writes
system.mem_ctrls06.wrPerTurnAround::samples          234                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::24            234    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls06.wrPerTurnAround::total          234                       # Writes before turning the bus around for reads
system.mem_ctrls06.totQLat                 3589421600                       # Total ticks spent queuing
system.mem_ctrls06.totMemAccLat            5922555200                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls06.totBusLat                440473600                       # Total ticks spent in databus transfers
system.mem_ctrls06.avgQLat                   26076.82                       # Average queueing delay per DRAM burst
system.mem_ctrls06.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls06.avgMemAccLat              43026.82                       # Average memory access latency per DRAM burst
system.mem_ctrls06.avgRdBW                      26.43                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBW                       1.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls06.avgRdBWSys                   26.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls06.avgWrBWSys                    1.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls06.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls06.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls06.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls06.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls06.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls06.avgWrQLen                    31.00                       # Average write queue length when enqueuing
system.mem_ctrls06.readRowHits                 120404                       # Number of row buffer hits during reads
system.mem_ctrls06.writeRowHits                  4687                       # Number of row buffer hits during writes
system.mem_ctrls06.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls06.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls06.avgGap                  9294760.18                       # Average gap between requests
system.mem_ctrls06.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls06.memoryStateTime::IDLE 161277538600                       # Time in different power states
system.mem_ctrls06.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls06.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT    1729146300                       # Time in different power states
system.mem_ctrls06.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls06.actEnergy::0          6638284.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::1               6525792                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::2          6248793.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::3               6683040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::4               6994512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::5               6308064                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::6          7002374.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.actEnergy::7               6661872                       # Energy for activate commands per rank (pJ)
system.mem_ctrls06.preEnergy::0               4478208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::1               4402320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::2               4215456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::3               4508400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::4               4718520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::5               4255440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::6               4723824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.preEnergy::7               4494120                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls06.readEnergy::0         35287948.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::1         33947097.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::2         32651174.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::3             35290944                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::4         37480934.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::5         33011097.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::6             37272768                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.readEnergy::7             35193600                       # Energy for read commands per rank (pJ)
system.mem_ctrls06.writeEnergy::0        5454812.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::1        5689958.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::2        5338690.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::3        5607014.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::4        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::5        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::6        5441541.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.writeEnergy::7        5315051.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls06.actBackEnergy::0        1946278224                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::1      1951901251.200000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::2      1946759924.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::3      1948635999.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::4        1950731064                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::5      1951549182.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::6      1959129106.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.actBackEnergy::7      1956522683.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls06.preBackEnergy::0      87448586688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::1      87443654208.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::2       87448164144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::3       87446518464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::4      87444680688.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::5       87443963040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::6       87437313984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.preBackEnergy::7       87439600320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls06.totalEnergy::0        95778632910.720016                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::1        95778029372.160019                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::2        95775286927.680008                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::3        95779152606.720001                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::4        95781862692.480011                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::5         95776294032                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::6        95782792343.039993                       # Total energy per rank (pJ)
system.mem_ctrls06.totalEnergy::7         95779696392                       # Total energy per rank (pJ)
system.mem_ctrls06.averagePower::0          64.456994                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::1          64.456588                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::2          64.454742                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::3          64.457344                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::4          64.459168                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::5          64.455420                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::6          64.459793                       # Core power per rank (mW)
system.mem_ctrls06.averagePower::7          64.457710                       # Core power per rank (mW)
system.mem_ctrls00.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls00.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls00.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls00.atomic_min_count                 0                       # atomic min count
system.mem_ctrls00.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls00.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu0.data       116480                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.inst        12800                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu1.data      2048512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.dtb.walker         1536                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.inst        19200                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu2.data       206848                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu3.data      2008832                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_read::total          4449024                       # Number of bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu0.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu1.inst        12800                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu2.inst        19200                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu3.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_inst_read::total        58880                       # Number of instructions bytes read from this memory
system.mem_ctrls00.bytes_written::writebacks       216832                       # Number of bytes written to this memory
system.mem_ctrls00.bytes_written::total        216832                       # Number of bytes written to this memory
system.mem_ctrls00.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu0.data          455                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.inst           50                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu1.data         8002                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.dtb.walker            6                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu2.data          808                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu3.data         7847                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_reads::total             17379                       # Number of read requests responded to by this memory
system.mem_ctrls00.num_writes::writebacks          847                       # Number of write requests responded to by this memory
system.mem_ctrls00.num_writes::total              847                       # Number of write requests responded to by this memory
system.mem_ctrls00.bw_read::system.cpu0.dtb.walker        12291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.inst        79891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu0.data       699046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.dtb.walker        13827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.inst        76818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu1.data     12293993                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.dtb.walker         9218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.inst       115227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu2.data      1241383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.dtb.walker        19973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.inst        78355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu3.data     12055856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.inst         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::system.cpu7.data         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_read::total            26700487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu0.inst        79891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu1.inst        76818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu2.inst       115227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu3.inst        78355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::system.cpu7.inst         3073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_inst_read::total         353364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::writebacks       1301301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_write::total            1301301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls00.bw_total::writebacks       1301301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.dtb.walker        12291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.inst        79891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu0.data       699046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.dtb.walker        13827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.inst        76818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu1.data     12293993                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.dtb.walker         9218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.inst       115227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu2.data      1241383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.dtb.walker        19973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.inst        78355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu3.data     12055856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.inst         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::system.cpu7.data         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.bw_total::total           28001788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls00.readReqs                     17379                       # Number of read requests accepted
system.mem_ctrls00.writeReqs                      847                       # Number of write requests accepted
system.mem_ctrls00.readBursts                  139032                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls00.writeBursts                   6776                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls00.bytesReadDRAM              4440096                       # Total number of bytes read from DRAM
system.mem_ctrls00.bytesReadWrQ                  8928                       # Total number of bytes read from write queue
system.mem_ctrls00.bytesWritten                216864                       # Total number of bytes written to DRAM
system.mem_ctrls00.bytesReadSys               4449024                       # Total read bytes from the system interface side
system.mem_ctrls00.bytesWrittenSys             216832                       # Total written bytes from the system interface side
system.mem_ctrls00.servicedByWrQ                  279                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls00.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls00.neitherReadNorWriteReqs           25                       # Number of requests that are neither read nor write
system.mem_ctrls00.perBankRdBursts::0            8809                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::1            9544                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::2            8161                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::3            9505                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::4            7912                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::5            6768                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::6            9352                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::7            9009                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::8           10401                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::9            8760                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::10           8657                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::11           8888                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::12           8128                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::13           9008                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::14           7563                       # Per bank write bursts
system.mem_ctrls00.perBankRdBursts::15           8288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::0             312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::1             384                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::2             520                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::3             288                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::4             680                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::5             296                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::6             528                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::7             544                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::8             705                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::9             456                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::10            208                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::11            272                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::12            312                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::13            384                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::14            400                       # Per bank write bursts
system.mem_ctrls00.perBankWrBursts::15            488                       # Per bank write bursts
system.mem_ctrls00.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls00.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls00.totGap                166662265000                       # Total gap between requests
system.mem_ctrls00.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls00.readPktSize::5              139032                       # Read request sizes (log2)
system.mem_ctrls00.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls00.writePktSize::5               6776                       # Write request sizes (log2)
system.mem_ctrls00.rdQLenPdf::0                 17242                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::1                 17236                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::2                 17236                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::3                 17236                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::4                 17236                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::5                 17237                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::6                 17238                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::7                 17239                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::8                    60                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::9                    58                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::10                   58                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::11                   58                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::12                   58                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::13                   57                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::14                   56                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::15                   55                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::16                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::17                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::18                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::19                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::20                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::21                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::22                   32                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::23                   33                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::24                   18                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::25                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::26                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::27                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::28                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::29                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::30                   17                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::31                   16                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::15                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::16                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::17                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::18                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::19                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::20                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::21                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::22                  283                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::23                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::24                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::25                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::26                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::27                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::28                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::29                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::30                  281                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::31                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::32                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::33                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::34                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::35                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::36                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::37                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::38                  282                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls00.bytesPerActivate::samples        18513                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::mean   251.550802                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::gmean   246.576677                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::stdev    29.188618                       # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::32-63          293      1.58%      1.58% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::64-95           17      0.09%      1.67% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::96-127           12      0.06%      1.74% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::128-159            2      0.01%      1.75% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::160-191           12      0.06%      1.81% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::192-223           17      0.09%      1.91% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::224-255          283      1.53%      3.44% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::256-287        17877     96.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls00.bytesPerActivate::total        18513                       # Bytes accessed per row activation
system.mem_ctrls00.rdPerTurnAround::samples          282                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::mean   491.039007                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::gmean   326.165129                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::stdev   388.654383                       # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::0-63           27      9.57%      9.57% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::64-127           27      9.57%     19.15% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::128-191           19      6.74%     25.89% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::192-255           20      7.09%     32.98% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::256-319           16      5.67%     38.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::320-383           27      9.57%     48.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::384-447           19      6.74%     54.96% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::448-511           16      5.67%     60.64% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::512-575            9      3.19%     63.83% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::576-639           18      6.38%     70.21% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::640-703            5      1.77%     71.99% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::704-767           13      4.61%     76.60% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::768-831           12      4.26%     80.85% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::832-895            8      2.84%     83.69% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::896-959           12      4.26%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::960-1023            5      1.77%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1024-1087            5      1.77%     91.49% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1088-1151            2      0.71%     92.20% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1152-1215            7      2.48%     94.68% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1216-1279            4      1.42%     96.10% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1280-1343            3      1.06%     97.16% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1344-1407            1      0.35%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1408-1471            1      0.35%     97.87% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1472-1535            1      0.35%     98.23% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1536-1599            2      0.71%     98.94% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1600-1663            1      0.35%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::1920-1983            1      0.35%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::2048-2111            1      0.35%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls00.rdPerTurnAround::total          282                       # Reads before turning the bus around for writes
system.mem_ctrls00.wrPerTurnAround::samples          282                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::mean    24.031915                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::gmean    24.027974                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::stdev     0.479890                       # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::24            280     99.29%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::25              1      0.35%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::32              1      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls00.wrPerTurnAround::total          282                       # Writes before turning the bus around for reads
system.mem_ctrls00.totQLat                 3643813150                       # Total ticks spent queuing
system.mem_ctrls00.totMemAccLat            5995676500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls00.totBusLat                444009600                       # Total ticks spent in databus transfers
system.mem_ctrls00.avgQLat                   26261.15                       # Average queueing delay per DRAM burst
system.mem_ctrls00.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls00.avgMemAccLat              43211.15                       # Average memory access latency per DRAM burst
system.mem_ctrls00.avgRdBW                      26.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBW                       1.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls00.avgRdBWSys                   26.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls00.avgWrBWSys                    1.30                       # Average system write bandwidth in MiByte/s
system.mem_ctrls00.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls00.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls00.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls00.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls00.avgRdQLen                     8.01                       # Average read queue length when enqueuing
system.mem_ctrls00.avgWrQLen                    31.14                       # Average write queue length when enqueuing
system.mem_ctrls00.readRowHits                 121368                       # Number of row buffer hits during reads
system.mem_ctrls00.writeRowHits                  5649                       # Number of row buffer hits during writes
system.mem_ctrls00.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls00.writeRowHitRate              83.45                       # Row buffer hit rate for writes
system.mem_ctrls00.avgGap                  9144204.16                       # Average gap between requests
system.mem_ctrls00.pageHitRate                  87.28                       # Row buffer hit rate, read and write combined
system.mem_ctrls00.memoryStateTime::IDLE 161152063500                       # Time in different power states
system.mem_ctrls00.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls00.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT    1854349800                       # Time in different power states
system.mem_ctrls00.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls00.actEnergy::0               7148736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::1          6929193.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::2          6006268.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::3               7321104                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::4               6924960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::5          6866294.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::6          6397574.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.actEnergy::7          6605625.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls00.preEnergy::0               4822560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::1               4674456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::2               4051848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::3               4938840                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::4               4671600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::5               4632024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::6               4315824                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.preEnergy::7               4456176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls00.readEnergy::0         37881292.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::1         37009190.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::2         30722764.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::3         38257689.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::4         36303820.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::5         35913945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::6         33320601.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.readEnergy::7         33856243.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls00.writeEnergy::0        5922201.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::1        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::2        5547294.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::3        6241121.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::4        5819765.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::5        5762949.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::6        5407948.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.writeEnergy::7        5865799.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls00.actBackEnergy::0      1953824604.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::1      1948134216.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::2      1949403392.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::3      1962043001.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::4      1960034339.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::5      1961352270.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::6      1956344624.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.actBackEnergy::7      1965827928.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls00.preBackEnergy::0       87441967056                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::1       87446958624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::2       87445845312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::3       87434757936                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::4       87436519920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::5       87435363840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::6       87439756512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.preBackEnergy::7       87431437824                       # Energy for precharge background per rank (pJ)
system.mem_ctrls00.totalEnergy::0        95783475195.839996                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::1        95781201533.760010                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::2        95773485625.919998                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::3        95785468437.119995                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::4        95782183151.040009                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::5        95781800068.800003                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::6        95777451830.399994                       # Total energy per rank (pJ)
system.mem_ctrls00.totalEnergy::7        95779958342.400009                       # Total energy per rank (pJ)
system.mem_ctrls00.averagePower::0          64.460253                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::1          64.458723                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::2          64.453530                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::3          64.461594                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::4          64.459383                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::5          64.459125                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::6          64.456199                       # Core power per rank (mW)
system.mem_ctrls00.averagePower::7          64.457886                       # Core power per rank (mW)
system.mem_ctrls10.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls10.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls10.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls10.atomic_min_count                 0                       # atomic min count
system.mem_ctrls10.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls10.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu0.data       122880                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu1.data      2006016                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.itb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu2.data       199424                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu3.data      2022912                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_read::total          4417536                       # Number of bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu0.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu1.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu2.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu3.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_inst_read::total        64768                       # Number of instructions bytes read from this memory
system.mem_ctrls10.bytes_written::writebacks       188672                       # Number of bytes written to this memory
system.mem_ctrls10.bytes_written::total        188672                       # Number of bytes written to this memory
system.mem_ctrls10.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu0.data          480                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu1.data         7836                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.itb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu2.data          779                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu3.data         7902                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_reads::total             17256                       # Number of read requests responded to by this memory
system.mem_ctrls10.num_writes::writebacks          737                       # Number of write requests responded to by this memory
system.mem_ctrls10.num_writes::total              737                       # Number of write requests responded to by this memory
system.mem_ctrls10.bw_read::system.cpu0.dtb.walker         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.inst       106009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu0.data       737455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.inst        95255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu1.data     12038956                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.itb.walker         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.inst        90646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu2.data      1196828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.dtb.walker         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.inst        92182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu3.data     12140356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.inst         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::system.cpu7.data         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_read::total            26511514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu0.inst       106009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu1.inst        95255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu2.inst        90646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu3.inst        92182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::system.cpu7.inst         4609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_inst_read::total         388700                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::writebacks       1132301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_write::total            1132301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls10.bw_total::writebacks       1132301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.dtb.walker         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.inst       106009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu0.data       737455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.inst        95255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu1.data     12038956                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.itb.walker         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.inst        90646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu2.data      1196828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.dtb.walker         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.inst        92182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu3.data     12140356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.inst         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::system.cpu7.data         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.bw_total::total           27643815                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls10.readReqs                     17256                       # Number of read requests accepted
system.mem_ctrls10.writeReqs                      737                       # Number of write requests accepted
system.mem_ctrls10.readBursts                  138048                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls10.writeBursts                   5896                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls10.bytesReadDRAM              4408960                       # Total number of bytes read from DRAM
system.mem_ctrls10.bytesReadWrQ                  8576                       # Total number of bytes read from write queue
system.mem_ctrls10.bytesWritten                188160                       # Total number of bytes written to DRAM
system.mem_ctrls10.bytesReadSys               4417536                       # Total read bytes from the system interface side
system.mem_ctrls10.bytesWrittenSys             188672                       # Total written bytes from the system interface side
system.mem_ctrls10.servicedByWrQ                  268                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls10.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls10.neitherReadNorWriteReqs        56189                       # Number of requests that are neither read nor write
system.mem_ctrls10.perBankRdBursts::0            8376                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::1            8058                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::2            8120                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::3            8050                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::4            8344                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::5            9073                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::6            7944                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::7            9369                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::8            9465                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::9            8368                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::10           7568                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::11           9081                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::12           8521                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::13           9392                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::14           9345                       # Per bank write bursts
system.mem_ctrls10.perBankRdBursts::15           8706                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::1             399                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::2             392                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::3             760                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::4             472                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::5             368                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::8             353                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::10            288                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::11            512                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::12            440                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::13            296                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::14            368                       # Per bank write bursts
system.mem_ctrls10.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls10.totGap                166659220000                       # Total gap between requests
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls10.readPktSize::5              138048                       # Read request sizes (log2)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls10.writePktSize::5               5896                       # Write request sizes (log2)
system.mem_ctrls10.rdQLenPdf::0                 17194                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::1                 17184                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::2                 17184                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::3                 17186                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::4                 17187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::5                 17187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::6                 17187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::7                 17187                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::8                    21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::9                    21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::10                   21                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::11                   19                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::12                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::13                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::14                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::16                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::17                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::18                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::19                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::20                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::21                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::22                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::23                   11                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::15                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::16                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::17                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::18                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::19                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::20                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::21                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::22                  245                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::23                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::24                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::25                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::26                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::27                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::28                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::29                  247                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::30                  247                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::31                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::32                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::33                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::34                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::35                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::36                  246                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::37                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::38                  244                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls10.bytesPerActivate::samples        18243                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::mean   251.993641                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::gmean   247.527204                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::stdev    27.693103                       # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::32-63          257      1.41%      1.41% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::64-95           15      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::96-127           15      0.08%      1.57% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::160-191           15      0.08%      1.66% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::192-223           15      0.08%      1.74% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::224-255          245      1.34%      3.08% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::256-287        17681     96.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls10.bytesPerActivate::total        18243                       # Bytes accessed per row activation
system.mem_ctrls10.rdPerTurnAround::samples          245                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::mean   561.355102                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::gmean   351.953705                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::stdev   468.350550                       # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::0-63           29     11.84%     11.84% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::64-127           18      7.35%     19.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::128-191           15      6.12%     25.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::192-255           14      5.71%     31.02% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::256-319           17      6.94%     37.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::320-383           10      4.08%     42.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::384-447           17      6.94%     48.98% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::448-511           14      5.71%     54.69% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::512-575           10      4.08%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::576-639            9      3.67%     62.45% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::640-703           14      5.71%     68.16% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::704-767           11      4.49%     72.65% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::768-831            7      2.86%     75.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::832-895           11      4.49%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::896-959            5      2.04%     82.04% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::960-1023            8      3.27%     85.31% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1024-1087            4      1.63%     86.94% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1088-1151            2      0.82%     87.76% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1152-1215            5      2.04%     89.80% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1216-1279            2      0.82%     90.61% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1280-1343            6      2.45%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1344-1407            2      0.82%     93.88% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1408-1471            3      1.22%     95.10% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1472-1535            1      0.41%     95.51% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1536-1599            3      1.22%     96.73% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1728-1791            2      0.82%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1856-1919            1      0.41%     97.96% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1920-1983            1      0.41%     98.37% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::1984-2047            2      0.82%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2048-2111            1      0.41%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::2304-2367            1      0.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls10.rdPerTurnAround::total          245                       # Reads before turning the bus around for writes
system.mem_ctrls10.wrPerTurnAround::samples          245                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::gmean    23.991478                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::stdev     0.652863                       # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::18              1      0.41%      0.41% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::22              1      0.41%      0.82% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::24            242     98.78%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::32              1      0.41%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls10.wrPerTurnAround::total          245                       # Writes before turning the bus around for reads
system.mem_ctrls10.totQLat                 3573340400                       # Total ticks spent queuing
system.mem_ctrls10.totMemAccLat            5908711400                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls10.totBusLat                440896000                       # Total ticks spent in databus transfers
system.mem_ctrls10.avgQLat                   25935.12                       # Average queueing delay per DRAM burst
system.mem_ctrls10.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls10.avgMemAccLat              42885.12                       # Average memory access latency per DRAM burst
system.mem_ctrls10.avgRdBW                      26.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBW                       1.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls10.avgRdBWSys                   26.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls10.avgWrBWSys                    1.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls10.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls10.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls10.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls10.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls10.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls10.avgWrQLen                    31.27                       # Average write queue length when enqueuing
system.mem_ctrls10.readRowHits                 120510                       # Number of row buffer hits during reads
system.mem_ctrls10.writeRowHits                  4907                       # Number of row buffer hits during writes
system.mem_ctrls10.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls10.writeRowHitRate              83.34                       # Row buffer hit rate for writes
system.mem_ctrls10.avgGap                  9262447.62                       # Average gap between requests
system.mem_ctrls10.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls10.memoryStateTime::IDLE 161255568600                       # Time in different power states
system.mem_ctrls10.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls10.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT    1750136700                       # Time in different power states
system.mem_ctrls10.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls10.actEnergy::0          6670339.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::1          6606835.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::2          6591110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::3          6684249.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::4          6460473.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::5               6416928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::6          6825772.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.actEnergy::7          6609859.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls10.preEnergy::0               4499832                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::1               4456992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::2               4446384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::3               4509216                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::4               4358256                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::5               4328880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::6               4604688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.preEnergy::7               4459032                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls10.readEnergy::0         35042342.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::1         34241126.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::2         34646476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::3         35255001.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::4         34362931.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::5         33525772.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::6         35843059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.readEnergy::7         34918540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls10.writeEnergy::0        5729771.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::1        6001827.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::2        5587107.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::3        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::4        5132989.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::5        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::6             5557248                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.writeEnergy::7        5235425.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls10.actBackEnergy::0      1947506633.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::1      1949354746.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::2      1951513997.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::3      1955693949.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::4      1949777130.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::5      1947245290.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::6      1962714196.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.actBackEnergy::7      1958253805.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls10.preBackEnergy::0       87447509136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::1       87445887984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::2       87443993904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::3       87440327280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::4       87445517472                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::5       87447738384                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::6      87434169168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.preBackEnergy::7       87438081792                       # Energy for precharge background per rank (pJ)
system.mem_ctrls10.totalEnergy::0        95778866799.360001                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::1        95778458256.959991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::2        95778687725.759995                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::3        95779793025.599991                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::4        95777517997.440002                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::5        95776578584.639999                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::6        95781622877.760025                       # Total energy per rank (pJ)
system.mem_ctrls10.totalEnergy::7        95779467199.680008                       # Total energy per rank (pJ)
system.mem_ctrls10.averagePower::0          64.457151                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::1          64.456876                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::2          64.457031                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::3          64.457775                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::4          64.456244                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::5          64.455611                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::6          64.459006                       # Core power per rank (mW)
system.mem_ctrls10.averagePower::7          64.457555                       # Core power per rank (mW)
system.mem_ctrls12.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls12.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls12.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls12.atomic_min_count                 0                       # atomic min count
system.mem_ctrls12.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls12.bytes_read::system.cpu0.inst        15360                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu0.data       101632                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.inst        16384                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu1.data      2047488                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.dtb.walker         2304                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.inst        13312                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu2.data       179712                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.inst        17152                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu3.data      2004736                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_read::total          4402432                       # Number of bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu0.inst        15360                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu1.inst        16384                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu2.inst        13312                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu3.inst        17152                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_inst_read::total        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls12.bytes_written::writebacks       145664                       # Number of bytes written to this memory
system.mem_ctrls12.bytes_written::total        145664                       # Number of bytes written to this memory
system.mem_ctrls12.num_reads::system.cpu0.inst           60                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu0.data          397                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.inst           64                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu1.data         7998                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.dtb.walker            9                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.inst           52                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu2.data          702                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu3.data         7831                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_reads::total             17197                       # Number of read requests responded to by this memory
system.mem_ctrls12.num_writes::writebacks          569                       # Number of write requests responded to by this memory
system.mem_ctrls12.num_writes::total              569                       # Number of write requests responded to by this memory
system.mem_ctrls12.bw_read::system.cpu0.inst        92182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu0.data       609937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.dtb.walker        10755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.inst        98327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu1.data     12287847                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.dtb.walker        13827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.inst        79891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu2.data      1078528                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.dtb.walker        12291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.inst       102936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu3.data     12031274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::system.cpu7.inst         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_read::total            26420868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu0.inst        92182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu1.inst        98327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu2.inst        79891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu3.inst       102936                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::system.cpu7.inst         3073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_inst_read::total         376409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::writebacks        874192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_write::total             874192                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls12.bw_total::writebacks        874192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.inst        92182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu0.data       609937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.dtb.walker        10755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.inst        98327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu1.data     12287847                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.dtb.walker        13827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.inst        79891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu2.data      1078528                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.dtb.walker        12291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.inst       102936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu3.data     12031274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::system.cpu7.inst         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.bw_total::total           27295060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls12.readReqs                     17197                       # Number of read requests accepted
system.mem_ctrls12.writeReqs                      569                       # Number of write requests accepted
system.mem_ctrls12.readBursts                  137576                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls12.writeBursts                   4552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls12.bytesReadDRAM              4395808                       # Total number of bytes read from DRAM
system.mem_ctrls12.bytesReadWrQ                  6624                       # Total number of bytes read from write queue
system.mem_ctrls12.bytesWritten                145664                       # Total number of bytes written to DRAM
system.mem_ctrls12.bytesReadSys               4402432                       # Total read bytes from the system interface side
system.mem_ctrls12.bytesWrittenSys             145664                       # Total written bytes from the system interface side
system.mem_ctrls12.servicedByWrQ                  207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls12.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls12.neitherReadNorWriteReqs           21                       # Number of requests that are neither read nor write
system.mem_ctrls12.perBankRdBursts::0            9745                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::1            9008                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::2            7128                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::3            9657                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::4            8592                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::5            9145                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::6            8361                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::7            7248                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::8            8608                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::9            7896                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::10           8721                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::11           7816                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::12           8081                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::13          10554                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::14           9121                       # Per bank write bursts
system.mem_ctrls12.perBankRdBursts::15           7688                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::1             304                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::2             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::4             320                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::5             272                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::7             241                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::8             400                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::9             296                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::10            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::11            264                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::13            375                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls12.perBankWrBursts::15            232                       # Per bank write bursts
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls12.totGap                166642227000                       # Total gap between requests
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls12.readPktSize::5              137576                       # Read request sizes (log2)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls12.writePktSize::5               4552                       # Write request sizes (log2)
system.mem_ctrls12.rdQLenPdf::0                 17176                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::1                 17167                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::2                 17167                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::3                 17167                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::4                 17167                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::5                 17168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::6                 17168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::7                 17168                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::8                     3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::9                     3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::10                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::11                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::12                    3                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::15                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::16                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::17                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::18                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::19                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::20                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::21                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::22                  189                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::23                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::24                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::25                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::26                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::27                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::28                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::29                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::30                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::31                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::32                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::33                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::34                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::35                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::36                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::37                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::38                  190                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls12.bytesPerActivate::samples        17979                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::mean   252.598698                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::gmean   248.860991                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::stdev    25.452684                       # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::32-63          204      1.13%      1.13% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::64-95           27      0.15%      1.28% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::96-127            9      0.05%      1.33% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::160-191            9      0.05%      1.38% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::192-223           27      0.15%      1.54% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::224-255          195      1.08%      2.62% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::256-287        17508     97.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls12.bytesPerActivate::total        17979                       # Bytes accessed per row activation
system.mem_ctrls12.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::mean   724.215789                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::gmean   396.387429                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::stdev   676.000846                       # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::0-63           19     10.00%     10.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::64-127           30     15.79%     25.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::128-191            7      3.68%     29.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::192-255            5      2.63%     32.11% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::256-319           13      6.84%     38.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::320-383            7      3.68%     42.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::384-447            1      0.53%     43.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::448-511            6      3.16%     46.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::512-575            9      4.74%     51.05% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::576-639            4      2.11%     53.16% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::640-703            7      3.68%     56.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::704-767            7      3.68%     60.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::768-831            7      3.68%     64.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::832-895            2      1.05%     65.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::896-959            8      4.21%     69.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::960-1023            2      1.05%     70.53% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1024-1087            4      2.11%     72.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1088-1151            7      3.68%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1152-1215            4      2.11%     78.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1216-1279            3      1.58%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1280-1343            7      3.68%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1344-1407            1      0.53%     84.21% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1408-1471            3      1.58%     85.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1472-1535            2      1.05%     86.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1536-1599            4      2.11%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1600-1663            2      1.05%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1664-1727            3      1.58%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1728-1791            2      1.05%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1856-1919            4      2.11%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1920-1983            1      0.53%     95.26% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::1984-2047            1      0.53%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2112-2175            2      1.05%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2368-2431            1      0.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2432-2495            1      0.53%     97.89% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2496-2559            1      0.53%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2688-2751            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::2816-2879            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::3648-3711            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls12.rdPerTurnAround::total          190                       # Reads before turning the bus around for writes
system.mem_ctrls12.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::mean    23.957895                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::gmean    23.948838                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::stdev     0.580381                       # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::16              1      0.53%      0.53% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::24            189     99.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls12.wrPerTurnAround::total          190                       # Writes before turning the bus around for reads
system.mem_ctrls12.totQLat                 3574050750                       # Total ticks spent queuing
system.mem_ctrls12.totMemAccLat            5902455300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls12.totBusLat                439580800                       # Total ticks spent in databus transfers
system.mem_ctrls12.avgQLat                   26017.88                       # Average queueing delay per DRAM burst
system.mem_ctrls12.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls12.avgMemAccLat              42967.88                       # Average memory access latency per DRAM burst
system.mem_ctrls12.avgRdBW                      26.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBW                       0.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls12.avgRdBWSys                   26.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls12.avgWrBWSys                    0.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls12.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls12.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls12.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls12.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls12.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls12.avgWrQLen                    30.78                       # Average write queue length when enqueuing
system.mem_ctrls12.readRowHits                 120144                       # Number of row buffer hits during reads
system.mem_ctrls12.writeRowHits                  3798                       # Number of row buffer hits during writes
system.mem_ctrls12.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls12.writeRowHitRate              83.44                       # Row buffer hit rate for writes
system.mem_ctrls12.avgGap                  9379839.41                       # Average gap between requests
system.mem_ctrls12.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls12.memoryStateTime::IDLE 161361116800                       # Time in different power states
system.mem_ctrls12.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls12.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT    1646985500                       # Time in different power states
system.mem_ctrls12.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls12.actEnergy::0          6969110.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::1          6708441.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::2               6825168                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::3          6288710.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::4          6349795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::5          6343747.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::6          7155993.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.actEnergy::7          6543331.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls12.preEnergy::0               4701384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::1               4525536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::2               4604280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::3               4242384                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::4               4283592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::5               4279512                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::6               4827456                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.preEnergy::7               4414152                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls12.readEnergy::0         37249305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::1         35768179.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::2         36240921.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::3         32849356.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::4         33353548.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::5         33246220.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::6         37956172.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.readEnergy::7             34464768                       # Energy for read commands per rank (pJ)
system.mem_ctrls12.writeEnergy::0        5647242.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::1        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::2        5520752.640000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::3        5345326.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::4        5348229.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::5        5285191.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::6        5600378.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.writeEnergy::7        5242060.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls12.actBackEnergy::0      1945764895.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::1      1947113196.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::2      1952570640.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::3      1946360413.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::4      1947613282.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::5      1952750286.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::6      1965069181.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.actBackEnergy::7      1958009152.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls12.preBackEnergy::0       87449036976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::1       87447854256                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::2       87443067024                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::3       87448514592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::4       87447415584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::5       87442909440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::6       87432103392                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.preBackEnergy::7       87438296400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls12.totalEnergy::0        95781277658.879990                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::1        95779266396.479996                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::2        95780737532.160004                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::3        95775509527.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::4        95776272776.639999                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::5        95776723143.360001                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::6        95784621319.680008                       # Total energy per rank (pJ)
system.mem_ctrls12.totalEnergy::7        95778878609.280014                       # Total energy per rank (pJ)
system.mem_ctrls12.averagePower::0          64.458774                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::1          64.457420                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::2          64.458410                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::3          64.454892                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::4          64.455406                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::5          64.455709                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::6          64.461024                       # Core power per rank (mW)
system.mem_ctrls12.averagePower::7          64.457159                       # Core power per rank (mW)
system.mem_ctrls07.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls07.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls07.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls07.atomic_min_count                 0                       # atomic min count
system.mem_ctrls07.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls07.bytes_read::system.cpu0.inst        30720                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu0.data       118016                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu1.data      1948928                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.inst        23808                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu2.data       186112                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.inst        15104                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu3.data      1980928                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::system.cpu7.data          768                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_read::total          4318976                       # Number of bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu0.inst        30720                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu1.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu2.inst        23808                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu3.inst        15104                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::system.cpu7.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_inst_read::total        84224                       # Number of instructions bytes read from this memory
system.mem_ctrls07.bytes_written::writebacks       192512                       # Number of bytes written to this memory
system.mem_ctrls07.bytes_written::total        192512                       # Number of bytes written to this memory
system.mem_ctrls07.num_reads::system.cpu0.inst          120                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu0.data          461                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu1.data         7613                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.inst           93                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu2.data          727                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.inst           59                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu3.data         7738                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::system.cpu7.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_reads::total             16871                       # Number of read requests responded to by this memory
system.mem_ctrls07.num_writes::writebacks          752                       # Number of write requests responded to by this memory
system.mem_ctrls07.num_writes::total              752                       # Number of write requests responded to by this memory
system.mem_ctrls07.bw_read::system.cpu0.inst       184364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu0.data       708264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.inst        81427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu1.data     11696347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.inst       142882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu2.data      1116937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.inst        90646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu3.data     11888392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.inst         6145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::system.cpu7.data         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_read::total            25920013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu0.inst       184364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu1.inst        81427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu2.inst       142882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu3.inst        90646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::system.cpu7.inst         6145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_inst_read::total         505464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::writebacks       1155346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_write::total            1155346                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls07.bw_total::writebacks       1155346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.inst       184364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu0.data       708264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.inst        81427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu1.data     11696347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.inst       142882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu2.data      1116937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.inst        90646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu3.data     11888392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.inst         6145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::system.cpu7.data         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.bw_total::total           27075360                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls07.readReqs                     16871                       # Number of read requests accepted
system.mem_ctrls07.writeReqs                      752                       # Number of write requests accepted
system.mem_ctrls07.readBursts                  134968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls07.writeBursts                   6016                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls07.bytesReadDRAM              4312000                       # Total number of bytes read from DRAM
system.mem_ctrls07.bytesReadWrQ                  6976                       # Total number of bytes read from write queue
system.mem_ctrls07.bytesWritten                192768                       # Total number of bytes written to DRAM
system.mem_ctrls07.bytesReadSys               4318976                       # Total read bytes from the system interface side
system.mem_ctrls07.bytesWrittenSys             192512                       # Total written bytes from the system interface side
system.mem_ctrls07.servicedByWrQ                  218                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls07.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls07.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls07.perBankRdBursts::0           10088                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::1            7352                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::2            9488                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::3            7600                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::4            7393                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::5            6840                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::6           10665                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::7            6464                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::8            7752                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::9            8880                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::10           7704                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::11           8344                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::12           8489                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::13          10074                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::14           8705                       # Per bank write bursts
system.mem_ctrls07.perBankRdBursts::15           8912                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::2             552                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::4             600                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::5             416                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::6             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::7             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::8             288                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::9             320                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::10            505                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::12            592                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::13            327                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::14            328                       # Per bank write bursts
system.mem_ctrls07.perBankWrBursts::15            296                       # Per bank write bursts
system.mem_ctrls07.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls07.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls07.totGap                166637232000                       # Total gap between requests
system.mem_ctrls07.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls07.readPktSize::5              134968                       # Read request sizes (log2)
system.mem_ctrls07.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls07.writePktSize::5               6016                       # Write request sizes (log2)
system.mem_ctrls07.rdQLenPdf::0                 16765                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::1                 16761                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::2                 16763                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::3                 16764                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::4                 16765                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::5                 16766                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::6                 16781                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::7                 16781                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::8                    62                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::9                    60                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::10                   58                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::11                   57                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::12                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::13                   56                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::14                   42                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::15                   43                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::16                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::17                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::18                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::19                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::20                   21                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::21                   20                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::23                   18                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::24                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::25                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::26                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::27                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::28                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::29                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::30                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::31                    1                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::15                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::16                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::17                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::18                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::19                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::20                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::21                  250                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::22                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::23                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::24                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::25                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::26                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::27                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::28                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::29                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::30                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::31                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::32                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::33                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::34                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::35                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::36                  252                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::37                  251                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::38                  249                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls07.bytesPerActivate::samples        17874                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::mean   252.029093                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::gmean   247.619562                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::stdev    27.526136                       # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::32-63          249      1.39%      1.39% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::64-95           12      0.07%      1.46% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::96-127           16      0.09%      1.55% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::128-159            2      0.01%      1.56% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::160-191           16      0.09%      1.65% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::192-223           12      0.07%      1.72% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::224-255          243      1.36%      3.08% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::256-287        17324     96.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls07.bytesPerActivate::total        17874                       # Bytes accessed per row activation
system.mem_ctrls07.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::mean   534.214286                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::gmean   317.155891                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::stdev   461.115374                       # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::0-63           35     13.89%     13.89% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::64-127           28     11.11%     25.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::128-191           14      5.56%     30.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::192-255            8      3.17%     33.73% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::256-319           15      5.95%     39.68% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::320-383           18      7.14%     46.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::384-447            9      3.57%     50.40% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::448-511           11      4.37%     54.76% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::512-575           11      4.37%     59.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::576-639           15      5.95%     65.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::640-703           11      4.37%     69.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::704-767            7      2.78%     72.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::768-831           12      4.76%     76.98% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::832-895            6      2.38%     79.37% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::896-959            3      1.19%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::960-1023            9      3.57%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1024-1087            8      3.17%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1088-1151            7      2.78%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1152-1215            4      1.59%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1216-1279            3      1.19%     92.86% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1280-1343            2      0.79%     93.65% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1344-1407            2      0.79%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1408-1471            1      0.40%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1472-1535            5      1.98%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1600-1663            1      0.40%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1664-1727            1      0.40%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1728-1791            1      0.40%     98.02% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1792-1855            1      0.40%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1856-1919            1      0.40%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::1920-1983            2      0.79%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::2368-2431            1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls07.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls07.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::mean    23.904762                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::gmean    23.890774                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::stdev     0.740718                       # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::17              2      0.79%      0.79% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::18              1      0.40%      1.19% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::22              1      0.40%      1.59% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::23              2      0.79%      2.38% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::24            246     97.62%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls07.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls07.totQLat                 3528012500                       # Total ticks spent queuing
system.mem_ctrls07.totMemAccLat            5812025000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls07.totBusLat                431200000                       # Total ticks spent in databus transfers
system.mem_ctrls07.avgQLat                   26181.91                       # Average queueing delay per DRAM burst
system.mem_ctrls07.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls07.avgMemAccLat              43131.91                       # Average memory access latency per DRAM burst
system.mem_ctrls07.avgRdBW                      25.88                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBW                       1.16                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls07.avgRdBWSys                   25.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls07.avgWrBWSys                    1.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls07.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls07.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls07.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls07.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls07.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls07.avgWrQLen                    31.20                       # Average write queue length when enqueuing
system.mem_ctrls07.readRowHits                 117870                       # Number of row buffer hits during reads
system.mem_ctrls07.writeRowHits                  5030                       # Number of row buffer hits during writes
system.mem_ctrls07.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls07.writeRowHitRate              83.61                       # Row buffer hit rate for writes
system.mem_ctrls07.avgGap                  9455667.71                       # Average gap between requests
system.mem_ctrls07.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls07.memoryStateTime::IDLE 161277659650                       # Time in different power states
system.mem_ctrls07.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls07.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT    1728391650                       # Time in different power states
system.mem_ctrls07.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls07.actEnergy::0          6632841.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::1               7003584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::2          5971795.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::3               6226416                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::4          6167145.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::5               6223392                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::6               7003584                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.actEnergy::7          6932217.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls07.preEnergy::0               4474536                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::1               4724640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::2               4028592                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::3               4200360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::4          4160376.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::5               4198320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::6               4724640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.preEnergy::7               4676496                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls07.readEnergy::0             35260992                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::1         36946790.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::2         30851059.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::3         32754009.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::4         32269286.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::5         32389593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::6         37222348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.readEnergy::7         36653260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls07.writeEnergy::0        5540659.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::1        5948743.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::2        5421219.840000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::3        5169070.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::4        5135892.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::5        5322101.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::6        5404631.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.writeEnergy::7        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls07.actBackEnergy::0      1943504084.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::1      1947806881.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::2      1943413194.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::3      1949508400.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::4      1951585188.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::5      1955032657.920000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::6      1965091397.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.actBackEnergy::7      1961410821.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls07.preBackEnergy::0       87451020144                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::1       87447245760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::2       87451099872                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::3       87445753200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::4       87443931456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::5       87440907360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::6       87432083904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.preBackEnergy::7       87435312480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls07.totalEnergy::0        95778342001.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::1        95781585144.959991                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::2        95772694477.440002                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::3        95775520200.960007                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::4        95775158089.919998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::5        95775982170.239990                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::6        95783439250.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.totalEnergy::7        95782394866.559998                       # Total energy per rank (pJ)
system.mem_ctrls07.averagePower::0          64.456798                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::1          64.458981                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::2          64.452998                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::3          64.454899                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::4          64.454655                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::5          64.455210                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::6          64.460229                       # Core power per rank (mW)
system.mem_ctrls07.averagePower::7          64.459526                       # Core power per rank (mW)
system.mem_ctrls03.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls03.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls03.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls03.atomic_min_count                 0                       # atomic min count
system.mem_ctrls03.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls03.bytes_read::system.cpu0.inst        28160                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu0.data       110848                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu1.data      1994752                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu2.data       184064                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu3.data      2015744                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_read::total          4360704                       # Number of bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu0.inst        28160                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu1.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu2.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu3.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_inst_read::total        55040                       # Number of instructions bytes read from this memory
system.mem_ctrls03.bytes_written::writebacks       162048                       # Number of bytes written to this memory
system.mem_ctrls03.bytes_written::total        162048                       # Number of bytes written to this memory
system.mem_ctrls03.num_reads::system.cpu0.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu0.data          433                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu1.data         7792                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu2.data          719                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu3.data         7874                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_reads::total             17034                       # Number of read requests responded to by this memory
system.mem_ctrls03.num_writes::writebacks          633                       # Number of write requests responded to by this memory
system.mem_ctrls03.num_writes::total              633                       # Number of write requests responded to by this memory
system.mem_ctrls03.bw_read::system.cpu0.inst       169000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu0.data       665246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.inst        44555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu1.data     11971356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.inst        73746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu2.data      1104646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.inst        38409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu3.data     12097338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.inst         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::system.cpu7.data         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_read::total            26170441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu0.inst       169000                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu1.inst        44555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu2.inst        73746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu3.inst        38409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::system.cpu7.inst         4609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_inst_read::total         330318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::writebacks        972519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_write::total             972519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls03.bw_total::writebacks        972519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.inst       169000                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu0.data       665246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.inst        44555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu1.data     11971356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.inst        73746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu2.data      1104646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.inst        38409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu3.data     12097338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.inst         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::system.cpu7.data         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.bw_total::total           27142960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls03.readReqs                     17034                       # Number of read requests accepted
system.mem_ctrls03.writeReqs                      633                       # Number of write requests accepted
system.mem_ctrls03.readBursts                  136272                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls03.writeBursts                   5064                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls03.bytesReadDRAM              4356288                       # Total number of bytes read from DRAM
system.mem_ctrls03.bytesReadWrQ                  4416                       # Total number of bytes read from write queue
system.mem_ctrls03.bytesWritten                162560                       # Total number of bytes written to DRAM
system.mem_ctrls03.bytesReadSys               4360704                       # Total read bytes from the system interface side
system.mem_ctrls03.bytesWrittenSys             162048                       # Total written bytes from the system interface side
system.mem_ctrls03.servicedByWrQ                  138                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls03.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls03.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls03.perBankRdBursts::0            8960                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::1           10384                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::2            8841                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::3            8608                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::4            7377                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::5            7576                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::6           10024                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::7            8569                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::8            8728                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::9            8904                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::10           7698                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::11           9808                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::12           6832                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::13           8313                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::14           7496                       # Per bank write bursts
system.mem_ctrls03.perBankRdBursts::15           8016                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::0             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::2             600                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::3             264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::4             296                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::5             312                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::7             248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::9             280                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::10            432                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::11            232                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::12            264                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::13            344                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls03.perBankWrBursts::15            272                       # Per bank write bursts
system.mem_ctrls03.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls03.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls03.totGap                166663505000                       # Total gap between requests
system.mem_ctrls03.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls03.readPktSize::5              136272                       # Read request sizes (log2)
system.mem_ctrls03.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls03.writePktSize::5               5064                       # Write request sizes (log2)
system.mem_ctrls03.rdQLenPdf::0                 16975                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::1                 16971                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::2                 16973                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::3                 16974                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::4                 16976                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::5                 16976                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::6                 16977                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::7                 16979                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::8                    31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::9                    29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::10                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::11                   30                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::12                   28                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::13                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::14                   31                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::15                   29                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::16                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::17                   12                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::21                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::22                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::23                    6                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::24                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::25                    4                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::26                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::27                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::28                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::29                    3                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::30                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::31                    2                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::15                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::16                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::17                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::18                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::19                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::20                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::21                  210                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::22                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::23                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::24                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::25                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::26                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::27                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::28                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::29                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::30                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::31                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::32                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::33                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::34                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::35                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::36                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::37                  212                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::38                  211                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls03.bytesPerActivate::samples        17894                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::mean   252.534257                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::gmean   248.628246                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::stdev    25.834311                       # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::32-63          220      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::64-95           15      0.08%      1.31% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::96-127            8      0.04%      1.36% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::160-191            9      0.05%      1.41% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::192-223           15      0.08%      1.49% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::224-255          211      1.18%      2.67% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::256-287        17416     97.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls03.bytesPerActivate::total        17894                       # Bytes accessed per row activation
system.mem_ctrls03.rdPerTurnAround::samples          212                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::mean   644.632075                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::gmean   350.621059                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::stdev   596.723063                       # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::0-63           32     15.09%     15.09% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::64-127           22     10.38%     25.47% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::128-191           14      6.60%     32.08% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::192-255           11      5.19%     37.26% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::256-319            5      2.36%     39.62% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::320-383            4      1.89%     41.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::384-447            9      4.25%     45.75% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::448-511           11      5.19%     50.94% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::512-575            7      3.30%     54.25% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::576-639            5      2.36%     56.60% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::640-703            9      4.25%     60.85% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::704-767            6      2.83%     63.68% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::768-831            9      4.25%     67.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::832-895            5      2.36%     70.28% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::896-959            8      3.77%     74.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::960-1023            7      3.30%     77.36% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1024-1087            3      1.42%     78.77% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1088-1151            8      3.77%     82.55% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1152-1215            1      0.47%     83.02% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1216-1279            5      2.36%     85.38% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1280-1343            6      2.83%     88.21% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1344-1407            2      0.94%     89.15% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1408-1471            3      1.42%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1472-1535            2      0.94%     91.51% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1536-1599            1      0.47%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1600-1663            1      0.47%     92.45% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1664-1727            1      0.47%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1728-1791            3      1.42%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::1792-1855            4      1.89%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2048-2111            1      0.47%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2112-2175            1      0.47%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2176-2239            1      0.47%     97.64% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2304-2367            1      0.47%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2368-2431            1      0.47%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2432-2495            1      0.47%     99.06% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2496-2559            1      0.47%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::2752-2815            1      0.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls03.rdPerTurnAround::total          212                       # Reads before turning the bus around for writes
system.mem_ctrls03.wrPerTurnAround::samples          212                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::mean    23.962264                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::gmean    23.956183                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::stdev     0.485321                       # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::17              1      0.47%      0.47% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::23              1      0.47%      0.94% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::24            210     99.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls03.wrPerTurnAround::total          212                       # Writes before turning the bus around for reads
system.mem_ctrls03.totQLat                 3548468000                       # Total ticks spent queuing
system.mem_ctrls03.totMemAccLat            5855939300                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls03.totBusLat                435628800                       # Total ticks spent in databus transfers
system.mem_ctrls03.avgQLat                   26065.99                       # Average queueing delay per DRAM burst
system.mem_ctrls03.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls03.avgMemAccLat              43015.99                       # Average memory access latency per DRAM burst
system.mem_ctrls03.avgRdBW                      26.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBW                       0.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls03.avgRdBWSys                   26.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls03.avgWrBWSys                    0.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls03.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls03.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls03.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls03.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls03.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls03.avgWrQLen                    31.06                       # Average write queue length when enqueuing
system.mem_ctrls03.readRowHits                 119082                       # Number of row buffer hits during reads
system.mem_ctrls03.writeRowHits                  4238                       # Number of row buffer hits during writes
system.mem_ctrls03.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls03.writeRowHitRate              83.69                       # Row buffer hit rate for writes
system.mem_ctrls03.avgGap                  9433605.31                       # Average gap between requests
system.mem_ctrls03.pageHitRate                  87.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls03.memoryStateTime::IDLE 161297975850                       # Time in different power states
system.mem_ctrls03.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls03.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT    1710299450                       # Time in different power states
system.mem_ctrls03.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls03.actEnergy::0          7249132.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::1          7110028.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::2          6145372.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::3          7168089.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::4          6497971.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::5          6680620.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::6          6130857.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.actEnergy::7          6201014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls03.preEnergy::0               4890288                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::1               4796448                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::2               4145688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::3               4835616                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::4               4383552                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::5               4506768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::6          4135896.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.preEnergy::7          4183224.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls03.readEnergy::0         39143270.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::1         37082572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::2         31881907.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::3         38324083.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::4         34284057.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::5         35396275.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::6             31993728                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.readEnergy::7         31945305.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls03.writeEnergy::0        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::1        6230753.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::2        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::3        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::4        5305098.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::5             5412096                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::6        5169484.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.writeEnergy::7        5427855.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls03.actBackEnergy::0      1950033438.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::1      1957953611.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::2      1949752232.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::3      1955573127.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::4      1948595944.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::5      1953637516.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::6      1948291427.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.actBackEnergy::7      1957616645.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls03.preBackEnergy::0       87445292640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::1       87438345120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::2       87445539312                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::3       87440433264                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::4       87446553600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::5      87442131168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::6       87446820720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.preBackEnergy::7       87438640704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls03.totalEnergy::0        95784094669.440002                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::1        95783427279.360001                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::2        95774787841.919998                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::3        95783820079.679993                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::4        95777528968.320007                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::5        95779673189.760025                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::6        95774450858.880005                       # Total energy per rank (pJ)
system.mem_ctrls03.totalEnergy::7        95775923494.079987                       # Total energy per rank (pJ)
system.mem_ctrls03.averagePower::0          64.460670                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::1          64.460220                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::2          64.454406                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::3          64.460485                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::4          64.456251                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::5          64.457694                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::6          64.454180                       # Core power per rank (mW)
system.mem_ctrls03.averagePower::7          64.455171                       # Core power per rank (mW)
system.mem_ctrls11.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls11.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls11.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls11.atomic_min_count                 0                       # atomic min count
system.mem_ctrls11.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls11.bytes_read::system.cpu0.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu0.data       112640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu1.data      2066688                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.inst         8192                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu2.data       184320                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.inst        16640                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu3.data      2052608                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_read::total          4473344                       # Number of bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu0.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu1.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu3.inst        16640                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_inst_read::total        56832                       # Number of instructions bytes read from this memory
system.mem_ctrls11.bytes_written::writebacks       160768                       # Number of bytes written to this memory
system.mem_ctrls11.bytes_written::total        160768                       # Number of bytes written to this memory
system.mem_ctrls11.num_reads::system.cpu0.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu0.data          440                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu1.data         8073                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.inst           32                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu2.data          720                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.inst           65                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu3.data         8018                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_reads::total             17474                       # Number of read requests responded to by this memory
system.mem_ctrls11.num_writes::writebacks          628                       # Number of write requests responded to by this memory
system.mem_ctrls11.num_writes::total              628                       # Number of write requests responded to by this memory
system.mem_ctrls11.bw_read::system.cpu0.inst        87573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu0.data       676001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.inst        99864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu1.data     12403074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.inst        49164                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu2.data      1106183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.inst        99864                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu3.data     12318574                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.inst         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::system.cpu7.data         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_read::total            26846442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu0.inst        87573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu1.inst        99864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu2.inst        49164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu3.inst        99864                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::system.cpu7.inst         4609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_inst_read::total         341073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::writebacks        964837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_write::total             964837                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls11.bw_total::writebacks        964837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.inst        87573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu0.data       676001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.inst        99864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu1.data     12403074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.inst        49164                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu2.data      1106183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.inst        99864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu3.data     12318574                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.inst         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::system.cpu7.data         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.bw_total::total           27811279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls11.readReqs                     17474                       # Number of read requests accepted
system.mem_ctrls11.writeReqs                      628                       # Number of write requests accepted
system.mem_ctrls11.readBursts                  139792                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls11.writeBursts                   5024                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls11.bytesReadDRAM              4465888                       # Total number of bytes read from DRAM
system.mem_ctrls11.bytesReadWrQ                  7456                       # Total number of bytes read from write queue
system.mem_ctrls11.bytesWritten                160512                       # Total number of bytes written to DRAM
system.mem_ctrls11.bytesReadSys               4473344                       # Total read bytes from the system interface side
system.mem_ctrls11.bytesWrittenSys             160768                       # Total written bytes from the system interface side
system.mem_ctrls11.servicedByWrQ                  233                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls11.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls11.neitherReadNorWriteReqs            3                       # Number of requests that are neither read nor write
system.mem_ctrls11.perBankRdBursts::0            8144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::1           10208                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::2            8128                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::3            9232                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::4            8016                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::5           10096                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::6            8024                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::7            9000                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::8            9209                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::9            9144                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::10           7817                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::11           8530                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::12           8777                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::13           9368                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::14           8690                       # Per bank write bursts
system.mem_ctrls11.perBankRdBursts::15           7176                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::0             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::1             264                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::2             280                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::3             384                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::4             560                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::5             239                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::7             313                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::8             312                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::9             232                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::10            192                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::11            304                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::12            424                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::13            312                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::14            336                       # Per bank write bursts
system.mem_ctrls11.perBankWrBursts::15            352                       # Per bank write bursts
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls11.totGap                166658503000                       # Total gap between requests
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls11.readPktSize::5              139792                       # Read request sizes (log2)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls11.writePktSize::5               5024                       # Write request sizes (log2)
system.mem_ctrls11.rdQLenPdf::0                 17437                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::1                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::2                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::3                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::4                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::5                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::6                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::7                 17430                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::8                    10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::9                    10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::10                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::11                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::12                   10                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::13                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::14                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::15                   11                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::16                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::17                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::18                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::19                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::20                    4                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::21                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::22                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::23                    3                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::15                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::16                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::17                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::18                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::19                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::20                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::21                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::22                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::23                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::24                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::25                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::26                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::27                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::28                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::29                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::30                  210                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::31                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::32                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::33                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::34                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::35                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::36                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::37                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::38                  209                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls11.bytesPerActivate::samples        18319                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::mean   252.546536                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::gmean   248.660688                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::stdev    25.780736                       # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::32-63          223      1.22%      1.22% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::64-95           18      0.10%      1.32% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::96-127            7      0.04%      1.35% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::160-191            7      0.04%      1.39% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::192-223           19      0.10%      1.50% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::224-255          214      1.17%      2.66% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::256-287        17831     97.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls11.bytesPerActivate::total        18319                       # Bytes accessed per row activation
system.mem_ctrls11.rdPerTurnAround::samples          209                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::mean   664.760766                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::gmean   367.124888                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::stdev   590.299590                       # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::0-63           28     13.40%     13.40% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::64-127           25     11.96%     25.36% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::128-191           13      6.22%     31.58% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::192-255            7      3.35%     34.93% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::256-319            2      0.96%     35.89% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::320-383            3      1.44%     37.32% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::384-447            7      3.35%     40.67% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::448-511           12      5.74%     46.41% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::512-575           10      4.78%     51.20% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::576-639           10      4.78%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::640-703            8      3.83%     59.81% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::704-767            6      2.87%     62.68% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::768-831            5      2.39%     65.07% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::832-895            8      3.83%     68.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::896-959            6      2.87%     71.77% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::960-1023            9      4.31%     76.08% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1024-1087            4      1.91%     77.99% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1088-1151            4      1.91%     79.90% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1152-1215            2      0.96%     80.86% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1216-1279            5      2.39%     83.25% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1280-1343            4      1.91%     85.17% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1344-1407            3      1.44%     86.60% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1408-1471            5      2.39%     89.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1472-1535            6      2.87%     91.87% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1536-1599            4      1.91%     93.78% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1600-1663            2      0.96%     94.74% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1728-1791            2      0.96%     95.69% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1856-1919            3      1.44%     97.13% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::1920-1983            1      0.48%     97.61% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2176-2239            2      0.96%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2240-2303            1      0.48%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::2624-2687            1      0.48%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::3136-3199            1      0.48%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls11.rdPerTurnAround::total          209                       # Reads before turning the bus around for writes
system.mem_ctrls11.wrPerTurnAround::samples          209                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::24            209    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls11.wrPerTurnAround::total          209                       # Writes before turning the bus around for reads
system.mem_ctrls11.totQLat                 3616069650                       # Total ticks spent queuing
system.mem_ctrls11.totMemAccLat            5981594700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls11.totBusLat                446588800                       # Total ticks spent in databus transfers
system.mem_ctrls11.avgQLat                   25910.69                       # Average queueing delay per DRAM burst
system.mem_ctrls11.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls11.avgMemAccLat              42860.69                       # Average memory access latency per DRAM burst
system.mem_ctrls11.avgRdBW                      26.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBW                       0.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls11.avgRdBWSys                   26.85                       # Average system read bandwidth in MiByte/s
system.mem_ctrls11.avgWrBWSys                    0.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls11.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls11.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls11.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls11.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls11.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls11.avgWrQLen                    31.08                       # Average write queue length when enqueuing
system.mem_ctrls11.readRowHits                 122075                       # Number of row buffer hits during reads
system.mem_ctrls11.writeRowHits                  4181                       # Number of row buffer hits during writes
system.mem_ctrls11.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls11.writeRowHitRate              83.22                       # Row buffer hit rate for writes
system.mem_ctrls11.avgGap                  9206634.79                       # Average gap between requests
system.mem_ctrls11.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls11.memoryStateTime::IDLE 161245263550                       # Time in different power states
system.mem_ctrls11.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls11.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT    1759511750                       # Time in different power states
system.mem_ctrls11.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls11.actEnergy::0               7036848                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::1          6736867.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::2          6963667.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::3          6549379.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::4          6681830.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::5               6444144                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::6          6802185.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.actEnergy::7               6274800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls11.preEnergy::0               4747080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::1               4544712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::2               4697712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::3               4418232                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::4               4507584                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::5               4347240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::6               4588776                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.preEnergy::7               4233000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls11.readEnergy::0         37746508.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::1         35644876.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::2         36879897.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::3             34617024                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::4             35328384                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::5         33733939.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::6         35828582.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.readEnergy::7         32508902.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls11.writeEnergy::0        5663416.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::1        5597061.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::2             5723136                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::3        5408363.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::4        5368135.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::5        5388042.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::6        5447761.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.writeEnergy::7        5291827.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls11.actBackEnergy::0      1947139845.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::1      1949673983.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::2      1952707714.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::3      1950056694.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::4      1955061495.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::5      1952534033.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::6      1962353482.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.actBackEnergy::7      1960658858.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls11.preBackEnergy::0       87447830880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::1       87445607952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::2       87442946784                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::3       87445272240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::4       87440882064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::5       87443099136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::6       87434485584                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.preBackEnergy::7       87435972096                       # Energy for precharge background per rank (pJ)
system.mem_ctrls11.totalEnergy::0        95782073323.199997                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::1        95779714197.119995                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::2        95781827656.319992                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::3        95778230678.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::4        95779738238.399994                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::5        95777455279.679993                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::6        95781415117.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.totalEnergy::7        95776848229.440002                       # Total energy per rank (pJ)
system.mem_ctrls11.averagePower::0          64.459309                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::1          64.457722                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::2          64.459144                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::3          64.456723                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::4          64.457738                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::5          64.456201                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::6          64.458866                       # Core power per rank (mW)
system.mem_ctrls11.averagePower::7          64.455793                       # Core power per rank (mW)
system.realview.vram.atomic_fadd_count              0                       # atomic fadd count
system.realview.vram.atomic_min_count               0                       # atomic min count
system.realview.vram.atomic_inc_count               0                       # atomic inc count
system.mem_ctrls05.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls05.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls05.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls05.atomic_min_count                 0                       # atomic min count
system.mem_ctrls05.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls05.bytes_read::system.cpu0.inst        28416                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu0.data       112640                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.inst         9472                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu1.data      2028800                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.inst        15872                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu2.data       176128                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu3.data      2019584                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_read::total          4401664                       # Number of bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu0.inst        28416                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu2.inst        15872                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu3.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_inst_read::total        64512                       # Number of instructions bytes read from this memory
system.mem_ctrls05.bytes_written::writebacks       155904                       # Number of bytes written to this memory
system.mem_ctrls05.bytes_written::total        155904                       # Number of bytes written to this memory
system.mem_ctrls05.num_reads::system.cpu0.inst          111                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu0.data          440                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu1.data         7925                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.inst           62                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu2.data          688                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu3.data         7889                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_reads::total             17194                       # Number of read requests responded to by this memory
system.mem_ctrls05.num_writes::writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls05.num_writes::total              609                       # Number of write requests responded to by this memory
system.mem_ctrls05.bw_read::system.cpu0.inst       170537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu0.data       676001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.inst        56846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu1.data     12175692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.inst        95255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu2.data      1057019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.inst        61455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu3.data     12120383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::system.cpu7.inst         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_read::total            26416259                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu0.inst       170537                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu1.inst        56846                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu2.inst        95255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu3.inst        61455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::system.cpu7.inst         3073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_inst_read::total         387164                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::writebacks        935646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_write::total             935646                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls05.bw_total::writebacks        935646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.inst       170537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu0.data       676001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.inst        56846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu1.data     12175692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.inst        95255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu2.data      1057019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.inst        61455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu3.data     12120383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::system.cpu7.inst         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.bw_total::total           27351906                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls05.readReqs                     17194                       # Number of read requests accepted
system.mem_ctrls05.writeReqs                      609                       # Number of write requests accepted
system.mem_ctrls05.readBursts                  137552                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls05.writeBursts                   4872                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls05.bytesReadDRAM              4392768                       # Total number of bytes read from DRAM
system.mem_ctrls05.bytesReadWrQ                  8896                       # Total number of bytes read from write queue
system.mem_ctrls05.bytesWritten                155904                       # Total number of bytes written to DRAM
system.mem_ctrls05.bytesReadSys               4401664                       # Total read bytes from the system interface side
system.mem_ctrls05.bytesWrittenSys             155904                       # Total written bytes from the system interface side
system.mem_ctrls05.servicedByWrQ                  278                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls05.mergedWrBursts                   8                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls05.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls05.perBankRdBursts::0           10218                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::1            9073                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::2            8512                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::3            8048                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::4            7552                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::5            8081                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::6            8857                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::7            8056                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::8            8008                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::9            8057                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::10           8737                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::11           9441                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::12           8568                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::13           8777                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::14           8520                       # Per bank write bursts
system.mem_ctrls05.perBankRdBursts::15           8769                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::0             273                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::1             408                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::3             312                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::4             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::5             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::6             256                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::7             336                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::8             232                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::9             400                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::10            240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::11            271                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::12            280                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::13            368                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::14            240                       # Per bank write bursts
system.mem_ctrls05.perBankWrBursts::15            280                       # Per bank write bursts
system.mem_ctrls05.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls05.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls05.totGap                166654745000                       # Total gap between requests
system.mem_ctrls05.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls05.readPktSize::5              137552                       # Read request sizes (log2)
system.mem_ctrls05.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls05.writePktSize::5               4872                       # Write request sizes (log2)
system.mem_ctrls05.rdQLenPdf::0                 17166                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::1                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::2                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::3                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::4                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::5                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::6                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::7                 17156                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::8                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::9                     2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::10                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::11                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::12                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::13                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::14                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::15                    2                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::16                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::17                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::18                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::15                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::16                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::17                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::18                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::19                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::20                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::21                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::22                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::23                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::24                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::25                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::26                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::27                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::28                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::29                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::30                  202                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::31                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::32                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::33                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::34                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::35                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::36                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::37                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::38                  203                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls05.bytesPerActivate::samples        18020                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::mean   252.423529                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::gmean   248.455687                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::stdev    26.145545                       # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::32-63          222      1.23%      1.23% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::64-95           19      0.11%      1.34% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::96-127           10      0.06%      1.39% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::128-159            4      0.02%      1.42% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::160-191           10      0.06%      1.47% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::192-223           19      0.11%      1.58% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::224-255          212      1.18%      2.75% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::256-287        17524     97.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls05.bytesPerActivate::total        18020                       # Bytes accessed per row activation
system.mem_ctrls05.rdPerTurnAround::samples          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::mean   677.842365                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::gmean   378.902949                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::stdev   614.768446                       # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::0-63           21     10.34%     10.34% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::64-127           33     16.26%     26.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::128-191            7      3.45%     30.05% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::192-255            8      3.94%     33.99% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::256-319            4      1.97%     35.96% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::320-383            7      3.45%     39.41% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::384-447            9      4.43%     43.84% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::448-511            9      4.43%     48.28% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::512-575           10      4.93%     53.20% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::576-639            7      3.45%     56.65% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::640-703           10      4.93%     61.58% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::704-767            2      0.99%     62.56% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::768-831            5      2.46%     65.02% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::832-895            6      2.96%     67.98% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::896-959            4      1.97%     69.95% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::960-1023            8      3.94%     73.89% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1024-1087            5      2.46%     76.35% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1088-1151            4      1.97%     78.33% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1152-1215            5      2.46%     80.79% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1216-1279            4      1.97%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1280-1343            4      1.97%     84.73% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1344-1407            7      3.45%     88.18% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1408-1471            2      0.99%     89.16% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1472-1535            1      0.49%     89.66% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1536-1599            4      1.97%     91.63% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1664-1727            3      1.48%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1728-1791            1      0.49%     93.60% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1792-1855            3      1.48%     95.07% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1920-1983            3      1.48%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::1984-2047            1      0.49%     97.04% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2048-2111            1      0.49%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2304-2367            2      0.99%     98.52% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2560-2623            1      0.49%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2688-2751            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::2880-2943            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls05.rdPerTurnAround::total          203                       # Reads before turning the bus around for writes
system.mem_ctrls05.wrPerTurnAround::samples          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::24            203    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls05.wrPerTurnAround::total          203                       # Writes before turning the bus around for reads
system.mem_ctrls05.totQLat                 3571204400                       # Total ticks spent queuing
system.mem_ctrls05.totMemAccLat            5897998700                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls05.totBusLat                439276800                       # Total ticks spent in databus transfers
system.mem_ctrls05.avgQLat                   26015.16                       # Average queueing delay per DRAM burst
system.mem_ctrls05.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls05.avgMemAccLat              42965.16                       # Average memory access latency per DRAM burst
system.mem_ctrls05.avgRdBW                      26.36                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBW                       0.94                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls05.avgRdBWSys                   26.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls05.avgWrBWSys                    0.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls05.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls05.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls05.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls05.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls05.avgRdQLen                     7.99                       # Average read queue length when enqueuing
system.mem_ctrls05.avgWrQLen                    30.12                       # Average write queue length when enqueuing
system.mem_ctrls05.readRowHits                 120064                       # Number of row buffer hits during reads
system.mem_ctrls05.writeRowHits                  4062                       # Number of row buffer hits during writes
system.mem_ctrls05.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls05.writeRowHitRate              83.51                       # Row buffer hit rate for writes
system.mem_ctrls05.avgGap                  9361048.42                       # Average gap between requests
system.mem_ctrls05.pageHitRate                  87.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls05.memoryStateTime::IDLE 161338987150                       # Time in different power states
system.mem_ctrls05.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls05.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT    1665788150                       # Time in different power states
system.mem_ctrls05.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls05.actEnergy::0          7258204.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::1          6496156.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::2          6118761.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::3          6957014.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::4          6077635.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::5               6828192                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::6          6511276.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.actEnergy::7          6370963.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls05.preEnergy::0               4896408                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::1               4382328                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::2          4127736.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::3               4693224                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::4               4099992                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::5               4606320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::6               4392528                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.preEnergy::7               4297872                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls05.readEnergy::0         38879193.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::1             34182720                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::2         31874419.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::3         36345254.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::4         31820006.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::5         36422630.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::6         34497715.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.readEnergy::7         33396979.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls05.writeEnergy::0        5829719.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::1        5484257.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::2        5358182.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::3        5892341.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::4        5159116.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::5        5278556.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::6        5182341.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.writeEnergy::7        5096079.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls05.actBackEnergy::0      1951638704.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::1      1945466015.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::2      1941498596.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::3      1963612808.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::4        1946826792                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::5      1955663415.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::6      1951858131.840000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.actBackEnergy::7      1954246331.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls05.preBackEnergy::0       87443884512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::1       87449299152                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::2       87452779344                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::3       87433380912                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::4      87448105488.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::5       87440354064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::6       87443692032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.preBackEnergy::7       87441597120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls05.totalEnergy::0        95784295487.039993                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::1        95777219374.079987                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::2        95773665784.320007                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::3        95782790300.160004                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::4        95773997775.360016                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::5        95781061922.880005                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::6        95778042769.919998                       # Total energy per rank (pJ)
system.mem_ctrls05.totalEnergy::7        95776914090.240005                       # Total energy per rank (pJ)
system.mem_ctrls05.averagePower::0          64.460805                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::1          64.456043                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::2          64.453651                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::3          64.459792                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::4          64.453875                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::5          64.458629                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::6          64.456597                       # Core power per rank (mW)
system.mem_ctrls05.averagePower::7          64.455837                       # Core power per rank (mW)
system.mem_ctrls09.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls09.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls09.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls09.atomic_min_count                 0                       # atomic min count
system.mem_ctrls09.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls09.bytes_read::system.cpu0.dtb.walker         3072                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.inst        23552                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu0.data        98048                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.inst        17664                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu1.data      1957120                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu2.data       187392                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.inst        18944                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu3.data      1901824                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.inst         1536                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::system.cpu7.data          512                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_read::total          4222720                       # Number of bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu0.inst        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu1.inst        17664                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu2.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu3.inst        18944                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::system.cpu7.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_inst_read::total        74752                       # Number of instructions bytes read from this memory
system.mem_ctrls09.bytes_written::writebacks       168960                       # Number of bytes written to this memory
system.mem_ctrls09.bytes_written::total        168960                       # Number of bytes written to this memory
system.mem_ctrls09.num_reads::system.cpu0.dtb.walker           12                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu0.data          383                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.inst           69                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu1.data         7645                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu2.data          732                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.inst           74                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu3.data         7429                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::system.cpu7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_reads::total             16495                       # Number of read requests responded to by this memory
system.mem_ctrls09.num_writes::writebacks          660                       # Number of write requests responded to by this memory
system.mem_ctrls09.num_writes::total              660                       # Number of write requests responded to by this memory
system.mem_ctrls09.bw_read::system.cpu0.dtb.walker        18436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.inst       141346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu0.data       588428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.inst       106009                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu1.data     11745510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.inst        78355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu2.data      1124619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.inst       113691                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu3.data     11413655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.inst         9218                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::system.cpu7.data         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_read::total            25342340                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu0.inst       141346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu1.inst       106009                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu2.inst        78355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu3.inst       113691                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::system.cpu7.inst         9218                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_inst_read::total         448619                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::writebacks       1014001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_write::total            1014001                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls09.bw_total::writebacks       1014001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.dtb.walker        18436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.inst       141346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu0.data       588428                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.inst       106009                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu1.data     11745510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.inst        78355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu2.data      1124619                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.inst       113691                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu3.data     11413655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.inst         9218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::system.cpu7.data         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.bw_total::total           26356341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls09.readReqs                     16496                       # Number of read requests accepted
system.mem_ctrls09.writeReqs                      660                       # Number of write requests accepted
system.mem_ctrls09.readBursts                  131968                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls09.writeBursts                   5280                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls09.bytesReadDRAM              4217056                       # Total number of bytes read from DRAM
system.mem_ctrls09.bytesReadWrQ                  5920                       # Total number of bytes read from write queue
system.mem_ctrls09.bytesWritten                168448                       # Total number of bytes written to DRAM
system.mem_ctrls09.bytesReadSys               4222976                       # Total read bytes from the system interface side
system.mem_ctrls09.bytesWrittenSys             168960                       # Total written bytes from the system interface side
system.mem_ctrls09.servicedByWrQ                  185                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls09.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls09.neitherReadNorWriteReqs       259556                       # Number of requests that are neither read nor write
system.mem_ctrls09.perBankRdBursts::0            8440                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::1            7512                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::2            8712                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::3           10265                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::4            8265                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::5            6440                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::6            7721                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::7            7392                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::8            8505                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::9            8537                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::10           8056                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::11           9024                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::12           8016                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::13           7625                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::14           9185                       # Per bank write bursts
system.mem_ctrls09.perBankRdBursts::15           8088                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::0             264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::1             320                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::2             624                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::3             523                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::4             272                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::5             232                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::6             270                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::7             215                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::9             256                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::10            416                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::11            488                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::12            288                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::13            264                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::14            296                       # Per bank write bursts
system.mem_ctrls09.perBankWrBursts::15            208                       # Per bank write bursts
system.mem_ctrls09.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls09.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls09.totGap                166649693000                       # Total gap between requests
system.mem_ctrls09.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls09.readPktSize::5              131968                       # Read request sizes (log2)
system.mem_ctrls09.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls09.writePktSize::5               5280                       # Write request sizes (log2)
system.mem_ctrls09.rdQLenPdf::0                 16415                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::1                 16410                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::2                 16410                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::3                 16410                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::4                 16410                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::5                 16411                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::6                 16413                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::7                 16413                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::8                    37                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::9                    36                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::10                   36                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::11                   36                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::12                   36                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::13                   35                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::14                   35                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::15                   35                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::16                   20                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::17                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::18                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::19                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::24                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::25                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::26                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::27                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::28                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::29                    7                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::15                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::16                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::17                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::18                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::19                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::20                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::21                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::22                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::23                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::24                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::25                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::26                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::27                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::28                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::29                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::30                  221                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::31                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::32                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::33                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::34                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::35                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::36                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::37                  220                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::38                  219                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls09.bytesPerActivate::samples        17385                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::mean   252.257923                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::gmean   248.036483                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::stdev    26.835160                       # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::32-63          233      1.34%      1.34% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::64-95           13      0.07%      1.42% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::96-127            8      0.05%      1.46% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::128-159            2      0.01%      1.47% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::160-191            7      0.04%      1.51% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::192-223           14      0.08%      1.59% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::224-255          227      1.31%      2.90% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::256-287        16881     97.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls09.bytesPerActivate::total        17385                       # Bytes accessed per row activation
system.mem_ctrls09.rdPerTurnAround::samples          219                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::mean   600.068493                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::gmean   341.843851                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::stdev   538.641129                       # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::0-63           30     13.70%     13.70% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::64-127           27     12.33%     26.03% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::128-191            9      4.11%     30.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::192-255            8      3.65%     33.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::256-319            6      2.74%     36.53% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::320-383            9      4.11%     40.64% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::384-447           12      5.48%     46.12% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::448-511           11      5.02%     51.14% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::512-575            8      3.65%     54.79% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::576-639           12      5.48%     60.27% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::640-703            8      3.65%     63.93% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::704-767           10      4.57%     68.49% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::768-831           10      4.57%     73.06% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::832-895            8      3.65%     76.71% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::896-959            6      2.74%     79.45% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::960-1023            3      1.37%     80.82% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1024-1087            5      2.28%     83.11% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1088-1151            6      2.74%     85.84% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1216-1279            6      2.74%     88.58% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1280-1343            3      1.37%     89.95% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1344-1407            2      0.91%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1408-1471            2      0.91%     91.78% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1472-1535            4      1.83%     93.61% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1536-1599            2      0.91%     94.52% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1664-1727            2      0.91%     95.43% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1728-1791            4      1.83%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::1920-1983            1      0.46%     97.72% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2112-2175            2      0.91%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2432-2495            1      0.46%     99.09% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2496-2559            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::2560-2623            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls09.rdPerTurnAround::total          219                       # Reads before turning the bus around for writes
system.mem_ctrls09.wrPerTurnAround::samples          219                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::mean    24.036530                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::gmean    24.031548                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::stdev     0.540590                       # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::24            218     99.54%     99.54% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::32              1      0.46%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls09.wrPerTurnAround::total          219                       # Writes before turning the bus around for reads
system.mem_ctrls09.totQLat                 3460787050                       # Total ticks spent queuing
system.mem_ctrls09.totMemAccLat            5694508900                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls09.totBusLat                421705600                       # Total ticks spent in databus transfers
system.mem_ctrls09.avgQLat                   26261.26                       # Average queueing delay per DRAM burst
system.mem_ctrls09.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls09.avgMemAccLat              43211.26                       # Average memory access latency per DRAM burst
system.mem_ctrls09.avgRdBW                      25.31                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBW                       1.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls09.avgRdBWSys                   25.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls09.avgWrBWSys                    1.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls09.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls09.busUtil                       0.26                       # Data bus utilization in percentage
system.mem_ctrls09.busUtilRead                   0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls09.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls09.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls09.avgWrQLen                    31.35                       # Average write queue length when enqueuing
system.mem_ctrls09.readRowHits                 115270                       # Number of row buffer hits during reads
system.mem_ctrls09.writeRowHits                  4392                       # Number of row buffer hits during writes
system.mem_ctrls09.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls09.writeRowHitRate              83.18                       # Row buffer hit rate for writes
system.mem_ctrls09.avgGap                  9713784.86                       # Average gap between requests
system.mem_ctrls09.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls09.memoryStateTime::IDLE 161351866250                       # Time in different power states
system.mem_ctrls09.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls09.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT    1656481550                       # Time in different power states
system.mem_ctrls09.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls09.actEnergy::0          6369753.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::1          7576329.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::2               6014736                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::3               6259680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::4          6386083.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::5          6635865.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::6          6200409.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.actEnergy::7          6612883.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls09.preEnergy::0               4297056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::1               5111016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::2               4057560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::3               4222800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::4               4308072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::5               4476576                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::6          4182816.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.preEnergy::7               4461072                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls09.readEnergy::0         33465369.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::1         39403353.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::2         31575897.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::3         32743526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::4             33596160                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::5         34898572.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::6             32440512                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.readEnergy::7         34960473.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls09.writeEnergy::0        5514117.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::1             6759936                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::2        5195612.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::3        5314222.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::4        5162434.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::5        5480939.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::6        5042995.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.writeEnergy::7        5218836.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls09.actBackEnergy::0      1944108083.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::1      1965688502.400000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::2      1939698855.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::3      1946061149.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::4      1954267672.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::5      1953450593.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::6      1955259472.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.actBackEnergy::7      1956644435.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls09.preBackEnergy::0       87450490320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::1      87431560128.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::2       87454358064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::3       87448777104                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::4       87441578400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::5       87442295136                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::6       87440708400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.preBackEnergy::7       87439493520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls09.totalEnergy::0        95776153444.800003                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::1        95788008010.560013                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::2        95772809470.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::3        95775287227.199997                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::4        95777207567.040009                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::5        95779146428.160004                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::6        95775743350.080002                       # Total energy per rank (pJ)
system.mem_ctrls09.totalEnergy::7        95779299965.760010                       # Total energy per rank (pJ)
system.mem_ctrls09.averagePower::0          64.455325                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::1          64.463303                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::2          64.453075                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::3          64.454742                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::4          64.456035                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::5          64.457340                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::6          64.455049                       # Core power per rank (mW)
system.mem_ctrls09.averagePower::7          64.457443                       # Core power per rank (mW)
system.mem_ctrls15.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls15.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls15.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls15.atomic_min_count                 0                       # atomic min count
system.mem_ctrls15.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls15.bytes_read::system.cpu0.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu0.data        96512                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.dtb.walker         3584                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.inst         6400                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu1.data      1970688                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.inst         6144                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu2.data       175360                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.dtb.walker         7680                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.inst         7424                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu3.data      1970432                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_read::total          4269824                       # Number of bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu0.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu1.inst         6400                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu2.inst         6144                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu3.inst         7424                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_inst_read::total        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls15.bytes_written::writebacks       157696                       # Number of bytes written to this memory
system.mem_ctrls15.bytes_written::total        157696                       # Number of bytes written to this memory
system.mem_ctrls15.num_reads::system.cpu0.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu0.data          377                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.dtb.walker           14                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu1.data         7698                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.inst           24                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu2.data          685                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.dtb.walker           30                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.inst           29                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu3.data         7697                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_reads::total             16679                       # Number of read requests responded to by this memory
system.mem_ctrls15.num_writes::writebacks          616                       # Number of write requests responded to by this memory
system.mem_ctrls15.num_writes::total              616                       # Number of write requests responded to by this memory
system.mem_ctrls15.bw_read::system.cpu0.dtb.walker        12291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.inst       122909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu0.data       579210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.dtb.walker        21509                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.inst        38409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu1.data     11826938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.dtb.walker        10755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.inst        36873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu2.data      1052410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.dtb.walker        46091                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.inst        44555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu3.data     11825401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::system.cpu7.inst         7682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_read::total            25625031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu0.inst       122909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu1.inst        38409                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu2.inst        36873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu3.inst        44555                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::system.cpu7.inst         7682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_inst_read::total         250427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::writebacks        946401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_write::total             946401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls15.bw_total::writebacks        946401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.dtb.walker        12291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.inst       122909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu0.data       579210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.dtb.walker        21509                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.inst        38409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu1.data     11826938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.dtb.walker        10755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.inst        36873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu2.data      1052410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.dtb.walker        46091                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.inst        44555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu3.data     11825401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::system.cpu7.inst         7682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.bw_total::total           26571432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls15.readReqs                     16679                       # Number of read requests accepted
system.mem_ctrls15.writeReqs                      616                       # Number of write requests accepted
system.mem_ctrls15.readBursts                  133432                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls15.writeBursts                   4928                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls15.bytesReadDRAM              4260992                       # Total number of bytes read from DRAM
system.mem_ctrls15.bytesReadWrQ                  8832                       # Total number of bytes read from write queue
system.mem_ctrls15.bytesWritten                157952                       # Total number of bytes written to DRAM
system.mem_ctrls15.bytesReadSys               4269824                       # Total read bytes from the system interface side
system.mem_ctrls15.bytesWrittenSys             157696                       # Total written bytes from the system interface side
system.mem_ctrls15.servicedByWrQ                  276                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls15.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls15.neitherReadNorWriteReqs            1                       # Number of requests that are neither read nor write
system.mem_ctrls15.perBankRdBursts::0            7225                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::1            9593                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::2            8328                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::3            7932                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::4            6848                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::5            8817                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::6            8616                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::7            8320                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::8            8496                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::9            8442                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::10           6961                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::11          10320                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::12           8728                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::13           8073                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::14           7584                       # Per bank write bursts
system.mem_ctrls15.perBankRdBursts::15           8873                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::0             280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::1             352                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::2             304                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::3             400                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::4             264                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::5             376                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::6             312                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::7             256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::8             248                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::9             544                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::10            176                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::11            256                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::12            216                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::13            368                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::14            280                       # Per bank write bursts
system.mem_ctrls15.perBankWrBursts::15            304                       # Per bank write bursts
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls15.totGap                166637589000                       # Total gap between requests
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls15.readPktSize::5              133432                       # Read request sizes (log2)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls15.writePktSize::5               4928                       # Write request sizes (log2)
system.mem_ctrls15.rdQLenPdf::0                 16617                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::1                 16609                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::2                 16609                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::3                 16610                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::4                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::5                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::6                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::7                 16611                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::8                    22                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::9                    20                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::10                   20                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::11                   19                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::12                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::13                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::14                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::15                   18                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::16                   10                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::17                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::18                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::19                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::20                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::21                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::22                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::25                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::26                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::27                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::28                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::29                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::30                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::31                    5                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::15                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::16                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::17                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::18                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::19                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::20                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::21                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::22                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::23                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::24                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::25                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::26                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::27                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::28                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::29                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::30                  205                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::31                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::32                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::33                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::34                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::35                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::36                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::37                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::38                  206                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls15.bytesPerActivate::samples        17511                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::mean   252.352464                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::gmean   248.293359                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::stdev    26.431814                       # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::32-63          221      1.26%      1.26% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::64-95           19      0.11%      1.37% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::96-127           11      0.06%      1.43% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::160-191           11      0.06%      1.50% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::192-223           20      0.11%      1.61% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::224-255          207      1.18%      2.79% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::256-287        17022     97.21%    100.00% # Bytes accessed per row activation
system.mem_ctrls15.bytesPerActivate::total        17511                       # Bytes accessed per row activation
system.mem_ctrls15.rdPerTurnAround::samples          206                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::mean   649.533981                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::gmean   379.267984                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::stdev   540.828449                       # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::0-63           21     10.19%     10.19% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::64-127           28     13.59%     23.79% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::128-191           10      4.85%     28.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::192-255           10      4.85%     33.50% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::256-319            8      3.88%     37.38% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::320-383            7      3.40%     40.78% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::384-447           10      4.85%     45.63% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::448-511            4      1.94%     47.57% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::512-575            5      2.43%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::576-639            8      3.88%     53.88% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::640-703            7      3.40%     57.28% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::704-767            7      3.40%     60.68% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::832-895            9      4.37%     65.05% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::896-959           12      5.83%     70.87% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::960-1023            9      4.37%     75.24% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1024-1087            7      3.40%     78.64% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1088-1151            4      1.94%     80.58% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1152-1215            8      3.88%     84.47% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1216-1279            2      0.97%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1280-1343            7      3.40%     88.83% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1344-1407            2      0.97%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1408-1471            7      3.40%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1536-1599            1      0.49%     93.69% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1600-1663            3      1.46%     95.15% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1664-1727            3      1.46%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1728-1791            1      0.49%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1792-1855            2      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::1856-1919            2      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2048-2111            1      0.49%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::2816-2879            1      0.49%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls15.rdPerTurnAround::total          206                       # Reads before turning the bus around for writes
system.mem_ctrls15.wrPerTurnAround::samples          206                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::mean    23.961165                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::gmean    23.952808                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::stdev     0.557386                       # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::16              1      0.49%      0.49% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::24            205     99.51%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls15.wrPerTurnAround::total          206                       # Writes before turning the bus around for reads
system.mem_ctrls15.totQLat                 3460482900                       # Total ticks spent queuing
system.mem_ctrls15.totMemAccLat            5717477100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls15.totBusLat                426099200                       # Total ticks spent in databus transfers
system.mem_ctrls15.avgQLat                   25988.19                       # Average queueing delay per DRAM burst
system.mem_ctrls15.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls15.avgMemAccLat              42938.19                       # Average memory access latency per DRAM burst
system.mem_ctrls15.avgRdBW                      25.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBW                       0.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls15.avgRdBWSys                   25.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls15.avgWrBWSys                    0.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls15.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls15.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls15.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls15.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls15.avgRdQLen                     8.02                       # Average read queue length when enqueuing
system.mem_ctrls15.avgWrQLen                    31.03                       # Average write queue length when enqueuing
system.mem_ctrls15.readRowHits                 116460                       # Number of row buffer hits during reads
system.mem_ctrls15.writeRowHits                  4121                       # Number of row buffer hits during writes
system.mem_ctrls15.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls15.writeRowHitRate              83.62                       # Row buffer hit rate for writes
system.mem_ctrls15.avgGap                  9635015.26                       # Average gap between requests
system.mem_ctrls15.pageHitRate                  87.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls15.memoryStateTime::IDLE 161355062650                       # Time in different power states
system.mem_ctrls15.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls15.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT    1652413650                       # Time in different power states
system.mem_ctrls15.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls15.actEnergy::0          6826377.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::1          6643123.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::2          6072796.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::3          6373987.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::4          6510067.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::5          6367334.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::6          6528211.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.actEnergy::7               6295968                       # Energy for activate commands per rank (pJ)
system.mem_ctrls15.preEnergy::0               4605096                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::1               4481472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::2               4096728                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::3               4299912                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::4               4391712                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::5               4295424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::6               4403952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.preEnergy::7               4247280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls15.readEnergy::0         36029260.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::1         35002406.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::2             31502016                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::3             33371520                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::4         34152268.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::5         33494323.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::6         34336972.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.readEnergy::7         32855347.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls15.writeEnergy::0        5786588.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::1        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::2        5464350.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::3        5414584.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::4        5434490.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::5        5115985.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::6        5262382.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.writeEnergy::7        5228789.760000                       # Energy for write commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls15.actBackEnergy::0      1948682566.080000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::1      1948022533.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::2      1943239184.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::3      1949765748.480000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::4      1955138322.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::5      1957803678.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::6      1957766195.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.actBackEnergy::7      1955188719.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls15.preBackEnergy::0       87446477616                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::1       87447056592                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::2       87451252512                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::3       87445527456                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::4       87440814672                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::5       87438476640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::6       87438509520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.preBackEnergy::7       87440770464                       # Energy for precharge background per rank (pJ)
system.mem_ctrls15.totalEnergy::0        95780316249.600006                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::1        95778692026.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::2        95773536333.119995                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::3        95776661952.959991                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::4        95778350278.080002                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::5        95777462131.199997                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::6        95778715978.559998                       # Total energy per rank (pJ)
system.mem_ctrls15.totalEnergy::7        95776495313.279999                       # Total energy per rank (pJ)
system.mem_ctrls15.averagePower::0          64.458127                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::1          64.457034                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::2          64.453564                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::3          64.455668                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::4          64.456804                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::5          64.456206                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::6          64.457050                       # Core power per rank (mW)
system.mem_ctrls15.averagePower::7          64.455555                       # Core power per rank (mW)
system.realview.nvmem.atomic_fadd_count             0                       # atomic fadd count
system.realview.nvmem.atomic_min_count              0                       # atomic min count
system.realview.nvmem.atomic_inc_count              0                       # atomic inc count
system.mem_ctrls13.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls13.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls13.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls13.atomic_min_count                 0                       # atomic min count
system.mem_ctrls13.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls13.bytes_read::system.cpu0.inst        24576                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu0.data       112896                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.inst        20736                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu1.data      2112768                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.inst        20480                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu2.data       193536                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu3.data      2028288                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::system.cpu7.inst          512                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_read::total          4535808                       # Number of bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu0.inst        24576                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu1.inst        20736                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu2.inst        20480                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu3.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::system.cpu7.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_inst_read::total        88320                       # Number of instructions bytes read from this memory
system.mem_ctrls13.bytes_written::writebacks       184320                       # Number of bytes written to this memory
system.mem_ctrls13.bytes_written::total        184320                       # Number of bytes written to this memory
system.mem_ctrls13.num_reads::system.cpu0.inst           96                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu0.data          441                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.inst           81                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu1.data         8253                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.inst           80                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu2.data          756                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.inst           86                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu3.data         7923                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::system.cpu7.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_reads::total             17718                       # Number of read requests responded to by this memory
system.mem_ctrls13.num_writes::writebacks          720                       # Number of write requests responded to by this memory
system.mem_ctrls13.num_writes::total              720                       # Number of write requests responded to by this memory
system.mem_ctrls13.bw_read::system.cpu0.inst       147491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu0.data       677537                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.inst       124446                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu1.data     12679620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.inst       122909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu2.data      1161492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.inst       132127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu3.data     12172620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::system.cpu7.inst         3073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_read::total            27221315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu0.inst       147491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu1.inst       124446                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu2.inst       122909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu3.inst       132127                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::system.cpu7.inst         3073                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_inst_read::total         530046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::writebacks       1106183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_write::total            1106183                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls13.bw_total::writebacks       1106183                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.inst       147491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu0.data       677537                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.inst       124446                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu1.data     12679620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.inst       122909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu2.data      1161492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.inst       132127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu3.data     12172620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::system.cpu7.inst         3073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.bw_total::total           28327497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls13.readReqs                     17718                       # Number of read requests accepted
system.mem_ctrls13.writeReqs                      720                       # Number of write requests accepted
system.mem_ctrls13.readBursts                  141744                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls13.writeBursts                   5760                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls13.bytesReadDRAM              4529792                       # Total number of bytes read from DRAM
system.mem_ctrls13.bytesReadWrQ                  6016                       # Total number of bytes read from write queue
system.mem_ctrls13.bytesWritten                183584                       # Total number of bytes written to DRAM
system.mem_ctrls13.bytesReadSys               4535808                       # Total read bytes from the system interface side
system.mem_ctrls13.bytesWrittenSys             184320                       # Total written bytes from the system interface side
system.mem_ctrls13.servicedByWrQ                  188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls13.mergedWrBursts                   7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls13.neitherReadNorWriteReqs            4                       # Number of requests that are neither read nor write
system.mem_ctrls13.perBankRdBursts::0            7848                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::1            8810                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::2            8281                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::3           10656                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::4            9200                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::5           11864                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::6            8576                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::7            7192                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::8            8976                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::9            9024                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::10           8640                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::11           8529                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::12           7704                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::13           8024                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::14           8968                       # Per bank write bursts
system.mem_ctrls13.perBankRdBursts::15           9264                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::0             248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::1             312                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::2             248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::3             705                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::4             360                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::5             440                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::6             272                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::7             224                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::8             448                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::9             513                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::11            520                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::12            248                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::13            392                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::14            351                       # Per bank write bursts
system.mem_ctrls13.perBankWrBursts::15            224                       # Per bank write bursts
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls13.totGap                166660075000                       # Total gap between requests
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls13.readPktSize::5              141744                       # Read request sizes (log2)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls13.writePktSize::5               5760                       # Write request sizes (log2)
system.mem_ctrls13.rdQLenPdf::0                 17631                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::1                 17629                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::2                 17629                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::3                 17629                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::4                 17629                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::5                 17629                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::6                 17630                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::7                 17631                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::8                    35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::9                    34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::10                   34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::11                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::12                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::13                   35                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::14                   34                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::15                   33                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::17                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::18                   17                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::19                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::20                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::21                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::22                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::23                   16                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::24                   15                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::25                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::26                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::27                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::28                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::29                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::30                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::31                   14                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::15                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::16                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::17                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::18                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::19                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::20                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::21                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::22                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::23                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::24                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::25                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::26                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::27                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::28                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::29                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::30                  240                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::31                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::32                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::33                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::34                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::35                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::36                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::37                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::38                  239                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::39                    1                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls13.bytesPerActivate::samples        18689                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::mean   252.200546                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::gmean   247.973562                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::stdev    26.948486                       # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::32-63          248      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::64-95           17      0.09%      1.42% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::96-127           10      0.05%      1.47% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::128-159            6      0.03%      1.50% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::160-191           11      0.06%      1.56% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::192-223           17      0.09%      1.65% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::224-255          240      1.28%      2.94% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::256-287        18140     97.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls13.bytesPerActivate::total        18689                       # Bytes accessed per row activation
system.mem_ctrls13.rdPerTurnAround::samples          239                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::mean   591.246862                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::gmean   341.091011                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::stdev   538.834084                       # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::0-63           28     11.72%     11.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::64-127           31     12.97%     24.69% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::128-191           13      5.44%     30.13% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::192-255           11      4.60%     34.73% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::256-319            8      3.35%     38.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::320-383           14      5.86%     43.93% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::384-447           10      4.18%     48.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::448-511           13      5.44%     53.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::512-575            8      3.35%     56.90% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::576-639           12      5.02%     61.92% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::640-703           13      5.44%     67.36% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::704-767            8      3.35%     70.71% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::768-831            5      2.09%     72.80% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::832-895            9      3.77%     76.57% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::896-959            6      2.51%     79.08% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::960-1023            5      2.09%     81.17% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1024-1087            4      1.67%     82.85% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1088-1151            2      0.84%     83.68% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1152-1215            5      2.09%     85.77% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1216-1279            8      3.35%     89.12% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1280-1343            2      0.84%     89.96% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1344-1407            3      1.26%     91.21% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1408-1471            2      0.84%     92.05% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1472-1535            1      0.42%     92.47% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1536-1599            3      1.26%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1600-1663            2      0.84%     94.56% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1728-1791            2      0.84%     95.40% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1792-1855            1      0.42%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1856-1919            3      1.26%     97.07% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1920-1983            1      0.42%     97.49% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::1984-2047            1      0.42%     97.91% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2048-2111            1      0.42%     98.33% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2112-2175            2      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2176-2239            1      0.42%     99.58% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::2688-2751            1      0.42%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls13.rdPerTurnAround::total          239                       # Reads before turning the bus around for writes
system.mem_ctrls13.wrPerTurnAround::samples          239                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::mean    24.004184                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::gmean    24.004100                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::stdev     0.064685                       # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::24            238     99.58%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::25              1      0.42%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls13.wrPerTurnAround::total          239                       # Writes before turning the bus around for reads
system.mem_ctrls13.totQLat                 3698294900                       # Total ticks spent queuing
system.mem_ctrls13.totMemAccLat            6097669100                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls13.totBusLat                452979200                       # Total ticks spent in databus transfers
system.mem_ctrls13.avgQLat                   26126.02                       # Average queueing delay per DRAM burst
system.mem_ctrls13.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls13.avgMemAccLat              43076.02                       # Average memory access latency per DRAM burst
system.mem_ctrls13.avgRdBW                      27.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBW                       1.10                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls13.avgRdBWSys                   27.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls13.avgWrBWSys                    1.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls13.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls13.busUtil                       0.28                       # Data bus utilization in percentage
system.mem_ctrls13.busUtilRead                   0.27                       # Data bus utilization in percentage for reads
system.mem_ctrls13.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls13.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls13.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls13.readRowHits                 123819                       # Number of row buffer hits during reads
system.mem_ctrls13.writeRowHits                  4785                       # Number of row buffer hits during writes
system.mem_ctrls13.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls13.writeRowHitRate              83.17                       # Row buffer hit rate for writes
system.mem_ctrls13.avgGap                  9038945.38                       # Average gap between requests
system.mem_ctrls13.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls13.memoryStateTime::IDLE 161218317900                       # Time in different power states
system.mem_ctrls13.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls13.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT    1788977400                       # Time in different power states
system.mem_ctrls13.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls13.actEnergy::0               6707232                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::1               7372512                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::2          7377955.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::3          6520953.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::4          6279033.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::5               6595344                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::6          6337094.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.actEnergy::7          6830611.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls13.preEnergy::0               4524720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::1               4973520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::2               4977192                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::3               4399056                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::4               4235856                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::5               4449240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::6               4275024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.preEnergy::7               4607952                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls13.readEnergy::0         35501606.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::1         38993510.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::2         39739814.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::3         34171238.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::4             33116928                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::5         34302028.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::6         32574297.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.readEnergy::7             36199488                       # Energy for read commands per rank (pJ)
system.mem_ctrls13.writeEnergy::0        5636874.240000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::1        6118364.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::2        5616967.680000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::3        5567201.280000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::4        5202662.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::5        5570519.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::6        5577154.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.writeEnergy::7        5298462.720000                       # Energy for write commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls13.actBackEnergy::0      1942526237.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::1      1960477735.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::2      1954925570.880000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::3      1950113548.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::4      1945275151.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::5      1960518556.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::6      1959301912.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.actBackEnergy::7      1963483943.040000                       # Energy for active background per rank (pJ)
system.mem_ctrls13.preBackEnergy::0       87451877904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::1       87436130976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::2       87441001296                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::3      87445222368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::4       87449466576                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::5      87436095168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::6       87437162400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.preBackEnergy::7       87433493952                       # Energy for precharge background per rank (pJ)
system.mem_ctrls13.totalEnergy::0        95778683319.360001                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::1        95785975363.199997                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::2        95785547541.120010                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::3        95777903111.040024                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::4        95775484952.639999                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::5        95779439601.600021                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::6        95777136627.840012                       # Total energy per rank (pJ)
system.mem_ctrls13.totalEnergy::7        95781823153.919998                       # Total energy per rank (pJ)
system.mem_ctrls13.averagePower::0          64.457028                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::1          64.461935                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::2          64.461647                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::3          64.456503                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::4          64.454875                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::5          64.457537                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::6          64.455987                       # Core power per rank (mW)
system.mem_ctrls13.averagePower::7          64.459141                       # Core power per rank (mW)
system.mem_ctrls02.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls02.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls02.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls02.atomic_min_count                 0                       # atomic min count
system.mem_ctrls02.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls02.bytes_read::system.cpu0.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.inst        32256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu0.data       105984                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.inst        14592                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu1.data      1968384                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.dtb.walker          256                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.inst        13824                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu2.data       179456                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.dtb.walker         2048                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu3.data      2008064                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::system.cpu7.inst         1280                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_read::total          4340480                       # Number of bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu0.inst        32256                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu1.inst        14592                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu2.inst        13824                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu3.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::system.cpu7.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_inst_read::total        75008                       # Number of instructions bytes read from this memory
system.mem_ctrls02.bytes_written::writebacks       166400                       # Number of bytes written to this memory
system.mem_ctrls02.bytes_written::total        166400                       # Number of bytes written to this memory
system.mem_ctrls02.num_reads::system.cpu0.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.inst          126                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu0.data          414                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.inst           57                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu1.data         7689                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.inst           54                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu2.data          701                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.dtb.walker            8                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu3.data         7844                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::system.cpu7.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_reads::total             16955                       # Number of read requests responded to by this memory
system.mem_ctrls02.num_writes::writebacks          650                       # Number of write requests responded to by this memory
system.mem_ctrls02.num_writes::total              650                       # Number of write requests responded to by this memory
system.mem_ctrls02.bw_read::system.cpu0.dtb.walker         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.inst       193582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu0.data       636055                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.dtb.walker         6145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.inst        87573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu1.data     11813110                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.dtb.walker         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.inst        82964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu2.data      1076992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.dtb.walker        12291                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.inst        78355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu3.data     12051247                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::system.cpu7.inst         7682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_read::total            26049068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu0.inst       193582                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu1.inst        87573                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu2.inst        82964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu3.inst        78355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::system.cpu7.inst         7682                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_inst_read::total         450155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::writebacks        998637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_write::total             998637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls02.bw_total::writebacks        998637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.dtb.walker         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.inst       193582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu0.data       636055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.dtb.walker         6145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.inst        87573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu1.data     11813110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.dtb.walker         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.inst        82964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu2.data      1076992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.dtb.walker        12291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.inst        78355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu3.data     12051247                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::system.cpu7.inst         7682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.bw_total::total           27047705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls02.readReqs                     16955                       # Number of read requests accepted
system.mem_ctrls02.writeReqs                      650                       # Number of write requests accepted
system.mem_ctrls02.readBursts                  135640                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls02.writeBursts                   5200                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls02.bytesReadDRAM              4332896                       # Total number of bytes read from DRAM
system.mem_ctrls02.bytesReadWrQ                  7584                       # Total number of bytes read from write queue
system.mem_ctrls02.bytesWritten                165888                       # Total number of bytes written to DRAM
system.mem_ctrls02.bytesReadSys               4340480                       # Total read bytes from the system interface side
system.mem_ctrls02.bytesWrittenSys             166400                       # Total written bytes from the system interface side
system.mem_ctrls02.servicedByWrQ                  237                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls02.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls02.neitherReadNorWriteReqs           41                       # Number of requests that are neither read nor write
system.mem_ctrls02.perBankRdBursts::0            7489                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::1            8664                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::2            8648                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::3            8168                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::4            7688                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::5            7513                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::6            9664                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::7           10274                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::8            7905                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::9            8208                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::10           8049                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::11          10376                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::12           7521                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::13           8657                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::14           8592                       # Per bank write bursts
system.mem_ctrls02.perBankRdBursts::15           7987                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::0             240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::1             345                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::2             616                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::3             271                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::4             224                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::5             288                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::7             408                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::8             344                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::9             192                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::10            504                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::11            240                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::13            352                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::14            248                       # Per bank write bursts
system.mem_ctrls02.perBankWrBursts::15            352                       # Per bank write bursts
system.mem_ctrls02.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls02.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls02.totGap                166647551000                       # Total gap between requests
system.mem_ctrls02.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls02.readPktSize::5              135640                       # Read request sizes (log2)
system.mem_ctrls02.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls02.writePktSize::5               5200                       # Write request sizes (log2)
system.mem_ctrls02.rdQLenPdf::0                 16893                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::1                 16883                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::2                 16883                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::3                 16884                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::4                 16884                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::5                 16885                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::6                 16885                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::7                 16885                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::8                    19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::9                    19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::10                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::11                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::12                   20                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::13                   19                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::14                   23                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::15                   24                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::17                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::18                   16                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::19                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::20                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::21                   14                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::22                   10                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::23                    9                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::24                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::25                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::26                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::27                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::28                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::29                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::30                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::31                    6                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::15                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::16                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::17                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::18                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::19                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::20                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::21                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::22                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::23                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::24                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::25                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::26                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::27                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::28                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::29                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::30                  217                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::34                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::35                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::36                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::37                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::38                  216                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls02.bytesPerActivate::samples        17838                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::mean   252.202265                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::gmean   248.001762                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::stdev    26.918383                       # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::32-63          233      1.31%      1.31% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::64-95           19      0.11%      1.41% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::96-127           13      0.07%      1.49% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::128-159            2      0.01%      1.50% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::160-191           13      0.07%      1.57% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::192-223           19      0.11%      1.68% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::224-255          222      1.24%      2.92% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::256-287        17317     97.08%    100.00% # Bytes accessed per row activation
system.mem_ctrls02.bytesPerActivate::total        17838                       # Bytes accessed per row activation
system.mem_ctrls02.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::mean   624.569444                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::gmean   352.058711                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::stdev   578.313848                       # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::0-63           26     12.04%     12.04% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::64-127           23     10.65%     22.69% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::128-191           19      8.80%     31.48% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::192-255            8      3.70%     35.19% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::256-319            7      3.24%     38.43% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::320-383            6      2.78%     41.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::384-447           12      5.56%     46.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::448-511           10      4.63%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::512-575           10      4.63%     56.02% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::576-639            8      3.70%     59.72% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::640-703           10      4.63%     64.35% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::704-767            5      2.31%     66.67% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::768-831            8      3.70%     70.37% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::832-895            7      3.24%     73.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::896-959            6      2.78%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::960-1023            7      3.24%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1024-1087            5      2.31%     81.94% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1088-1151            3      1.39%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1152-1215            5      2.31%     85.65% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1216-1279            2      0.93%     86.57% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1280-1343            3      1.39%     87.96% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1344-1407            4      1.85%     89.81% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1408-1471            1      0.46%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1472-1535            2      0.93%     91.20% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1536-1599            2      0.93%     92.13% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1664-1727            2      0.93%     93.06% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1728-1791            4      1.85%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::1792-1855            4      1.85%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2048-2111            1      0.46%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2112-2175            3      1.39%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2240-2303            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::2496-2559            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::3136-3199            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls02.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls02.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::24            216    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls02.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls02.totQLat                 3544707750                       # Total ticks spent queuing
system.mem_ctrls02.totMemAccLat            5839788600                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls02.totBusLat                433289600                       # Total ticks spent in databus transfers
system.mem_ctrls02.avgQLat                   26178.95                       # Average queueing delay per DRAM burst
system.mem_ctrls02.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls02.avgMemAccLat              43128.95                       # Average memory access latency per DRAM burst
system.mem_ctrls02.avgRdBW                      26.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls02.avgRdBWSys                   26.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls02.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls02.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls02.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls02.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls02.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls02.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls02.avgWrQLen                    30.73                       # Average write queue length when enqueuing
system.mem_ctrls02.readRowHits                 118427                       # Number of row buffer hits during reads
system.mem_ctrls02.writeRowHits                  4322                       # Number of row buffer hits during writes
system.mem_ctrls02.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls02.writeRowHitRate              83.12                       # Row buffer hit rate for writes
system.mem_ctrls02.avgGap                  9465921.67                       # Average gap between requests
system.mem_ctrls02.pageHitRate                  87.30                       # Row buffer hit rate, read and write combined
system.mem_ctrls02.memoryStateTime::IDLE 161317459500                       # Time in different power states
system.mem_ctrls02.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls02.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT    1690465800                       # Time in different power states
system.mem_ctrls02.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls02.actEnergy::0          6394550.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::1          6733238.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::2          6289315.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::3               7206192                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::4               6202224                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::5          6491318.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::6          6242745.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.actEnergy::7          6655219.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls02.preEnergy::0               4313784                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::1               4542264                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::2               4242792                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::3               4861320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::4               4184040                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::5               4379064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::6               4211376                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.preEnergy::7               4489632                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls02.readEnergy::0         33718963.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::1         34893081.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::2         32991129.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::3             38717952                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::4             32295744                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::5             34352448                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::6             32500416                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.readEnergy::7             34806720                       # Energy for read commands per rank (pJ)
system.mem_ctrls02.writeEnergy::0        5368550.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::1        6078136.320000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::2        5344911.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::3        5510799.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::4        5291827.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::5        5252428.800000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::6        5261967.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.writeEnergy::7        5500846.080000                       # Energy for write commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls02.actBackEnergy::0      1946215350.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::1      1954715008.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::2      1944732548.160000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::3      1953597352.320000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::4      1950341895.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::5      1948710965.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::6      1955485575.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.actBackEnergy::7      1958937586.560000                       # Energy for active background per rank (pJ)
system.mem_ctrls02.preBackEnergy::0       87448641840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::1       87441186000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::2       87449942544                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::3       87442166400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::4       87445022064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::5       87446452704                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::6       87440510064                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.preBackEnergy::7       87437481984                       # Energy for precharge background per rank (pJ)
system.mem_ctrls02.totalEnergy::0        95776561783.680008                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::1        95780056473.600006                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::2        95775451985.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::3        95783968760.640015                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::4        95775246539.520004                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::5        95777547673.919998                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::6        95776120889.279999                       # Total energy per rank (pJ)
system.mem_ctrls02.totalEnergy::7        95779780732.800003                       # Total energy per rank (pJ)
system.mem_ctrls02.averagePower::0          64.455600                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::1          64.457952                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::2          64.454853                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::3          64.460585                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::4          64.454715                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::5          64.456264                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::6          64.455303                       # Core power per rank (mW)
system.mem_ctrls02.averagePower::7          64.457766                       # Core power per rank (mW)
system.mem_ctrls08.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls08.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls08.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls08.atomic_min_count                 0                       # atomic min count
system.mem_ctrls08.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls08.bytes_read::system.cpu0.dtb.walker         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.inst        23040                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu0.data        94464                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.dtb.walker         2816                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.inst         6912                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu1.data      1970432                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.dtb.walker         1024                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.inst        13568                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu2.data       177152                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.dtb.walker         3328                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.inst        10240                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu3.data      1907200                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::system.cpu7.inst         1792                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_read::total          4213760                       # Number of bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu0.inst        23040                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu1.inst         6912                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu2.inst        13568                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu3.inst        10240                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::system.cpu7.inst         1792                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_inst_read::total        55552                       # Number of instructions bytes read from this memory
system.mem_ctrls08.bytes_written::writebacks       165632                       # Number of bytes written to this memory
system.mem_ctrls08.bytes_written::total        165632                       # Number of bytes written to this memory
system.mem_ctrls08.num_reads::system.cpu0.dtb.walker            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.inst           90                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu0.data          369                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.dtb.walker           11                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu1.data         7697                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.dtb.walker            4                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu2.data          692                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.dtb.walker           13                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.inst           40                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu3.data         7450                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::system.cpu7.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_reads::total             16460                       # Number of read requests responded to by this memory
system.mem_ctrls08.num_writes::writebacks          647                       # Number of write requests responded to by this memory
system.mem_ctrls08.num_writes::total              647                       # Number of write requests responded to by this memory
system.mem_ctrls08.bw_read::system.cpu0.dtb.walker        10755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.inst       138273                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu0.data       566919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.dtb.walker        16900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.inst        41482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu1.data     11825401                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.dtb.walker         6145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.inst        81427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu2.data      1063165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.dtb.walker        19973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.inst        61455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu3.data     11445919                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::system.cpu7.inst        10755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_read::total            25288567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu0.inst       138273                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu1.inst        41482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu2.inst        81427                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu3.inst        61455                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::system.cpu7.inst        10755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_inst_read::total         333391                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::writebacks        994028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_write::total             994028                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls08.bw_total::writebacks        994028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.dtb.walker        10755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.inst       138273                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu0.data       566919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.dtb.walker        16900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.inst        41482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu1.data     11825401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.dtb.walker         6145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.inst        81427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu2.data      1063165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.dtb.walker        19973                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.inst        61455                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu3.data     11445919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::system.cpu7.inst        10755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.bw_total::total           26282596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls08.readReqs                     16460                       # Number of read requests accepted
system.mem_ctrls08.writeReqs                      647                       # Number of write requests accepted
system.mem_ctrls08.readBursts                  131680                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls08.writeBursts                   5176                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls08.bytesReadDRAM              4207744                       # Total number of bytes read from DRAM
system.mem_ctrls08.bytesReadWrQ                  6016                       # Total number of bytes read from write queue
system.mem_ctrls08.bytesWritten                165632                       # Total number of bytes written to DRAM
system.mem_ctrls08.bytesReadSys               4213760                       # Total read bytes from the system interface side
system.mem_ctrls08.bytesWrittenSys             165632                       # Total written bytes from the system interface side
system.mem_ctrls08.servicedByWrQ                  188                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls08.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls08.neitherReadNorWriteReqs           11                       # Number of requests that are neither read nor write
system.mem_ctrls08.perBankRdBursts::0            9608                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::1            7984                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::2            8144                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::3            8200                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::4            7528                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::5            7152                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::6           10249                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::7            8792                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::8            7394                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::9            8856                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::10           8736                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::11           7112                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::12           7568                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::13           7848                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::14           8433                       # Per bank write bursts
system.mem_ctrls08.perBankRdBursts::15           7888                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::0             288                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::2             537                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::3             496                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::4             200                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::5             367                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::6             240                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::7             280                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::9             272                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::10            488                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::11            248                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::12            256                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::13            304                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::14            216                       # Per bank write bursts
system.mem_ctrls08.perBankWrBursts::15            312                       # Per bank write bursts
system.mem_ctrls08.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls08.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls08.totGap                166625870000                       # Total gap between requests
system.mem_ctrls08.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls08.readPktSize::5              131680                       # Read request sizes (log2)
system.mem_ctrls08.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls08.writePktSize::5               5176                       # Write request sizes (log2)
system.mem_ctrls08.rdQLenPdf::0                 16393                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::1                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::2                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::3                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::4                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::5                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::6                 16389                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::7                 16390                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::8                    17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::9                    17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::10                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::11                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::12                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::13                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::14                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::15                   16                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::16                   17                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::17                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::18                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::19                   18                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::20                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::21                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::22                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::23                   19                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::24                   13                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::25                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::26                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::27                   12                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::28                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::29                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::30                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::31                   11                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::15                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::16                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::17                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::18                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::19                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::20                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::21                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::22                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::23                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::24                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::25                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::26                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::27                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::28                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::29                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::30                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::31                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::32                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::33                  216                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::34                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::35                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::36                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::37                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::38                  215                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls08.bytesPerActivate::samples        17345                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::mean   252.140444                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::gmean   247.871949                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::stdev    27.120267                       # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::32-63          231      1.33%      1.33% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::64-95           18      0.10%      1.44% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::96-127           12      0.07%      1.50% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::128-159            2      0.01%      1.52% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::160-191           13      0.07%      1.59% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::192-223           17      0.10%      1.69% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::224-255          226      1.30%      2.99% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::256-287        16826     97.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls08.bytesPerActivate::total        17345                       # Bytes accessed per row activation
system.mem_ctrls08.rdPerTurnAround::samples          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::mean   608.574074                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::gmean   358.999305                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::stdev   518.610006                       # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::0-63           22     10.19%     10.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::64-127           30     13.89%     24.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::128-191           11      5.09%     29.17% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::192-255           10      4.63%     33.80% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::256-319            8      3.70%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::320-383           11      5.09%     42.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::384-447           11      5.09%     47.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::448-511            8      3.70%     51.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::512-575           10      4.63%     56.02% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::576-639            7      3.24%     59.26% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::640-703            4      1.85%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::704-767            6      2.78%     63.89% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::768-831            9      4.17%     68.06% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::832-895            7      3.24%     71.30% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::896-959           11      5.09%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::960-1023            7      3.24%     79.63% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1024-1087            2      0.93%     80.56% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1088-1151            6      2.78%     83.33% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1152-1215            4      1.85%     85.19% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1216-1279            4      1.85%     87.04% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1280-1343            3      1.39%     88.43% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1344-1407            5      2.31%     90.74% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1408-1471            4      1.85%     92.59% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1472-1535            5      2.31%     94.91% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1536-1599            2      0.93%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1600-1663            2      0.93%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1664-1727            1      0.46%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1728-1791            1      0.46%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1792-1855            1      0.46%     98.15% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1920-1983            1      0.46%     98.61% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::1984-2047            1      0.46%     99.07% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2112-2175            1      0.46%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::2560-2623            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls08.rdPerTurnAround::total          216                       # Reads before turning the bus around for writes
system.mem_ctrls08.wrPerTurnAround::samples          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::mean    23.962963                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::gmean    23.959241                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::stdev     0.395931                       # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::19              1      0.46%      0.46% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::21              1      0.46%      0.93% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::24            214     99.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls08.wrPerTurnAround::total          216                       # Writes before turning the bus around for reads
system.mem_ctrls08.totQLat                 3434446400                       # Total ticks spent queuing
system.mem_ctrls08.totMemAccLat            5663235800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls08.totBusLat                420774400                       # Total ticks spent in databus transfers
system.mem_ctrls08.avgQLat                   26119.05                       # Average queueing delay per DRAM burst
system.mem_ctrls08.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls08.avgMemAccLat              43069.05                       # Average memory access latency per DRAM burst
system.mem_ctrls08.avgRdBW                      25.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBW                       0.99                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls08.avgRdBWSys                   25.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls08.avgWrBWSys                    0.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls08.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls08.busUtil                       0.26                       # Data bus utilization in percentage
system.mem_ctrls08.busUtilRead                   0.25                       # Data bus utilization in percentage for reads
system.mem_ctrls08.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls08.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls08.avgWrQLen                    30.64                       # Average write queue length when enqueuing
system.mem_ctrls08.readRowHits                 115003                       # Number of row buffer hits during reads
system.mem_ctrls08.writeRowHits                  4320                       # Number of row buffer hits during writes
system.mem_ctrls08.readRowHitRate               87.46                       # Row buffer hit rate for reads
system.mem_ctrls08.writeRowHitRate              83.46                       # Row buffer hit rate for writes
system.mem_ctrls08.avgGap                  9740215.70                       # Average gap between requests
system.mem_ctrls08.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls08.memoryStateTime::IDLE 161360048650                       # Time in different power states
system.mem_ctrls08.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls08.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT    1644349150                       # Time in different power states
system.mem_ctrls08.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls08.actEnergy::0          6674572.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::1          6820934.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::2          5876236.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::3               7124544                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::4          6252422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::5          6252422.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::6          6083078.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.actEnergy::7          6415718.400000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls08.preEnergy::0               4502688                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::1               4601424                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::2               3964128                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::3               4806240                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::4               4217904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::5               4217904                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::6          4103664.000000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.preEnergy::7               4328064                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls08.readEnergy::0         35350348.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::1         35496115.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::2         30609945.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::3         38274163.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::4         32719065.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::5         32354150.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::6         31480550.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.readEnergy::7         33402470.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls08.writeEnergy::0        5550612.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::1        6105093.120000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::2        5109350.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::3        5487575.040000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::4        5232107.520000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::5        5530705.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::6        5208883.200000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.writeEnergy::7        5341593.600000                       # Energy for write commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls08.actBackEnergy::0      1947764583.360000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::1      1954908990.720000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::2      1943508844.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::3      1955384781.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::4        1951999200                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::5      1950008267.520000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::6      1956288317.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.actBackEnergy::7      1959989797.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls08.preBackEnergy::0       87447282864                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::1       87441015840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::2      87451015968.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::3       87440598480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::4      87443568288.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::5       87445314720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::6       87439805904                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.preBackEnergy::7       87436558992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls08.totalEnergy::0        95779034414.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::1        95780857142.399994                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::2        95771993218.560013                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::3        95783584528.319992                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::4        95775897732.480011                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::5        95775586915.200012                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::6        95774879142.720001                       # Total energy per rank (pJ)
system.mem_ctrls08.totalEnergy::7        95777945380.800003                       # Total energy per rank (pJ)
system.mem_ctrls08.averagePower::0          64.457264                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::1          64.458491                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::2          64.452526                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::3          64.460326                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::4          64.455153                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::5          64.454944                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::6          64.454468                       # Core power per rank (mW)
system.mem_ctrls08.averagePower::7          64.456531                       # Core power per rank (mW)
system.mem_ctrls04.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.mem_ctrls04.clk_domain.clock               800                       # Clock period in ticks
system.mem_ctrls04.atomic_fadd_count                0                       # atomic fadd count
system.mem_ctrls04.atomic_min_count                 0                       # atomic min count
system.mem_ctrls04.atomic_inc_count                 0                       # atomic inc count
system.mem_ctrls04.bytes_read::system.cpu0.inst        23552                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu0.data        96768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.inst        17408                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu1.data      1959168                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.inst        10496                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu2.data       197888                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu3.data      1964032                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.inst          768                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::system.cpu7.data          256                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_read::total          4285184                       # Number of bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu0.inst        23552                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu1.inst        17408                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu2.inst        10496                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu3.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::system.cpu7.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_inst_read::total        67072                       # Number of instructions bytes read from this memory
system.mem_ctrls04.bytes_written::writebacks       167168                       # Number of bytes written to this memory
system.mem_ctrls04.bytes_written::total        167168                       # Number of bytes written to this memory
system.mem_ctrls04.num_reads::system.cpu0.inst           92                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu0.data          378                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.inst           68                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu1.data         7653                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.inst           41                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu2.data          773                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.inst           58                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu3.data         7672                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::system.cpu7.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_reads::total             16739                       # Number of read requests responded to by this memory
system.mem_ctrls04.num_writes::writebacks          653                       # Number of write requests responded to by this memory
system.mem_ctrls04.num_writes::total              653                       # Number of write requests responded to by this memory
system.mem_ctrls04.bw_read::system.cpu0.inst       141346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu0.data       580746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.inst       104473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu1.data     11757801                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.inst        62991                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu2.data      1187610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.inst        89109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu3.data     11786992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.inst         4609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::system.cpu7.data         1536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_read::total            25717213                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu0.inst       141346                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu1.inst       104473                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu2.inst        62991                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu3.inst        89109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::system.cpu7.inst         4609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_inst_read::total         402528                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::writebacks       1003246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_write::total            1003246                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls04.bw_total::writebacks       1003246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.inst       141346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu0.data       580746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.inst       104473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu1.data     11757801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.inst        62991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu2.data      1187610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.inst        89109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu3.data     11786992                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.inst         4609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::system.cpu7.data         1536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.bw_total::total           26720460                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls04.readReqs                     16739                       # Number of read requests accepted
system.mem_ctrls04.writeReqs                      653                       # Number of write requests accepted
system.mem_ctrls04.readBursts                  133912                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls04.writeBursts                   5224                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls04.bytesReadDRAM              4278560                       # Total number of bytes read from DRAM
system.mem_ctrls04.bytesReadWrQ                  6624                       # Total number of bytes read from write queue
system.mem_ctrls04.bytesWritten                166656                       # Total number of bytes written to DRAM
system.mem_ctrls04.bytesReadSys               4285184                       # Total read bytes from the system interface side
system.mem_ctrls04.bytesWrittenSys             167168                       # Total written bytes from the system interface side
system.mem_ctrls04.servicedByWrQ                  207                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls04.mergedWrBursts                   0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls04.neitherReadNorWriteReqs           16                       # Number of requests that are neither read nor write
system.mem_ctrls04.perBankRdBursts::0            9272                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::1            7968                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::2            8064                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::3            9121                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::4            7696                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::5            8273                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::6            8408                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::7            7880                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::8            9386                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::9            9354                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::10           7952                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::11           8890                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::12           7801                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::13           9048                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::14           7768                       # Per bank write bursts
system.mem_ctrls04.perBankRdBursts::15           6824                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::0             192                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::1             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::2             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::3             456                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::4             416                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::5             311                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::6             304                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::7             344                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::8             328                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::9             480                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::10            232                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::11            280                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::12            208                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::13            312                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::14            320                       # Per bank write bursts
system.mem_ctrls04.perBankWrBursts::15            353                       # Per bank write bursts
system.mem_ctrls04.numRdRetry                       0                       # Number of times read queue was full causing retry
system.mem_ctrls04.numWrRetry                       0                       # Number of times write queue was full causing retry
system.mem_ctrls04.totGap                166656983000                       # Total gap between requests
system.mem_ctrls04.readPktSize::0                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::1                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::2                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::3                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::4                   0                       # Read request sizes (log2)
system.mem_ctrls04.readPktSize::5              133912                       # Read request sizes (log2)
system.mem_ctrls04.writePktSize::0                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::1                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::2                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::3                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::4                  0                       # Write request sizes (log2)
system.mem_ctrls04.writePktSize::5               5224                       # Write request sizes (log2)
system.mem_ctrls04.rdQLenPdf::0                 16700                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::1                 16693                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::2                 16694                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::3                 16695                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::4                 16695                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::5                 16695                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::6                 16696                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::7                 16696                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::8                    20                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::9                    18                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::10                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::11                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::12                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::13                   17                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::14                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::15                   16                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::16                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::17                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::18                    1                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::19                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::20                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::21                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::22                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::23                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::24                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::25                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::26                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::27                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::28                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::29                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::30                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::31                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::32                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::33                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::34                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::35                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::36                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::37                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::38                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::39                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::40                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::41                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::42                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::43                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::44                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::45                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::46                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::47                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::48                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::49                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::50                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::51                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::52                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::53                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::54                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::55                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::56                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::57                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::58                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::59                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::60                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::61                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::62                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.rdQLenPdf::63                    0                       # What read queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::0                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::1                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::2                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::3                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::4                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::5                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::6                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::7                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::8                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::9                     0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::10                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::11                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::12                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::13                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::14                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::15                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::16                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::17                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::18                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::19                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::20                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::21                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::22                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::23                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::24                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::25                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::26                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::27                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::28                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::29                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::30                  218                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::31                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::32                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::33                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::34                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::35                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::36                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::37                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::38                  217                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::39                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::40                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::41                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::42                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::43                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::44                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::45                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::46                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::47                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::48                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::49                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::50                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::51                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::52                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::53                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::54                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::55                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::56                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::57                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::58                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::59                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::60                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::61                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::62                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.wrQLenPdf::63                    0                       # What write queue length does an incoming req see
system.mem_ctrls04.bytesPerActivate::samples        17618                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::mean   252.311046                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::gmean   248.144548                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::stdev    26.665401                       # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::32-63          232      1.32%      1.32% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::64-95           16      0.09%      1.41% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::96-127            6      0.03%      1.44% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::128-159            2      0.01%      1.45% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::160-191            6      0.03%      1.49% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::192-223           16      0.09%      1.58% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::224-255          223      1.27%      2.84% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::256-287        17117     97.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls04.bytesPerActivate::total        17618                       # Bytes accessed per row activation
system.mem_ctrls04.rdPerTurnAround::samples          217                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::mean   613.718894                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::gmean   358.658896                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::stdev   511.367085                       # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::0-63           23     10.60%     10.60% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::64-127           33     15.21%     25.81% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::128-191            8      3.69%     29.49% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::192-255            7      3.23%     32.72% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::256-319            6      2.76%     35.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::320-383           10      4.61%     40.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::384-447           12      5.53%     45.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::448-511            8      3.69%     49.31% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::512-575            5      2.30%     51.61% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::576-639            8      3.69%     55.30% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::640-703           11      5.07%     60.37% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::704-767           11      5.07%     65.44% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::768-831           10      4.61%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::832-895            7      3.23%     73.27% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::896-959            5      2.30%     75.58% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::960-1023            5      2.30%     77.88% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1024-1087            8      3.69%     81.57% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1088-1151            6      2.76%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1152-1215            5      2.30%     86.64% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1216-1279            4      1.84%     88.48% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1280-1343            2      0.92%     89.40% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1344-1407            7      3.23%     92.63% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1408-1471            1      0.46%     93.09% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1472-1535            2      0.92%     94.01% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1536-1599            2      0.92%     94.93% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1664-1727            4      1.84%     96.77% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1728-1791            2      0.92%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::1856-1919            2      0.92%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2048-2111            2      0.92%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::2176-2239            1      0.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls04.rdPerTurnAround::total          217                       # Reads before turning the bus around for writes
system.mem_ctrls04.wrPerTurnAround::samples          217                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::mean           24                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::gmean    24.000000                       # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::24            217    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls04.wrPerTurnAround::total          217                       # Writes before turning the bus around for reads
system.mem_ctrls04.totQLat                 3478383050                       # Total ticks spent queuing
system.mem_ctrls04.totMemAccLat            5744682800                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls04.totBusLat                427856000                       # Total ticks spent in databus transfers
system.mem_ctrls04.avgQLat                   26015.36                       # Average queueing delay per DRAM burst
system.mem_ctrls04.avgBusLat                  3200.00                       # Average bus latency per DRAM burst
system.mem_ctrls04.avgMemAccLat              42965.36                       # Average memory access latency per DRAM burst
system.mem_ctrls04.avgRdBW                      25.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBW                       1.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls04.avgRdBWSys                   25.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls04.avgWrBWSys                    1.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls04.peakBW                    10000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls04.busUtil                       0.27                       # Data bus utilization in percentage
system.mem_ctrls04.busUtilRead                   0.26                       # Data bus utilization in percentage for reads
system.mem_ctrls04.busUtilWrite                  0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls04.avgRdQLen                     8.00                       # Average read queue length when enqueuing
system.mem_ctrls04.avgWrQLen                    30.33                       # Average write queue length when enqueuing
system.mem_ctrls04.readRowHits                 116952                       # Number of row buffer hits during reads
system.mem_ctrls04.writeRowHits                  4343                       # Number of row buffer hits during writes
system.mem_ctrls04.readRowHitRate               87.47                       # Row buffer hit rate for reads
system.mem_ctrls04.writeRowHitRate              83.14                       # Row buffer hit rate for writes
system.mem_ctrls04.avgGap                  9582393.23                       # Average gap between requests
system.mem_ctrls04.pageHitRate                  87.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls04.memoryStateTime::IDLE 161345812400                       # Time in different power states
system.mem_ctrls04.memoryStateTime::REF    3621472200                       # Time in different power states
system.mem_ctrls04.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT    1658962900                       # Time in different power states
system.mem_ctrls04.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls04.actEnergy::0          6831820.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::1          6837868.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::2          6378825.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::3          6552403.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::4          6945523.200000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::5          6487084.800000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::6          6366729.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.actEnergy::7               6038928                       # Energy for activate commands per rank (pJ)
system.mem_ctrls04.preEnergy::0               4608768                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::1               4612848                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::2               4303176                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::3               4420272                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::4               4685472                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::5               4376208                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::6               4295016                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.preEnergy::7               4073880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls04.readEnergy::0         36226444.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::1         36206476.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::2         33367526.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::3             34207680                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::4             36890880                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::5         33982540.800000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::6         33325593.600000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.readEnergy::7         31013299.200000                       # Energy for read commands per rank (pJ)
system.mem_ctrls04.writeEnergy::0        5696593.920000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::1        5703229.440000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::2        5527388.160000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::3        5676687.360000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::4        5524070.400000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::5        5301780.480000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::6        5328322.560000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.writeEnergy::7        5278970.880000                       # Energy for write commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::0      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::1      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::2      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::3      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::4      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::5      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::6      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.refreshEnergy::7      6331908744.960000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls04.actBackEnergy::0      1947860616.960000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::1      1948125461.760000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::2      1947369997.440000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::3      1950390377.280000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::4      1954472106.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::5      1958494135.680000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::6      1950087556.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.actBackEnergy::7      1953670348.800000                       # Energy for active background per rank (pJ)
system.mem_ctrls04.preBackEnergy::0       87447198624                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::1       87446966304                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::2       87447628992                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::3       87444979536                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::4       87441399072                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::5       87437870976                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::6      87445245168.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.preBackEnergy::7      87442102368.000015                       # Energy for precharge background per rank (pJ)
system.mem_ctrls04.totalEnergy::0        95780331613.440002                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::1        95780360933.759995                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::2        95776484650.559998                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::3        95778135700.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::4        95781825868.800003                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::5        95778421470.719986                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::6        95776557131.520020                       # Total energy per rank (pJ)
system.mem_ctrls04.totalEnergy::7        95774086539.840012                       # Total energy per rank (pJ)
system.mem_ctrls04.averagePower::0          64.458137                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::1          64.458157                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::2          64.455548                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::3          64.456659                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::4          64.459143                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::5          64.456852                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::6          64.455597                       # Core power per rank (mW)
system.mem_ctrls04.averagePower::7          64.453934                       # Core power per rank (mW)
system.membus.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.membus.clk_domain.clock                    500                       # Clock period in ticks
system.membus.trans_dist::ReadReq              272209                       # Transaction distribution
system.membus.trans_dist::ReadResp             272208                       # Transaction distribution
system.membus.trans_dist::WriteReq                 74                       # Transaction distribution
system.membus.trans_dist::WriteResp                74                       # Transaction distribution
system.membus.trans_dist::Writeback             10737                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           331597                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          42941                       # Transaction distribution
system.membus.trans_dist::UpgradeResp          315894                       # Transaction distribution
system.membus.trans_dist::ReadExReq             40217                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1058                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio          530                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.Hmon-slave      1286479                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1287009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1287009                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio         1060                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.Hmon-slave     72655617                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     72656677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                72656677                       # Cumulative packet size per connected master and slave (bytes)
system.membus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadReq    136104500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadResp   4488456000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteReq        74000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteResp        37000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::Writeback    177160500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeReq    168266554                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeReq     21470500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeResp    157947000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExReq     20108500                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::ReadExResp     17457000                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.membus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.membus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadReq          333                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadResp          719                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteReq           38                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteResp            2                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::Writeback           10                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeReq            4                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeResp          324                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExReq           63                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::ReadExResp           52                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadReq       120000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadResp      5447964                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteResp        23000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::Writeback        36998                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeReq        30500                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeResp      2735000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExReq         4499                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::ReadExResp       415000                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.membus.failedReq                           448                       # # of times recvTimingReq fails due to busy xbar
system.membus.failedResp                         1097                       # # of times recvTimingResp fails due to busy xbar
system.membus.reqForwardingFail                     0                       # # of times xbar fails to forward req pkt to next component
system.membus.respForwardingFail                    0                       # # of times xbar fails to forward resp pkt to next component
system.membus.pimReqSuccess                         1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.membus.pimReqFail                            0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.membus.pimReqDelayedTime                     0                       # cumulative time PIM req pkts are delayed on this xbar
system.membus.pimRespSuccess                        1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.membus.pimRespFail                           0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.membus.pimRespDelayedTime                    0                       # cumulative time PIM resp pkts are delayed on this xbar
system.membus.totalReqDelayedTime              191997                       # cumulative time all req pkts are delayed on this xbar
system.membus.totalRespDelayedTime            8620964                       # cumulative time all resp pkts are delayed on this xbar
system.membus.snoops                            97803                       # Total snoops (count)
system.membus.snoop_fanout::samples            697509                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  697509    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              697509                       # Request fanout histogram
system.membus.reqLayer0.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer0.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer0.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer0.failed                    0                       # # of times layer fails timing
system.membus.reqLayer1.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer1.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer1.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer1.failed                    0                       # # of times layer fails timing
system.membus.reqLayer2.occupancy              169000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.succeeded                 265                       # # of times layer succeeds timing
system.membus.reqLayer2.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer2.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer2.failed                    0                       # # of times layer fails timing
system.membus.reqLayer3.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer3.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer3.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer3.failed                    0                       # # of times layer fails timing
system.membus.reqLayer4.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer4.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer4.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer4.failed                    0                       # # of times layer fails timing
system.membus.reqLayer5.occupancy           471646000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.3                       # Layer utilization (%)
system.membus.reqLayer5.succeeded              599707                       # # of times layer succeeds timing
system.membus.reqLayer5.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer5.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer5.failed                    0                       # # of times layer fails timing
system.membus.reqLayer6.succeeded                   0                       # # of times layer succeeds timing
system.membus.reqLayer6.failed                      0                       # # of times layer fails timing
system.membus.snoopLayer6.succeeded                 0                       # # of times layer succeeds timing
system.membus.snoopLayer6.failed                    0                       # # of times layer fails timing
system.membus.respLayer0.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer0.failed                     0                       # # of times layer fails timing
system.membus.respLayer1.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer1.failed                     0                       # # of times layer fails timing
system.membus.respLayer2.succeeded                  0                       # # of times layer succeeds timing
system.membus.respLayer2.failed                     0                       # # of times layer fails timing
system.membus.respLayer3.occupancy         4663897000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.8                       # Layer utilization (%)
system.membus.respLayer3.succeeded             589234                       # # of times layer succeeds timing
system.membus.respLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smcxbar.clk_domain.clock                  1000                       # Clock period in ticks
system.smcxbar.trans_dist::ReadReq             272017                       # Transaction distribution
system.smcxbar.trans_dist::ReadResp            272016                       # Transaction distribution
system.smcxbar.trans_dist::WriteReq                 1                       # Transaction distribution
system.smcxbar.trans_dist::WriteResp                1                       # Transaction distribution
system.smcxbar.trans_dist::Writeback            10737                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeReq          284332                       # Transaction distribution
system.smcxbar.trans_dist::SCUpgradeReq         31562                       # Transaction distribution
system.smcxbar.trans_dist::UpgradeResp         315894                       # Transaction distribution
system.smcxbar.trans_dist::ReadExReq             1058                       # Transaction distribution
system.smcxbar.trans_dist::ReadExResp            1058                       # Transaction distribution
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls00.port         8856                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls01.port         8772                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls02.port         8623                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls03.port         8773                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls04.port         8537                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls05.port         8685                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls06.port         8787                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls07.port         8644                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls08.port         8413                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls09.port       138074                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls10.port        36886                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls11.port         8839                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls12.port         8812                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls13.port         9135                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls14.port         8849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.mem_ctrls15.port         8545                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink0.master::total       297231                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls00.port         8740                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls01.port         8635                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls02.port         8725                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls03.port         8563                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls04.port         8581                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls05.port         8504                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls06.port         8760                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls07.port         8642                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls08.port         8416                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls09.port       138682                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls10.port        36922                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls11.port         8913                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls12.port         8971                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls13.port         8875                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls14.port         8825                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.mem_ctrls15.port         8367                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::system.pim_sys.s2p.slave            1                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink1.master::total       297122                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls00.port         8916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls01.port         8756                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls02.port         8661                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls03.port         8800                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls04.port         8393                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls05.port         8873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls06.port         8916                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls07.port         8657                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls08.port         8455                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls09.port       137996                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls10.port        36970                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls11.port         8957                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls12.port         8539                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls13.port         8982                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls14.port         8817                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::system.mem_ctrls15.port         8463                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink2.master::total       297151                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls00.port         9143                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls01.port         8606                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls02.port         8633                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls03.port         8571                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls04.port         8652                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls05.port         8955                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls06.port         8704                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls07.port         8561                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls08.port         8305                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls09.port       138011                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls10.port        36849                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls11.port         8873                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls12.port         8683                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls13.port         9172                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls14.port         8853                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::system.mem_ctrls15.port         8601                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count_system.seriallink3.master::total       297172                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_count::total               1188676                       # Packet count per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls00.port      1157632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls01.port      1139200                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls02.port      1120000                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls03.port      1140736                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls04.port      1115136                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls05.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls06.port      1145856                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls07.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls08.port      1092864                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls09.port      1103104                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls10.port      1156608                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls11.port      1150720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls12.port      1144064                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls13.port      1193728                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls14.port      1155840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.mem_ctrls15.port      1114368                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::system.pim_sys.s2p.slave            1                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink0.master::total     18187521                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls00.port      1142784                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls01.port      1127424                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls02.port      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls03.port      1118208                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls04.port      1118976                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls05.port      1106176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls06.port      1142272                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls07.port      1131264                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls08.port      1096960                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls09.port      1125632                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls10.port      1153536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls11.port      1163008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls12.port      1166848                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls13.port      1157120                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls14.port      1152256                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::system.mem_ctrls15.port      1090560                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink1.master::total     18130432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls00.port      1170432                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls01.port      1141504                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls02.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls03.port      1147648                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls04.port      1091840                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls05.port      1152512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls06.port      1163776                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls07.port      1132544                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls08.port      1105152                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls09.port      1081600                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls10.port      1135360                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls11.port      1165568                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls12.port      1110528                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls13.port      1169408                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls14.port      1150720                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::system.mem_ctrls15.port      1102080                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink2.master::total     18147072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls00.port      1195008                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls01.port      1121536                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls02.port      1123072                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls03.port      1116160                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls04.port      1126400                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls05.port      1167616                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls06.port      1138176                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls07.port      1121280                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls08.port      1084416                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls09.port      1081344                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls10.port      1160704                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls11.port      1154816                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls12.port      1126656                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls13.port      1199872                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls14.port      1153024                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::system.mem_ctrls15.port      1120512                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size_system.seriallink3.master::total     18190592                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.pkt_size::total               72655617                       # Cumulative packet size per connected master and slave (bytes)
system.smcxbar.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadReq    380679400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadResp   2690634900                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteReq         2200                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteResp         1500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::Writeback    100927800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeReq    398064400                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeReq     44186800                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeResp    441936306                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExReq      1434000                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::ReadExResp     10394500                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smcxbar.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadReq          361                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeReq            1                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExReq          118                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadReq       283400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeReq          400                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExReq        85200                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smcxbar.failedReq                          480                       # # of times recvTimingReq fails due to busy xbar
system.smcxbar.failedResp                           0                       # # of times recvTimingResp fails due to busy xbar
system.smcxbar.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.smcxbar.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.smcxbar.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smcxbar.pimReqFail                           0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smcxbar.pimReqDelayedTime                    0                       # cumulative time PIM req pkts are delayed on this xbar
system.smcxbar.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smcxbar.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smcxbar.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smcxbar.totalReqDelayedTime             369000                       # cumulative time all req pkts are delayed on this xbar
system.smcxbar.totalRespDelayedTime                 0                       # cumulative time all resp pkts are delayed on this xbar
system.smcxbar.reqLayer0.occupancy           32290600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer0.succeeded              18251                       # # of times layer succeeds timing
system.smcxbar.reqLayer0.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer1.occupancy           29741000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer1.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer1.succeeded              17695                       # # of times layer succeeds timing
system.smcxbar.reqLayer1.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer2.occupancy           29889600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer2.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer2.succeeded              17646                       # # of times layer succeeds timing
system.smcxbar.reqLayer2.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer3.occupancy           29795600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer3.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer3.succeeded              17670                       # # of times layer succeeds timing
system.smcxbar.reqLayer3.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer4.occupancy           29593600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer4.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer4.succeeded              17408                       # # of times layer succeeds timing
system.smcxbar.reqLayer4.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer5.occupancy           29809800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer5.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer5.succeeded              17813                       # # of times layer succeeds timing
system.smcxbar.reqLayer5.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer6.occupancy           30732600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer6.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer6.succeeded              17935                       # # of times layer succeeds timing
system.smcxbar.reqLayer6.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer7.occupancy           30680400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer7.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer7.succeeded              17628                       # # of times layer succeeds timing
system.smcxbar.reqLayer7.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer8.occupancy           29123600                       # Layer occupancy (ticks)
system.smcxbar.reqLayer8.utilization              0.0                       # Layer utilization (%)
system.smcxbar.reqLayer8.succeeded              17118                       # # of times layer succeeds timing
system.smcxbar.reqLayer8.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer9.occupancy          392652800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer9.utilization              0.2                       # Layer utilization (%)
system.smcxbar.reqLayer9.succeeded             276712                       # # of times layer succeeds timing
system.smcxbar.reqLayer9.failed                     0                       # # of times layer fails timing
system.smcxbar.reqLayer10.occupancy         109736800                       # Layer occupancy (ticks)
system.smcxbar.reqLayer10.utilization             0.1                       # Layer utilization (%)
system.smcxbar.reqLayer10.succeeded             74182                       # # of times layer succeeds timing
system.smcxbar.reqLayer10.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer11.occupancy          30366200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer11.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer11.succeeded             18105                       # # of times layer succeeds timing
system.smcxbar.reqLayer11.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer12.occupancy          29453400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer12.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer12.succeeded             17787                       # # of times layer succeeds timing
system.smcxbar.reqLayer12.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer13.occupancy          31556000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer13.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer13.succeeded             18442                       # # of times layer succeeds timing
system.smcxbar.reqLayer13.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer14.occupancy          30736400                       # Layer occupancy (ticks)
system.smcxbar.reqLayer14.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer14.succeeded             18018                       # # of times layer succeeds timing
system.smcxbar.reqLayer14.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer15.occupancy          29134000                       # Layer occupancy (ticks)
system.smcxbar.reqLayer15.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer15.succeeded             17296                       # # of times layer succeeds timing
system.smcxbar.reqLayer15.failed                    0                       # # of times layer fails timing
system.smcxbar.reqLayer16.occupancy              2200                       # Layer occupancy (ticks)
system.smcxbar.reqLayer16.utilization             0.0                       # Layer utilization (%)
system.smcxbar.reqLayer16.succeeded                 1                       # # of times layer succeeds timing
system.smcxbar.reqLayer16.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer0.occupancy         787124669                       # Layer occupancy (ticks)
system.smcxbar.respLayer0.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer0.succeeded            147304                       # # of times layer succeeds timing
system.smcxbar.respLayer0.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer1.occupancy         784174396                       # Layer occupancy (ticks)
system.smcxbar.respLayer1.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer1.succeeded            147196                       # # of times layer succeeds timing
system.smcxbar.respLayer1.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer2.occupancy         785000210                       # Layer occupancy (ticks)
system.smcxbar.respLayer2.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer2.succeeded            147224                       # # of times layer succeeds timing
system.smcxbar.respLayer2.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer3.occupancy         786667931                       # Layer occupancy (ticks)
system.smcxbar.respLayer3.utilization             0.5                       # Layer utilization (%)
system.smcxbar.respLayer3.succeeded            147245                       # # of times layer succeeds timing
system.smcxbar.respLayer3.failed                    0                       # # of times layer fails timing
system.smcxbar.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.smcxbar.respLayer4.failed                    0                       # # of times layer fails timing
system.realview.ethernet.descDMAReads               0                       # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites              0                       # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.realview.ethernet.postedSwi                  0                       # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi             0                       # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi                   0                       # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle               0                       # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle          0                       # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle                0                       # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk                 0                       # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk            0                       # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk                  0                       # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc               0                       # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc          0                       # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc                0                       # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk                 0                       # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk            0                       # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk                  0                       # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle               0                       # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle          0                       # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle                0                       # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc               0                       # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc          0                       # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc                0                       # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn                0                       # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn           0                       # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn                 0                       # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal           0                       # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts            0                       # number of posts to CPU
system.realview.ethernet.droppedPackets             0                       # number of packets dropped
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cf1.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf1.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf1.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf1.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf1.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf1.dma_write_txs                            0                       # Number of DMA write transactions.
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                       8                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::system.realview.ide            8                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::system.realview.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023            8                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.iocache.waiting_on_retry                     0                       # Number of times sendTimingReq failed
system.smccontroller.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.smccontroller.clk_domain.clock             100                       # Clock period in ticks
system.smccontroller.trans_dist::ReadReq       272017                       # Transaction distribution
system.smccontroller.trans_dist::ReadResp       272016                       # Transaction distribution
system.smccontroller.trans_dist::WriteReq            1                       # Transaction distribution
system.smccontroller.trans_dist::WriteResp            1                       # Transaction distribution
system.smccontroller.trans_dist::Writeback        10737                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeReq       284332                       # Transaction distribution
system.smccontroller.trans_dist::SCUpgradeReq        31562                       # Transaction distribution
system.smccontroller.trans_dist::UpgradeResp       315894                       # Transaction distribution
system.smccontroller.trans_dist::ReadExReq         1058                       # Transaction distribution
system.smccontroller.trans_dist::ReadExResp         1058                       # Transaction distribution
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon0-slave       297231                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon1-slave       297122                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon2-slave       297151                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::system.Lmon3-slave       297172                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_count_system.smccontroller_pipeline.master::total      1188676                       # Packet count per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon0-slave     18187521                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon1-slave     18130432                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon2-slave     18147072                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::system.Lmon3-slave     18190592                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.pkt_size_system.smccontroller_pipeline.master::total     72655617                       # Cumulative packet size per connected master and slave (bytes)
system.smccontroller.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadReq    217613600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadResp   1088064000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteReq          900                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteResp          800                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::Writeback     42948000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeReq    227465600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeReq     25249600                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeResp    252715200                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExReq       846400                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::ReadExResp      4232000                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.smccontroller.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadResp          211                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeResp           74                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::ReadExResp           17                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadResp       556700                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeResp        83100                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::ReadExResp        58200                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.smccontroller.failedReq                      0                       # # of times recvTimingReq fails due to busy xbar
system.smccontroller.failedResp                   302                       # # of times recvTimingResp fails due to busy xbar
system.smccontroller.reqForwardingFail              0                       # # of times xbar fails to forward req pkt to next component
system.smccontroller.respForwardingFail             0                       # # of times xbar fails to forward resp pkt to next component
system.smccontroller.pimReqSuccess                  1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.smccontroller.pimReqFail                     0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.smccontroller.pimReqDelayedTime              0                       # cumulative time PIM req pkts are delayed on this xbar
system.smccontroller.pimRespSuccess                 1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.smccontroller.pimRespFail                    0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.smccontroller.pimRespDelayedTime             0                       # cumulative time PIM resp pkts are delayed on this xbar
system.smccontroller.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.smccontroller.totalRespDelayedTime       698000                       # cumulative time all resp pkts are delayed on this xbar
system.smccontroller.reqLayer0.occupancy    128332100                       # Layer occupancy (ticks)
system.smccontroller.reqLayer0.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer0.succeeded       149927                       # # of times layer succeeds timing
system.smccontroller.reqLayer0.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer1.occupancy    128680000                       # Layer occupancy (ticks)
system.smccontroller.reqLayer1.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer1.succeeded       149926                       # # of times layer succeeds timing
system.smccontroller.reqLayer1.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer2.occupancy    128591200                       # Layer occupancy (ticks)
system.smccontroller.reqLayer2.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer2.succeeded       149927                       # # of times layer succeeds timing
system.smccontroller.reqLayer2.failed               0                       # # of times layer fails timing
system.smccontroller.reqLayer3.occupancy    128520800                       # Layer occupancy (ticks)
system.smccontroller.reqLayer3.utilization          0.1                       # Layer utilization (%)
system.smccontroller.reqLayer3.succeeded       149927                       # # of times layer succeeds timing
system.smccontroller.reqLayer3.failed               0                       # # of times layer fails timing
system.smccontroller.respLayer0.occupancy   1345012000                       # Layer occupancy (ticks)
system.smccontroller.respLayer0.utilization          0.8                       # Layer utilization (%)
system.smccontroller.respLayer0.succeeded       588969                       # # of times layer succeeds timing
system.smccontroller.respLayer0.failed              0                       # # of times layer fails timing
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadReq            3325149                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           3310206                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate        14942                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                74                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               74                       # Transaction distribution
system.tol2bus.trans_dist::Writeback            47422                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          331071                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         43047                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         374118                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq        20626                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp        20626                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            56121                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           56121                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         7230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       382544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb.walker.dma::system.l2.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2.cpu_side        66042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         9464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1202292                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb.walker.dma::system.l2.cpu_side      1527234                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         4804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       493531                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb.walker.dma::system.l2.cpu_side           50                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb.walker.dma::system.l2.cpu_side       125257                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        10113                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1169701                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb.walker.dma::system.l2.cpu_side           46                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb.walker.dma::system.l2.cpu_side      1499694                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side            2                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side          558                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side          366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb.walker.dma::system.l2.cpu_side           10                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6498982                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       925440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      4782340                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb.walker.dma::system.l2.cpu_side           32                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2.cpu_side       131988                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1211392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     94955788                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb.walker.dma::system.l2.cpu_side      3052596                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       614912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side      8483068                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb.walker.dma::system.l2.cpu_side          100                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb.walker.dma::system.l2.cpu_side       248720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1294336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     93489664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb.walker.dma::system.l2.cpu_side           92                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb.walker.dma::system.l2.cpu_side      2978380                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side        71424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side        39705                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb.walker.dma::system.l2.cpu_side           20                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212281021                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadReq   1663375394                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadResp  26095290671                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteReq        74000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteResp        37000                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::Writeback   1541308701                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeReq    174461480                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeReq     21523999                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeResp    157737998                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SCUpgradeFailReq     10313499                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExReq     28086947                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::ReadExResp    104085958                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.tol2bus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadReq       112328                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadResp         2884                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteReq           26                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::Writeback           74                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeReq         1605                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeReq           52                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeResp           64                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SCUpgradeFailReq        10500                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExReq          156                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::ReadExResp           46                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadReq    217460807                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadResp     33378424                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteReq       100500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::Writeback       826996                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeReq     14987446                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeReq      1149000                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeResp       978500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SCUpgradeFailReq      5391498                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExReq      1125991                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::ReadExResp       145500                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.tol2bus.failedReq                       124929                       # # of times recvTimingReq fails due to busy xbar
system.tol2bus.failedResp                        2994                       # # of times recvTimingResp fails due to busy xbar
system.tol2bus.reqForwardingFail                    0                       # # of times xbar fails to forward req pkt to next component
system.tol2bus.respForwardingFail                   0                       # # of times xbar fails to forward resp pkt to next component
system.tol2bus.pimReqSuccess                        1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.tol2bus.pimReqFail                           1                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.tol2bus.pimReqDelayedTime                 8500                       # cumulative time PIM req pkts are delayed on this xbar
system.tol2bus.pimRespSuccess                       1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.tol2bus.pimRespFail                          0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.tol2bus.pimRespDelayedTime                   0                       # cumulative time PIM resp pkts are delayed on this xbar
system.tol2bus.totalReqDelayedTime          241042238                       # cumulative time all req pkts are delayed on this xbar
system.tol2bus.totalRespDelayedTime          34502424                       # cumulative time all resp pkts are delayed on this xbar
system.tol2bus.snoops                         1100615                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3823244                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                  47                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::9                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::10                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::11                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::12                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::13                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::14                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::15                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::33                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::34                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::35                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::36                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::37                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::38                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::39                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::40                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::41                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::42                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::43                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::44                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::45                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::46                     0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::47               3823244    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::48                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             47                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3823244                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3439234520                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.1                       # Layer utilization (%)
system.tol2bus.reqLayer0.succeeded            3823510                       # # of times layer succeeds timing
system.tol2bus.reqLayer0.failed                     0                       # # of times layer fails timing
system.tol2bus.snoopLayer0.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.snoopLayer0.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer0.occupancy         117655908                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.succeeded              3615                       # # of times layer succeeds timing
system.tol2bus.respLayer0.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer1.occupancy       10668292921                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.succeeded            345320                       # # of times layer succeeds timing
system.tol2bus.respLayer1.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer2.occupancy              8000                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.succeeded                 8                       # # of times layer succeeds timing
system.tol2bus.respLayer2.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer3.occupancy          33075379                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.succeeded             33045                       # # of times layer succeeds timing
system.tol2bus.respLayer3.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer4.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer4.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer5.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer5.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer6.occupancy         154107991                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.succeeded              4732                       # # of times layer succeeds timing
system.tol2bus.respLayer6.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer7.occupancy       17325563146                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization            10.4                       # Layer utilization (%)
system.tol2bus.respLayer7.succeeded            690825                       # # of times layer succeeds timing
system.tol2bus.respLayer7.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer8.succeeded                 0                       # # of times layer succeeds timing
system.tol2bus.respLayer8.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer9.occupancy         764120866                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer9.succeeded            764085                       # # of times layer succeeds timing
system.tol2bus.respLayer9.failed                    0                       # # of times layer fails timing
system.tol2bus.respLayer10.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer10.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer11.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer11.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer12.occupancy         78306270                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.succeeded             2402                       # # of times layer succeeds timing
system.tol2bus.respLayer12.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer13.occupancy      13240832438                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            7.9                       # Layer utilization (%)
system.tol2bus.respLayer13.succeeded           438400                       # # of times layer succeeds timing
system.tol2bus.respLayer13.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer14.occupancy            25000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.succeeded               25                       # # of times layer succeeds timing
system.tol2bus.respLayer14.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer15.occupancy         63108891                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.succeeded            63077                       # # of times layer succeeds timing
system.tol2bus.respLayer15.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer16.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer16.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer17.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer17.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer18.occupancy        164662956                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer18.succeeded             5056                       # # of times layer succeeds timing
system.tol2bus.respLayer18.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer19.occupancy      16690455032                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization           10.0                       # Layer utilization (%)
system.tol2bus.respLayer19.succeeded           669872                       # # of times layer succeeds timing
system.tol2bus.respLayer19.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer20.occupancy            23000                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.succeeded               23                       # # of times layer succeeds timing
system.tol2bus.respLayer20.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer21.occupancy        755125399                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.5                       # Layer utilization (%)
system.tol2bus.respLayer21.succeeded           755099                       # # of times layer succeeds timing
system.tol2bus.respLayer21.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer22.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer22.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer23.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer23.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer24.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer24.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer25.occupancy           227500                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.succeeded                7                       # # of times layer succeeds timing
system.tol2bus.respLayer25.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer26.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer26.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer27.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer27.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer28.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer28.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer29.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer29.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer30.occupancy            32500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.succeeded                1                       # # of times layer succeeds timing
system.tol2bus.respLayer30.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer31.occupancy           228998                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer31.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer32.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer32.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer33.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer33.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer34.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer34.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer35.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer35.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer36.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer36.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer37.occupancy           228999                       # Layer occupancy (ticks)
system.tol2bus.respLayer37.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer37.succeeded                9                       # # of times layer succeeds timing
system.tol2bus.respLayer37.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer38.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer38.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer39.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer39.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer40.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer40.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer41.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer41.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer42.occupancy          9069994                       # Layer occupancy (ticks)
system.tol2bus.respLayer42.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer42.succeeded              279                       # # of times layer succeeds timing
system.tol2bus.respLayer42.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer43.occupancy          4995997                       # Layer occupancy (ticks)
system.tol2bus.respLayer43.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer43.succeeded              193                       # # of times layer succeeds timing
system.tol2bus.respLayer43.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer44.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer44.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer45.occupancy             6497                       # Layer occupancy (ticks)
system.tol2bus.respLayer45.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer45.succeeded                5                       # # of times layer succeeds timing
system.tol2bus.respLayer45.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer46.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer46.failed                   0                       # # of times layer fails timing
system.tol2bus.respLayer47.succeeded                0                       # # of times layer succeeds timing
system.tol2bus.respLayer47.failed                   0                       # # of times layer fails timing
system.pim_sys.itlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.itlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.itlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.itlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.stlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.stlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.stlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.stlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.dtlb.tlb_access                      0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_dyn_access                  0                       # Number of TLB accesses
system.pim_sys.dtlb.tlb_miss                        0                       # Number of TLB misses
system.pim_sys.dtlb.tlb_hit_rate                  0                       # TLB hit rate
system.pim_sys.dtlb.tlb_dyn_hit_rate              0                       # TLB dynamic hit rate (hit rate for the dynamic rules only
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.dtb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.dtb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.dtb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.dtb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.dtb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.dtb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.dtb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.dtb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.dtb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.dtb.hits                         0                       # DTB hits
system.pim_sys.cpu.dtb.misses                       0                       # DTB misses
system.pim_sys.cpu.dtb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.pim_sys.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.pim_sys.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.pim_sys.cpu.itb.inst_hits                    0                       # ITB inst hits
system.pim_sys.cpu.itb.inst_misses                  0                       # ITB inst misses
system.pim_sys.cpu.itb.read_hits                    0                       # DTB read hits
system.pim_sys.cpu.itb.read_misses                  0                       # DTB read misses
system.pim_sys.cpu.itb.write_hits                   0                       # DTB write hits
system.pim_sys.cpu.itb.write_misses                 0                       # DTB write misses
system.pim_sys.cpu.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.pim_sys.cpu.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.pim_sys.cpu.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.pim_sys.cpu.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.pim_sys.cpu.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.pim_sys.cpu.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.pim_sys.cpu.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.pim_sys.cpu.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.pim_sys.cpu.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.pim_sys.cpu.itb.read_accesses                0                       # DTB read accesses
system.pim_sys.cpu.itb.write_accesses               0                       # DTB write accesses
system.pim_sys.cpu.itb.inst_accesses                0                       # ITB inst accesses
system.pim_sys.cpu.itb.hits                         0                       # DTB hits
system.pim_sys.cpu.itb.misses                       0                       # DTB misses
system.pim_sys.cpu.itb.accesses                     0                       # DTB accesses
system.pim_sys.cpu.numCycles                        0                       # number of cpu cycles simulated
system.pim_sys.cpu.numWorkItemsStarted              0                       # number of work items this cpu started
system.pim_sys.cpu.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.pim_sys.cpu.committedInsts                   0                       # Number of instructions committed
system.pim_sys.cpu.committedOps                     0                       # Number of ops (including micro ops) committed
system.pim_sys.cpu.num_int_alu_accesses             0                       # Number of integer alu accesses
system.pim_sys.cpu.num_fp_alu_accesses              0                       # Number of float alu accesses
system.pim_sys.cpu.num_func_calls                   0                       # number of times a function call or return occured
system.pim_sys.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.pim_sys.cpu.num_int_insts                    0                       # number of integer instructions
system.pim_sys.cpu.num_fp_insts                     0                       # number of float instructions
system.pim_sys.cpu.num_int_register_reads            0                       # number of times the integer registers were read
system.pim_sys.cpu.num_int_register_writes            0                       # number of times the integer registers were written
system.pim_sys.cpu.num_fp_register_reads            0                       # number of times the floating registers were read
system.pim_sys.cpu.num_fp_register_writes            0                       # number of times the floating registers were written
system.pim_sys.cpu.num_mem_refs                     0                       # number of memory refs
system.pim_sys.cpu.num_load_insts                   0                       # Number of load instructions
system.pim_sys.cpu.num_store_insts                  0                       # Number of store instructions
system.pim_sys.cpu.num_idle_cycles                  0                       # Number of idle cycles
system.pim_sys.cpu.num_busy_cycles                  0                       # Number of busy cycles
system.pim_sys.cpu.not_idle_fraction                0                       # Percentage of non-idle cycles
system.pim_sys.cpu.idle_fraction                    1                       # Percentage of idle cycles
system.pim_sys.cpu.op_class::No_OpClass             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntAlu                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntMult                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IntDiv                 0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatAdd               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCmp               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatCvt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatMult              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatDiv               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::FloatSqrt              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAdd                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAddAcc             0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdAlu                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCmp                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdCvt                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMisc               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMult               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShift              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdSqrt               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMult            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemRead                0                       # Class of executed instruction
system.pim_sys.cpu.op_class::MemWrite               0                       # Class of executed instruction
system.pim_sys.cpu.op_class::IprAccess              0                       # Class of executed instruction
system.pim_sys.cpu.op_class::InstPrefetch            0                       # Class of executed instruction
system.pim_sys.cpu.op_class::total                  0                       # Class of executed instruction
system.pim_sys.cpu.kern.inst.arm                    0                       # number of arm instructions executed
system.pim_sys.cpu.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.pim_sys.Smon.readBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::samples            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::mean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::gmean          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::stdev          0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::0            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::1            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::2            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::3            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::4            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::5            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::6            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::7            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::8            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::9            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::10            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::11            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::12            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::13            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::14            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::15            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::16            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::17            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::18            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::19            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.writeBurstLengthHist::total            0                       # Histogram of burst lengths of transmitted packets
system.pim_sys.Smon.readBandwidthHist::samples        16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::mean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::gmean            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::stdev            0                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::0        16662    100.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::1            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::2            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::3            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::4            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::5            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::6            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::7            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::8            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::9            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::10            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::11            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::12            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::13            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::14            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::15            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::16            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::17            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::18            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::19            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.readBandwidthHist::total        16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.pim_sys.Smon.averageReadBandwidth            0                       # Average read bandwidth (bytes/s)
system.pim_sys.Smon.totalReadBytes                  0                       # Number of bytes read
system.pim_sys.Smon.writeBandwidthHist::samples        16662                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::mean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::gmean            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::stdev            0                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::0        16662    100.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::1            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::2            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::3            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::4            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::5            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::6            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::7            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::8            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::9            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::10            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::11            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::12            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::13            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::14            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::15            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::16            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::17            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::18            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::19            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.writeBandwidthHist::total        16662                       # Histogram of write bandwidth (bytes/s)
system.pim_sys.Smon.averageWriteBandwidth            0                       # Average write bandwidth (bytes/s)
system.pim_sys.Smon.totalWrittenBytes               0                       # Number of bytes written
system.pim_sys.Smon.readLatencyHist::samples            0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::mean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::gmean          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::stdev          0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::0              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::1              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::2              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::3              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::4              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::5              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::6              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::7              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::8              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::9              0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::10             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::11             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::12             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::13             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::14             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::15             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::16             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::17             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::18             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::19             0                       # Read request-response latency
system.pim_sys.Smon.readLatencyHist::total            0                       # Read request-response latency
system.pim_sys.Smon.writeLatencyHist::samples            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::mean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::gmean          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::stdev          0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::0             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::1             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::2             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::3             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::4             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::5             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::6             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::7             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::8             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::9             0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::10            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::11            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::12            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::13            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::14            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::15            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::16            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::17            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::18            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::19            0                       # Write request-response latency
system.pim_sys.Smon.writeLatencyHist::total            0                       # Write request-response latency
system.pim_sys.Smon.ittReadRead::samples            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::mean             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::stdev            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::underflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::1-5000             0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::5001-10000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::10001-15000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::15001-20000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::20001-25000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::25001-30000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::30001-35000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::35001-40000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::40001-45000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::45001-50000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::50001-55000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::55001-60000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::60001-65000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::65001-70000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::70001-75000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::75001-80000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::80001-85000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::85001-90000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::90001-95000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::95001-100000            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::overflows            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::min_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::max_value            0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittReadRead::total              0                       # Read-to-read inter transaction time
system.pim_sys.Smon.ittWriteWrite::samples            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::mean           0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::stdev          0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::underflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::1-5000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::5001-10000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::10001-15000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::15001-20000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::20001-25000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::25001-30000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::30001-35000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::35001-40000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::40001-45000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::45001-50000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::50001-55000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::55001-60000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::60001-65000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::65001-70000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::70001-75000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::75001-80000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::80001-85000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::85001-90000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::90001-95000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::95001-100000            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::overflows            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::min_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::max_value            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittWriteWrite::total            0                       # Write-to-write inter transaction time
system.pim_sys.Smon.ittReqReq::samples              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::mean               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::stdev              0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::underflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::1-5000               0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::5001-10000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::10001-15000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::15001-20000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::20001-25000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::25001-30000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::30001-35000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::35001-40000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::40001-45000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::45001-50000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::50001-55000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::55001-60000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::60001-65000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::65001-70000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::70001-75000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::75001-80000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::80001-85000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::85001-90000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::90001-95000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::95001-100000            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::overflows            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::min_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::max_value            0                       # Request-to-request inter transaction time
system.pim_sys.Smon.ittReqReq::total                0                       # Request-to-request inter transaction time
system.pim_sys.Smon.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::mean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::stdev            0                       # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::0        16662    100.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::1            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::2            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::3            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::4            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::5            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::6            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::7            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::8            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::9            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::10            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::11            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::12            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::13            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::14            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::15            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::16            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::17            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::18            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::19            0      0.00%    100.00% # Outstanding read transactions
system.pim_sys.Smon.outstandingReadsHist::total        16662                       # Outstanding read transactions
system.pim_sys.Smon.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::0        16662    100.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::1            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::2            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::3            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::4            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::5            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::6            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::7            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::8            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::9            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::10            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::11            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::12            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::13            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::14            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::15            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::16            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::17            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::18            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::19            0      0.00%    100.00% # Outstanding write transactions
system.pim_sys.Smon.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.pim_sys.Smon.readTransHist::samples        16662                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::mean             0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::0            16662    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::1                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::2                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::3                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::4                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::5                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::6                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::7                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::8                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::9                0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::10               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::11               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::12               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::13               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::14               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::15               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::16               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::17               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::18               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::19               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.readTransHist::total        16662                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::samples        16662                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::mean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::gmean            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::stdev            0                       # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::0           16662    100.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::1               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::2               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::3               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::4               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::5               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::6               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::7               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::8               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::9               0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::10              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::11              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::12              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::13              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::14              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::15              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::16              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::17              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::18              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::19              0      0.00%    100.00% # Histogram of read transactions per sample period
system.pim_sys.Smon.writeTransHist::total        16662                       # Histogram of read transactions per sample period
system.pim_sys.cpu_voltage_domain.voltage            1                       # Voltage in Volts
system.pim_sys.pimbus.trans_dist::WriteReq            1                       # Transaction distribution
system.pim_sys.pimbus.trans_dist::WriteResp            1                       # Transaction distribution
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count_system.pim_sys.s2p.master::total            2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_count::total              2                       # Packet count per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::system.pim_sys.pim_memory.port            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size_system.pim_sys.s2p.master::total            1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.pkt_size::total               1                       # Cumulative packet size per connected master and slave (bytes)
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteReq         1000                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteResp          700                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.pim_sys.pimbus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.pim_sys.pimbus.failedReq                     0                       # # of times recvTimingReq fails due to busy xbar
system.pim_sys.pimbus.failedResp                    0                       # # of times recvTimingResp fails due to busy xbar
system.pim_sys.pimbus.reqForwardingFail             0                       # # of times xbar fails to forward req pkt to next component
system.pim_sys.pimbus.respForwardingFail            0                       # # of times xbar fails to forward resp pkt to next component
system.pim_sys.pimbus.pimReqSuccess                 1                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.pim_sys.pimbus.pimReqFail                    0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.pim_sys.pimbus.pimReqDelayedTime             0                       # cumulative time PIM req pkts are delayed on this xbar
system.pim_sys.pimbus.pimRespSuccess                1                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.pim_sys.pimbus.pimRespFail                   0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.pim_sys.pimbus.pimRespDelayedTime            0                       # cumulative time PIM resp pkts are delayed on this xbar
system.pim_sys.pimbus.totalReqDelayedTime            0                       # cumulative time all req pkts are delayed on this xbar
system.pim_sys.pimbus.totalRespDelayedTime            0                       # cumulative time all resp pkts are delayed on this xbar
system.pim_sys.pimbus.reqLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer0.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer1.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.reqLayer2.occupancy         1000                       # Layer occupancy (ticks)
system.pim_sys.pimbus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.reqLayer2.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.reqLayer2.failed              0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer0.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer0.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer1.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer1.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer2.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer2.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer3.succeeded            0                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer3.failed             0                       # # of times layer fails timing
system.pim_sys.pimbus.respLayer4.occupancy          700                       # Layer occupancy (ticks)
system.pim_sys.pimbus.respLayer4.utilization          0.0                       # Layer utilization (%)
system.pim_sys.pimbus.respLayer4.succeeded            1                       # # of times layer succeeds timing
system.pim_sys.pimbus.respLayer4.failed             0                       # # of times layer fails timing
system.seriallink0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink0.clk_domain.clock               100                       # Clock period in ticks
system.seriallink1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink1.clk_domain.clock               100                       # Clock period in ticks
system.seriallink2.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink2.clk_domain.clock               100                       # Clock period in ticks
system.seriallink3.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.seriallink3.clk_domain.clock               100                       # Clock period in ticks
system.l2.tags.replacements                    273570                       # number of replacements
system.l2.tags.tagsinuse                  8186.681158                       # Cycle average of tags in use
system.l2.tags.total_refs                     1274158                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    273570                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.657521                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      337.682001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.dtb.walker     2.721762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.itb.walker     0.014063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.inst    44.603727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu0.data   238.759466                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.dtb.walker     1.408699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.inst    20.353812                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu1.data  3642.633297                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.dtb.walker     0.706318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.itb.walker     0.000435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.inst    18.200070                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu2.data   315.064428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.dtb.walker     3.104494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.inst    19.726689                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu3.data  3506.682071                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.dtb.walker     4.049449                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.inst    12.880710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::system.cpu7.data    18.089668                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.041221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.dtb.walker     0.000332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.itb.walker     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.inst     0.005445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu0.data     0.029145                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.dtb.walker     0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.inst     0.002485                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu1.data     0.444657                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.dtb.walker     0.000086                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.itb.walker     0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.inst     0.002222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu2.data     0.038460                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.dtb.walker     0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.inst     0.002408                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu3.data     0.428062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.dtb.walker     0.000494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.inst     0.001572                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::system.cpu7.data     0.002208                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999351                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023            17                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8138                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::4            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1406                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5129                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1028                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.002075                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.993408                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  22058968                       # Number of tag accesses
system.l2.tags.data_accesses                 22058968                       # Number of data accesses
system.l2.ReadReq_hits::system.cpu0.dtb.walker        32903                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.itb.walker            8                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.inst         1804                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu0.data        10005                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.dtb.walker       763038                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.inst         3243                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu1.data       221626                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.dtb.walker        62091                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.itb.walker           24                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.inst         1027                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu2.data        18874                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.dtb.walker       744487                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.itb.walker           23                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.inst         3510                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu3.data       218104                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu4.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu5.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu6.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.dtb.walker            5                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.inst          224                       # number of ReadReq hits
system.l2.ReadReq_hits::system.cpu7.data           70                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 2081070                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            47422                       # number of Writeback hits
system.l2.Writeback_hits::total                 47422                       # number of Writeback hits
system.l2.UpgradeReq_hits::system.cpu0.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu1.data           45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu2.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::system.cpu3.data           41                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  146                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu0.data           17                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu1.data           38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu2.data           16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::system.cpu3.data           35                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                106                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::system.cpu0.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu1.data          668                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu2.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu3.data          661                       # number of ReadExReq hits
system.l2.ReadExReq_hits::system.cpu7.data            8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1472                       # number of ReadExReq hits
system.l2.demand_hits::system.cpu0.dtb.walker        32903                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.itb.walker            8                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.inst          1804                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu0.data         10088                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.dtb.walker       763038                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.inst          3243                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu1.data        222294                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.dtb.walker        62091                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.itb.walker           24                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.inst          1027                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu2.data         18926                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.dtb.walker       744487                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.itb.walker           23                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.inst          3510                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu3.data        218765                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu4.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.inst             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu5.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu6.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.dtb.walker            5                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.inst           224                       # number of demand (read+write) hits
system.l2.demand_hits::system.cpu7.data            78                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2082542                       # number of demand (read+write) hits
system.l2.overall_hits::system.cpu0.dtb.walker        32903                       # number of overall hits
system.l2.overall_hits::system.cpu0.itb.walker            8                       # number of overall hits
system.l2.overall_hits::system.cpu0.inst         1804                       # number of overall hits
system.l2.overall_hits::system.cpu0.data        10088                       # number of overall hits
system.l2.overall_hits::system.cpu1.dtb.walker       763038                       # number of overall hits
system.l2.overall_hits::system.cpu1.inst         3243                       # number of overall hits
system.l2.overall_hits::system.cpu1.data       222294                       # number of overall hits
system.l2.overall_hits::system.cpu2.dtb.walker        62091                       # number of overall hits
system.l2.overall_hits::system.cpu2.itb.walker           24                       # number of overall hits
system.l2.overall_hits::system.cpu2.inst         1027                       # number of overall hits
system.l2.overall_hits::system.cpu2.data        18926                       # number of overall hits
system.l2.overall_hits::system.cpu3.dtb.walker       744487                       # number of overall hits
system.l2.overall_hits::system.cpu3.itb.walker           23                       # number of overall hits
system.l2.overall_hits::system.cpu3.inst         3510                       # number of overall hits
system.l2.overall_hits::system.cpu3.data       218765                       # number of overall hits
system.l2.overall_hits::system.cpu4.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.inst            1                       # number of overall hits
system.l2.overall_hits::system.cpu5.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu6.data            1                       # number of overall hits
system.l2.overall_hits::system.cpu7.dtb.walker            5                       # number of overall hits
system.l2.overall_hits::system.cpu7.inst          224                       # number of overall hits
system.l2.overall_hits::system.cpu7.data           78                       # number of overall hits
system.l2.overall_hits::total                 2082542                       # number of overall hits
system.l2.ReadReq_misses::system.cpu0.dtb.walker           94                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.inst         1811                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu0.data         6687                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.dtb.walker          111                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.inst         1489                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu1.data       125711                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.dtb.walker           89                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.itb.walker            1                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.inst         1375                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu2.data        11645                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.dtb.walker          108                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.inst         1547                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu3.data       124726                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.inst           55                       # number of ReadReq misses
system.l2.ReadReq_misses::system.cpu7.data           12                       # number of ReadReq misses
system.l2.ReadReq_misses::total                275461                       # number of ReadReq misses
system.l2.UpgradeReq_misses::system.cpu0.data        17769                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu1.data       125480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu2.data        20678                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu3.data       119723                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::system.cpu7.data           10                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             283660                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu0.data          652                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu1.data        14917                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu2.data         1219                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu3.data        14773                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::system.cpu7.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            31562                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::system.cpu0.data          188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu1.data          759                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu2.data          215                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu3.data          567                       # number of ReadExReq misses
system.l2.ReadExReq_misses::system.cpu7.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1730                       # number of ReadExReq misses
system.l2.demand_misses::system.cpu0.dtb.walker           94                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.inst         1811                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu0.data         6875                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.dtb.walker          111                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.inst         1489                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu1.data       126470                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.dtb.walker           89                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.inst         1375                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu2.data        11860                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.dtb.walker          108                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.inst         1547                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu3.data       125293                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.inst           55                       # number of demand (read+write) misses
system.l2.demand_misses::system.cpu7.data           13                       # number of demand (read+write) misses
system.l2.demand_misses::total                 277191                       # number of demand (read+write) misses
system.l2.overall_misses::system.cpu0.dtb.walker           94                       # number of overall misses
system.l2.overall_misses::system.cpu0.inst         1811                       # number of overall misses
system.l2.overall_misses::system.cpu0.data         6875                       # number of overall misses
system.l2.overall_misses::system.cpu1.dtb.walker          111                       # number of overall misses
system.l2.overall_misses::system.cpu1.inst         1489                       # number of overall misses
system.l2.overall_misses::system.cpu1.data       126470                       # number of overall misses
system.l2.overall_misses::system.cpu2.dtb.walker           89                       # number of overall misses
system.l2.overall_misses::system.cpu2.itb.walker            1                       # number of overall misses
system.l2.overall_misses::system.cpu2.inst         1375                       # number of overall misses
system.l2.overall_misses::system.cpu2.data        11860                       # number of overall misses
system.l2.overall_misses::system.cpu3.dtb.walker          108                       # number of overall misses
system.l2.overall_misses::system.cpu3.inst         1547                       # number of overall misses
system.l2.overall_misses::system.cpu3.data       125293                       # number of overall misses
system.l2.overall_misses::system.cpu7.inst           55                       # number of overall misses
system.l2.overall_misses::system.cpu7.data           13                       # number of overall misses
system.l2.overall_misses::total                277191                       # number of overall misses
system.l2.ReadReq_miss_latency::system.cpu0.dtb.walker     11453000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.inst    219213500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu0.data    840660500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.dtb.walker     13770500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.inst    175065500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu1.data  15783467999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.dtb.walker     11081500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.itb.walker       124000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.inst    164040500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu2.data   1461941999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.dtb.walker     13338000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.inst    181292000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu3.data  15666735499                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.inst      7105500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::system.cpu7.data      1492000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     34550781997                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu0.data      1268498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu1.data     30316995                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu2.data      3083000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu3.data     16268380                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::system.cpu7.data       130500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     51067373                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu0.data       338500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu1.data      1309500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu2.data       131000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::system.cpu3.data       719000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2498000                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu0.data     22686000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu1.data     74156995                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu2.data     25338500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu3.data     60502500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::system.cpu7.data       124500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     182808495                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::system.cpu0.dtb.walker     11453000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.inst    219213500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu0.data    863346500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.dtb.walker     13770500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.inst    175065500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu1.data  15857624994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.dtb.walker     11081500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.itb.walker       124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.inst    164040500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu2.data   1487280499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.dtb.walker     13338000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.inst    181292000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu3.data  15727237999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.inst      7105500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::system.cpu7.data      1616500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      34733590492                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::system.cpu0.dtb.walker     11453000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.inst    219213500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu0.data    863346500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.dtb.walker     13770500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.inst    175065500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu1.data  15857624994                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.dtb.walker     11081500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.itb.walker       124000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.inst    164040500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu2.data   1487280499                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.dtb.walker     13338000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.inst    181292000                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu3.data  15727237999                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.inst      7105500                       # number of overall miss cycles
system.l2.overall_miss_latency::system.cpu7.data      1616500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     34733590492                       # number of overall miss cycles
system.l2.ReadReq_accesses::system.cpu0.dtb.walker        32997                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.itb.walker            8                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.inst         3615                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu0.data        16692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.dtb.walker       763149                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.inst         4732                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu1.data       347337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.dtb.walker        62180                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.itb.walker           25                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.inst         2402                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu2.data        30519                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.dtb.walker       744595                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.itb.walker           23                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.inst         5057                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu3.data       342830                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu4.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.inst            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu5.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu6.data            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.dtb.walker            5                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.inst          279                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::system.cpu7.data           82                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             2356531                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        47422                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             47422                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu0.data        17810                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu1.data       125525                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu2.data        20697                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu3.data       119764                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::system.cpu7.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           283806                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu0.data          669                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu1.data        14955                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu2.data         1235                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu3.data        14808                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::system.cpu7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          31668                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu0.data          271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu1.data         1427                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu2.data          267                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu3.data         1228                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::system.cpu7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3202                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::system.cpu0.dtb.walker        32997                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.itb.walker            8                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.inst         3615                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu0.data        16963                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.dtb.walker       763149                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.inst         4732                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu1.data       348764                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.dtb.walker        62180                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.itb.walker           25                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.inst         2402                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu2.data        30786                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.dtb.walker       744595                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.itb.walker           23                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.inst         5057                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu3.data       344058                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu4.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu5.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu6.data            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.dtb.walker            5                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.inst          279                       # number of demand (read+write) accesses
system.l2.demand_accesses::system.cpu7.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2359733                       # number of demand (read+write) accesses
system.l2.overall_accesses::system.cpu0.dtb.walker        32997                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.itb.walker            8                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.inst         3615                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu0.data        16963                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.dtb.walker       763149                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.inst         4732                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu1.data       348764                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.dtb.walker        62180                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.itb.walker           25                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.inst         2402                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu2.data        30786                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.dtb.walker       744595                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.itb.walker           23                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.inst         5057                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu3.data       344058                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu4.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu5.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu6.data            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.dtb.walker            5                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.inst          279                       # number of overall (read+write) accesses
system.l2.overall_accesses::system.cpu7.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2359733                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::system.cpu0.dtb.walker     0.002849                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.inst     0.500968                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu0.data     0.400611                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.dtb.walker     0.000145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.inst     0.314666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu1.data     0.361928                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.dtb.walker     0.001431                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.itb.walker     0.040000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.inst     0.572440                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu2.data     0.381566                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.dtb.walker     0.000145                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.inst     0.305913                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu3.data     0.363813                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.inst     0.197133                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::system.cpu7.data     0.146341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.116893                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu0.data     0.997698                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu1.data     0.999642                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu2.data     0.999082                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu3.data     0.999658                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.999486                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu0.data     0.974589                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu1.data     0.997459                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu2.data     0.987045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu3.data     0.997636                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::system.cpu7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.996653                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::system.cpu0.data     0.693727                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu1.data     0.531885                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu2.data     0.805243                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu3.data     0.461726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::system.cpu7.data     0.111111                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.540287                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::system.cpu0.dtb.walker     0.002849                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.inst     0.500968                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu0.data     0.405294                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.dtb.walker     0.000145                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.inst     0.314666                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu1.data     0.362623                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.dtb.walker     0.001431                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.itb.walker     0.040000                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.inst     0.572440                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu2.data     0.385240                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.dtb.walker     0.000145                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.inst     0.305913                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu3.data     0.364162                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.inst     0.197133                       # miss rate for demand accesses
system.l2.demand_miss_rate::system.cpu7.data     0.142857                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.117467                       # miss rate for demand accesses
system.l2.overall_miss_rate::system.cpu0.dtb.walker     0.002849                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.inst     0.500968                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu0.data     0.405294                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.dtb.walker     0.000145                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.inst     0.314666                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu1.data     0.362623                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.dtb.walker     0.001431                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.itb.walker     0.040000                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.inst     0.572440                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu2.data     0.385240                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.dtb.walker     0.000145                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.inst     0.305913                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu3.data     0.364162                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.inst     0.197133                       # miss rate for overall accesses
system.l2.overall_miss_rate::system.cpu7.data     0.142857                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.117467                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::system.cpu0.dtb.walker 121840.425532                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.inst 121045.554942                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu0.data 125715.642291                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.dtb.walker 124058.558559                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.inst 117572.531901                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu1.data 125553.595143                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.dtb.walker 124511.235955                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.itb.walker       124000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.inst 119302.181818                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu2.data 125542.464491                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.dtb.walker       123500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.inst 117189.398836                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu3.data 125609.219401                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.inst 129190.909091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::system.cpu7.data 124333.333333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 125428.942743                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu0.data    71.388260                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu1.data   241.608185                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu2.data   149.095657                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu3.data   135.883498                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::system.cpu7.data        13050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   180.030223                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu0.data   519.171779                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu1.data    87.785748                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu2.data   107.465135                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::system.cpu3.data    48.669871                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total    79.145808                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu0.data 120670.212766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu1.data 97703.550725                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu2.data 117853.488372                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu3.data 106706.349206                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::system.cpu7.data       124500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105669.650289                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::system.cpu0.dtb.walker 121840.425532                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.inst 121045.554942                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu0.data 125577.672727                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.dtb.walker 124058.558559                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.inst 117572.531901                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu1.data 125386.455238                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.dtb.walker 124511.235955                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.inst 119302.181818                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu2.data 125403.077487                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.dtb.walker       123500                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.inst 117189.398836                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu3.data 125523.676494                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.inst 129190.909091                       # average overall miss latency
system.l2.demand_avg_miss_latency::system.cpu7.data 124346.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 125305.621366                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.dtb.walker 121840.425532                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.inst 121045.554942                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu0.data 125577.672727                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.dtb.walker 124058.558559                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.inst 117572.531901                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu1.data 125386.455238                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.dtb.walker 124511.235955                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.itb.walker       124000                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.inst 119302.181818                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu2.data 125403.077487                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.dtb.walker       123500                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.inst 117189.398836                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu3.data 125523.676494                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.inst 129190.909091                       # average overall miss latency
system.l2.overall_avg_miss_latency::system.cpu7.data 124346.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 125305.621366                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            0                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10737                       # number of writebacks
system.l2.writebacks::total                     10737                       # number of writebacks
system.l2.ReadReq_mshr_hits::system.cpu0.dtb.walker           57                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.inst          322                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu0.data          131                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.dtb.walker           66                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.inst          631                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu1.data          379                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.dtb.walker           62                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.inst          478                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu2.data          254                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.dtb.walker           35                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.inst          664                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::system.cpu3.data          365                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total               3444                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::system.cpu0.dtb.walker           57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.inst          322                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu0.data          131                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.dtb.walker           66                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.inst          631                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu1.data          379                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.dtb.walker           62                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.inst          478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu2.data          254                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.dtb.walker           35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.inst          664                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::system.cpu3.data          365                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                3444                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::system.cpu0.dtb.walker           57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.inst          322                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu0.data          131                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.dtb.walker           66                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.inst          631                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu1.data          379                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.dtb.walker           62                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.inst          478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu2.data          254                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.dtb.walker           35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.inst          664                       # number of overall MSHR hits
system.l2.overall_mshr_hits::system.cpu3.data          365                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               3444                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::system.cpu0.dtb.walker           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.inst         1489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu0.data         6556                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.dtb.walker           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.inst          858                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu1.data       125332                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.dtb.walker           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.itb.walker            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.inst          897                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu2.data        11391                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.dtb.walker           73                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.inst          883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu3.data       124361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.inst           55                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::system.cpu7.data           12                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           272017                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu0.data        17769                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu1.data       125480                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu2.data        20678                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu3.data       119723                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::system.cpu7.data           10                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        283660                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu0.data          652                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu1.data        14917                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu2.data         1219                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu3.data        14773                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::system.cpu7.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        31562                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu0.data          188                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu1.data          759                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu2.data          215                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu3.data          567                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::system.cpu7.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1730                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::system.cpu0.dtb.walker           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.inst         1489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu0.data         6744                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.dtb.walker           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.inst          858                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu1.data       126091                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.dtb.walker           27                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.itb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.inst          897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu2.data        11606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.dtb.walker           73                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.inst          883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu3.data       124928                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.inst           55                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::system.cpu7.data           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            273747                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::system.cpu0.dtb.walker           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.inst         1489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu0.data         6744                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.dtb.walker           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.inst          858                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu1.data       126091                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.dtb.walker           27                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.itb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.inst          897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu2.data        11606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.dtb.walker           73                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.inst          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu3.data       124928                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.inst           55                       # number of overall MSHR misses
system.l2.overall_mshr_misses::system.cpu7.data           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           273747                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::system.cpu0.dtb.walker      4280000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.inst    172002500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu0.data    755583000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.dtb.walker      5196000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.inst     99052000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu1.data  14364666999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.dtb.walker      3056500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.inst    103636500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu2.data   1309823999                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.dtb.walker      8460000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.inst    101888000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu3.data  14258505000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.inst      6500500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::system.cpu7.data      1360000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  31194123998                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu0.data    966934871                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu1.data   6835471143                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu2.data   1123995476                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu3.data   6519344936                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::system.cpu7.data       542000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  15446288426                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu0.data     35544500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu1.data    812967000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu2.data     66441499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu3.data    805119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::system.cpu7.data        54500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1720126499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu0.data     20618000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu1.data     65807995                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu2.data     22973500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu3.data     54265500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::system.cpu7.data       113500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    163778495                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.dtb.walker      4280000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.inst    172002500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu0.data    776201000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.dtb.walker      5196000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.inst     99052000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu1.data  14430474994                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.dtb.walker      3056500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.inst    103636500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu2.data   1332797499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.dtb.walker      8460000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.inst    101888000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu3.data  14312770500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.inst      6500500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::system.cpu7.data      1473500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  31357902493                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.dtb.walker      4280000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.inst    172002500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu0.data    776201000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.dtb.walker      5196000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.inst     99052000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu1.data  14430474994                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.dtb.walker      3056500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.itb.walker       113000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.inst    103636500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu2.data   1332797499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.dtb.walker      8460000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.inst    101888000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu3.data  14312770500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.inst      6500500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::system.cpu7.data      1473500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  31357902493                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu0.data       937500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1036500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu2.data       960500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu3.data       952500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::system.cpu7.data        84000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total      3971000                       # number of ReadReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu0.data       402000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu1.data       340000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu2.data       340000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu3.data       360000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::system.cpu7.data        71000                       # number of WriteReq MSHR uncacheable cycles
system.l2.WriteReq_mshr_uncacheable_latency::total      1513000                       # number of WriteReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu0.data      1339500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu1.data      1376500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu2.data      1300500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu3.data      1312500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::system.cpu7.data       155000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total      5484000                       # number of overall MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::system.cpu0.dtb.walker     0.001121                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.inst     0.411895                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu0.data     0.392763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.dtb.walker     0.000059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.inst     0.181319                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu1.data     0.360837                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.dtb.walker     0.000434                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.itb.walker     0.040000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.inst     0.373439                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu2.data     0.373243                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.dtb.walker     0.000098                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.inst     0.174609                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu3.data     0.362748                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.inst     0.197133                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::system.cpu7.data     0.146341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.115431                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu0.data     0.997698                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu1.data     0.999642                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu2.data     0.999082                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu3.data     0.999658                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.999486                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu0.data     0.974589                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu1.data     0.997459                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu2.data     0.987045                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu3.data     0.997636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::system.cpu7.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.996653                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu0.data     0.693727                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu1.data     0.531885                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu2.data     0.805243                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu3.data     0.461726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::system.cpu7.data     0.111111                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.540287                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::system.cpu0.dtb.walker     0.001121                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.inst     0.411895                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu0.data     0.397571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.dtb.walker     0.000059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.inst     0.181319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu1.data     0.361537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.dtb.walker     0.000434                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.itb.walker     0.040000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.inst     0.373439                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu2.data     0.376990                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.dtb.walker     0.000098                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.inst     0.174609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu3.data     0.363102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.inst     0.197133                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::system.cpu7.data     0.142857                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.116008                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::system.cpu0.dtb.walker     0.001121                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.inst     0.411895                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu0.data     0.397571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.dtb.walker     0.000059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.inst     0.181319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu1.data     0.361537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.dtb.walker     0.000434                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.itb.walker     0.040000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.inst     0.373439                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu2.data     0.376990                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.dtb.walker     0.000098                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.inst     0.174609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu3.data     0.363102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.inst     0.197133                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::system.cpu7.data     0.142857                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.116008                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.dtb.walker 115675.675676                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 115515.446608                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu0.data 115250.610128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.dtb.walker 115466.666667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 115445.221445                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu1.data 114612.924066                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.dtb.walker 113203.703704                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 115536.789298                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu2.data 114987.621719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.dtb.walker 115890.410959                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 115388.448471                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu3.data 114654.152025                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 118190.909091                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::system.cpu7.data 113333.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 114677.112085                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54416.954865                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54474.586731                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54357.069156                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54453.571461                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 54453.530374                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu0.data 54516.104294                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu1.data 54499.363143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu2.data 54504.921247                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu3.data 54499.356935                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::system.cpu7.data        54500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 54499.920759                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu0.data 109670.212766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu1.data 86703.550725                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu2.data 106853.488372                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu3.data 95706.349206                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::system.cpu7.data       113500                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 94669.650289                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.dtb.walker 115675.675676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.inst 115515.446608                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu0.data 115095.047450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.dtb.walker 115466.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.inst 115445.221445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu1.data 114444.924650                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.dtb.walker 113203.703704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.inst 115536.789298                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu2.data 114836.937705                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.dtb.walker 115890.410959                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.inst 115388.448471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu3.data 114568.155257                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.inst 118190.909091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::system.cpu7.data 113346.153846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 114550.670849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.dtb.walker 115675.675676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.inst 115515.446608                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu0.data 115095.047450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.dtb.walker 115466.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.inst 115445.221445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu1.data 114444.924650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.dtb.walker 113203.703704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.itb.walker       113000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.inst 115536.789298                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu2.data 114836.937705                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.dtb.walker 115890.410959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.inst 115388.448471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu3.data 114568.155257                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.inst 118190.909091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::system.cpu7.data 113346.153846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 114550.670849                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.l2.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.waiting_on_retry                        448                       # Number of times sendTimingReq failed
system.Lmon0.readBurstLengthHist::samples        68423                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::256-271        68423    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.readBurstLengthHist::total         68423                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::samples         2623                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::mean    255.902783                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::gmean   255.459372                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::stdev     4.978987                       # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::0-15             1      0.04%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::16-31            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::32-47            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::48-63            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::64-79            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::80-95            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::96-111            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::112-127            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::128-143            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::144-159            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::160-175            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::176-191            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::192-207            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::208-223            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::224-239            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::240-255            0      0.00%      0.04% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::256-271         2622     99.96%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon0.writeBurstLengthHist::total         2623                       # Histogram of burst lengths of transmitted packets
system.Lmon0.readBandwidthHist::samples         16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::mean     105107190.013204                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::stdev    47024680.219062                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::0-6.71089e+07         2160     12.96%     12.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+07-1.34218e+08        12143     72.88%     85.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.34218e+08-2.01327e+08         2133     12.80%     98.64% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.01327e+08-2.68435e+08          140      0.84%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::2.68435e+08-3.35544e+08           24      0.14%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::3.35544e+08-4.02653e+08           12      0.07%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.02653e+08-4.69762e+08            5      0.03%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::4.69762e+08-5.36871e+08            6      0.04%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::5.36871e+08-6.0398e+08           14      0.08%     99.85% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.0398e+08-6.71089e+08            9      0.05%     99.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::6.71089e+08-7.38198e+08            8      0.05%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::7.38198e+08-8.05306e+08            4      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.05306e+08-8.72415e+08            4      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.readBandwidthHist::total           16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon0.averageReadBandwidth        105122700.528247      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon0.totalReadBytes                  17516288                       # Number of bytes read
system.Lmon0.writeBandwidthHist::samples        16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::mean    4025447.125195                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::stdev   11645935.002302                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::0-8.38861e+06        14479     86.90%     86.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.90% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::2.51658e+07-3.35544e+07         1876     11.26%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     98.16% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.03316e+07-5.87203e+07          217      1.30%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.46% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::7.54975e+07-8.38861e+07           61      0.37%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.83% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.00663e+08-1.09052e+08           20      0.12%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.25829e+08-1.34218e+08            7      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.50995e+08-1.59384e+08            2      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon0.writeBandwidthHist::total          16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon0.averageWriteBandwidth       4028354.959891      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon0.totalWrittenBytes                 671233                       # Number of bytes written
system.Lmon0.readLatencyHist::samples           68423                       # Read request-response latency
system.Lmon0.readLatencyHist::mean       95997.632375                       # Read request-response latency
system.Lmon0.readLatencyHist::gmean      95618.426490                       # Read request-response latency
system.Lmon0.readLatencyHist::stdev      10348.326632                       # Read request-response latency
system.Lmon0.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon0.readLatencyHist::32768-65535           84      0.12%      0.12% # Read request-response latency
system.Lmon0.readLatencyHist::65536-98303        66551     97.26%     97.39% # Read request-response latency
system.Lmon0.readLatencyHist::98304-131071          674      0.99%     98.37% # Read request-response latency
system.Lmon0.readLatencyHist::131072-163839          624      0.91%     99.28% # Read request-response latency
system.Lmon0.readLatencyHist::163840-196607          318      0.46%     99.75% # Read request-response latency
system.Lmon0.readLatencyHist::196608-229375          169      0.25%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::229376-262143            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::262144-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon0.readLatencyHist::total             68423                       # Read request-response latency
system.Lmon0.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon0.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon0.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon0.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon0.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon0.ittReadRead::samples               68423                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::mean           2435246.349912                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::stdev          1831471.115990                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::75001-80000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::80001-85000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::overflows             68421    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon0.ittReadRead::min_value             77000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::max_value          18666000                       # Read-to-read inter transaction time
system.Lmon0.ittReadRead::total                 68423                       # Read-to-read inter transaction time
system.Lmon0.ittWriteWrite::samples              2623                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::mean         63536556.995806                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::stdev        84182747.975126                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::overflows            2623    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::min_value          147000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::max_value      1061401000                       # Write-to-write inter transaction time
system.Lmon0.ittWriteWrite::total                2623                       # Write-to-write inter transaction time
system.Lmon0.ittReqReq::samples                 71046                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::mean             2345342.721617                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::stdev            1776641.271560                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::75001-80000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::80001-85000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::95001-100000                1      0.00%      0.01% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::overflows               71042     99.99%    100.00% # Request-to-request inter transaction time
system.Lmon0.ittReqReq::min_value               77000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::max_value            18666000                       # Request-to-request inter transaction time
system.Lmon0.ittReqReq::total                   71046                       # Request-to-request inter transaction time
system.Lmon0.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::mean      0.039311                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::stdev     0.194340                       # Outstanding read transactions
system.Lmon0.outstandingReadsHist::0            16007     96.07%     96.07% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::1              655      3.93%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon0.outstandingReadsHist::total        16662                       # Outstanding read transactions
system.Lmon0.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon0.outstandingWritesHist::0           16662    100.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon0.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.Lmon0.readTransHist::samples             16662                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::mean             4.105810                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::stdev            1.835149                       # Histogram of read transactions per sample period
system.Lmon0.readTransHist::0-1                   441      2.65%      2.65% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::2-3                  5498     33.00%     35.64% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::4-5                  8373     50.25%     85.90% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::6-7                  2119     12.72%     98.61% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::8-9                   137      0.82%     99.44% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::10-11                  14      0.08%     99.52% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::12-13                  16      0.10%     99.62% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::14-15                  15      0.09%     99.71% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::16-17                   3      0.02%     99.72% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::18-19                   5      0.03%     99.75% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::20-21                   6      0.04%     99.79% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::22-23                   8      0.05%     99.84% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::24-25                   8      0.05%     99.89% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::26-27                   9      0.05%     99.94% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::28-29                   3      0.02%     99.96% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::30-31                   2      0.01%     99.97% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::32-33                   4      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::34-35                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.readTransHist::total               16662                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::samples            16662                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::mean            0.157244                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::stdev           0.454919                       # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::0                  14479     86.90%     86.90% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::1                   1876     11.26%     98.16% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::2                    217      1.30%     99.46% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::3                     61      0.37%     99.83% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::4                     20      0.12%     99.95% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::5                      7      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::6                      2      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon0.writeTransHist::total              16662                       # Histogram of read transactions per sample period
system.Lmon1.readBurstLengthHist::samples        68091                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::256-271        68091    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.readBurstLengthHist::total         68091                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::samples         2731                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::256-271         2731    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon1.writeBurstLengthHist::total         2731                       # Histogram of burst lengths of transmitted packets
system.Lmon1.readBandwidthHist::samples         16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::mean     104595558.756452                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::stdev    47316862.513732                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::0-6.71089e+07         2257     13.55%     13.55% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+07-1.34218e+08        12055     72.35%     85.90% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.34218e+08-2.01327e+08         2150     12.90%     98.80% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.01327e+08-2.68435e+08          110      0.66%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::2.68435e+08-3.35544e+08           24      0.14%     99.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::3.35544e+08-4.02653e+08           16      0.10%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.02653e+08-4.69762e+08            6      0.04%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::4.69762e+08-5.36871e+08            4      0.02%     99.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::5.36871e+08-6.0398e+08           13      0.08%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.0398e+08-6.71089e+08           12      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::6.71089e+08-7.38198e+08            6      0.04%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::7.38198e+08-8.05306e+08            6      0.04%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.05306e+08-8.72415e+08            3      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::8.72415e+08-9.39524e+08            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.readBandwidthHist::total           16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon1.averageReadBandwidth        104612627.357304      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon1.totalReadBytes                  17431296                       # Number of bytes read
system.Lmon1.writeBandwidthHist::samples        16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::mean    4194454.447245                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::stdev   12113918.310818                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::0-8.38861e+06        14448     86.71%     86.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.71% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::2.51658e+07-3.35544e+07         1856     11.14%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.85% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.03316e+07-5.87203e+07          240      1.44%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.29% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::7.54975e+07-8.38861e+07           87      0.52%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.81% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.00663e+08-1.09052e+08           23      0.14%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.95% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.25829e+08-1.34218e+08            7      0.04%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.50995e+08-1.59384e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon1.writeBandwidthHist::total          16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon1.averageWriteBandwidth       4195812.740491      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon1.totalWrittenBytes                 699136                       # Number of bytes written
system.Lmon1.readLatencyHist::samples           68091                       # Read request-response latency
system.Lmon1.readLatencyHist::mean       95966.516867                       # Read request-response latency
system.Lmon1.readLatencyHist::gmean      95611.041920                       # Read request-response latency
system.Lmon1.readLatencyHist::stdev       9989.379256                       # Read request-response latency
system.Lmon1.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon1.readLatencyHist::32768-49151           71      0.10%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::49152-65535            0      0.00%      0.10% # Read request-response latency
system.Lmon1.readLatencyHist::65536-81919           30      0.04%      0.15% # Read request-response latency
system.Lmon1.readLatencyHist::81920-98303        66214     97.24%     97.39% # Read request-response latency
system.Lmon1.readLatencyHist::98304-114687          326      0.48%     97.87% # Read request-response latency
system.Lmon1.readLatencyHist::114688-131071          370      0.54%     98.41% # Read request-response latency
system.Lmon1.readLatencyHist::131072-147455          312      0.46%     98.87% # Read request-response latency
system.Lmon1.readLatencyHist::147456-163839          311      0.46%     99.33% # Read request-response latency
system.Lmon1.readLatencyHist::163840-180223          292      0.43%     99.76% # Read request-response latency
system.Lmon1.readLatencyHist::180224-196607           18      0.03%     99.78% # Read request-response latency
system.Lmon1.readLatencyHist::196608-212991            9      0.01%     99.80% # Read request-response latency
system.Lmon1.readLatencyHist::212992-229375          134      0.20%     99.99% # Read request-response latency
system.Lmon1.readLatencyHist::229376-245759            2      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::245760-262143            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::278528-294911            1      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::294912-311295            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon1.readLatencyHist::total             68091                       # Read request-response latency
system.Lmon1.writeLatencyHist::samples              1                       # Write request-response latency
system.Lmon1.writeLatencyHist::mean             11300                       # Write request-response latency
system.Lmon1.writeLatencyHist::gmean     11300.000000                       # Write request-response latency
system.Lmon1.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon1.writeLatencyHist::0-1023               0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::1024-2047            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::2048-3071            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::3072-4095            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::4096-5119            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::5120-6143            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::6144-7167            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::7168-8191            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::8192-9215            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Lmon1.writeLatencyHist::11264-12287            1    100.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::12288-13311            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::13312-14335            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::14336-15359            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::15360-16383            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::16384-17407            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::17408-18431            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::18432-19455            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::19456-20479            0      0.00%    100.00% # Write request-response latency
system.Lmon1.writeLatencyHist::total                1                       # Write request-response latency
system.Lmon1.ittReadRead::samples               68091                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::mean           2447297.601739                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::stdev          1852857.343406                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::70001-75000               2      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::80001-85000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::overflows             68088    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon1.ittReadRead::min_value             73000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::max_value          19018000                       # Read-to-read inter transaction time
system.Lmon1.ittReadRead::total                 68091                       # Read-to-read inter transaction time
system.Lmon1.ittWriteWrite::samples              2731                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::mean         61005382.643720                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::stdev        80417613.383326                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::overflows            2731    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::min_value          196000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::max_value       664318000                       # Write-to-write inter transaction time
system.Lmon1.ittWriteWrite::total                2731                       # Write-to-write inter transaction time
system.Lmon1.ittReqReq::samples                 70822                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::mean             2352754.115953                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::stdev            1790494.272523                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::70001-75000                 2      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::80001-85000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::overflows               70819    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon1.ittReqReq::min_value               73000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::max_value            16795000                       # Request-to-request inter transaction time
system.Lmon1.ittReqReq::total                   70822                       # Request-to-request inter transaction time
system.Lmon1.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::mean      0.040331                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::stdev     0.196741                       # Outstanding read transactions
system.Lmon1.outstandingReadsHist::0            15990     95.97%     95.97% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::1              672      4.03%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon1.outstandingReadsHist::total        16662                       # Outstanding read transactions
system.Lmon1.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon1.outstandingWritesHist::0           16662    100.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon1.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.Lmon1.readTransHist::samples             16662                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::mean             4.085704                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::stdev            1.847619                       # Histogram of read transactions per sample period
system.Lmon1.readTransHist::0-1                   499      2.99%      2.99% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::2-3                  5489     32.94%     35.94% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::4-5                  8316     49.91%     85.85% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::6-7                  2162     12.98%     98.82% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::8-9                   103      0.62%     99.44% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::10-11                  14      0.08%     99.53% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::12-13                  15      0.09%     99.62% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::14-15                  13      0.08%     99.69% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::16-17                   5      0.03%     99.72% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::18-19                   3      0.02%     99.74% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::20-21                   6      0.04%     99.78% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::22-23                   9      0.05%     99.83% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::24-25                   9      0.05%     99.89% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::26-27                   7      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::28-29                   4      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::30-31                   4      0.02%     99.98% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::32-33                   4      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.readTransHist::total               16662                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::samples            16662                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::mean            0.163846                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::stdev           0.473200                       # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::0                  14448     86.71%     86.71% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::1                   1856     11.14%     97.85% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::2                    240      1.44%     99.29% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::3                     87      0.52%     99.81% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::4                     23      0.14%     99.95% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::5                      7      0.04%     99.99% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::6                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon1.writeTransHist::total              16662                       # Histogram of read transactions per sample period
system.Lmon2.readBurstLengthHist::samples        68184                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::256-271        68184    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.readBurstLengthHist::total         68184                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::samples         2703                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::256-271         2703    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon2.writeBurstLengthHist::total         2703                       # Histogram of burst lengths of transmitted packets
system.Lmon2.readBandwidthHist::samples         16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::mean     104741519.625495                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::stdev    47257038.214514                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::0-6.71089e+07         2202     13.22%     13.22% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+07-1.34218e+08        12087     72.54%     85.76% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.34218e+08-2.01327e+08         2163     12.98%     98.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.01327e+08-2.68435e+08          122      0.73%     99.47% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::2.68435e+08-3.35544e+08           23      0.14%     99.61% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::3.35544e+08-4.02653e+08           14      0.08%     99.69% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.02653e+08-4.69762e+08            7      0.04%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::4.69762e+08-5.36871e+08            5      0.03%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::5.36871e+08-6.0398e+08           11      0.07%     99.83% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.0398e+08-6.71089e+08           15      0.09%     99.92% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::6.71089e+08-7.38198e+08            4      0.02%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::7.38198e+08-8.05306e+08            2      0.01%     99.96% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.05306e+08-8.72415e+08            6      0.04%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.readBandwidthHist::total           16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon2.averageReadBandwidth        104755509.299767      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon2.totalReadBytes                  17455104                       # Number of bytes read
system.Lmon2.writeBandwidthHist::samples        16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::mean    4152970.831833                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::stdev   12229939.589394                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::0-8.38861e+06        14471     86.85%     86.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+06-1.67772e+07            0      0.00%     86.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.67772e+07-2.51658e+07            0      0.00%     86.85% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::2.51658e+07-3.35544e+07         1852     11.12%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::3.35544e+07-4.1943e+07            0      0.00%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::4.1943e+07-5.03316e+07            0      0.00%     97.97% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.03316e+07-5.87203e+07          232      1.39%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::5.87203e+07-6.71089e+07            0      0.00%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::6.71089e+07-7.54975e+07            0      0.00%     99.36% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::7.54975e+07-8.38861e+07           56      0.34%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::8.38861e+07-9.22747e+07            0      0.00%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::9.22747e+07-1.00663e+08            0      0.00%     99.69% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.00663e+08-1.09052e+08           39      0.23%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.09052e+08-1.17441e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.17441e+08-1.25829e+08            0      0.00%     99.93% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.25829e+08-1.34218e+08            9      0.05%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.34218e+08-1.42606e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.42606e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.50995e+08-1.59384e+08            3      0.02%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::1.59384e+08-1.67772e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon2.writeBandwidthHist::total          16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon2.averageWriteBandwidth       4152794.521255      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon2.totalWrittenBytes                 691968                       # Number of bytes written
system.Lmon2.readLatencyHist::samples           68184                       # Read request-response latency
system.Lmon2.readLatencyHist::mean       95978.395225                       # Read request-response latency
system.Lmon2.readLatencyHist::gmean      95609.142465                       # Read request-response latency
system.Lmon2.readLatencyHist::stdev      10201.983356                       # Read request-response latency
system.Lmon2.readLatencyHist::0-16383               0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::16384-32767            0      0.00%      0.00% # Read request-response latency
system.Lmon2.readLatencyHist::32768-49151           79      0.12%      0.12% # Read request-response latency
system.Lmon2.readLatencyHist::49152-65535            0      0.00%      0.12% # Read request-response latency
system.Lmon2.readLatencyHist::65536-81919           32      0.05%      0.16% # Read request-response latency
system.Lmon2.readLatencyHist::81920-98303        66297     97.23%     97.40% # Read request-response latency
system.Lmon2.readLatencyHist::98304-114687          334      0.49%     97.89% # Read request-response latency
system.Lmon2.readLatencyHist::114688-131071          351      0.51%     98.40% # Read request-response latency
system.Lmon2.readLatencyHist::131072-147455          330      0.48%     98.88% # Read request-response latency
system.Lmon2.readLatencyHist::147456-163839          271      0.40%     99.28% # Read request-response latency
system.Lmon2.readLatencyHist::163840-180223          303      0.44%     99.73% # Read request-response latency
system.Lmon2.readLatencyHist::180224-196607           23      0.03%     99.76% # Read request-response latency
system.Lmon2.readLatencyHist::196608-212991           11      0.02%     99.78% # Read request-response latency
system.Lmon2.readLatencyHist::212992-229375          149      0.22%     99.99% # Read request-response latency
system.Lmon2.readLatencyHist::229376-245759            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::245760-262143            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::262144-278527            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::278528-294911            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::294912-311295            1      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::311296-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon2.readLatencyHist::total             68184                       # Read request-response latency
system.Lmon2.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon2.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon2.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon2.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon2.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon2.ittReadRead::samples               68184                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::mean           2443951.484219                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::stdev          1846999.049305                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::50001-55000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::85001-90000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::90001-95000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::95001-100000              0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::overflows             68182    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon2.ittReadRead::min_value             52000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::max_value          17693000                       # Read-to-read inter transaction time
system.Lmon2.ittReadRead::total                 68184                       # Read-to-read inter transaction time
system.Lmon2.ittWriteWrite::samples              2703                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::mean         61653687.014428                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::stdev        79193902.448034                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::overflows            2703    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::min_value          305000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::max_value       711524000                       # Write-to-write inter transaction time
system.Lmon2.ittWriteWrite::total                2703                       # Write-to-write inter transaction time
system.Lmon2.ittReqReq::samples                 70887                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::mean             2350760.901153                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::stdev            1786952.796685                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::50001-55000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::80001-85000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::85001-90000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::90001-95000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::95001-100000                0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::overflows               70884    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon2.ittReqReq::min_value               52000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::max_value            17693000                       # Request-to-request inter transaction time
system.Lmon2.ittReqReq::total                   70887                       # Request-to-request inter transaction time
system.Lmon2.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::mean      0.038471                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::stdev     0.192336                       # Outstanding read transactions
system.Lmon2.outstandingReadsHist::0            16021     96.15%     96.15% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::1              641      3.85%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon2.outstandingReadsHist::total        16662                       # Outstanding read transactions
system.Lmon2.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon2.outstandingWritesHist::0           16662    100.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon2.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.Lmon2.readTransHist::samples             16662                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::mean             4.091466                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::stdev            1.846206                       # Histogram of read transactions per sample period
system.Lmon2.readTransHist::0-1                   483      2.90%      2.90% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::2-3                  5488     32.94%     35.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::4-5                  8310     49.87%     85.71% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::6-7                  2164     12.99%     98.70% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::8-9                   125      0.75%     99.45% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::10-11                   7      0.04%     99.49% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::12-13                  20      0.12%     99.61% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::14-15                  14      0.08%     99.69% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::16-17                   6      0.04%     99.73% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::18-19                   2      0.01%     99.74% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::20-21                   5      0.03%     99.77% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::22-23                  11      0.07%     99.84% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::24-25                   9      0.05%     99.89% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::26-27                   7      0.04%     99.93% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::28-29                   3      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::30-31                   2      0.01%     99.96% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::32-33                   5      0.03%     99.99% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::34-35                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.readTransHist::total               16662                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::samples            16662                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::mean            0.162225                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::stdev           0.477732                       # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::0                  14471     86.85%     86.85% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::1                   1852     11.12%     97.97% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::2                    232      1.39%     99.36% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::3                     56      0.34%     99.69% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::4                     39      0.23%     99.93% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::5                      9      0.05%     99.98% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::6                      3      0.02%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::7                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon2.writeTransHist::total              16662                       # Histogram of read transactions per sample period
system.Lmon3.readBurstLengthHist::samples        68377                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::mean            256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::gmean    256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::stdev             0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::0-15              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::16-31             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::32-47             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::48-63             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::64-79             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::80-95             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::256-271        68377    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.readBurstLengthHist::total         68377                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::samples         2681                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::mean           256                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::gmean   256.000000                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::stdev            0                       # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::0-15             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::16-31            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::32-47            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::48-63            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::64-79            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::80-95            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::96-111            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::256-271         2681    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Lmon3.writeBurstLengthHist::total         2681                       # Histogram of burst lengths of transmitted packets
system.Lmon3.readBandwidthHist::samples         16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::mean     105033441.363582                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::gmean               0                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::stdev    47268305.583241                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::0-6.71089e+07         2100     12.60%     12.60% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+07-1.34218e+08        12180     73.10%     85.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.34218e+08-2.01327e+08         2171     13.03%     98.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.01327e+08-2.68435e+08          124      0.74%     99.48% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::2.68435e+08-3.35544e+08           25      0.15%     99.63% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::3.35544e+08-4.02653e+08           13      0.08%     99.71% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.02653e+08-4.69762e+08            4      0.02%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::4.69762e+08-5.36871e+08            2      0.01%     99.74% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::5.36871e+08-6.0398e+08           16      0.10%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.0398e+08-6.71089e+08           12      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::6.71089e+08-7.38198e+08            5      0.03%     99.94% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::7.38198e+08-8.05306e+08            7      0.04%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.05306e+08-8.72415e+08            2      0.01%     99.99% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::8.72415e+08-9.39524e+08            1      0.01%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::9.39524e+08-1.00663e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.00663e+09-1.07374e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.07374e+09-1.14085e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.14085e+09-1.20796e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.20796e+09-1.27507e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::1.27507e+09-1.34218e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.readBandwidthHist::total           16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Lmon3.averageReadBandwidth        105050491.374529      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Lmon3.totalReadBytes                  17504256                       # Number of bytes read
system.Lmon3.writeBandwidthHist::samples        16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::mean    4119169.367423                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::gmean              0                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::stdev   11932200.323318                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::0-1.67772e+07        14450     86.72%     86.72% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+07-3.35544e+07         1887     11.33%     98.05% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.35544e+07-5.03316e+07            0      0.00%     98.05% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::5.03316e+07-6.71089e+07          234      1.40%     99.45% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::6.71089e+07-8.38861e+07           52      0.31%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::8.38861e+07-1.00663e+08            0      0.00%     99.77% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.00663e+08-1.17441e+08           29      0.17%     99.94% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.17441e+08-1.34218e+08            7      0.04%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.34218e+08-1.50995e+08            0      0.00%     99.98% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.50995e+08-1.67772e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.67772e+08-1.84549e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::1.84549e+08-2.01327e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.01327e+08-2.18104e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.18104e+08-2.34881e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.34881e+08-2.51658e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.51658e+08-2.68435e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.68435e+08-2.85213e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::2.85213e+08-3.0199e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.0199e+08-3.18767e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::3.18767e+08-3.35544e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Lmon3.writeBandwidthHist::total          16662                       # Histogram of write bandwidth (bytes/s)
system.Lmon3.averageWriteBandwidth       4118994.491856      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Lmon3.totalWrittenBytes                 686336                       # Number of bytes written
system.Lmon3.readLatencyHist::samples           68376                       # Read request-response latency
system.Lmon3.readLatencyHist::mean       95988.269276                       # Read request-response latency
system.Lmon3.readLatencyHist::gmean      95610.985483                       # Read request-response latency
system.Lmon3.readLatencyHist::stdev      10302.650099                       # Read request-response latency
system.Lmon3.readLatencyHist::0-32767               0      0.00%      0.00% # Read request-response latency
system.Lmon3.readLatencyHist::32768-65535           88      0.13%      0.13% # Read request-response latency
system.Lmon3.readLatencyHist::65536-98303        66502     97.26%     97.39% # Read request-response latency
system.Lmon3.readLatencyHist::98304-131071          699      1.02%     98.41% # Read request-response latency
system.Lmon3.readLatencyHist::131072-163839          589      0.86%     99.27% # Read request-response latency
system.Lmon3.readLatencyHist::163840-196607          336      0.49%     99.76% # Read request-response latency
system.Lmon3.readLatencyHist::196608-229375          158      0.23%     99.99% # Read request-response latency
system.Lmon3.readLatencyHist::229376-262143            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::262144-294911            2      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::294912-327679            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::360448-393215            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Lmon3.readLatencyHist::total             68376                       # Read request-response latency
system.Lmon3.writeLatencyHist::samples              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::mean               0                       # Write request-response latency
system.Lmon3.writeLatencyHist::gmean              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::stdev              0                       # Write request-response latency
system.Lmon3.writeLatencyHist::0                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::1                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::2                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::3                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::4                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::5                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::6                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::7                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::8                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::9                    0                       # Write request-response latency
system.Lmon3.writeLatencyHist::10                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::11                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::12                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::13                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::14                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::15                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::16                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::17                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::18                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::19                   0                       # Write request-response latency
system.Lmon3.writeLatencyHist::total                0                       # Write request-response latency
system.Lmon3.ittReadRead::samples               68377                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::mean           2437236.936397                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::stdev          1840965.656206                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::underflows                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::1-5000                    0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::5001-10000                0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::10001-15000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::15001-20000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::20001-25000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::25001-30000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::30001-35000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::35001-40000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::40001-45000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::45001-50000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::50001-55000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::55001-60000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::60001-65000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::65001-70000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::70001-75000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::75001-80000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::80001-85000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::85001-90000               0      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::90001-95000               1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::95001-100000              1      0.00%      0.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::overflows             68375    100.00%    100.00% # Read-to-read inter transaction time
system.Lmon3.ittReadRead::min_value             93000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::max_value          24477000                       # Read-to-read inter transaction time
system.Lmon3.ittReadRead::total                 68377                       # Read-to-read inter transaction time
system.Lmon3.ittWriteWrite::samples              2681                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::mean         62149775.083924                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::stdev        83597043.816167                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::underflows              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::1-5000                  0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::5001-10000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::10001-15000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::15001-20000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::20001-25000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::25001-30000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::30001-35000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::35001-40000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::40001-45000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::45001-50000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::50001-55000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::55001-60000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::60001-65000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::65001-70000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::70001-75000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::75001-80000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::80001-85000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::85001-90000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::90001-95000             0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::95001-100000            0      0.00%      0.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::overflows            2681    100.00%    100.00% # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::min_value          191000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::max_value       858119000                       # Write-to-write inter transaction time
system.Lmon3.ittWriteWrite::total                2681                       # Write-to-write inter transaction time
system.Lmon3.ittReqReq::samples                 71058                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::mean             2345099.496186                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::stdev            1779188.722382                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::underflows                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::1-5000                      0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::5001-10000                  0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::10001-15000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::15001-20000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::20001-25000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::25001-30000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::30001-35000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::35001-40000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::40001-45000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::45001-50000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::50001-55000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::55001-60000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::60001-65000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::65001-70000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::70001-75000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::75001-80000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::80001-85000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::85001-90000                 0      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::90001-95000                 1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::95001-100000                1      0.00%      0.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::overflows               71056    100.00%    100.00% # Request-to-request inter transaction time
system.Lmon3.ittReqReq::min_value               93000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::max_value            18460000                       # Request-to-request inter transaction time
system.Lmon3.ittReqReq::total                   71058                       # Request-to-request inter transaction time
system.Lmon3.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::mean      0.042012                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::gmean            0                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::stdev     0.200622                       # Outstanding read transactions
system.Lmon3.outstandingReadsHist::0            15962     95.80%     95.80% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::1              700      4.20%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::2                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::3                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::4                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::5                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::6                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::7                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::8                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::9                0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::10               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::11               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::12               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::13               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::14               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::15               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::16               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::17               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::18               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::19               0      0.00%    100.00% # Outstanding read transactions
system.Lmon3.outstandingReadsHist::total        16662                       # Outstanding read transactions
system.Lmon3.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::mean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Lmon3.outstandingWritesHist::0           16662    100.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::1               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::2               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::3               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::4               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::5               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::6               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::7               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::8               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::9               0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::10              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::11              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::12              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::13              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::14              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::15              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::16              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::17              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::18              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::19              0      0.00%    100.00% # Outstanding write transactions
system.Lmon3.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.Lmon3.readTransHist::samples             16662                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::mean             4.102869                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::stdev            1.845508                       # Histogram of read transactions per sample period
system.Lmon3.readTransHist::0-1                   470      2.82%      2.82% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::2-3                  5494     32.97%     35.79% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::4-5                  8313     49.89%     85.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::6-7                  2172     13.04%     98.72% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::8-9                   120      0.72%     99.44% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::10-11                  11      0.07%     99.51% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::12-13                  19      0.11%     99.62% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::14-15                  12      0.07%     99.69% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::16-17                   3      0.02%     99.71% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::18-19                   4      0.02%     99.74% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::20-21                   7      0.04%     99.78% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::22-23                   8      0.05%     99.83% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::24-25                   8      0.05%     99.87% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::26-27                   9      0.05%     99.93% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::28-29                   4      0.02%     99.95% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::30-31                   3      0.02%     99.97% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::32-33                   4      0.02%     99.99% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::34-35                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.readTransHist::total               16662                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::samples            16662                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::mean            0.160905                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::gmean                  0                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::stdev           0.466102                       # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::0                  14450     86.72%     86.72% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::1                   1887     11.33%     98.05% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::2                    234      1.40%     99.45% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::3                     52      0.31%     99.77% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::4                     29      0.17%     99.94% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::5                      7      0.04%     99.98% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::6                      2      0.01%     99.99% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::7                      1      0.01%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::8                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::9                      0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::10                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::11                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::12                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::13                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::14                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::15                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::16                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::17                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::18                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::19                     0      0.00%    100.00% # Histogram of read transactions per sample period
system.Lmon3.writeTransHist::total              16662                       # Histogram of read transactions per sample period
system.Hmon.readBurstLengthHist::samples       312234                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::mean             256                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::gmean     256.000000                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::stdev              0                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::0-15               0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::16-31              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::32-47              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::48-63              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::64-79              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::80-95              0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::96-111             0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::112-127            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::128-143            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::144-159            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::160-175            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::176-191            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::192-207            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::208-223            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::224-239            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::240-255            0      0.00%      0.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::256-271       312234    100.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.readBurstLengthHist::total         312234                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::samples        10738                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::mean     255.976253                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::gmean    255.867834                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::stdev      2.460812                       # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::0-15              1      0.01%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::16-31             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::32-47             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::48-63             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::64-79             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::80-95             0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::96-111            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::112-127            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::128-143            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::144-159            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::160-175            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::176-191            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::192-207            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::208-223            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::224-239            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::240-255            0      0.00%      0.01% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::256-271        10737     99.99%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::272-287            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::288-303            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::304-319            0      0.00%    100.00% # Histogram of burst lengths of transmitted packets
system.Hmon.writeBurstLengthHist::total         10738                       # Histogram of burst lengths of transmitted packets
system.Hmon.readBandwidthHist::samples          16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::mean      419477709.758732                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::gmean     395470112.429284                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::stdev     172486443.688167                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::0-2.68435e+08         1903     11.42%     11.42% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+08-5.36871e+08        11808     70.87%     82.29% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.36871e+08-8.05306e+08         2829     16.98%     99.27% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::8.05306e+08-1.07374e+09           32      0.19%     99.46% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.07374e+09-1.34218e+09           21      0.13%     99.59% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.34218e+09-1.61061e+09           19      0.11%     99.70% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.61061e+09-1.87905e+09            5      0.03%     99.73% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::1.87905e+09-2.14748e+09            6      0.04%     99.77% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.14748e+09-2.41592e+09           13      0.08%     99.84% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.41592e+09-2.68435e+09           11      0.07%     99.91% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.68435e+09-2.95279e+09            7      0.04%     99.95% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::2.95279e+09-3.22123e+09            4      0.02%     99.98% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.22123e+09-3.48966e+09            4      0.02%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.48966e+09-3.7581e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::3.7581e+09-4.02653e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.02653e+09-4.29497e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.29497e+09-4.5634e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.5634e+09-4.83184e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::4.83184e+09-5.10027e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::5.10027e+09-5.36871e+09            0      0.00%    100.00% # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.readBandwidthHist::total            16662                       # Histogram of read bandwidth per sample period (bytes/s)
system.Hmon.averageReadBandwidth         419541328.559847      0.00%      0.00% # Average read bandwidth (bytes/s)
system.Hmon.totalReadBytes                   69906944                       # Number of bytes read
system.Hmon.writeBandwidthHist::samples         16662                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::mean     16492041.771696                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::gmean               0                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::stdev    32706454.910765                       # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::0-3.35544e+07        14752     88.54%     88.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+07-6.71089e+07         1190      7.14%     95.68% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.71089e+07-1.00663e+08          292      1.75%     97.43% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.00663e+08-1.34218e+08          184      1.10%     98.54% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.34218e+08-1.67772e+08           66      0.40%     98.93% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::1.67772e+08-2.01327e+08           42      0.25%     99.18% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.01327e+08-2.34881e+08           72      0.43%     99.62% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.34881e+08-2.68435e+08           29      0.17%     99.79% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::2.68435e+08-3.0199e+08           10      0.06%     99.85% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.0199e+08-3.35544e+08           17      0.10%     99.95% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.35544e+08-3.69099e+08            4      0.02%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::3.69099e+08-4.02653e+08            1      0.01%     99.98% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.02653e+08-4.36208e+08            2      0.01%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.36208e+08-4.69762e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::4.69762e+08-5.03316e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.03316e+08-5.36871e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.36871e+08-5.70425e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::5.70425e+08-6.0398e+08            0      0.00%     99.99% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.0398e+08-6.37534e+08            1      0.01%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::6.37534e+08-6.71089e+08            0      0.00%    100.00% # Histogram of write bandwidth (bytes/s)
system.Hmon.writeBandwidthHist::total           16662                       # Histogram of write bandwidth (bytes/s)
system.Hmon.averageWriteBandwidth        16495956.713493      0.00%      0.00% # Average write bandwidth (bytes/s)
system.Hmon.totalWrittenBytes                 2748673                       # Number of bytes written
system.Hmon.readLatencyHist::samples           273074                       # Read request-response latency
system.Hmon.readLatencyHist::mean        104698.482829                       # Read request-response latency
system.Hmon.readLatencyHist::gmean       104348.757508                       # Read request-response latency
system.Hmon.readLatencyHist::stdev       10272.294688                       # Read request-response latency
system.Hmon.readLatencyHist::0-32767                0      0.00%      0.00% # Read request-response latency
system.Hmon.readLatencyHist::32768-65535          322      0.12%      0.12% # Read request-response latency
system.Hmon.readLatencyHist::65536-98303          118      0.04%      0.16% # Read request-response latency
system.Hmon.readLatencyHist::98304-131071       267553     97.98%     98.14% # Read request-response latency
system.Hmon.readLatencyHist::131072-163839         2497      0.91%     99.05% # Read request-response latency
system.Hmon.readLatencyHist::163840-196607         1869      0.68%     99.74% # Read request-response latency
system.Hmon.readLatencyHist::196608-229375          106      0.04%     99.78% # Read request-response latency
system.Hmon.readLatencyHist::229376-262143          598      0.22%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::262144-294911            6      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::294912-327679            3      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::327680-360447            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::360448-393215            1      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::393216-425983            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::425984-458751            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::458752-491519            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::491520-524287            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::524288-557055            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::557056-589823            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::589824-622591            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::622592-655359            0      0.00%    100.00% # Read request-response latency
system.Hmon.readLatencyHist::total             273074                       # Read request-response latency
system.Hmon.writeLatencyHist::samples               1                       # Write request-response latency
system.Hmon.writeLatencyHist::mean              20000                       # Write request-response latency
system.Hmon.writeLatencyHist::gmean      20000.000000                       # Write request-response latency
system.Hmon.writeLatencyHist::stdev               0                       # Write request-response latency
system.Hmon.writeLatencyHist::0-1023                0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::1024-2047             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::2048-3071             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::3072-4095             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::4096-5119             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::5120-6143             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::6144-7167             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::7168-8191             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::8192-9215             0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::9216-10239            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::10240-11263            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::11264-12287            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::12288-13311            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::13312-14335            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::14336-15359            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::15360-16383            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::16384-17407            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::17408-18431            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::18432-19455            0      0.00%      0.00% # Write request-response latency
system.Hmon.writeLatencyHist::19456-20479            1    100.00%    100.00% # Write request-response latency
system.Hmon.writeLatencyHist::total                 1                       # Write request-response latency
system.Hmon.ittReadRead::samples               312234                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::mean            533661.234843                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::stdev           780054.682950                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::underflows                 0      0.00%      0.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::1-5000                   723      0.23%      0.23% # Read-to-read inter transaction time
system.Hmon.ittReadRead::5001-10000               150      0.05%      0.28% # Read-to-read inter transaction time
system.Hmon.ittReadRead::10001-15000              173      0.06%      0.34% # Read-to-read inter transaction time
system.Hmon.ittReadRead::15001-20000              168      0.05%      0.39% # Read-to-read inter transaction time
system.Hmon.ittReadRead::20001-25000              119      0.04%      0.43% # Read-to-read inter transaction time
system.Hmon.ittReadRead::25001-30000              150      0.05%      0.47% # Read-to-read inter transaction time
system.Hmon.ittReadRead::30001-35000              118      0.04%      0.51% # Read-to-read inter transaction time
system.Hmon.ittReadRead::35001-40000              112      0.04%      0.55% # Read-to-read inter transaction time
system.Hmon.ittReadRead::40001-45000              119      0.04%      0.59% # Read-to-read inter transaction time
system.Hmon.ittReadRead::45001-50000              126      0.04%      0.63% # Read-to-read inter transaction time
system.Hmon.ittReadRead::50001-55000              106      0.03%      0.66% # Read-to-read inter transaction time
system.Hmon.ittReadRead::55001-60000              108      0.03%      0.70% # Read-to-read inter transaction time
system.Hmon.ittReadRead::60001-65000              113      0.04%      0.73% # Read-to-read inter transaction time
system.Hmon.ittReadRead::65001-70000              118      0.04%      0.77% # Read-to-read inter transaction time
system.Hmon.ittReadRead::70001-75000              107      0.03%      0.80% # Read-to-read inter transaction time
system.Hmon.ittReadRead::75001-80000              107      0.03%      0.84% # Read-to-read inter transaction time
system.Hmon.ittReadRead::80001-85000               89      0.03%      0.87% # Read-to-read inter transaction time
system.Hmon.ittReadRead::85001-90000              106      0.03%      0.90% # Read-to-read inter transaction time
system.Hmon.ittReadRead::90001-95000              100      0.03%      0.93% # Read-to-read inter transaction time
system.Hmon.ittReadRead::95001-100000             101      0.03%      0.96% # Read-to-read inter transaction time
system.Hmon.ittReadRead::overflows             309221     99.04%    100.00% # Read-to-read inter transaction time
system.Hmon.ittReadRead::min_value                500                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::max_value            7541000                       # Read-to-read inter transaction time
system.Hmon.ittReadRead::total                 312234                       # Read-to-read inter transaction time
system.Hmon.ittWriteWrite::samples              10738                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::mean          15517514.807227                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::stdev         20704482.004000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::underflows               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::1-5000                   0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::5001-10000               0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::10001-15000              0      0.00%      0.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::15001-20000              8      0.07%      0.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::20001-25000              0      0.00%      0.07% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::25001-30000              1      0.01%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::30001-35000              0      0.00%      0.08% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::35001-40000              1      0.01%      0.09% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::40001-45000              1      0.01%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::45001-50000              0      0.00%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::50001-55000              0      0.00%      0.10% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::55001-60000              1      0.01%      0.11% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::60001-65000              2      0.02%      0.13% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::65001-70000              1      0.01%      0.14% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::70001-75000              1      0.01%      0.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::75001-80000              0      0.00%      0.15% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::80001-85000              1      0.01%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::85001-90000              0      0.00%      0.16% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::90001-95000              2      0.02%      0.18% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::95001-100000             2      0.02%      0.20% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::overflows            10717     99.80%    100.00% # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::min_value            16500                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::max_value        241064000                       # Write-to-write inter transaction time
system.Hmon.ittWriteWrite::total                10738                       # Write-to-write inter transaction time
system.Hmon.ittReqReq::samples                 322972                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::mean              515918.017661                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::stdev             771438.394011                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::underflows                   0      0.00%      0.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::1-5000                     729      0.23%      0.23% # Request-to-request inter transaction time
system.Hmon.ittReqReq::5001-10000                 159      0.05%      0.27% # Request-to-request inter transaction time
system.Hmon.ittReqReq::10001-15000                177      0.05%      0.33% # Request-to-request inter transaction time
system.Hmon.ittReqReq::15001-20000                216      0.07%      0.40% # Request-to-request inter transaction time
system.Hmon.ittReqReq::20001-25000                141      0.04%      0.44% # Request-to-request inter transaction time
system.Hmon.ittReqReq::25001-30000                164      0.05%      0.49% # Request-to-request inter transaction time
system.Hmon.ittReqReq::30001-35000                129      0.04%      0.53% # Request-to-request inter transaction time
system.Hmon.ittReqReq::35001-40000                379      0.12%      0.65% # Request-to-request inter transaction time
system.Hmon.ittReqReq::40001-45000                390      0.12%      0.77% # Request-to-request inter transaction time
system.Hmon.ittReqReq::45001-50000                176      0.05%      0.82% # Request-to-request inter transaction time
system.Hmon.ittReqReq::50001-55000                198      0.06%      0.88% # Request-to-request inter transaction time
system.Hmon.ittReqReq::55001-60000                142      0.04%      0.93% # Request-to-request inter transaction time
system.Hmon.ittReqReq::60001-65000                153      0.05%      0.98% # Request-to-request inter transaction time
system.Hmon.ittReqReq::65001-70000                643      0.20%      1.18% # Request-to-request inter transaction time
system.Hmon.ittReqReq::70001-75000               3754      1.16%      2.34% # Request-to-request inter transaction time
system.Hmon.ittReqReq::75001-80000                132      0.04%      2.38% # Request-to-request inter transaction time
system.Hmon.ittReqReq::80001-85000                105      0.03%      2.41% # Request-to-request inter transaction time
system.Hmon.ittReqReq::85001-90000                118      0.04%      2.45% # Request-to-request inter transaction time
system.Hmon.ittReqReq::90001-95000                116      0.04%      2.48% # Request-to-request inter transaction time
system.Hmon.ittReqReq::95001-100000               231      0.07%      2.56% # Request-to-request inter transaction time
system.Hmon.ittReqReq::overflows               314720     97.44%    100.00% # Request-to-request inter transaction time
system.Hmon.ittReqReq::min_value                  500                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::max_value              7541000                       # Request-to-request inter transaction time
system.Hmon.ittReqReq::total                   322972                       # Request-to-request inter transaction time
system.Hmon.outstandingReadsHist::samples        16662                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::mean       0.175129                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::gmean             0                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::stdev      0.386509                       # Outstanding read transactions
system.Hmon.outstandingReadsHist::0             13773     82.66%     82.66% # Outstanding read transactions
system.Hmon.outstandingReadsHist::1              2870     17.22%     99.89% # Outstanding read transactions
system.Hmon.outstandingReadsHist::2                11      0.07%     99.95% # Outstanding read transactions
system.Hmon.outstandingReadsHist::3                 6      0.04%     99.99% # Outstanding read transactions
system.Hmon.outstandingReadsHist::4                 2      0.01%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::5                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::6                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::7                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::8                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::9                 0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::10                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::11                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::12                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::13                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::14                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::15                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::16                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::17                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::18                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::19                0      0.00%    100.00% # Outstanding read transactions
system.Hmon.outstandingReadsHist::total         16662                       # Outstanding read transactions
system.Hmon.outstandingWritesHist::samples        16662                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::mean             0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::gmean            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::stdev            0                       # Outstanding write transactions
system.Hmon.outstandingWritesHist::0            16662    100.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::1                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::2                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::3                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::4                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::5                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::6                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::7                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::8                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::9                0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::10               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::11               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::12               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::13               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::14               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::15               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::16               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::17               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::18               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::19               0      0.00%    100.00% # Outstanding write transactions
system.Hmon.outstandingWritesHist::total        16662                       # Outstanding write transactions
system.Hmon.readTransHist::samples              16662                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::mean             18.735866                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::gmean            17.933940                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::stdev             6.620835                       # Histogram of read transactions per sample period
system.Hmon.readTransHist::0-7                     89      0.53%      0.53% # Histogram of read transactions per sample period
system.Hmon.readTransHist::8-15                  4441     26.65%     27.19% # Histogram of read transactions per sample period
system.Hmon.readTransHist::16-23                 9728     58.38%     85.57% # Histogram of read transactions per sample period
system.Hmon.readTransHist::24-31                 2250     13.50%     99.08% # Histogram of read transactions per sample period
system.Hmon.readTransHist::32-39                   62      0.37%     99.45% # Histogram of read transactions per sample period
system.Hmon.readTransHist::40-47                    9      0.05%     99.50% # Histogram of read transactions per sample period
system.Hmon.readTransHist::48-55                   21      0.13%     99.63% # Histogram of read transactions per sample period
system.Hmon.readTransHist::56-63                   12      0.07%     99.70% # Histogram of read transactions per sample period
system.Hmon.readTransHist::64-71                    5      0.03%     99.73% # Histogram of read transactions per sample period
system.Hmon.readTransHist::72-79                    2      0.01%     99.74% # Histogram of read transactions per sample period
system.Hmon.readTransHist::80-87                    7      0.04%     99.78% # Histogram of read transactions per sample period
system.Hmon.readTransHist::88-95                    8      0.05%     99.83% # Histogram of read transactions per sample period
system.Hmon.readTransHist::96-103                  13      0.08%     99.91% # Histogram of read transactions per sample period
system.Hmon.readTransHist::104-111                  5      0.03%     99.94% # Histogram of read transactions per sample period
system.Hmon.readTransHist::112-119                  2      0.01%     99.95% # Histogram of read transactions per sample period
system.Hmon.readTransHist::120-127                  6      0.04%     99.99% # Histogram of read transactions per sample period
system.Hmon.readTransHist::128-135                  2      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::136-143                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::144-151                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::152-159                  0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.readTransHist::total                16662                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::samples             16662                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::mean             0.644220                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::gmean                   0                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::stdev            1.277596                       # Histogram of read transactions per sample period
system.Hmon.writeTransHist::0-1                 14752     88.54%     88.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::2-3                  1482      8.89%     97.43% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::4-5                   184      1.10%     98.54% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::6-7                   108      0.65%     99.18% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::8-9                    72      0.43%     99.62% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::10-11                  39      0.23%     99.85% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::12-13                  17      0.10%     99.95% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::14-15                   5      0.03%     99.98% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::16-17                   2      0.01%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::18-19                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::20-21                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::22-23                   0      0.00%     99.99% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::24-25                   1      0.01%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::26-27                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::28-29                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::30-31                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::32-33                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::34-35                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::36-37                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::38-39                   0      0.00%    100.00% # Histogram of read transactions per sample period
system.Hmon.writeTransHist::total               16662                       # Histogram of read transactions per sample period
system.iobus.total_occupancy_time_trans_dist::InvalidCmd            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::Writeback            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SoftPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::HardPFResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::ReadExResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::LoadLockedReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::StoreCondResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::SwapResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::MessageResp            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidDestError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::BadAddressError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalReadError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::PrintReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::FlushReq            0                       # total time the pkt types occupy the xbar
system.iobus.total_occupancy_time_trans_dist::InvalidationReq            0                       # total time the pkt types occupy the xbar
system.iobus.delayed_trans_dist::InvalidCmd            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadRespWithInvalidate            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::Writeback            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SoftPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::HardPFResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::WriteInvalidateResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SCUpgradeFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::UpgradeFailResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::ReadExResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::LoadLockedReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondFailReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::StoreCondResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::SwapResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::MessageResp            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidDestError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::BadAddressError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalReadError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FunctionalWriteError            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::PrintReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::FlushReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.delayed_trans_dist::InvalidationReq            0                       # # of pkts delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidCmd            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadRespWithInvalidate            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::Writeback            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SoftPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::HardPFResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::WriteInvalidateResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SCUpgradeFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::UpgradeFailResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::ReadExResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::LoadLockedReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondFailReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::StoreCondResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::SwapResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::MessageResp            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidDestError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::BadAddressError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalReadError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FunctionalWriteError            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::PrintReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::FlushReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.total_delayed_time_trans_dist::InvalidationReq            0                       # total time the pkt types are delayed due to xbar occupancy
system.iobus.failedReq                              0                       # # of times recvTimingReq fails due to busy xbar
system.iobus.failedResp                             0                       # # of times recvTimingResp fails due to busy xbar
system.iobus.reqForwardingFail                      0                       # # of times xbar fails to forward req pkt to next component
system.iobus.respForwardingFail                     0                       # # of times xbar fails to forward resp pkt to next component
system.iobus.pimReqSuccess                          0                       # # of times xbar successfully sends PIM req pkt through, including forwarding
system.iobus.pimReqFail                             0                       # # of times xbar fails to send PIM req pkt through due to layer occupancy
system.iobus.pimReqDelayedTime                      0                       # cumulative time PIM req pkts are delayed on this xbar
system.iobus.pimRespSuccess                         0                       # # of times xbar successfully sends PIM resp pkt through, including forwarding
system.iobus.pimRespFail                            0                       # # of times xbar fails to send PIM resp pkt through due to layer occupancy
system.iobus.pimRespDelayedTime                     0                       # cumulative time PIM resp pkts are delayed on this xbar
system.iobus.totalReqDelayedTime                    0                       # cumulative time all req pkts are delayed on this xbar
system.iobus.totalRespDelayedTime                   0                       # cumulative time all resp pkts are delayed on this xbar
system.iobus.reqLayer0.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer0.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer1.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer1.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer2.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer2.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer3.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer3.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer4.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer4.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer5.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer5.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer6.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer6.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer7.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer7.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer8.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer8.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer9.succeeded                    0                       # # of times layer succeeds timing
system.iobus.reqLayer9.failed                       0                       # # of times layer fails timing
system.iobus.reqLayer10.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer10.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer11.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer11.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer12.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer12.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer13.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer13.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer14.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer14.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer15.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer15.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer16.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer16.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer17.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer17.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer18.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer18.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer19.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer19.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer20.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer20.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer21.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer21.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer22.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer22.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer23.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer23.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer24.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer24.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer25.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer25.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer26.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer26.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer27.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer27.failed                      0                       # # of times layer fails timing
system.iobus.reqLayer28.succeeded                   0                       # # of times layer succeeds timing
system.iobus.reqLayer28.failed                      0                       # # of times layer fails timing
system.iobus.respLayer0.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer0.failed                      0                       # # of times layer fails timing
system.iobus.respLayer1.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer1.failed                      0                       # # of times layer fails timing
system.iobus.respLayer2.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer2.failed                      0                       # # of times layer fails timing
system.iobus.respLayer3.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer3.failed                      0                       # # of times layer fails timing
system.iobus.respLayer4.succeeded                   0                       # # of times layer succeeds timing
system.iobus.respLayer4.failed                      0                       # # of times layer fails timing
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                    31009896                       # DTB read hits
system.cpu0.dtb.read_misses                     16583                       # DTB read misses
system.cpu0.dtb.write_hits                     718649                       # DTB write hits
system.cpu0.dtb.write_misses                       44                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     2                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                31026479                       # DTB read accesses
system.cpu0.dtb.write_accesses                 718693                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                         31728545                       # DTB hits
system.cpu0.dtb.misses                          16627                       # DTB misses
system.cpu0.dtb.accesses                     31745172                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.inst_hits                   119113087                       # ITB inst hits
system.cpu0.itb.inst_misses                         4                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses               119113091                       # ITB inst accesses
system.cpu0.itb.hits                        119113087                       # DTB hits
system.cpu0.itb.misses                              4                       # DTB misses
system.cpu0.itb.accesses                    119113091                       # DTB accesses
system.cpu0.numCycles                       333254148                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                  118701031                       # Number of instructions committed
system.cpu0.committedOps                    119188810                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses             88668102                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu0.num_func_calls                     164822                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts     20435075                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                    88668102                       # number of integer instructions
system.cpu0.num_fp_insts                           64                       # number of float instructions
system.cpu0.num_int_register_reads          106339681                       # number of times the integer registers were read
system.cpu0.num_int_register_writes          57592739                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_cc_register_reads           450635311                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes           87190618                       # number of times the CC registers were written
system.cpu0.num_mem_refs                     31731070                       # number of memory refs
system.cpu0.num_load_insts                   31011088                       # Number of load instructions
system.cpu0.num_store_insts                    719982                       # Number of store instructions
system.cpu0.num_idle_cycles              16579.040000                       # Number of idle cycles
system.cpu0.num_busy_cycles              333237568.960000                       # Number of busy cycles
system.cpu0.not_idle_fraction                0.999950                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                    0.000050                       # Percentage of idle cycles
system.cpu0.Branches                         25641507                       # Number of branches fetched
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                 87460261     73.38%     73.38% # Class of executed instruction
system.cpu0.op_class::IntMult                     537      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                30      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     73.38% # Class of executed instruction
system.cpu0.op_class::MemRead                31011088     26.02%     99.40% # Class of executed instruction
system.cpu0.op_class::MemWrite                 719982      0.60%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                 119191898                       # Class of executed instruction
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      37                       # number of quiesce instructions executed
system.cpu0.icache.tags.replacements             3615                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          116700747                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3615                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         32282.364315                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::system.cpu0.inst          128                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::system.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           84                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        238229789                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       238229789                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::system.cpu0.inst    119109472                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      119109472                       # number of ReadReq hits
system.cpu0.icache.demand_hits::system.cpu0.inst    119109472                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       119109472                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::system.cpu0.inst    119109472                       # number of overall hits
system.cpu0.icache.overall_hits::total      119109472                       # number of overall hits
system.cpu0.icache.ReadReq_misses::system.cpu0.inst         3615                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3615                       # number of ReadReq misses
system.cpu0.icache.demand_misses::system.cpu0.inst         3615                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3615                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::system.cpu0.inst         3615                       # number of overall misses
system.cpu0.icache.overall_misses::total         3615                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::system.cpu0.inst    252664408                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    252664408                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::system.cpu0.inst    252664408                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    252664408                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::system.cpu0.inst    252664408                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    252664408                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::system.cpu0.inst    119113087                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    119113087                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::system.cpu0.inst    119113087                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    119113087                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::system.cpu0.inst    119113087                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    119113087                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::system.cpu0.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::system.cpu0.inst     0.000030                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::system.cpu0.inst     0.000030                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::system.cpu0.inst 69893.335546                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69893.335546                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::system.cpu0.inst 69893.335546                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69893.335546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::system.cpu0.inst 69893.335546                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69893.335546                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::system.cpu0.inst         3615                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3615                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::system.cpu0.inst         3615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3615                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::system.cpu0.inst         3615                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3615                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::system.cpu0.inst    245097592                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    245097592                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::system.cpu0.inst    245097592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    245097592                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::system.cpu0.inst    245097592                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    245097592                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::system.cpu0.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::system.cpu0.inst 67800.163762                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67800.163762                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::system.cpu0.inst 67800.163762                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67800.163762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::system.cpu0.inst 67800.163762                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67800.163762                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.waiting_on_retry               236                       # Number of times sendTimingReq failed
system.cpu0.dcache.tags.replacements            17596                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          253.631456                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           24490460                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            17596                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1391.819732                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::system.cpu0.data   253.631456                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::system.cpu0.data     0.990748                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.990748                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          242                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.945312                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         63782489                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        63782489                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::system.cpu0.data     30678739                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30678739                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::system.cpu0.data       677462                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        677462                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::system.cpu0.data          391                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          391                       # number of SoftPFReq hits
system.cpu0.dcache.LoadLockedReq_hits::system.cpu0.data        26072                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        26072                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::system.cpu0.data          481                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          481                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::system.cpu0.data     31356201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        31356201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::system.cpu0.data     31356592                       # number of overall hits
system.cpu0.dcache.overall_hits::total       31356592                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::system.cpu0.data       278333                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       278333                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::system.cpu0.data        29821                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29821                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::system.cpu0.data           90                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           90                       # number of SoftPFReq misses
system.cpu0.dcache.LoadLockedReq_misses::system.cpu0.data        26225                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        26225                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::system.cpu0.data        10862                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10862                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::system.cpu0.data       308154                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        308154                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::system.cpu0.data       308244                       # number of overall misses
system.cpu0.dcache.overall_misses::total       308244                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::system.cpu0.data  11213804143                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11213804143                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::system.cpu0.data   1355967391                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1355967391                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::system.cpu0.data   1271972841                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   1271972841                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::system.cpu0.data     47669499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     47669499                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::system.cpu0.data     43976000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total     43976000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.demand_miss_latency::system.cpu0.data  12569771534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12569771534                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::system.cpu0.data  12569771534                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12569771534                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::system.cpu0.data     30957072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     30957072                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::system.cpu0.data       707283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       707283                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::system.cpu0.data          481                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          481                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::system.cpu0.data        52297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        52297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::system.cpu0.data        11343                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        11343                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::system.cpu0.data     31664355                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     31664355                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::system.cpu0.data     31664836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     31664836                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::system.cpu0.data     0.008991                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008991                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::system.cpu0.data     0.042163                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.042163                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::system.cpu0.data     0.187110                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.187110                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::system.cpu0.data     0.501463                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.501463                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::system.cpu0.data     0.957595                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.957595                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::system.cpu0.data     0.009732                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009732                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::system.cpu0.data     0.009735                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009735                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::system.cpu0.data 40289.164932                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40289.164932                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::system.cpu0.data 45470.218671                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45470.218671                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::system.cpu0.data 48502.300896                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 48502.300896                       # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::system.cpu0.data  4388.648407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4388.648407                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::system.cpu0.data 40790.551263                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40790.551263                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::system.cpu0.data 40778.641382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40778.641382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1717                       # number of writebacks
system.cpu0.dcache.writebacks::total             1717                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::system.cpu0.data            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::system.cpu0.data           74                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           74                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::system.cpu0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::system.cpu0.data            2                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::system.cpu0.data       278333                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       278333                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::system.cpu0.data        29819                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        29819                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::system.cpu0.data           90                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           90                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::system.cpu0.data        26151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        26151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::system.cpu0.data        10862                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        10862                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::system.cpu0.data       308152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       308152                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::system.cpu0.data       308242                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       308242                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::system.cpu0.data  10518335805                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10518335805                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::system.cpu0.data   1291274567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1291274567                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::system.cpu0.data      7156001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      7156001                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::system.cpu0.data   1200799658                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1200799658                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::system.cpu0.data     45730501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     45730501                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu0.data     24190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total     24190000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::system.cpu0.data  11809610372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  11809610372                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::system.cpu0.data  11816766373                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  11816766373                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::system.cpu0.data      1522474                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      1522474                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::system.cpu0.data       620500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total       620500                       # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::system.cpu0.data      2142974                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      2142974                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::system.cpu0.data     0.008991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008991                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::system.cpu0.data     0.042160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.042160                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::system.cpu0.data     0.187110                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.187110                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::system.cpu0.data     0.500048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.500048                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::system.cpu0.data     0.957595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.957595                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::system.cpu0.data     0.009732                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.009732                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::system.cpu0.data     0.009735                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.009735                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::system.cpu0.data 37790.473300                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 37790.473300                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::system.cpu0.data 43303.751534                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 43303.751534                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu0.data 79511.122222                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 79511.122222                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu0.data 45917.925051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 45917.925051                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu0.data  4210.136347                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4210.136347                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::system.cpu0.data 38323.977686                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 38323.977686                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::system.cpu0.data 38336.003442                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 38336.003442                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::system.cpu0.data          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.waiting_on_retry             53343                       # Number of times sendTimingReq failed
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                    24664310                       # DTB read hits
system.cpu1.dtb.read_misses                    382105                       # DTB read misses
system.cpu1.dtb.write_hits                    2750975                       # DTB write hits
system.cpu1.dtb.write_misses                       79                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                    10                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                25046415                       # DTB read accesses
system.cpu1.dtb.write_accesses                2751054                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                         27415285                       # DTB hits
system.cpu1.dtb.misses                         382184                       # DTB misses
system.cpu1.dtb.accesses                     27797469                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.inst_hits                    92388304                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                92388304                       # ITB inst accesses
system.cpu1.itb.hits                         92388304                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                     92388304                       # DTB accesses
system.cpu1.numCycles                       333254138                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                   88029702                       # Number of instructions committed
system.cpu1.committedOps                     88434531                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses             69798626                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                     155893                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts     12783164                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                    69798626                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads           94115100                       # number of times the integer registers were read
system.cpu1.num_int_register_writes          48903950                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_cc_register_reads           339310088                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes           57274814                       # number of times the CC registers were written
system.cpu1.num_mem_refs                     27429236                       # number of memory refs
system.cpu1.num_load_insts                   24665318                       # Number of load instructions
system.cpu1.num_store_insts                   2763918                       # Number of store instructions
system.cpu1.num_idle_cycles              44993.106650                       # Number of idle cycles
system.cpu1.num_busy_cycles              333209144.893350                       # Number of busy cycles
system.cpu1.not_idle_fraction                0.999865                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                    0.000135                       # Percentage of idle cycles
system.cpu1.Branches                         16062765                       # Number of branches fetched
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                 61019116     68.99%     68.99% # Class of executed instruction
system.cpu1.op_class::IntMult                     696      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     68.99% # Class of executed instruction
system.cpu1.op_class::MemRead                24665318     27.89%     96.88% # Class of executed instruction
system.cpu1.op_class::MemWrite                2763918      3.12%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                  88449048                       # Class of executed instruction
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     101                       # number of quiesce instructions executed
system.cpu1.icache.tags.replacements             4732                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           92481498                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4732                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         19543.849958                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::system.cpu1.inst          128                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::system.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        184781340                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       184781340                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::system.cpu1.inst     92383572                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       92383572                       # number of ReadReq hits
system.cpu1.icache.demand_hits::system.cpu1.inst     92383572                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        92383572                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::system.cpu1.inst     92383572                       # number of overall hits
system.cpu1.icache.overall_hits::total       92383572                       # number of overall hits
system.cpu1.icache.ReadReq_misses::system.cpu1.inst         4732                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         4732                       # number of ReadReq misses
system.cpu1.icache.demand_misses::system.cpu1.inst         4732                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          4732                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::system.cpu1.inst         4732                       # number of overall misses
system.cpu1.icache.overall_misses::total         4732                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::system.cpu1.inst    225055991                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    225055991                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::system.cpu1.inst    225055991                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    225055991                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::system.cpu1.inst    225055991                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    225055991                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::system.cpu1.inst     92388304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     92388304                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::system.cpu1.inst     92388304                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     92388304                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::system.cpu1.inst     92388304                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     92388304                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::system.cpu1.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::system.cpu1.inst     0.000051                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::system.cpu1.inst     0.000051                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::system.cpu1.inst 47560.437658                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47560.437658                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::system.cpu1.inst 47560.437658                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47560.437658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::system.cpu1.inst 47560.437658                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47560.437658                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_misses::system.cpu1.inst         4732                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         4732                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::system.cpu1.inst         4732                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         4732                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::system.cpu1.inst         4732                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         4732                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::system.cpu1.inst    214956009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    214956009                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::system.cpu1.inst    214956009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    214956009                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::system.cpu1.inst    214956009                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    214956009                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::system.cpu1.inst     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000051                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::system.cpu1.inst     0.000051                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000051                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::system.cpu1.inst     0.000051                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000051                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::system.cpu1.inst 45426.037405                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45426.037405                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::system.cpu1.inst 45426.037405                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45426.037405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::system.cpu1.inst 45426.037405                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45426.037405                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.waiting_on_retry               246                       # Number of times sendTimingReq failed
system.cpu1.dcache.tags.replacements           358111                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          254.866909                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35312865                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           358111                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            98.608713                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::system.cpu1.data   254.866909                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::system.cpu1.data     0.995574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.995574                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         55359691                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        55359691                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::system.cpu1.data     24128921                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       24128921                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::system.cpu1.data      2570340                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2570340                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::system.cpu1.data          131                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          131                       # number of SoftPFReq hits
system.cpu1.dcache.LoadLockedReq_hits::system.cpu1.data        22857                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22857                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::system.cpu1.data         2154                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2154                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::system.cpu1.data     26699261                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        26699261                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::system.cpu1.data     26699392                       # number of overall hits
system.cpu1.dcache.overall_hits::total       26699392                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::system.cpu1.data       500604                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       500604                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::system.cpu1.data       157596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       157596                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::system.cpu1.data           53                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           53                       # number of SoftPFReq misses
system.cpu1.dcache.LoadLockedReq_misses::system.cpu1.data        11694                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11694                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::system.cpu1.data        20862                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        20862                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::system.cpu1.data       658200                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        658200                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::system.cpu1.data       658253                       # number of overall misses
system.cpu1.dcache.overall_misses::total       658253                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::system.cpu1.data  24555283585                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  24555283585                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::system.cpu1.data   8887320959                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   8887320959                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::system.cpu1.data    528037564                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    528037564                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::system.cpu1.data   1045729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1045729500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::system.cpu1.data      2914500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2914500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::system.cpu1.data  33442604544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  33442604544                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::system.cpu1.data  33442604544                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  33442604544                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::system.cpu1.data     24629525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     24629525                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::system.cpu1.data      2727936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      2727936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::system.cpu1.data          184                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          184                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::system.cpu1.data        34551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        34551                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::system.cpu1.data        23016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        23016                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::system.cpu1.data     27357461                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     27357461                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::system.cpu1.data     27357645                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     27357645                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::system.cpu1.data     0.020325                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.020325                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::system.cpu1.data     0.057771                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.057771                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::system.cpu1.data     0.288043                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.288043                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::system.cpu1.data     0.338456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338456                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::system.cpu1.data     0.906413                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.906413                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::system.cpu1.data     0.024059                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.024059                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::system.cpu1.data     0.024061                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.024061                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::system.cpu1.data 49051.313184                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49051.313184                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::system.cpu1.data 56393.061746                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56393.061746                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::system.cpu1.data 45154.571917                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45154.571917                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::system.cpu1.data 50126.042565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 50126.042565                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::system.cpu1.data 50809.183446                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 50809.183446                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::system.cpu1.data 50805.092486                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 50805.092486                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        22156                       # number of writebacks
system.cpu1.dcache.writebacks::total            22156                       # number of writebacks
system.cpu1.dcache.LoadLockedReq_mshr_hits::system.cpu1.data           49                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           49                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::system.cpu1.data       500604                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       500604                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::system.cpu1.data       157596                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       157596                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::system.cpu1.data           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           53                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::system.cpu1.data        11645                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        11645                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::system.cpu1.data        20860                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        20860                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::system.cpu1.data       658200                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       658200                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::system.cpu1.data       658253                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       658253                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::system.cpu1.data  23476929367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  23476929367                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::system.cpu1.data   8572105007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   8572105007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::system.cpu1.data      3913501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      3913501                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::system.cpu1.data    490853935                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    490853935                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::system.cpu1.data   1005131500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1005131500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu1.data      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1792500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::system.cpu1.data  32049034374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  32049034374                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::system.cpu1.data  32052947875                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  32052947875                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::system.cpu1.data      1653468                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      1653468                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::system.cpu1.data       557500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total       557500                       # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::system.cpu1.data      2210968                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      2210968                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::system.cpu1.data     0.020325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.020325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::system.cpu1.data     0.057771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.057771                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::system.cpu1.data     0.288043                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.288043                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::system.cpu1.data     0.337038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.337038                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::system.cpu1.data     0.906326                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.906326                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::system.cpu1.data     0.024059                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.024059                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::system.cpu1.data     0.024061                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.024061                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::system.cpu1.data 46897.206908                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 46897.206908                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::system.cpu1.data 54392.909763                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 54392.909763                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu1.data 73839.641509                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 73839.641509                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu1.data 42151.475741                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42151.475741                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu1.data 48184.635666                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 48184.635666                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::system.cpu1.data 48691.939189                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 48691.939189                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::system.cpu1.data 48693.963985                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 48693.963985                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::system.cpu1.data          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.waiting_on_retry             21258                       # Number of times sendTimingReq failed
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                    30382516                       # DTB read hits
system.cpu2.dtb.read_misses                     31601                       # DTB read misses
system.cpu2.dtb.write_hits                     794810                       # DTB write hits
system.cpu2.dtb.write_misses                       47                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     3                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                30414117                       # DTB read accesses
system.cpu2.dtb.write_accesses                 794857                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                         31177326                       # DTB hits
system.cpu2.dtb.misses                          31648                       # DTB misses
system.cpu2.dtb.accesses                     31208974                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.inst_hits                   116615922                       # ITB inst hits
system.cpu2.itb.inst_misses                        13                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses               116615935                       # ITB inst accesses
system.cpu2.itb.hits                        116615922                       # DTB hits
system.cpu2.itb.misses                             13                       # DTB misses
system.cpu2.itb.accesses                    116615935                       # DTB accesses
system.cpu2.numCycles                       333254147                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                  116044992                       # Number of instructions committed
system.cpu2.committedOps                    116524084                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses             86846192                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu2.num_func_calls                     162489                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts     19882978                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                    86846192                       # number of integer instructions
system.cpu2.num_fp_insts                           64                       # number of float instructions
system.cpu2.num_int_register_reads          104576043                       # number of times the integer registers were read
system.cpu2.num_int_register_writes          56550586                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_cc_register_reads           440754506                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes           84950091                       # number of times the CC registers were written
system.cpu2.num_mem_refs                     31179581                       # number of memory refs
system.cpu2.num_load_insts                   30383203                       # Number of load instructions
system.cpu2.num_store_insts                    796378                       # Number of store instructions
system.cpu2.num_idle_cycles              63069.151810                       # Number of idle cycles
system.cpu2.num_busy_cycles              333191077.848190                       # Number of busy cycles
system.cpu2.not_idle_fraction                0.999811                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                    0.000189                       # Percentage of idle cycles
system.cpu2.Branches                         24949456                       # Number of branches fetched
system.cpu2.op_class::No_OpClass                    1      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                 85346615     73.24%     73.24% # Class of executed instruction
system.cpu2.op_class::IntMult                     474      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 6      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     73.24% # Class of executed instruction
system.cpu2.op_class::MemRead                30383203     26.07%     99.32% # Class of executed instruction
system.cpu2.op_class::MemWrite                 796378      0.68%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                 116526677                       # Class of executed instruction
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     141                       # number of quiesce instructions executed
system.cpu2.icache.tags.replacements             2402                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          116632268                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             2402                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         48556.314738                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::system.cpu2.inst          128                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::system.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        233234246                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       233234246                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::system.cpu2.inst    116613520                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      116613520                       # number of ReadReq hits
system.cpu2.icache.demand_hits::system.cpu2.inst    116613520                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       116613520                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::system.cpu2.inst    116613520                       # number of overall hits
system.cpu2.icache.overall_hits::total      116613520                       # number of overall hits
system.cpu2.icache.ReadReq_misses::system.cpu2.inst         2402                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         2402                       # number of ReadReq misses
system.cpu2.icache.demand_misses::system.cpu2.inst         2402                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          2402                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::system.cpu2.inst         2402                       # number of overall misses
system.cpu2.icache.overall_misses::total         2402                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::system.cpu2.inst    183950770                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    183950770                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::system.cpu2.inst    183950770                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    183950770                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::system.cpu2.inst    183950770                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    183950770                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::system.cpu2.inst    116615922                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    116615922                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::system.cpu2.inst    116615922                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    116615922                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::system.cpu2.inst    116615922                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    116615922                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::system.cpu2.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::system.cpu2.inst     0.000021                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::system.cpu2.inst     0.000021                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::system.cpu2.inst 76582.335554                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 76582.335554                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::system.cpu2.inst 76582.335554                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 76582.335554                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::system.cpu2.inst 76582.335554                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 76582.335554                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::system.cpu2.inst         2402                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         2402                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::system.cpu2.inst         2402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         2402                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::system.cpu2.inst         2402                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         2402                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::system.cpu2.inst    178664230                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    178664230                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::system.cpu2.inst    178664230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    178664230                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::system.cpu2.inst    178664230                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    178664230                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::system.cpu2.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::system.cpu2.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::system.cpu2.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::system.cpu2.inst 74381.444629                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 74381.444629                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::system.cpu2.inst 74381.444629                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 74381.444629                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::system.cpu2.inst 74381.444629                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 74381.444629                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.waiting_on_retry               200                       # Number of times sendTimingReq failed
system.cpu2.dcache.tags.replacements            32037                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          254.132818                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27982193                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            32037                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           873.433624                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::system.cpu2.data   254.132818                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::system.cpu2.data     0.992706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.992706                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          233                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           70                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           75                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         62759472                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        62759472                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::system.cpu2.data     29971165                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       29971165                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::system.cpu2.data       739871                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        739871                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::system.cpu2.data          139                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total          139                       # number of SoftPFReq hits
system.cpu2.dcache.LoadLockedReq_hits::system.cpu2.data        27352                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27352                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::system.cpu2.data          323                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          323                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::system.cpu2.data     30711036                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        30711036                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::system.cpu2.data     30711175                       # number of overall hits
system.cpu2.dcache.overall_hits::total       30711175                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::system.cpu2.data       359437                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       359437                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::system.cpu2.data        43338                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total        43338                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::system.cpu2.data           71                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total           71                       # number of SoftPFReq misses
system.cpu2.dcache.LoadLockedReq_misses::system.cpu2.data        24306                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        24306                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::system.cpu2.data        11250                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        11250                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::system.cpu2.data       402775                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        402775                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::system.cpu2.data       402846                       # number of overall misses
system.cpu2.dcache.overall_misses::total       402846                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::system.cpu2.data  14269760197                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  14269760197                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::system.cpu2.data   1786798662                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   1786798662                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::system.cpu2.data   1202590036                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1202590036                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::system.cpu2.data     87091000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     87091000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::system.cpu2.data     44150499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total     44150499                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::system.cpu2.data  16056558859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  16056558859                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::system.cpu2.data  16056558859                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  16056558859                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::system.cpu2.data     30330602                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     30330602                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::system.cpu2.data       783209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       783209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::system.cpu2.data          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          210                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::system.cpu2.data        51658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        51658                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::system.cpu2.data        11573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        11573                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::system.cpu2.data     31113811                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31113811                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::system.cpu2.data     31114021                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31114021                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::system.cpu2.data     0.011851                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.011851                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::system.cpu2.data     0.055334                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.055334                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::system.cpu2.data     0.338095                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.338095                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::system.cpu2.data     0.470518                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.470518                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::system.cpu2.data     0.972090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.972090                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::system.cpu2.data     0.012945                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012945                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::system.cpu2.data     0.012947                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012947                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::system.cpu2.data 39700.309643                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 39700.309643                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::system.cpu2.data 41229.375190                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41229.375190                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::system.cpu2.data 49477.085329                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 49477.085329                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::system.cpu2.data  7741.422222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7741.422222                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::system.cpu2.data 39864.834856                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 39864.834856                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::system.cpu2.data 39857.808838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 39857.808838                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         2350                       # number of writebacks
system.cpu2.dcache.writebacks::total             2350                       # number of writebacks
system.cpu2.dcache.LoadLockedReq_mshr_hits::system.cpu2.data           64                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           64                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::system.cpu2.data       359437                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       359437                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::system.cpu2.data        43338                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        43338                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::system.cpu2.data           71                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total           71                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::system.cpu2.data        24242                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        24242                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::system.cpu2.data        11249                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total        11249                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::system.cpu2.data       402775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       402775                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::system.cpu2.data       402846                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       402846                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::system.cpu2.data  13441826747                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  13441826747                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::system.cpu2.data   1695835304                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   1695835304                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::system.cpu2.data      3886501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      3886501                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::system.cpu2.data   1138562463                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total   1138562463                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::system.cpu2.data     83655000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     83655000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu2.data     25087501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total     25087501                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::system.cpu2.data  15137662051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  15137662051                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::system.cpu2.data  15141548552                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  15141548552                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::system.cpu2.data      1545484                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      1545484                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::system.cpu2.data       579000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.WriteReq_mshr_uncacheable_latency::total       579000                       # number of WriteReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::system.cpu2.data      2124484                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      2124484                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::system.cpu2.data     0.011851                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.011851                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::system.cpu2.data     0.055334                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.055334                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::system.cpu2.data     0.338095                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.338095                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::system.cpu2.data     0.469279                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.469279                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::system.cpu2.data     0.972004                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.972004                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::system.cpu2.data     0.012945                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.012945                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::system.cpu2.data     0.012947                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.012947                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::system.cpu2.data 37396.892215                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 37396.892215                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::system.cpu2.data 39130.446813                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 39130.446813                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu2.data 54739.450704                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 54739.450704                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu2.data 46966.523513                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46966.523513                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu2.data  7436.661037                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  7436.661037                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::system.cpu2.data 37583.420150                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 37583.420150                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::system.cpu2.data 37586.443832                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 37586.443832                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::system.cpu2.data          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.waiting_on_retry             29695                       # Number of times sendTimingReq failed
system.cpu3.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                    24901656                       # DTB read hits
system.cpu3.dtb.read_misses                    377611                       # DTB read misses
system.cpu3.dtb.write_hits                    2777420                       # DTB write hits
system.cpu3.dtb.write_misses                       78                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     9                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                25279267                       # DTB read accesses
system.cpu3.dtb.write_accesses                2777498                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                         27679076                       # DTB hits
system.cpu3.dtb.misses                         377689                       # DTB misses
system.cpu3.dtb.accesses                     28056765                       # DTB accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu3.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu3.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu3.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu3.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu3.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu3.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu3.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu3.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu3.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu3.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu3.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu3.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu3.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu3.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu3.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu3.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu3.itb.inst_hits                    93388677                       # ITB inst hits
system.cpu3.itb.inst_misses                        12                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                93388689                       # ITB inst accesses
system.cpu3.itb.hits                         93388677                       # DTB hits
system.cpu3.itb.misses                             12                       # DTB misses
system.cpu3.itb.accesses                     93388689                       # DTB accesses
system.cpu3.numCycles                       333254035                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                   89050779                       # Number of instructions committed
system.cpu3.committedOps                     89508557                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses             70574125                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu3.num_func_calls                     167985                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts     12987194                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                    70574125                       # number of integer instructions
system.cpu3.num_fp_insts                           64                       # number of float instructions
system.cpu3.num_int_register_reads           95042433                       # number of times the integer registers were read
system.cpu3.num_int_register_writes          49367415                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_cc_register_reads           343245491                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes           58123153                       # number of times the CC registers were written
system.cpu3.num_mem_refs                     27693115                       # number of memory refs
system.cpu3.num_load_insts                   24902694                       # Number of load instructions
system.cpu3.num_store_insts                   2790421                       # Number of store instructions
system.cpu3.num_idle_cycles              10714.022367                       # Number of idle cycles
system.cpu3.num_busy_cycles              333243320.977633                       # Number of busy cycles
system.cpu3.not_idle_fraction                0.999968                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                    0.000032                       # Percentage of idle cycles
system.cpu3.Branches                         16324253                       # Number of branches fetched
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                 61829337     69.07%     69.07% # Class of executed instruction
system.cpu3.op_class::IntMult                     742      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                10      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     69.07% # Class of executed instruction
system.cpu3.op_class::MemRead                24902694     27.82%     96.88% # Class of executed instruction
system.cpu3.op_class::MemWrite                2790421      3.12%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                  89523204                       # Class of executed instruction
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu3.icache.tags.replacements             5056                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           93377412                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5056                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         18468.633703                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::system.cpu3.inst          128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::system.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        186782410                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       186782410                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::system.cpu3.inst     93383620                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       93383620                       # number of ReadReq hits
system.cpu3.icache.demand_hits::system.cpu3.inst     93383620                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        93383620                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::system.cpu3.inst     93383620                       # number of overall hits
system.cpu3.icache.overall_hits::total       93383620                       # number of overall hits
system.cpu3.icache.ReadReq_misses::system.cpu3.inst         5057                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5057                       # number of ReadReq misses
system.cpu3.icache.demand_misses::system.cpu3.inst         5057                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5057                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::system.cpu3.inst         5057                       # number of overall misses
system.cpu3.icache.overall_misses::total         5057                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::system.cpu3.inst    236107456                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    236107456                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::system.cpu3.inst    236107456                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    236107456                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::system.cpu3.inst    236107456                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    236107456                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::system.cpu3.inst     93388677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     93388677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::system.cpu3.inst     93388677                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     93388677                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::system.cpu3.inst     93388677                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     93388677                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::system.cpu3.inst     0.000054                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000054                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::system.cpu3.inst     0.000054                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000054                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::system.cpu3.inst     0.000054                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000054                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::system.cpu3.inst 46689.233933                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46689.233933                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::system.cpu3.inst 46689.233933                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46689.233933                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::system.cpu3.inst 46689.233933                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46689.233933                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_misses::system.cpu3.inst         5057                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5057                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::system.cpu3.inst         5057                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5057                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::system.cpu3.inst         5057                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5057                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::system.cpu3.inst    225309544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    225309544                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::system.cpu3.inst    225309544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    225309544                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::system.cpu3.inst    225309544                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    225309544                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::system.cpu3.inst     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000054                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::system.cpu3.inst     0.000054                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000054                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::system.cpu3.inst     0.000054                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000054                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::system.cpu3.inst 44553.993277                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44553.993277                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::system.cpu3.inst 44553.993277                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44553.993277                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::system.cpu3.inst 44553.993277                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44553.993277                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.waiting_on_retry               288                       # Number of times sendTimingReq failed
system.cpu3.dcache.tags.replacements           353781                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          254.654824                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           26620994                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           353781                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            75.247099                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::system.cpu3.data   254.654824                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::system.cpu3.data     0.994745                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.994745                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          231                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          141                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           67                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.902344                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         55868315                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        55868315                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::system.cpu3.data     24376422                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       24376422                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::system.cpu3.data      2598124                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       2598124                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::system.cpu3.data          164                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          164                       # number of SoftPFReq hits
system.cpu3.dcache.LoadLockedReq_hits::system.cpu3.data        32234                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        32234                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::system.cpu3.data         2181                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2181                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::system.cpu3.data     26974546                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        26974546                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::system.cpu3.data     26974710                       # number of overall hits
system.cpu3.dcache.overall_hits::total       26974710                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::system.cpu3.data       484633                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       484633                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::system.cpu3.data       156399                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       156399                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::system.cpu3.data           74                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           74                       # number of SoftPFReq misses
system.cpu3.dcache.LoadLockedReq_misses::system.cpu3.data         8083                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         8083                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::system.cpu3.data        20691                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        20691                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::system.cpu3.data       641032                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        641032                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::system.cpu3.data       641106                       # number of overall misses
system.cpu3.dcache.overall_misses::total       641106                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::system.cpu3.data  23979171991                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23979171991                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::system.cpu3.data   8572240929                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   8572240929                       # number of WriteReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::system.cpu3.data    361716069                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    361716069                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::system.cpu3.data   1033608499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total   1033608499                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::system.cpu3.data      2843500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2843500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.demand_miss_latency::system.cpu3.data  32551412920                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  32551412920                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::system.cpu3.data  32551412920                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  32551412920                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::system.cpu3.data     24861055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     24861055                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::system.cpu3.data      2754523                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      2754523                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::system.cpu3.data          238                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          238                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::system.cpu3.data        40317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        40317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::system.cpu3.data        22872                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        22872                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::system.cpu3.data     27615578                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     27615578                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::system.cpu3.data     27615816                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     27615816                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::system.cpu3.data     0.019494                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.019494                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::system.cpu3.data     0.056779                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056779                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::system.cpu3.data     0.310924                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.310924                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::system.cpu3.data     0.200486                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.200486                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::system.cpu3.data     0.904643                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.904643                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::system.cpu3.data     0.023213                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.023213                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::system.cpu3.data     0.023215                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.023215                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::system.cpu3.data 49479.032569                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 49479.032569                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::system.cpu3.data 54810.075058                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 54810.075058                       # average WriteReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::system.cpu3.data 44750.225040                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 44750.225040                       # average LoadLockedReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::system.cpu3.data 49954.497076                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 49954.497076                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::system.cpu3.data 50779.700421                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 50779.700421                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::system.cpu3.data 50773.839147                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 50773.839147                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21135                       # number of writebacks
system.cpu3.dcache.writebacks::total            21135                       # number of writebacks
system.cpu3.dcache.LoadLockedReq_mshr_hits::system.cpu3.data           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           70                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::system.cpu3.data       484633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       484633                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::system.cpu3.data       156399                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       156399                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::system.cpu3.data           74                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           74                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::system.cpu3.data         8013                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         8013                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::system.cpu3.data        20689                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total        20689                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::system.cpu3.data       641032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       641032                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::system.cpu3.data       641106                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       641106                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::system.cpu3.data  22963150959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  22963150959                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::system.cpu3.data   8255898033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   8255898033                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::system.cpu3.data      4026003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      4026003                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::system.cpu3.data    340505928                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    340505928                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::system.cpu3.data    993511501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total    993511501                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::system.cpu3.data      1561500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1561500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::system.cpu3.data  31219048992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31219048992                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::system.cpu3.data  31223074995                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31223074995                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::system.cpu3.data      1518482                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total      1518482                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::system.cpu3.data       593500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.WriteReq_mshr_uncacheable_latency::total       593500                       # number of WriteReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::system.cpu3.data      2111982                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total      2111982                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::system.cpu3.data     0.019494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.019494                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::system.cpu3.data     0.056779                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.056779                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::system.cpu3.data     0.310924                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.310924                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::system.cpu3.data     0.198750                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.198750                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::system.cpu3.data     0.904556                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.904556                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::system.cpu3.data     0.023213                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.023213                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::system.cpu3.data     0.023215                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.023215                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::system.cpu3.data 47382.557438                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 47382.557438                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::system.cpu3.data 52787.409338                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 52787.409338                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu3.data 54405.445946                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 54405.445946                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu3.data 42494.187945                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 42494.187945                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu3.data 48021.243221                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 48021.243221                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::system.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::system.cpu3.data 48701.233311                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 48701.233311                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::system.cpu3.data 48701.891723                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 48701.891723                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::system.cpu3.data          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.waiting_on_retry             15791                       # Number of times sendTimingReq failed
system.cpu4.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                         130                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                        126                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                     130                       # DTB read accesses
system.cpu4.dtb.write_accesses                    126                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                              256                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                          256                       # DTB accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu4.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu4.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu4.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu4.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu4.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu4.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu4.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu4.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu4.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu4.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu4.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu4.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu4.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu4.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu4.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu4.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu4.itb.inst_hits                         574                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu4.itb.hits                              574                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                          574                       # DTB accesses
system.cpu4.numCycles                      2340017564                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                        562                       # Number of instructions committed
system.cpu4.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                         64                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                         684                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu4.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu4.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu4.num_mem_refs                          268                       # number of memory refs
system.cpu4.num_load_insts                        136                       # Number of load instructions
system.cpu4.num_store_insts                       132                       # Number of store instructions
system.cpu4.num_idle_cycles              2340004988.098148                       # Number of idle cycles
system.cpu4.num_busy_cycles              12575.901852                       # Number of busy cycles
system.cpu4.not_idle_fraction                0.000005                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                    0.999995                       # Percentage of idle cycles
system.cpu4.Branches                              116                       # Number of branches fetched
system.cpu4.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu4.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu4.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu4.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu4.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu4.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu4.op_class::total                       758                       # Class of executed instruction
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::system.cpu4.inst          128                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::system.cpu4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::system.cpu4.inst          574                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu4.icache.demand_hits::system.cpu4.inst          574                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::system.cpu4.inst          574                       # number of overall hits
system.cpu4.icache.overall_hits::total            574                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::system.cpu4.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::system.cpu4.inst          574                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::system.cpu4.inst          574                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu4.dcache.tags.replacements                0                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          177.009620                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::system.cpu4.data   177.009620                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::system.cpu4.data     0.691444                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.691444                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          176                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::system.cpu4.data          117                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            117                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::system.cpu4.data          120                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::system.cpu4.data            4                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu4.dcache.LoadLockedReq_hits::system.cpu4.data            4                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::system.cpu4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::system.cpu4.data          237                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             237                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::system.cpu4.data          241                       # number of overall hits
system.cpu4.dcache.overall_hits::total            241                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::system.cpu4.data            5                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            5                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::system.cpu4.data            2                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::system.cpu4.data            7                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total             7                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::system.cpu4.data            7                       # number of overall misses
system.cpu4.dcache.overall_misses::total            7                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::system.cpu4.data        29000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total        29000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::system.cpu4.data         8500                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total         8500                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::system.cpu4.data        37500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total        37500                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::system.cpu4.data        37500                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total        37500                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::system.cpu4.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::system.cpu4.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::system.cpu4.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::system.cpu4.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::system.cpu4.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::system.cpu4.data          244                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::system.cpu4.data          248                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::system.cpu4.data     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.040984                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::system.cpu4.data     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::system.cpu4.data     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.028689                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::system.cpu4.data     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.028226                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::system.cpu4.data         5800                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total         5800                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::system.cpu4.data         4250                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total         4250                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::system.cpu4.data  5357.142857                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total  5357.142857                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::system.cpu4.data  5357.142857                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total  5357.142857                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.ReadReq_mshr_misses::system.cpu4.data            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total            5                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::system.cpu4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::system.cpu4.data            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::system.cpu4.data            7                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::system.cpu4.data        19000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total        19000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::system.cpu4.data         4500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total         4500                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::system.cpu4.data        23500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total        23500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::system.cpu4.data        23500                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total        23500                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::system.cpu4.data     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.040984                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::system.cpu4.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::system.cpu4.data     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.028689                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::system.cpu4.data     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.028226                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::system.cpu4.data         3800                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total         3800                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::system.cpu4.data         2250                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total         2250                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::system.cpu4.data  3357.142857                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total  3357.142857                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::system.cpu4.data  3357.142857                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total  3357.142857                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                         130                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                        126                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                     130                       # DTB read accesses
system.cpu5.dtb.write_accesses                    126                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                              256                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                          256                       # DTB accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu5.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu5.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu5.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu5.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu5.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu5.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu5.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu5.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu5.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu5.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu5.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu5.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu5.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu5.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu5.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu5.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu5.itb.inst_hits                         574                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu5.itb.hits                              574                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                          574                       # DTB accesses
system.cpu5.numCycles                       739917924                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                        562                       # Number of instructions committed
system.cpu5.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                         64                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                         684                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu5.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu5.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu5.num_mem_refs                          268                       # number of memory refs
system.cpu5.num_load_insts                        136                       # Number of load instructions
system.cpu5.num_store_insts                       132                       # Number of store instructions
system.cpu5.num_idle_cycles              739913616.654447                       # Number of idle cycles
system.cpu5.num_busy_cycles               4307.345553                       # Number of busy cycles
system.cpu5.not_idle_fraction                0.000006                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                    0.999994                       # Percentage of idle cycles
system.cpu5.Branches                              116                       # Number of branches fetched
system.cpu5.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu5.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu5.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu5.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu5.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu5.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu5.op_class::total                       758                       # Class of executed instruction
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.icache.tags.replacements                1                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                176                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs                  176                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::system.cpu5.inst          128                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::system.cpu5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             1149                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            1149                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::system.cpu5.inst          573                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total            573                       # number of ReadReq hits
system.cpu5.icache.demand_hits::system.cpu5.inst          573                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total             573                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::system.cpu5.inst          573                       # number of overall hits
system.cpu5.icache.overall_hits::total            573                       # number of overall hits
system.cpu5.icache.ReadReq_misses::system.cpu5.inst            1                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            1                       # number of ReadReq misses
system.cpu5.icache.demand_misses::system.cpu5.inst            1                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             1                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::system.cpu5.inst            1                       # number of overall misses
system.cpu5.icache.overall_misses::total            1                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::system.cpu5.inst        13000                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total        13000                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::system.cpu5.inst        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total        13000                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::system.cpu5.inst        13000                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total        13000                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::system.cpu5.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::system.cpu5.inst          574                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::system.cpu5.inst          574                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::system.cpu5.inst     0.001742                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.001742                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::system.cpu5.inst     0.001742                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.001742                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::system.cpu5.inst     0.001742                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.001742                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::system.cpu5.inst        13000                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total        13000                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::system.cpu5.inst        13000                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total        13000                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_misses::system.cpu5.inst            1                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::system.cpu5.inst            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::system.cpu5.inst            1                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::system.cpu5.inst        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total        11000                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::system.cpu5.inst        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total        11000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::system.cpu5.inst        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total        11000                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.001742                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.001742                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::system.cpu5.inst     0.001742                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.001742                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total        11000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::system.cpu5.inst        11000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total        11000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu5.dcache.tags.replacements                0                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          188.239398                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::system.cpu5.data   188.239398                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::system.cpu5.data     0.735310                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.735310                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          188                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.734375                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::system.cpu5.data          115                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::system.cpu5.data          120                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::system.cpu5.data            4                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu5.dcache.LoadLockedReq_hits::system.cpu5.data            4                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::system.cpu5.data            4                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::system.cpu5.data          235                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::system.cpu5.data          239                       # number of overall hits
system.cpu5.dcache.overall_hits::total            239                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::system.cpu5.data            7                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::system.cpu5.data            2                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::system.cpu5.data            9                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::system.cpu5.data            9                       # number of overall misses
system.cpu5.dcache.overall_misses::total            9                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::system.cpu5.data        67498                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total        67498                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::system.cpu5.data        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::system.cpu5.data       110498                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total       110498                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::system.cpu5.data       110498                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total       110498                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::system.cpu5.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::system.cpu5.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::system.cpu5.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::system.cpu5.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::system.cpu5.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::system.cpu5.data          244                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::system.cpu5.data          248                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::system.cpu5.data     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::system.cpu5.data     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::system.cpu5.data     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::system.cpu5.data     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::system.cpu5.data  9642.571429                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  9642.571429                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::system.cpu5.data        21500                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::system.cpu5.data 12277.555556                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 12277.555556                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::system.cpu5.data 12277.555556                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 12277.555556                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.ReadReq_mshr_misses::system.cpu5.data            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::system.cpu5.data            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::system.cpu5.data            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::system.cpu5.data            9                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::system.cpu5.data        52502                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total        52502                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::system.cpu5.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::system.cpu5.data        91502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total        91502                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::system.cpu5.data        91502                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total        91502                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::system.cpu5.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::system.cpu5.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::system.cpu5.data     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::system.cpu5.data     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::system.cpu5.data  7500.285714                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  7500.285714                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::system.cpu5.data        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::system.cpu5.data 10166.888889                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 10166.888889                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::system.cpu5.data 10166.888889                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 10166.888889                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                         130                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                        126                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                     130                       # DTB read accesses
system.cpu6.dtb.write_accesses                    126                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                              256                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                          256                       # DTB accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu6.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu6.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu6.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu6.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu6.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu6.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu6.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu6.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu6.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu6.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu6.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu6.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu6.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu6.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu6.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu6.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu6.itb.inst_hits                         574                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                     574                       # ITB inst accesses
system.cpu6.itb.hits                              574                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                          574                       # DTB accesses
system.cpu6.numCycles                      2340018053                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                        562                       # Number of instructions committed
system.cpu6.committedOps                          742                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                  684                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                         64                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts           50                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                         684                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads               1148                       # number of times the integer registers were read
system.cpu6.num_int_register_writes               496                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_cc_register_reads                2686                       # number of times the CC registers were read
system.cpu6.num_cc_register_writes                174                       # number of times the CC registers were written
system.cpu6.num_mem_refs                          268                       # number of memory refs
system.cpu6.num_load_insts                        136                       # Number of load instructions
system.cpu6.num_store_insts                       132                       # Number of store instructions
system.cpu6.num_idle_cycles              2340004936.422909                       # Number of idle cycles
system.cpu6.num_busy_cycles              13116.577091                       # Number of busy cycles
system.cpu6.not_idle_fraction                0.000006                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                    0.999994                       # Percentage of idle cycles
system.cpu6.Branches                              116                       # Number of branches fetched
system.cpu6.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu6.op_class::IntAlu                      490     64.64%     64.64% # Class of executed instruction
system.cpu6.op_class::IntMult                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::IntDiv                        0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatMult                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMult                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShift                     0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0      0.00%     64.64% # Class of executed instruction
system.cpu6.op_class::MemRead                     136     17.94%     82.59% # Class of executed instruction
system.cpu6.op_class::MemWrite                    132     17.41%    100.00% # Class of executed instruction
system.cpu6.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu6.op_class::total                       758                       # Class of executed instruction
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.icache.tags.replacements                0                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::system.cpu6.inst          128                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::system.cpu6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             1148                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            1148                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::system.cpu6.inst          574                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total            574                       # number of ReadReq hits
system.cpu6.icache.demand_hits::system.cpu6.inst          574                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total             574                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::system.cpu6.inst          574                       # number of overall hits
system.cpu6.icache.overall_hits::total            574                       # number of overall hits
system.cpu6.icache.ReadReq_accesses::system.cpu6.inst          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total          574                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::system.cpu6.inst          574                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total          574                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::system.cpu6.inst          574                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total          574                       # number of overall (read+write) accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu6.dcache.tags.replacements                0                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          170.249567                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs                  0                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::system.cpu6.data   170.249567                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::system.cpu6.data     0.665037                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.665037                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          170                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses              519                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses             519                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::system.cpu6.data          115                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            115                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::system.cpu6.data          120                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           120                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::system.cpu6.data            4                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total            4                       # number of SoftPFReq hits
system.cpu6.dcache.LoadLockedReq_hits::system.cpu6.data            4                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::system.cpu6.data            4                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::system.cpu6.data          235                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             235                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::system.cpu6.data          239                       # number of overall hits
system.cpu6.dcache.overall_hits::total            239                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::system.cpu6.data            7                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::system.cpu6.data            2                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::system.cpu6.data            9                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::system.cpu6.data            9                       # number of overall misses
system.cpu6.dcache.overall_misses::total            9                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::system.cpu6.data        69999                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total        69999                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::system.cpu6.data        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total        43000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::system.cpu6.data       112999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total       112999                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::system.cpu6.data       112999                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total       112999                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::system.cpu6.data          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          122                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::system.cpu6.data          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          122                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::system.cpu6.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::system.cpu6.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::system.cpu6.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::system.cpu6.data          244                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          244                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::system.cpu6.data          248                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          248                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::system.cpu6.data     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.057377                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::system.cpu6.data     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.016393                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::system.cpu6.data     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.036885                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::system.cpu6.data     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.036290                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::system.cpu6.data  9999.857143                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  9999.857143                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::system.cpu6.data        21500                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        21500                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::system.cpu6.data 12555.444444                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 12555.444444                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::system.cpu6.data 12555.444444                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 12555.444444                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.ReadReq_mshr_misses::system.cpu6.data            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::system.cpu6.data            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::system.cpu6.data            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total            9                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::system.cpu6.data            9                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total            9                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::system.cpu6.data        55001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total        55001                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::system.cpu6.data        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total        39000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::system.cpu6.data        94001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total        94001                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::system.cpu6.data        94001                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total        94001                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::system.cpu6.data     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.057377                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::system.cpu6.data     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.016393                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::system.cpu6.data     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.036885                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::system.cpu6.data     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.036290                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::system.cpu6.data  7857.285714                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  7857.285714                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::system.cpu6.data        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        19500                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::system.cpu6.data 10444.555556                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 10444.555556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::system.cpu6.data 10444.555556                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 10444.555556                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.waiting_on_retry                 0                       # Number of times sendTimingReq failed
system.cpu7.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                        2696                       # DTB read hits
system.cpu7.dtb.read_misses                         3                       # DTB read misses
system.cpu7.dtb.write_hits                       2427                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                    2699                       # DTB read accesses
system.cpu7.dtb.write_accesses                   2427                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                             5123                       # DTB hits
system.cpu7.dtb.misses                              3                       # DTB misses
system.cpu7.dtb.accesses                         5126                       # DTB accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu7.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu7.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu7.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu7.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu7.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu7.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu7.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu7.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu7.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu7.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu7.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu7.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu7.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu7.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu7.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu7.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu7.itb.inst_hits                       12492                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                   12492                       # ITB inst accesses
system.cpu7.itb.hits                            12492                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                        12492                       # DTB accesses
system.cpu7.numCycles                       333254155                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                      12184                       # Number of instructions committed
system.cpu7.committedOps                        14688                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                13512                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                    64                       # Number of float alu accesses
system.cpu7.num_func_calls                        870                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts         1373                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                       13512                       # number of integer instructions
system.cpu7.num_fp_insts                           64                       # number of float instructions
system.cpu7.num_int_register_reads              24432                       # number of times the integer registers were read
system.cpu7.num_int_register_writes              9353                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                  64                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_cc_register_reads               53664                       # number of times the CC registers were read
system.cpu7.num_cc_register_writes               5181                       # number of times the CC registers were written
system.cpu7.num_mem_refs                         5519                       # number of memory refs
system.cpu7.num_load_insts                       2800                       # Number of load instructions
system.cpu7.num_store_insts                      2719                       # Number of store instructions
system.cpu7.num_idle_cycles              333170270.084239                       # Number of idle cycles
system.cpu7.num_busy_cycles              83884.915761                       # Number of busy cycles
system.cpu7.not_idle_fraction                0.000252                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                    0.999748                       # Percentage of idle cycles
system.cpu7.Branches                             2286                       # Number of branches fetched
system.cpu7.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu7.op_class::IntAlu                     9550     63.10%     63.10% # Class of executed instruction
system.cpu7.op_class::IntMult                      60      0.40%     63.50% # Class of executed instruction
system.cpu7.op_class::IntDiv                        0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatMult                     0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdMult                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdShift                     0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0      0.00%     63.50% # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 6      0.04%     63.53% # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0      0.00%     63.53% # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0      0.00%     63.53% # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0      0.00%     63.53% # Class of executed instruction
system.cpu7.op_class::MemRead                    2800     18.50%     82.04% # Class of executed instruction
system.cpu7.op_class::MemWrite                   2719     17.96%    100.00% # Class of executed instruction
system.cpu7.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu7.op_class::total                     15135                       # Class of executed instruction
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       4                       # number of quiesce instructions executed
system.cpu7.icache.tags.replacements              279                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 128                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              24657                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs            88.376344                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::system.cpu7.inst          128                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::system.cpu7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           69                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses            25263                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses           25263                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::system.cpu7.inst        12213                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total          12213                       # number of ReadReq hits
system.cpu7.icache.demand_hits::system.cpu7.inst        12213                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total           12213                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::system.cpu7.inst        12213                       # number of overall hits
system.cpu7.icache.overall_hits::total          12213                       # number of overall hits
system.cpu7.icache.ReadReq_misses::system.cpu7.inst          279                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total          279                       # number of ReadReq misses
system.cpu7.icache.demand_misses::system.cpu7.inst          279                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total           279                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::system.cpu7.inst          279                       # number of overall misses
system.cpu7.icache.overall_misses::total          279                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::system.cpu7.inst     11211994                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     11211994                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::system.cpu7.inst     11211994                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     11211994                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::system.cpu7.inst     11211994                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     11211994                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::system.cpu7.inst        12492                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total        12492                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::system.cpu7.inst        12492                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total        12492                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::system.cpu7.inst        12492                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total        12492                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::system.cpu7.inst     0.022334                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.022334                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::system.cpu7.inst     0.022334                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.022334                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::system.cpu7.inst     0.022334                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.022334                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::system.cpu7.inst 40186.358423                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 40186.358423                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::system.cpu7.inst 40186.358423                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 40186.358423                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::system.cpu7.inst 40186.358423                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 40186.358423                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_misses::system.cpu7.inst          279                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total          279                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::system.cpu7.inst          279                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total          279                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::system.cpu7.inst          279                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total          279                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::system.cpu7.inst     10649006                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     10649006                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::system.cpu7.inst     10649006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     10649006                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::system.cpu7.inst     10649006                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     10649006                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::system.cpu7.inst     0.022334                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.022334                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::system.cpu7.inst     0.022334                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.022334                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::system.cpu7.inst     0.022334                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.022334                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::system.cpu7.inst 38168.480287                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 38168.480287                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::system.cpu7.inst 38168.480287                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 38168.480287                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::system.cpu7.inst 38168.480287                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 38168.480287                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.waiting_on_retry                37                       # Number of times sendTimingReq failed
system.cpu7.dcache.tags.replacements              107                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          213.790012                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs               5300                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              107                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            49.532710                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::system.cpu7.data   213.790012                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::system.cpu7.data     0.835117                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.835117                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          207                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          174                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.808594                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses            10385                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses           10385                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::system.cpu7.data         2445                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total           2445                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::system.cpu7.data         2320                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total          2320                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::system.cpu7.data           40                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           40                       # number of SoftPFReq hits
system.cpu7.dcache.LoadLockedReq_hits::system.cpu7.data           62                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total           62                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::system.cpu7.data           57                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total           57                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::system.cpu7.data         4765                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total            4765                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::system.cpu7.data         4805                       # number of overall hits
system.cpu7.dcache.overall_hits::total           4805                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::system.cpu7.data          129                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total          129                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::system.cpu7.data           34                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           34                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::system.cpu7.data            7                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total            7                       # number of SoftPFReq misses
system.cpu7.dcache.LoadLockedReq_misses::system.cpu7.data            9                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::system.cpu7.data           13                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::system.cpu7.data          163                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total           163                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::system.cpu7.data          170                       # number of overall misses
system.cpu7.dcache.overall_misses::total          170                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::system.cpu7.data      3290497                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total      3290497                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::system.cpu7.data      1132999                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      1132999                       # number of WriteReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::system.cpu7.data       218500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.LoadLockedReq_miss_latency::total       218500                       # number of LoadLockedReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::system.cpu7.data       279000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.StoreCondReq_miss_latency::total       279000                       # number of StoreCondReq miss cycles
system.cpu7.dcache.demand_miss_latency::system.cpu7.data      4423496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total      4423496                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::system.cpu7.data      4423496                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total      4423496                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::system.cpu7.data         2574                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total         2574                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::system.cpu7.data         2354                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total         2354                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::system.cpu7.data           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           47                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::system.cpu7.data           71                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total           71                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::system.cpu7.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::system.cpu7.data         4928                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total         4928                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::system.cpu7.data         4975                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total         4975                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::system.cpu7.data     0.050117                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.050117                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::system.cpu7.data     0.014444                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.014444                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::system.cpu7.data     0.148936                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.148936                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::system.cpu7.data     0.126761                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.126761                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::system.cpu7.data     0.185714                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.185714                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::system.cpu7.data     0.033076                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033076                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::system.cpu7.data     0.034171                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.034171                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::system.cpu7.data 25507.728682                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 25507.728682                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::system.cpu7.data 33323.500000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 33323.500000                       # average WriteReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::system.cpu7.data 24277.777778                       # average LoadLockedReq miss latency
system.cpu7.dcache.LoadLockedReq_avg_miss_latency::total 24277.777778                       # average LoadLockedReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::system.cpu7.data 21461.538462                       # average StoreCondReq miss latency
system.cpu7.dcache.StoreCondReq_avg_miss_latency::total 21461.538462                       # average StoreCondReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::system.cpu7.data 27138.012270                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 27138.012270                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::system.cpu7.data 26020.564706                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 26020.564706                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          0                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          0                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           64                       # number of writebacks
system.cpu7.dcache.writebacks::total               64                       # number of writebacks
system.cpu7.dcache.LoadLockedReq_mshr_hits::system.cpu7.data            6                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.LoadLockedReq_mshr_hits::total            6                       # number of LoadLockedReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::system.cpu7.data          129                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          129                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::system.cpu7.data           34                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           34                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::system.cpu7.data            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total            7                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::system.cpu7.data            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::system.cpu7.data           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::system.cpu7.data          163                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          163                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::system.cpu7.data          170                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          170                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::system.cpu7.data      3030501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total      3030501                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::system.cpu7.data      1064001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1064001                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::system.cpu7.data        61500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total        61500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::system.cpu7.data       153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.LoadLockedReq_mshr_miss_latency::total       153000                       # number of LoadLockedReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::system.cpu7.data       253000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.StoreCondReq_mshr_miss_latency::total       253000                       # number of StoreCondReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::system.cpu7.data      4094502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total      4094502                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::system.cpu7.data      4156002                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total      4156002                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::system.cpu7.data       132499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total       132499                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::system.cpu7.data       105500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.WriteReq_mshr_uncacheable_latency::total       105500                       # number of WriteReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::system.cpu7.data       237999                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total       237999                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::system.cpu7.data     0.050117                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.050117                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::system.cpu7.data     0.014444                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.014444                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::system.cpu7.data     0.148936                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.148936                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::system.cpu7.data     0.042254                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_mshr_miss_rate::total     0.042254                       # mshr miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::system.cpu7.data     0.185714                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_mshr_miss_rate::total     0.185714                       # mshr miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::system.cpu7.data     0.033076                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.033076                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::system.cpu7.data     0.034171                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.034171                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::system.cpu7.data 23492.255814                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 23492.255814                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::system.cpu7.data 31294.147059                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 31294.147059                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::system.cpu7.data  8785.714286                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  8785.714286                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::system.cpu7.data        51000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.LoadLockedReq_avg_mshr_miss_latency::total        51000                       # average LoadLockedReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::system.cpu7.data 19461.538462                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.StoreCondReq_avg_mshr_miss_latency::total 19461.538462                       # average StoreCondReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::system.cpu7.data 25119.644172                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 25119.644172                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::system.cpu7.data 24447.070588                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 24447.070588                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total          inf                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.WriteReq_avg_mshr_uncacheable_latency::total          inf                       # average WriteReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::system.cpu7.data          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total          inf                       # average overall mshr uncacheable latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.waiting_on_retry                40                       # Number of times sendTimingReq failed
sim_ticks.offload_task 166627074000 # Number of ticks simulated [sim_ticks]
system.mem_ctrls.total_actEnergy                       -670848998.400000
system.mem_ctrls.total_actEnergy                       844764076.800000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.pim_vault_ctrls.total_actEnergy                       0.000000
system.mem_ctrls.total_preEnergy                       -452556864.000000
system.mem_ctrls.total_preEnergy                       569880528.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.pim_vault_ctrls.total_preEnergy                       0.000000
system.mem_ctrls.total_readEnergy                       -3354583065.600002
system.mem_ctrls.total_readEnergy                       4443286348.800000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.pim_vault_ctrls.total_readEnergy                       0.000000
system.mem_ctrls.total_writeEnergy                       -666717143.040000
system.mem_ctrls.total_writeEnergy                       702310901.760000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.pim_vault_ctrls.total_writeEnergy                       0.000000
system.mem_ctrls.total_refreshEnergy                       -719599894118.400635
system.mem_ctrls.total_refreshEnergy                       810484319354.879150
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.pim_vault_ctrls.total_refreshEnergy                       0.000000
system.mem_ctrls.total_actBackEnergy                       -221891048383.680023
system.mem_ctrls.total_actBackEnergy                       249927689747.519897
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.pim_vault_ctrls.total_actBackEnergy                       0.000000
system.mem_ctrls.total_preBackEnergy                       -9937617731856.000000
system.mem_ctrls.total_preBackEnergy                       11192713765296.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
system.pim_vault_ctrls.total_preBackEnergy                       0.000000
total_sim_seconds                       0.166627
system.cpu.totalNumCycles                       7086224164.000000
system.pim.totalNumCycles                       0.000000
system.cpu.totalIdleCycles                       5753229166.580569
system.pim.totalIdleCycles                       0.000000
system.cpu.int_instructions                       315902609.000000
system.pim.int_instructions                       0.000000
system.cpu.fp_instructions                       256.000000
system.pim.fp_instructions                       0.000000
system.cpu.branch_instructions                       82980615.000000
system.pim.branch_instructions                       0.000000
system.cpu.load_instructions                       110965511.000000
system.pim.load_instructions                       0.000000
system.cpu.store_instructions                       7073814.000000
system.pim.store_instructions                       0.000000
system.cpu.committed_instructions                       411840374.000000
system.pim.committed_instructions                       0.000000
system.cpu.int_regfile_reads                       400101133.000000
system.pim.int_regfile_reads                       0.000000
system.cpu.int_regfile_writes                       212425531.000000
system.pim.int_regfile_writes                       0.000000
system.cpu.float_regfile_reads                       256.000000
system.pim.float_regfile_reads                       0.000000
system.cpu.float_regfile_writes                       0.000000
system.pim.float_regfile_writes                       0.000000
system.cpu.function_calls                       652251.000000
system.pim.function_calls                       0.000000
system.cpu.ialu_accesses                       315902609.000000
system.pim.ialu_accesses                       0.000000
system.cpu.fpu_accesses                       256.000000
system.pim.fpu_accesses                       0.000000
system.cpu.itlb.total_accesses                       421520233.000000
system.pim.itlb.total_accesses                       0.000000
system.cpu.itlb.total_misses                       29.000000
system.pim.itlb.total_misses                       0.000000
system.cpu.icache.read_accesses                       421520204.000000
system.pim.icache.read_accesses                       0.000000
system.cpu.icache.read_misses                       16086.000000
system.pim.icache.read_misses                       0.000000
system.cpu.dcache.read_accesses                       110781194.000000
system.pim.dcache.read_accesses                       0.000000
system.cpu.dcache.write_accesses                       6975671.000000
system.pim.dcache.write_accesses                       0.000000
system.cpu.dtlb.total_accesses                       118814274.000000
system.pim.dtlb.total_accesses                       0.000000
system.cpu.dtlb.total_misses                       808151.000000
system.pim.dtlb.total_misses                       0.000000
system.cpu.dcache.read_misses                       1623155.000000
system.pim.dcache.read_misses                       0.000000
system.cpu.dcache.write_misses                       387194.000000
system.pim.dcache.write_misses                       0.000000
total_interconnect_accesses                       5622892
system.mem_ctrls.total_reads                       273074.000000
system.pim_vault_ctrls.total_reads                       0.000000
system.mem_ctrls.total_writes                       10737.000000
system.pim_vault_ctrls.total_writes                       0.000000
system.mem_ctrls.activations                       287587.000000
system.pim_vault_ctrls.activations                       0.000000
system.mem_ctrls.total_readRowHits                       1907769.000000
system.pim_vault_ctrls.total_readRowHits                       0.000000
system.mem_ctrls.total_writeRowHits                       71591.000000
system.pim_vault_ctrls.total_writeRowHits                       0.000000
