* Z:\mnt\design.r\spice\examples\4221.asc
R1 N003 IN2 4m
M§Q1 N003 N006 OUT2 OUT2 IRF7413
R2 OUT2 N004 14.3K
R3 N004 0 5.11K
R4 OUT2 N007 10K
C1 N011 0 100n
C3 OUT2 0 100µ
Rload OUT2 0 .5
C2 N012 0 1n
M§Q2 N001 N005 OUT1 OUT1 IRF7413
R5 N001 IN1 4m
V3 IN1 0 PWL(0 0 100u 3.3)
R6 OUT2 N010 20K
R7 N010 0 5.11K
R8 OUT2 N009 10K
C4 OUT1 0 100µ
Rload1 OUT1 0 .66
S2 0 OUT1 N002 0 Sload
V4 N002 0 PULSE(0 1 200m 10n 10n 10m 5)
V5 ON1 0 PWL(0 0 10m 0 +100n 3.3 + 300m 3.3 +100n .2 +20u .2 +100n 3.3)
XU1 ON1 IN1 N001 N005 N010 N009 N008 N012 N011 0 N007 N004 N006 N003 IN2 ON2 LTC4221
V1 IN2 0 PWL(0 0 100u 2.5)
V6 ON2 0 PWL(0 0 10m 0 +100n 3.3)
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 500m
.model Sload SW(Ron=1 Roff=1Meg Vt=.5 Vh=-.4)
.lib LTC4221.sub
.backanno
.end
