<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1685095094">
  <File Type="BITSTR-BMM" Name="MicroProcessor_bd.bmm"/>
  <File Type="ROUTE-PWR" Name="MicroProcessor_power_routed.rpt"/>
  <File Type="PA-TCL" Name="MicroProcessor.tcl"/>
  <File Type="OPT-DCP" Name="MicroProcessor_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="MicroProcessor_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="MicroProcessor_reports.tcl"/>
  <File Type="OPT-DRC" Name="MicroProcessor_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="MicroProcessor.hwdef"/>
  <File Type="PWROPT-DCP" Name="MicroProcessor_pwropt.dcp"/>
  <File Type="PLACE-DCP" Name="MicroProcessor_placed.dcp"/>
  <File Type="PLACE-IO" Name="MicroProcessor_io_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="MicroProcessor_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="MicroProcessor_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="MicroProcessor_control_sets_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="MicroProcessor_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="MicroProcessor.bgn"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="MicroProcessor_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="MicroProcessor.bin"/>
  <File Type="PHYSOPT-DCP" Name="MicroProcessor_physopt.dcp"/>
  <File Type="BITSTR-MSK" Name="MicroProcessor.msk"/>
  <File Type="ROUTE-ERROR-DCP" Name="MicroProcessor_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="MicroProcessor_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="MicroProcessor_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="MicroProcessor_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="MicroProcessor_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="MicroProcessor.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="MicroProcessor_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="MicroProcessor.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="MicroProcessor_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="MicroProcessor_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="MicroProcessor.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="MicroProcessor_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="MicroProcessor_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="MicroProcessor_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="MicroProcessor_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="MicroProcessor_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="MicroProcessor_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="MicroProcessor_timing_summary_routed.rpx"/>
  <File Type="RDI-RDI" Name="MicroProcessor.vdi"/>
  <File Type="ROUTE-CLK" Name="MicroProcessor_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="MicroProcessor_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="MicroProcessor_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="MicroProcessor_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="MicroProcessor_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="MicroProcessor_postroute_physopt_bb.dcp"/>
  <File Type="BG-BIT" Name="MicroProcessor.bit"/>
  <File Type="BITSTR-RBT" Name="MicroProcessor.rbt"/>
  <File Type="BITSTR-NKY" Name="MicroProcessor.nky"/>
  <File Type="BG-DRC" Name="MicroProcessor.drc"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/4_bit_Add_Sub.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Adder_3_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/D_FF.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Multiplexer_8_to_1/sources/Decoder_2_to_4.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Multiplexer_8_to_1/sources/Decoder_3_to_8.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Ripple Carry Adder/sources/FA.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Ripple Carry Adder/sources/HA.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Instruction_decoder.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_2_Way_3_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_2_Way_4_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Mux_8_Way_4_bit.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Program_counter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Arithmetic_Unit/Arithmetic_Unit.srcs/sources_1/new/Reg.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Reg_bank.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Rom.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/Slow_Clk.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/MicroProcessor.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../Digital-Designs/Ripple Carry Adder/sources/RCA_4.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MicroProcessor"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
