module mux(input wire sel, A, B,
           output wire Y);
  assign Y = (sel == 0)? A : B;
endmodule
