Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/eason/Desktop/Test/Test/top_isim_par.exe -prj C:/Users/eason/Desktop/Test/Test/top_par.prj work.top work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/eason/Desktop/Test/Test/netgen/par/main_sobel_timesim.v" into library work
Analyzing Verilog file "C:/Users/eason/Desktop/Test/Test/top.v" into library work
Starting static elaboration
ERROR:HDLCompiler:1654 - "C:/Users/eason/Desktop/Test/Test/top.v" Line 27: Instantiating <tb_ins> from unknown module <tb>
ERROR:HDLCompiler:1654 - "C:/Users/eason/Desktop/Test/Test/top.v" Line 29: Instantiating <memory_reader_ins> from unknown module <memory_reader>
ERROR:Simulator:778 - Static elaboration of top level Verilog design unit(s) in library work failed
