Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep 10 21:52:09 2025
| Host         : f4bjh-minipc running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hf_gen_fpga_timing_summary_routed.rpt -pb hf_gen_fpga_timing_summary_routed.pb -rpx hf_gen_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : hf_gen_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.968        0.000                      0                   35        0.262        0.000                      0                   35        9.500        0.000                       0                    25  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_pin               {0.000 41.666}     83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin                                                                                                                                                                16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0       15.968        0.000                      0                   35        0.262        0.000                      0                   35        9.500        0.000                       0                    21  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin
  To Clock:  clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_pin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       15.968ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             15.968ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.526ns  (logic 0.964ns (27.342%)  route 2.562ns (72.658%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns = ( 17.926 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.506     2.115    counter_d
    SLICE_X1Y25          FDCE                                         r  counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    17.926    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.625    18.551    
                         clock uncertainty           -0.264    18.288    
    SLICE_X1Y25          FDCE (Setup_fdce_C_CE)      -0.205    18.083    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         18.083    
                         arrival time                          -2.115    
  -------------------------------------------------------------------
                         slack                                 15.968    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.964ns (27.487%)  route 2.543ns (72.513%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.487     2.096    counter_d
    SLICE_X1Y23          FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.504    17.928    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.661    18.589    
                         clock uncertainty           -0.264    18.326    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    18.121    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.964ns (27.487%)  route 2.543ns (72.513%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.487     2.096    counter_d
    SLICE_X1Y23          FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.504    17.928    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.661    18.589    
                         clock uncertainty           -0.264    18.326    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    18.121    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.964ns (27.487%)  route 2.543ns (72.513%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.487     2.096    counter_d
    SLICE_X1Y23          FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.504    17.928    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.661    18.589    
                         clock uncertainty           -0.264    18.326    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    18.121    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.024    

Slack (MET) :             16.024ns  (required time - arrival time)
  Source:                 counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.507ns  (logic 0.964ns (27.487%)  route 2.543ns (72.513%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.072ns = ( 17.928 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.411ns
    Clock Pessimism Removal (CPR):    0.661ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.620    -1.411    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDCE (Prop_fdce_C_Q)         0.419    -0.992 f  counter_reg[5]/Q
                         net (fo=2, routed)           0.690    -0.302    counter[5]
    SLICE_X1Y23          LUT4 (Prop_lut4_I2_O)        0.297    -0.005 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.813     0.808    counter[15]_i_8_n_0
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.124     0.932 r  counter[15]_i_4/O
                         net (fo=19, routed)          0.553     1.485    clk_sig_d
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.124     1.609 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.487     2.096    counter_d
    SLICE_X1Y23          FDCE                                         r  counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    M18                                               0.000    20.000 r  clk_pin (IN)
                         net (fo=0)                   0.000    20.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805    20.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    21.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    14.745 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    16.332    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.423 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.504    17.928    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[4]/C
                         clock pessimism              0.661    18.589    
                         clock uncertainty           -0.264    18.326    
    SLICE_X1Y23          FDCE (Setup_fdce_C_CE)      -0.205    18.121    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.121    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 16.024    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.660%)  route 0.167ns (47.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.518 r  clk_sig_reg/Q
                         net (fo=3, routed)           0.167    -0.350    clk_sig
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.305 r  clk_sig_i_1/O
                         net (fo=1, routed)           0.000    -0.305    clk_sig_i_1_n_0
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C
                         clock pessimism              0.239    -0.659    
    SLICE_X3Y24          FDCE (Hold_fdce_C_D)         0.091    -0.568    clk_sig_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.518 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.232    -0.285    counter[0]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.240 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    counter[0]_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.239    -0.659    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.567    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.396ns  (arrival time - required time)
  Source:                 clk_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkn_sig_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.186ns (39.474%)  route 0.285ns (60.526%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.518 r  clk_sig_reg/Q
                         net (fo=3, routed)           0.169    -0.348    clk_sig
    SLICE_X3Y24          LUT3 (Prop_lut3_I0_O)        0.045    -0.303 r  clkn_sig_i_1/O
                         net (fo=1, routed)           0.116    -0.187    clkn_sig_i_1_n_0
    SLICE_X3Y24          FDPE                                         r  clkn_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X3Y24          FDPE                                         r  clkn_sig_reg/C
                         clock pessimism              0.239    -0.659    
    SLICE_X3Y24          FDPE (Hold_fdpe_C_D)         0.075    -0.584    clkn_sig_reg
  -------------------------------------------------------------------
                         required time                          0.584    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             0.498ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141    -0.518 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.069    -0.448    counter[11]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.337 r  counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161    -0.176    data0[11]
    SLICE_X1Y25          LUT2 (Prop_lut2_I1_O)        0.108    -0.068 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.068    counter[11]_i_1_n_0
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.239    -0.659    
    SLICE_X1Y25          FDCE (Hold_fdce_C_D)         0.092    -0.567    counter_reg[11]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.498    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.124    -0.152    counter_d
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.252    -0.646    
    SLICE_X1Y24          FDCE (Hold_fdce_C_CE)       -0.039    -0.685    counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.124    -0.152    counter_d
    SLICE_X1Y24          FDCE                                         r  counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[6]/C
                         clock pessimism              0.252    -0.646    
    SLICE_X1Y24          FDCE (Hold_fdce_C_CE)       -0.039    -0.685    counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.124    -0.152    counter_d
    SLICE_X1Y24          FDCE                                         r  counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.252    -0.646    
    SLICE_X1Y24          FDCE (Hold_fdce_C_CE)       -0.039    -0.685    counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.124    -0.152    counter_d
    SLICE_X1Y24          FDCE                                         r  counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[8]/C
                         clock pessimism              0.252    -0.646    
    SLICE_X1Y24          FDCE (Hold_fdce_C_CE)       -0.039    -0.685    counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.209ns (41.237%)  route 0.298ns (58.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.275 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.124    -0.152    counter_d
    SLICE_X1Y24          FDCE                                         r  counter_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[9]/C
                         clock pessimism              0.252    -0.646    
    SLICE_X1Y24          FDCE (Hold_fdce_C_CE)       -0.039    -0.685    counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.685    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.360ns (57.357%)  route 0.268ns (42.643%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.659ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDCE (Prop_fdce_C_Q)         0.141    -0.518 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.069    -0.448    counter[7]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.337 r  counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.198    -0.139    data0[7]
    SLICE_X1Y24          LUT2 (Prop_lut2_I1_O)        0.108    -0.031 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.031    counter[7]_i_1_n_0
    SLICE_X1Y24          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[7]/C
                         clock pessimism              0.239    -0.659    
    SLICE_X1Y24          FDCE (Hold_fdce_C_D)         0.092    -0.567    counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.031    
  -------------------------------------------------------------------
                         slack                                  0.536    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    u_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X3Y24      clk_sig_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         20.000      19.000     SLICE_X3Y24      clkn_sig_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y24      counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y25      counter_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y25      counter_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y25      counter_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y25      counter_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         20.000      19.000     SLICE_X1Y25      counter_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clk_sig_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clk_sig_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clkn_sig_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clkn_sig_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y24      counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y24      counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clk_sig_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clk_sig_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clkn_sig_reg/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         10.000      9.500      SLICE_X3Y24      clkn_sig_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y24      counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y24      counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X1Y25      counter_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { u_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    u_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  u_clk/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clkn_sig_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.950ns  (logic 3.542ns (50.956%)  route 3.409ns (49.044%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.618    -1.413    clock50M
    SLICE_X3Y24          FDPE                                         r  clkn_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDPE (Prop_fdpe_C_Q)         0.419    -0.994 r  clkn_sig_reg/Q
                         net (fo=2, routed)           0.928    -0.066    clkn_sig
    SLICE_X2Y24          LUT2 (Prop_lut2_I0_O)        0.325     0.259 r  clkn_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.481     2.740    clkn_OBUF
    V14                  OBUF (Prop_obuf_I_O)         2.798     5.538 r  clkn_OBUF_inst/O
                         net (fo=0)                   0.000     5.538    clkn
    V14                                                               r  clkn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 3.415ns (51.850%)  route 3.171ns (48.150%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.171    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.794 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -3.127    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.031 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.618    -1.413    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.456    -0.957 r  clk_sig_reg/Q
                         net (fo=3, routed)           0.509    -0.448    clk_sig
    SLICE_X3Y24          LUT2 (Prop_lut2_I0_O)        0.152    -0.296 r  clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.662     2.367    clk_OBUF
    U14                  OBUF (Prop_obuf_I_O)         2.807     5.174 r  clk_OBUF_inst/O
                         net (fo=0)                   0.000     5.174    clk
    U14                                                               r  clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clkn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.384ns (62.309%)  route 0.837ns (37.691%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.174    -0.320    interlock
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.043    -0.277 r  clkn_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.663     0.385    clkn_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.177     1.562 r  clkn_OBUF_inst/O
                         net (fo=0)                   0.000     1.562    clkn
    V14                                                               r  clkn (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.396ns (61.899%)  route 0.859ns (38.101%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.607    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.755 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.266    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.240 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.582    -0.659    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164    -0.495 f  interlock_reg/Q
                         net (fo=3, routed)           0.094    -0.400    interlock
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.049    -0.351 r  clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.765     0.414    clk_OBUF
    U14                  OBUF (Prop_obuf_I_O)         1.183     1.597 r  clk_OBUF_inst/O
                         net (fo=0)                   0.000     1.597    clk
    U14                                                               r  clk (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    M18                                               0.000    41.667 f  clk_pin (IN)
                         net (fo=0)                   0.000    41.667    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356    42.022 f  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.502    u_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.357 f  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.891    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    39.920 f  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.735    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            u_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -2.121    u_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  u_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.885ns  (logic 1.058ns (27.239%)  route 2.827ns (72.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          1.170     3.885    counter[15]_i_3_n_0
    SLICE_X1Y25          FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y25          FDCE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_sig_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.058ns (29.500%)  route 2.529ns (70.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.872     3.587    counter[15]_i_3_n_0
    SLICE_X3Y24          FDCE                                         f  clk_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkn_sig_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.058ns (29.500%)  route 2.529ns (70.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.872     3.587    counter[15]_i_3_n_0
    SLICE_X3Y24          FDPE                                         f  clkn_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X3Y24          FDPE                                         r  clkn_sig_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interlock_reg/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.058ns (29.500%)  route 2.529ns (70.500%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.872     3.587    counter[15]_i_3_n_0
    SLICE_X2Y24          FDCE                                         f  interlock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.569ns  (logic 1.058ns (29.649%)  route 2.511ns (70.351%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -2.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.074ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.931ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.934     0.934 r  reset_IBUF_inst/O
                         net (fo=1, routed)           1.657     2.592    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.124     2.716 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.854     3.569    counter[15]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     1.967    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -5.255 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.668    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.577 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          1.502    -2.074    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.208ns (18.378%)  route 0.926ns (81.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.270     1.134    counter[15]_i_3_n_0
    SLICE_X1Y23          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.851    -0.896    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.208ns (18.378%)  route 0.926ns (81.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.270     1.134    counter[15]_i_3_n_0
    SLICE_X1Y23          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.851    -0.896    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.208ns (18.378%)  route 0.926ns (81.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.270     1.134    counter[15]_i_3_n_0
    SLICE_X1Y23          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.851    -0.896    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.208ns (18.378%)  route 0.926ns (81.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.270     1.134    counter[15]_i_3_n_0
    SLICE_X1Y23          FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.851    -0.896    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.208ns (18.378%)  route 0.926ns (81.622%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.896ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.270     1.134    counter[15]_i_3_n_0
    SLICE_X1Y23          FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.851    -0.896    clock50M
    SLICE_X1Y23          FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clk_sig_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.208ns (17.579%)  route 0.977ns (82.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.322     1.186    counter[15]_i_3_n_0
    SLICE_X3Y24          FDCE                                         f  clk_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X3Y24          FDCE                                         r  clk_sig_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            clkn_sig_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.208ns (17.579%)  route 0.977ns (82.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.322     1.186    counter[15]_i_3_n_0
    SLICE_X3Y24          FDPE                                         f  clkn_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X3Y24          FDPE                                         r  clkn_sig_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            interlock_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.186ns  (logic 0.208ns (17.579%)  route 0.977ns (82.421%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.322     1.186    counter[15]_i_3_n_0
    SLICE_X2Y24          FDCE                                         f  interlock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X2Y24          FDCE                                         r  interlock_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.208ns (17.551%)  route 0.979ns (82.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.324     1.187    counter[15]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.187ns  (logic 0.208ns (17.551%)  route 0.979ns (82.449%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.897ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  reset_IBUF_inst/O
                         net (fo=1, routed)           0.655     0.819    reset_IBUF
    SLICE_X0Y20          LUT1 (Prop_lut1_I0_O)        0.045     0.864 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.324     1.187    counter[15]_i_3_n_0
    SLICE_X1Y24          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  clk_pin (IN)
                         net (fo=0)                   0.000     0.000    u_clk/inst/clk_in1
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  u_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.836    u_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.309 r  u_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.776    u_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.747 r  u_clk/inst/clkout1_buf/O
                         net (fo=19, routed)          0.850    -0.897    clock50M
    SLICE_X1Y24          FDCE                                         r  counter_reg[6]/C





