// Seed: 3018783513
module module_0;
  logic [1 : -1] id_1;
  ;
  assign module_2.id_5 = 0;
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output reg id_7;
  input wire id_6;
  inout wire id_5;
  module_0 modCall_1 ();
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  initial begin : LABEL_0
    if ("") begin : LABEL_1
      id_7 = -1;
    end
  end
endmodule
module module_2 (
    output wire id_0,
    output tri1 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input uwire id_4,
    output wand id_5,
    input tri1 id_6,
    output wand id_7,
    input tri id_8
);
  assign id_1 = 1;
  module_0 modCall_1 ();
endmodule
