<?xml version="1.0"?>
<Checkpoint Version="24" Minor="0">
	<BUILD_NUMBER Name="6140274"/>
	<FULL_BUILD Name="SW Build 6140274 on Thu May 22 00:12:29 MDT 2025"/>
	<PRODUCT Name="Vivado v2025.1 (64-bit)"/>
	<Part Name="xc7a35ticsg324-1L"/>
	<FeatureSet Name="FeatureSet_Classic"/>
	<NEXTGEN_VERSAL Name="0"/>
	<Top Name="lab10"/>
	<DisableAutoIOBuffers Name="0"/>
	<OutOfContext Name="0"/>
	<MacroLevel Name="1"/>
	<RunGenerated Name="1"/>
	<HDPlatform Name="0"/>
	<File Type="VERILOG_STUB" Name="lab10_stub.v" ModTime="1766072322"/>
	<File Type="VHDL_STUB" Name="lab10_stub.vhdl" ModTime="1766072322"/>
	<File Type="PARAMXML" Name="lab10_param.xml" ModTime="1766072322"/>
	<File Type="PARAMXML" Name="lab10_param.xml" ModTime="1766072322"/>
	<File Type="SHAPE" Name="lab10.shape" ModTime="1766072322"/>
	<File Type="XN" Name="lab10.xn" ModTime="1766072322"/>
	<File Type="EDIF" Name="lab10.edf" ModTime="1766072322"/>
	<File Type="INCR" Name="lab10.incr" ModTime="1766072322"/>
	<File Type="RDA" Name="lab10.rda" ModTime="1766072322"/>
	<File Type="JSON_RDA" Name="lab10_rda.json" ModTime="1766072322"/>
	<File Type="WDF" Name="lab10.wdf" ModTime="1766072322"/>
	<File Type="SYNTH" Name="lab10.synth" ModTime="1766072322"/>
</Checkpoint>

