$date
	Sun Oct 23 04:48:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#308650
b11100 &
b11100 %
1$
b11100 !
1"
#308651
0"
#308654
b1110 &
b1110 %
#308658
b111 &
b111 %
#308662
b10110 &
b10110 %
#308666
b1011 &
b1011 %
#308670
b100010 &
b100010 %
#308674
b10001 &
b10001 %
#308678
b110100 &
b110100 %
#308682
b11010 &
b11010 %
#308686
b1101 &
b1101 %
#308690
b101000 &
b101000 %
#308694
b10100 &
b10100 %
#308698
b1010 &
b1010 %
#308702
b101 &
b101 %
#308706
b10000 &
b10000 %
#308710
b1000 &
b1000 %
#308714
b100 &
b100 %
#308718
b10 &
b10 %
#308722
b1 &
b1 %
1#
#308726
b0 &
0#
b0 %
0$
#1257105
b1010 !
1"
#1257106
b1010 &
b1010 %
1$
#1257107
0"
#1257110
b101 &
b101 %
#1257114
b10000 &
b10000 %
#1257118
b1000 &
b1000 %
#1257122
b100 &
b100 %
#1257126
b10 &
b10 %
#1257130
b1 &
b1 %
1#
#1257134
b0 &
0#
b0 %
0$
#2267731
b101 !
1"
#2267734
b101 &
b101 %
1$
#2267735
0"
#2267738
b10000 &
b10000 %
#2267742
b1000 &
b1000 %
#2267746
b100 &
b100 %
#2267750
b10 &
b10 %
#2267754
b1 &
b1 %
1#
#2267758
b0 &
0#
b0 %
0$
#4500012
