Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 22 10:51:38 2018
| Host         : DESKTOP-89ULBBA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.148        0.000                      0                12346        0.140        0.000                      0                12346        3.000        0.000                       0                  2078  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                     3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.148        0.000                      0                10466        0.140        0.000                      0                10466        8.750        0.000                       0                  1895  
  clk_out2_clk_wiz_0       23.053        0.000                      0                 1880        0.218        0.000                      0                 1880       19.500        0.000                       0                   179  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.148ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.148ns  (required time - arrival time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.440ns  (logic 0.766ns (4.961%)  route 14.674ns (95.039%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 18.691 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.597    -0.943    rsrc0/rsrcmareg/clk_out1
    SLICE_X54Y119        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  rsrc0/rsrcmareg/address_int_reg[18]/Q
                         net (fo=1, routed)           0.859     0.434    rsrc0/rsrcmareg/address_int[18]
    SLICE_X54Y119        LUT2 (Prop_lut2_I0_O)        0.124     0.558 f  rsrc0/rsrcmareg/myrom_i_4/O
                         net (fo=257, routed)        13.472    14.030    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y22          LUT6 (Prop_lut6_I3_O)        0.124    14.154 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_589_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    14.497    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_359
    RAMB36_X0Y4          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.711    18.691    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y4          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.171    
                         clock uncertainty           -0.084    19.088    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.645    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[77].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.645    
                         arrival time                         -14.497    
  -------------------------------------------------------------------
                         slack                                  4.148    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 arb1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.010ns  (logic 1.672ns (11.140%)  route 13.338ns (88.860%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 18.743 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.600    -0.940    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  arb1/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.702     0.280    rsrc0/rsrcmareg/FSM_onehot_state_reg[1][0]
    SLICE_X56Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.404 r  rsrc0/rsrcmareg/myrom_i_20/O
                         net (fo=655, routed)         3.179     3.583    sram1/myarray_reg_512_767_0_0/A0
    SLICE_X38Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.707 r  sram1/myarray_reg_512_767_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.707    sram1/myarray_reg_512_767_0_0/OD
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.241     3.948 r  sram1/myarray_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.948    sram1/myarray_reg_512_767_0_0/O0
    SLICE_X38Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     4.046 r  sram1/myarray_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.953     4.999    sram1/myarray_reg_512_767_0_0_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.319     5.318 r  sram1/myrom_i_96/O
                         net (fo=1, routed)           1.152     6.470    rsrc0/rsrcmareg/address_int_reg[11]_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  rsrc0/rsrcmareg/myrom_i_69/O
                         net (fo=1, routed)           0.433     7.028    rsrc0/rsrcmareg/myrom_i_69_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.152 r  rsrc0/rsrcmareg/myrom_i_29/O
                         net (fo=145, routed)         6.918    14.070    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.763    18.743    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.223    
                         clock uncertainty           -0.084    19.140    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.403    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.403    
                         arrival time                         -14.070    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.357ns  (required time - arrival time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.243ns  (logic 0.940ns (6.167%)  route 14.303ns (93.833%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 18.708 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.939ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.601    -0.939    rsrc0/rsrcmareg/clk_out1
    SLICE_X55Y116        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456    -0.483 r  rsrc0/rsrcmareg/address_int_reg[16]/Q
                         net (fo=1, routed)           0.655     0.172    rsrc0/rsrcmareg/address_int[16]
    SLICE_X55Y116        LUT2 (Prop_lut2_I0_O)        0.152     0.324 r  rsrc0/rsrcmareg/myrom_i_6/O
                         net (fo=257, routed)        12.959    13.283    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/addra[13]
    SLICE_X8Y7           LUT6 (Prop_lut6_I1_O)        0.332    13.615 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_575_LOPT_REMAP/O
                         net (fo=1, routed)           0.689    14.304    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_352
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.728    18.708    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.188    
                         clock uncertainty           -0.084    19.105    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.662    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -14.304    
  -------------------------------------------------------------------
                         slack                                  4.357    

Slack (MET) :             4.492ns  (required time - arrival time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.111ns  (logic 0.766ns (5.069%)  route 14.345ns (94.931%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 18.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.597    -0.943    rsrc0/rsrcmareg/clk_out1
    SLICE_X54Y119        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  rsrc0/rsrcmareg/address_int_reg[18]/Q
                         net (fo=1, routed)           0.859     0.434    rsrc0/rsrcmareg/address_int[18]
    SLICE_X54Y119        LUT2 (Prop_lut2_I0_O)        0.124     0.558 f  rsrc0/rsrcmareg/myrom_i_4/O
                         net (fo=257, routed)        12.396    12.954    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y17          LUT6 (Prop_lut6_I3_O)        0.124    13.078 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_581_LOPT_REMAP/O
                         net (fo=1, routed)           1.090    14.168    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_355
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.726    18.706    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.186    
                         clock uncertainty           -0.084    19.103    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.660    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -14.168    
  -------------------------------------------------------------------
                         slack                                  4.492    

Slack (MET) :             4.597ns  (required time - arrival time)
  Source:                 arb1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.710ns  (logic 1.672ns (11.366%)  route 13.038ns (88.634%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 18.708 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.600    -0.940    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  arb1/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.702     0.280    rsrc0/rsrcmareg/FSM_onehot_state_reg[1][0]
    SLICE_X56Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.404 r  rsrc0/rsrcmareg/myrom_i_20/O
                         net (fo=655, routed)         3.008     3.412    sram1/myarray_reg_512_767_8_8/A0
    SLICE_X38Y97         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.536 r  sram1/myarray_reg_512_767_8_8/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.536    sram1/myarray_reg_512_767_8_8/OD
    SLICE_X38Y97         MUXF7 (Prop_muxf7_I0_O)      0.241     3.777 r  sram1/myarray_reg_512_767_8_8/F7.B/O
                         net (fo=1, routed)           0.000     3.777    sram1/myarray_reg_512_767_8_8/O0
    SLICE_X38Y97         MUXF8 (Prop_muxf8_I0_O)      0.098     3.875 r  sram1/myarray_reg_512_767_8_8/F8/O
                         net (fo=1, routed)           0.942     4.817    sram1/myarray_reg_512_767_8_8_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.319     5.136 r  sram1/myrom_i_82/O
                         net (fo=1, routed)           1.001     6.137    rsrc0/rsrcmareg/address_int_reg[11]_8
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.261 r  rsrc0/rsrcmareg/myrom_i_53/O
                         net (fo=1, routed)           0.450     6.711    rsrc0/rsrcmareg/myrom_i_53_n_0
    SLICE_X41Y103        LUT2 (Prop_lut2_I0_O)        0.124     6.835 r  rsrc0/rsrcmareg/myrom_i_21/O
                         net (fo=145, routed)         6.935    13.770    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.728    18.708    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.188    
                         clock uncertainty           -0.084    19.105    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.737    18.368    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -13.770    
  -------------------------------------------------------------------
                         slack                                  4.597    

Slack (MET) :             4.664ns  (required time - arrival time)
  Source:                 arb1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.644ns  (logic 1.672ns (11.418%)  route 12.972ns (88.582%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.292ns = ( 18.708 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.600    -0.940    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  arb1/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.702     0.280    rsrc0/rsrcmareg/FSM_onehot_state_reg[1][0]
    SLICE_X56Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.404 r  rsrc0/rsrcmareg/myrom_i_20/O
                         net (fo=655, routed)         3.197     3.602    sram1/myarray_reg_768_1023_4_4/A0
    SLICE_X42Y95         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.726 r  sram1/myarray_reg_768_1023_4_4/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.726    sram1/myarray_reg_768_1023_4_4/OD
    SLICE_X42Y95         MUXF7 (Prop_muxf7_I0_O)      0.241     3.967 r  sram1/myarray_reg_768_1023_4_4/F7.B/O
                         net (fo=1, routed)           0.000     3.967    sram1/myarray_reg_768_1023_4_4/O0
    SLICE_X42Y95         MUXF8 (Prop_muxf8_I0_O)      0.098     4.065 r  sram1/myarray_reg_768_1023_4_4/F8/O
                         net (fo=1, routed)           0.812     4.877    sram1/myarray_reg_768_1023_4_4_n_0
    SLICE_X43Y97         LUT6 (Prop_lut6_I0_O)        0.319     5.196 r  sram1/myrom_i_88/O
                         net (fo=1, routed)           0.980     6.176    rsrc0/rsrcmareg/address_int_reg[11]_4
    SLICE_X45Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.300 r  rsrc0/rsrcmareg/myrom_i_61/O
                         net (fo=1, routed)           0.635     6.935    rsrc0/rsrcmareg/myrom_i_61_n_0
    SLICE_X45Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.059 r  rsrc0/rsrcmareg/myrom_i_25/O
                         net (fo=145, routed)         6.645    13.704    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.728    18.708    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.188    
                         clock uncertainty           -0.084    19.105    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    18.368    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[70].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.368    
                         arrival time                         -13.704    
  -------------------------------------------------------------------
                         slack                                  4.664    

Slack (MET) :             4.675ns  (required time - arrival time)
  Source:                 arb1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.666ns  (logic 1.672ns (11.400%)  route 12.994ns (88.600%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 18.741 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.600    -0.940    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  arb1/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.702     0.280    rsrc0/rsrcmareg/FSM_onehot_state_reg[1][0]
    SLICE_X56Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.404 r  rsrc0/rsrcmareg/myrom_i_20/O
                         net (fo=655, routed)         3.179     3.583    sram1/myarray_reg_512_767_0_0/A0
    SLICE_X38Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.707 r  sram1/myarray_reg_512_767_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.707    sram1/myarray_reg_512_767_0_0/OD
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.241     3.948 r  sram1/myarray_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.948    sram1/myarray_reg_512_767_0_0/O0
    SLICE_X38Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     4.046 r  sram1/myarray_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.953     4.999    sram1/myarray_reg_512_767_0_0_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.319     5.318 r  sram1/myrom_i_96/O
                         net (fo=1, routed)           1.152     6.470    rsrc0/rsrcmareg/address_int_reg[11]_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  rsrc0/rsrcmareg/myrom_i_69/O
                         net (fo=1, routed)           0.433     7.028    rsrc0/rsrcmareg/myrom_i_69_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.152 r  rsrc0/rsrcmareg/myrom_i_29/O
                         net (fo=145, routed)         6.574    13.726    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.761    18.741    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.221    
                         clock uncertainty           -0.084    19.138    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.401    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[72].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.401    
                         arrival time                         -13.726    
  -------------------------------------------------------------------
                         slack                                  4.675    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.917ns  (logic 0.766ns (5.135%)  route 14.151ns (94.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 18.697 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.597    -0.943    rsrc0/rsrcmareg/clk_out1
    SLICE_X54Y119        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  rsrc0/rsrcmareg/address_int_reg[18]/Q
                         net (fo=1, routed)           0.859     0.434    rsrc0/rsrcmareg/address_int[18]
    SLICE_X54Y119        LUT2 (Prop_lut2_I0_O)        0.124     0.558 f  rsrc0/rsrcmareg/myrom_i_4/O
                         net (fo=257, routed)        12.949    13.508    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y27          LUT6 (Prop_lut6_I3_O)        0.124    13.632 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_577_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    13.974    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_353
    RAMB36_X0Y5          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.717    18.697    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.177    
                         clock uncertainty           -0.084    19.094    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.651    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[71].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.651    
                         arrival time                         -13.974    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.700ns  (required time - arrival time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.903ns  (logic 0.766ns (5.140%)  route 14.137ns (94.860%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.294ns = ( 18.706 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.597    -0.943    rsrc0/rsrcmareg/clk_out1
    SLICE_X54Y119        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y119        FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  rsrc0/rsrcmareg/address_int_reg[18]/Q
                         net (fo=1, routed)           0.859     0.434    rsrc0/rsrcmareg/address_int[18]
    SLICE_X54Y119        LUT2 (Prop_lut2_I0_O)        0.124     0.558 f  rsrc0/rsrcmareg/myrom_i_4/O
                         net (fo=257, routed)        12.935    13.493    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/addra[15]
    SLICE_X8Y37          LUT6 (Prop_lut6_I3_O)        0.124    13.617 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_587_LOPT_REMAP/O
                         net (fo=1, routed)           0.343    13.959    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_358
    RAMB36_X0Y7          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.726    18.706    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y7          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.186    
                         clock uncertainty           -0.084    19.103    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    18.660    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[76].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.660    
                         arrival time                         -13.959    
  -------------------------------------------------------------------
                         slack                                  4.700    

Slack (MET) :             4.714ns  (required time - arrival time)
  Source:                 arb1/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.578ns  (logic 1.672ns (11.469%)  route 12.906ns (88.531%))
  Logic Levels:           7  (LUT2=2 LUT6=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 18.692 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.600    -0.940    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.422 r  arb1/FSM_onehot_state_reg[1]/Q
                         net (fo=38, routed)          0.702     0.280    rsrc0/rsrcmareg/FSM_onehot_state_reg[1][0]
    SLICE_X56Y119        LUT2 (Prop_lut2_I1_O)        0.124     0.404 r  rsrc0/rsrcmareg/myrom_i_20/O
                         net (fo=655, routed)         3.179     3.583    sram1/myarray_reg_512_767_0_0/A0
    SLICE_X38Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.124     3.707 r  sram1/myarray_reg_512_767_0_0/RAMS64E_D/O
                         net (fo=1, routed)           0.000     3.707    sram1/myarray_reg_512_767_0_0/OD
    SLICE_X38Y92         MUXF7 (Prop_muxf7_I0_O)      0.241     3.948 r  sram1/myarray_reg_512_767_0_0/F7.B/O
                         net (fo=1, routed)           0.000     3.948    sram1/myarray_reg_512_767_0_0/O0
    SLICE_X38Y92         MUXF8 (Prop_muxf8_I0_O)      0.098     4.046 r  sram1/myarray_reg_512_767_0_0/F8/O
                         net (fo=1, routed)           0.953     4.999    sram1/myarray_reg_512_767_0_0_n_0
    SLICE_X39Y95         LUT6 (Prop_lut6_I1_O)        0.319     5.318 r  sram1/myrom_i_96/O
                         net (fo=1, routed)           1.152     6.470    rsrc0/rsrcmareg/address_int_reg[11]_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     6.594 r  rsrc0/rsrcmareg/myrom_i_69/O
                         net (fo=1, routed)           0.433     7.028    rsrc0/rsrcmareg/myrom_i_69_n_0
    SLICE_X40Y103        LUT2 (Prop_lut2_I0_O)        0.124     7.152 r  rsrc0/rsrcmareg/myrom_i_29/O
                         net (fo=145, routed)         6.486    13.638    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        1.712    18.692    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480    19.172    
                         clock uncertainty           -0.084    19.089    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.737    18.352    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[78].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         18.352    
                         arrival time                         -13.638    
  -------------------------------------------------------------------
                         slack                                  4.714    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_24_24/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.204%)  route 0.473ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.315     0.053    sram1/myarray_reg_256_511_24_24/A2
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_24_24/WCLK
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_A/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y105        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_24_24/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_24_24/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.204%)  route 0.473ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.315     0.053    sram1/myarray_reg_256_511_24_24/A2
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_24_24/WCLK
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_B/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y105        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_24_24/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_24_24/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.204%)  route 0.473ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.315     0.053    sram1/myarray_reg_256_511_24_24/A2
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_24_24/WCLK
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_C/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y105        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_24_24/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_24_24/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.659ns  (logic 0.186ns (28.204%)  route 0.473ns (71.796%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.315     0.053    sram1/myarray_reg_256_511_24_24/A2
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_24_24/WCLK
    SLICE_X50Y105        RAMS64E                                      r  sram1/myarray_reg_256_511_24_24/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y105        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_24_24/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 rsrc0/rsrcareg/a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rsrc0/rsrccreg/c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.231ns (41.237%)  route 0.329ns (58.763%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcareg/clk_out1
    SLICE_X51Y109        FDRE                                         r  rsrc0/rsrcareg/a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcareg/a_reg[1]/Q
                         net (fo=3, routed)           0.278    -0.187    rsrc0/rsrcirreg/a_reg[31][1]
    SLICE_X53Y108        LUT6 (Prop_lut6_I2_O)        0.045    -0.142 r  rsrc0/rsrcirreg/c[1]_i_3/O
                         net (fo=1, routed)           0.051    -0.091    rsrc0/rsrcirreg/c[1]_i_3_n_0
    SLICE_X53Y108        LUT6 (Prop_lut6_I1_O)        0.045    -0.046 r  rsrc0/rsrcirreg/c[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.046    rsrc0/rsrccreg/D[1]
    SLICE_X53Y108        FDRE                                         r  rsrc0/rsrccreg/c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.826    -0.846    rsrc0/rsrccreg/clk_out1
    SLICE_X53Y108        FDRE                                         r  rsrc0/rsrccreg/c_reg[1]/C
                         clock pessimism              0.504    -0.342    
    SLICE_X53Y108        FDRE (Hold_fdre_C_D)         0.091    -0.251    rsrc0/rsrccreg/c_reg[1]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.643%)  route 0.539ns (74.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.381     0.119    sram1/myarray_reg_256_511_31_31/A2
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_A/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_31_31/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.643%)  route 0.539ns (74.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.381     0.119    sram1/myarray_reg_256_511_31_31/A2
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_B/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_31_31/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.643%)  route 0.539ns (74.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.381     0.119    sram1/myarray_reg_256_511_31_31/A2
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_C/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_31_31/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 rsrc0/rsrcmareg/address_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            sram1/myarray_reg_256_511_31_31/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.725ns  (logic 0.186ns (25.643%)  route 0.539ns (74.357%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.558    -0.606    rsrc0/rsrcmareg/clk_out1
    SLICE_X53Y105        FDRE                                         r  rsrc0/rsrcmareg/address_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.465 r  rsrc0/rsrcmareg/address_int_reg[4]/Q
                         net (fo=1, routed)           0.158    -0.307    rsrc0/rsrcmareg/address_int[4]
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.045    -0.262 r  rsrc0/rsrcmareg/myrom_i_18/O
                         net (fo=655, routed)         0.381     0.119    sram1/myarray_reg_256_511_31_31/A2
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.829    -0.844    sram1/myarray_reg_256_511_31_31/WCLK
    SLICE_X50Y103        RAMS64E                                      r  sram1/myarray_reg_256_511_31_31/RAMS64E_D/CLK
                         clock pessimism              0.504    -0.340    
    SLICE_X50Y103        RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.086    sram1/myarray_reg_256_511_31_31/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                           0.119    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 arb1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            arb1/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.613ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.551    -0.613    arb1/clk_out1
    SLICE_X54Y118        FDRE                                         r  arb1/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.449 r  arb1/FSM_onehot_state_reg[0]/Q
                         net (fo=3, routed)           0.153    -0.296    rsrc0/rsrccontrol/FSM_onehot_state_reg[1]_0[0]
    SLICE_X54Y117        LUT6 (Prop_lut6_I0_O)        0.045    -0.251 r  rsrc0/rsrccontrol/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.251    arb1/FSM_onehot_state_reg[0]_3
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout1_buf/O
                         net (fo=1893, routed)        0.819    -0.853    arb1/clk_out1
    SLICE_X54Y117        FDRE                                         r  arb1/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.255    -0.598    
    SLICE_X54Y117        FDRE (Hold_fdre_C_D)         0.120    -0.478    arb1/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y25     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y13     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y15     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y8      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X2Y21     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X3Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X1Y35     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y37     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.000      17.424     RAMB36_X0Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y109    sram1/myarray_reg_256_511_26_26/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X34Y109    sram1/myarray_reg_256_511_26_26/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y113    sram1/myarray_reg_256_511_27_27/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y113    sram1/myarray_reg_256_511_27_27/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y113    sram1/myarray_reg_256_511_27_27/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y113    sram1/myarray_reg_256_511_27_27/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y111    sram1/myarray_reg_256_511_28_28/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y111    sram1/myarray_reg_256_511_28_28/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y111    sram1/myarray_reg_256_511_28_28/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X30Y111    sram1/myarray_reg_256_511_28_28/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X42Y109    sram1/myarray_reg_256_511_29_29/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X50Y110    sram1/myarray_reg_256_511_30_30/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.053ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.581ns  (logic 0.642ns (3.872%)  route 15.939ns (96.128%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.699 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        15.052    14.660    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y187         LUT4 (Prop_lut4_I2_O)        0.124    14.784 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_305/O
                         net (fo=1, routed)           0.887    15.672    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_217
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.719    38.699    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y38         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.179    
                         clock uncertainty           -0.095    39.085    
    RAMB36_X0Y38         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.725    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                         -15.672    
  -------------------------------------------------------------------
                         slack                                 23.053    

Slack (MET) :             23.252ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.384ns  (logic 0.642ns (3.918%)  route 15.742ns (96.082%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.701 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        14.899    14.507    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y187         LUT4 (Prop_lut4_I2_O)        0.124    14.631 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_319/O
                         net (fo=1, routed)           0.843    15.475    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_224
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.721    38.701    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y39         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.181    
                         clock uncertainty           -0.095    39.087    
    RAMB36_X0Y39         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.727    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[63].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                         -15.475    
  -------------------------------------------------------------------
                         slack                                 23.252    

Slack (MET) :             23.377ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.255ns  (logic 0.642ns (3.950%)  route 15.613ns (96.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.304ns = ( 38.696 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        15.062    14.670    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y187         LUT4 (Prop_lut4_I2_O)        0.124    14.794 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_301/O
                         net (fo=1, routed)           0.551    15.345    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_215
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.716    38.696    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y37         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.176    
                         clock uncertainty           -0.095    39.082    
    RAMB36_X0Y37         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.722    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.722    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                 23.377    

Slack (MET) :             23.915ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.711ns  (logic 0.642ns (4.086%)  route 15.069ns (95.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        14.727    14.336    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X9Y182         LUT4 (Prop_lut4_I2_O)        0.124    14.460 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_303/O
                         net (fo=1, routed)           0.341    14.801    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_216
    RAMB36_X0Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.710    38.690    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y36         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.170    
                         clock uncertainty           -0.095    39.076    
    RAMB36_X0Y36         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.716    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -14.801    
  -------------------------------------------------------------------
                         slack                                 23.915    

Slack (MET) :             24.253ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.366ns  (logic 0.642ns (4.178%)  route 14.724ns (95.822%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.316ns = ( 38.684 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        14.383    13.992    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y177         LUT4 (Prop_lut4_I2_O)        0.124    14.116 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_291/O
                         net (fo=1, routed)           0.341    14.457    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_210
    RAMB36_X0Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.704    38.684    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y35         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.164    
                         clock uncertainty           -0.095    39.070    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.710    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.710    
                         arrival time                         -14.457    
  -------------------------------------------------------------------
                         slack                                 24.253    

Slack (MET) :             24.418ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.207ns  (logic 0.642ns (4.222%)  route 14.565ns (95.778%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 38.690 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        14.224    13.833    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y172         LUT4 (Prop_lut4_I2_O)        0.124    13.957 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_289/O
                         net (fo=1, routed)           0.341    14.298    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_209
    RAMB36_X0Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.710    38.690    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y34         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.170    
                         clock uncertainty           -0.095    39.076    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.716    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.716    
                         arrival time                         -14.298    
  -------------------------------------------------------------------
                         slack                                 24.418    

Slack (MET) :             24.738ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.892ns  (logic 0.642ns (4.311%)  route 14.250ns (95.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.305ns = ( 38.695 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        13.909    13.517    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y167         LUT4 (Prop_lut4_I2_O)        0.124    13.641 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_311/O
                         net (fo=1, routed)           0.341    13.982    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_220
    RAMB36_X0Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.715    38.695    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y33         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.175    
                         clock uncertainty           -0.095    39.081    
    RAMB36_X0Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.721    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[59].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.721    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                 24.738    

Slack (MET) :             25.040ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/b_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 1.494ns (10.034%)  route 13.395ns (89.966%))
  Logic Levels:           4  (LUT6=1 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 38.465 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.605    -0.935    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.518    -0.417 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/Q
                         net (fo=144, routed)         7.800     7.383    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[2]
    SLICE_X8Y18          MUXF7 (Prop_muxf7_S_O)       0.314     7.697 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_25/O
                         net (fo=1, routed)           0.000     7.697    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_25_n_0
    SLICE_X8Y18          MUXF8 (Prop_muxf8_I0_O)      0.098     7.795 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10/O
                         net (fo=1, routed)           5.595    13.390    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_10_n_0
    SLICE_X71Y118        LUT6 (Prop_lut6_I5_O)        0.319    13.709 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    13.709    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_2_n_0
    SLICE_X71Y118        MUXF7 (Prop_muxf7_I1_O)      0.245    13.954 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=1, routed)           0.000    13.954    vga1/doutb[3]
    SLICE_X71Y118        FDRE                                         r  vga1/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.486    38.465    vga1/CLK
    SLICE_X71Y118        FDRE                                         r  vga1/b_reg[1]/C
                         clock pessimism              0.560    39.025    
                         clock uncertainty           -0.095    38.930    
    SLICE_X71Y118        FDRE (Setup_fdre_C_D)        0.064    38.994    vga1/b_reg[1]
  -------------------------------------------------------------------
                         required time                         38.994    
                         arrival time                         -13.954    
  -------------------------------------------------------------------
                         slack                                 25.040    

Slack (MET) :             25.045ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.590ns  (logic 0.642ns (4.400%)  route 13.948ns (95.600%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 38.699 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        13.607    13.215    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y162         LUT4 (Prop_lut4_I2_O)        0.124    13.339 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_315/O
                         net (fo=1, routed)           0.341    13.680    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_222
    RAMB36_X0Y32         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.719    38.699    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y32         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.179    
                         clock uncertainty           -0.095    39.085    
    RAMB36_X0Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.725    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.725    
                         arrival time                         -13.680    
  -------------------------------------------------------------------
                         slack                                 25.045    

Slack (MET) :             25.146ns  (required time - arrival time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.491ns  (logic 0.642ns (4.430%)  route 13.849ns (95.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 38.701 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.910ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.630    -0.910    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y93         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y93         FDRE (Prop_fdre_C_Q)         0.518    -0.392 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=129, routed)        13.508    13.116    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/pwropt_1
    SLICE_X8Y157         LUT4 (Prop_lut4_I2_O)        0.124    13.240 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_313/O
                         net (fo=1, routed)           0.341    13.581    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_221
    RAMB36_X0Y31         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.573    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    35.249 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    36.888    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    36.979 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         1.721    38.701    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y31         RAMB36E1                                     r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.480    39.181    
                         clock uncertainty           -0.095    39.087    
    RAMB36_X0Y31         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.360    38.727    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[60].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.727    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                 25.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 vga1/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.800%)  route 0.166ns (47.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.545    -0.619    vga1/CLK
    SLICE_X52Y125        FDRE                                         r  vga1/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  vga1/h_reg[0]/Q
                         net (fo=135, routed)         0.166    -0.312    vga1/h_reg__0[0]
    SLICE_X54Y125        LUT6 (Prop_lut6_I4_O)        0.045    -0.267 r  vga1/h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.267    vga1/plusOp[5]
    SLICE_X54Y125        FDRE                                         r  vga1/h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.811    -0.861    vga1/CLK
    SLICE_X54Y125        FDRE                                         r  vga1/h_reg[5]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X54Y125        FDRE (Hold_fdre_C_D)         0.121    -0.485    vga1/h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.267    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.610    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=1, routed)           0.116    -0.330    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[2]
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -0.850    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X60Y117        FDRE (Hold_fdre_C_D)         0.059    -0.551    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.563    -0.601    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.316    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833    -0.840    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.239    -0.601    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.059    -0.542    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.603    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.318    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.830    -0.843    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.059    -0.544    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.561    -0.603    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.439 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.121    -0.318    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[0]
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.830    -0.843    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
                         clock pessimism              0.240    -0.603    
    SLICE_X54Y87         FDRE (Hold_fdre_C_D)         0.052    -0.551    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep
  -------------------------------------------------------------------
                         required time                          0.551    
                         arrival time                          -0.318    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.569%)  route 0.121ns (42.431%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.563    -0.601    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.437 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.316    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[1]
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.833    -0.840    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X58Y87         FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep/C
                         clock pessimism              0.239    -0.601    
    SLICE_X58Y87         FDRE (Hold_fdre_C_D)         0.052    -0.549    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]_rep
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 vga1/h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/h_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.746%)  route 0.129ns (38.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.545    -0.619    vga1/CLK
    SLICE_X54Y125        FDRE                                         r  vga1/h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y125        FDRE (Prop_fdre_C_Q)         0.164    -0.455 r  vga1/h_reg[5]/Q
                         net (fo=15, routed)          0.129    -0.326    vga1/h_reg__1[5]
    SLICE_X55Y125        LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  vga1/h[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.281    vga1/plusOp[9]
    SLICE_X55Y125        FDRE                                         r  vga1/h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.811    -0.861    vga1/CLK
    SLICE_X55Y125        FDRE                                         r  vga1/h_reg[9]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X55Y125        FDRE (Hold_fdre_C_D)         0.092    -0.514    vga1/h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga1/v_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/vs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.880%)  route 0.187ns (50.120%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.547    -0.617    vga1/CLK
    SLICE_X57Y123        FDRE                                         r  vga1/v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y123        FDRE (Prop_fdre_C_Q)         0.141    -0.476 f  vga1/v_reg[3]/Q
                         net (fo=10, routed)          0.187    -0.289    vga1/v_reg__0[3]
    SLICE_X55Y124        LUT6 (Prop_lut6_I2_O)        0.045    -0.244 r  vga1/vs_i_1/O
                         net (fo=1, routed)           0.000    -0.244    vga1/vs_i_1_n_0
    SLICE_X55Y124        FDRE                                         r  vga1/vs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.811    -0.861    vga1/CLK
    SLICE_X55Y124        FDRE                                         r  vga1/vs_reg/C
                         clock pessimism              0.275    -0.586    
    SLICE_X55Y124        FDRE (Hold_fdre_C_D)         0.092    -0.494    vga1/vs_reg
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.164ns (54.203%)  route 0.139ns (45.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.610    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y117        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=129, routed)         0.139    -0.308    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.822    -0.850    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X60Y117        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X60Y117        FDRE (Hold_fdre_C_D)         0.052    -0.558    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.558    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga1/r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.260ns (63.443%)  route 0.150ns (36.557%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.554    -0.610    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X70Y119        FDRE                                         r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y119        FDRE (Prop_fdre_C_Q)         0.164    -0.446 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]/Q
                         net (fo=9, routed)           0.150    -0.296    vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[6]
    SLICE_X70Y118        MUXF7 (Prop_muxf7_S_O)       0.096    -0.200 r  vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=1, routed)           0.000    -0.200    vga1/doutb[8]
    SLICE_X70Y118        FDRE                                         r  vga1/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  mydcm1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    mydcm1/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  mydcm1/inst/clkout2_buf/O
                         net (fo=177, routed)         0.825    -0.848    vga1/CLK
    SLICE_X70Y118        FDRE                                         r  vga1/r_reg[3]/C
                         clock pessimism              0.253    -0.595    
    SLICE_X70Y118        FDRE (Hold_fdre_C_D)         0.134    -0.461    vga1/r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.261    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y25     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[104].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y13     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[112].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y15     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[120].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y20     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y8      vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X3Y26     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y35     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[46].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y37     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X0Y28     vga1/myrom/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[62].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y118    vga1/r_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X71Y118    vga1/b_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X70Y118    vga1/b_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y119    vga1/r_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X72Y119    vga1/r_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y123    vga1/v_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y123    vga1/v_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y123    vga1/v_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X57Y124    vga1/v_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X56Y124    vga1/v_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   mydcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  mydcm1/inst/mmcm_adv_inst/CLKFBOUT



