Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Sep 19 00:10:06 2020
| Host         : Nimi running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file phys_opt_report_design_analysis_0.rpt
| Design       : swerv_eh1_reference_design
| Device       : xc7z020
| Design State : Physopt postPlace
------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                                Path #1                                                                                |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                                                                                                                                                                25.000 |
| Path Delay                |                                                                                                                                                                24.111 |
| Logic Delay               | 6.037(26%)                                                                                                                                                            |
| Net Delay                 | 18.074(74%)                                                                                                                                                           |
| Clock Skew                |                                                                                                                                                                -0.284 |
| Slack                     |                                                                                                                                                                 0.549 |
| Clock Relationship        | No Common Primary Clock                                                                                                                                               |
| Logic Levels              |                                                                                                                                                                    28 |
| Routes                    |                                                                                                                                                                     0 |
| Logical Path              | FDCE LUT4 LUT5 LUT6 LUT6 LUT5 LUT5 LUT4 LUT5 LUT6 LUT6 LUT3 LUT5 LUT5 LUT2 LUT6 LUT4 LUT4 LUT6 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 CARRY4 LUT6 LUT5 FDCE |
| Start Point Clock         | clk_out1_clk_and_rst_clk_wiz_0_1                                                                                                                                      |
| End Point Clock           | clk_out1_clk_and_rst_clk_wiz_0_1_1                                                                                                                                    |
| DSP Block                 | None                                                                                                                                                                  |
| BRAM                      | None                                                                                                                                                                  |
| IO Crossings              |                                                                                                                                                                     0 |
| Config Crossings          |                                                                                                                                                                     0 |
| SLR Crossings             |                                                                                                                                                                     0 |
| PBlocks                   |                                                                                                                                                                     0 |
| High Fanout               |                                                                                                                                                                    98 |
| Dont Touch                |                                                                                                                                                                     0 |
| Mark Debug                |                                                                                                                                                                     0 |
| Start Point Pin Primitive | FDCE/C                                                                                                                                                                |
| End Point Pin Primitive   | FDCE/D                                                                                                                                                                |
| Start Point Pin           | dout_reg[3]/C                                                                                                                                                         |
| End Point Pin             | dout_reg[29]/D                                                                                                                                                        |
+---------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+------------------------------------+-------------+----+-----+----+----+----+----+----+----+----+----+----+----+
|           End Point Clock          | Requirement | 17 |  18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 |
+------------------------------------+-------------+----+-----+----+----+----+----+----+----+----+----+----+----+
| clk_out1_clk_and_rst_clk_wiz_0_1   | 25.000ns    | 18 | 450 |  2 |  1 |  2 |  4 |  4 |  4 |  4 |  4 |  4 |  3 |
| clk_out1_clk_and_rst_clk_wiz_0_1_1 | 25.000ns    | 18 | 450 |  2 |  1 |  2 |  4 |  4 |  4 |  4 |  4 |  4 |  3 |
+------------------------------------+-------------+----+-----+----+----+----+----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


