# Reading D:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do Anubis_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:55 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 11:59:55 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:55 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 11:59:55 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:55 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 11:59:55 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:55 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 11:59:56 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:56 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 11:59:56 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:56 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:57 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:57 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:57 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:57 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Constants.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:57 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 11:59:57 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Psi.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:58 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 11:59:58 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:58 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 11:59:58 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:58 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v 
# -- Compiling module P
# ** Warning: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	P
# End time: 11:59:58 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -vlog01compat -work work +incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak {C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:58 on Feb 22,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak" C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v 
# -- Compiling module Q
# ** Warning: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Q
# End time: 11:59:58 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:06 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Constants.v 
# -- Compiling module Add_Round_Constants
# 
# Top level modules:
# 	Add_Round_Constants
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Key.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Add_Round_Key.v 
# -- Compiling module Add_Round_Key
# 
# Top level modules:
# 	Add_Round_Key
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis.v 
# -- Compiling module Anubis
# 
# Top level modules:
# 	Anubis
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_2.v 
# -- Compiling module Anubis_2
# 
# Top level modules:
# 	Anubis_2
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Anubis_tb.v 
# -- Compiling module Anubis_tb
# 
# Top level modules:
# 	Anubis_tb
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi.v 
# -- Compiling module Fi
# 
# Top level modules:
# 	Fi
# End time: 12:00:07 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:07 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Fi_tb.v 
# -- Compiling module Fi_tb
# 
# Top level modules:
# 	Fi_tb
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma.v 
# -- Compiling module Gamma
# 
# Top level modules:
# 	Gamma
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Gamma_tb.v 
# -- Compiling module Gamma_tb
# 
# Top level modules:
# 	Gamma_tb
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule.v 
# -- Compiling module Key_Schedule
# 
# Top level modules:
# 	Key_Schedule
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Key_Schedule_tb.v 
# -- Compiling module Key_Schedule_tb
# 
# Top level modules:
# 	Key_Schedule_tb
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication.v 
# -- Compiling module Multiplication
# 
# Top level modules:
# 	Multiplication
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Multiplication_tb.v 
# -- Compiling module Multiplication_tb
# 
# Top level modules:
# 	Multiplication_tb
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 300 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega.v 
# -- Compiling module Omega
# 
# Top level modules:
# 	Omega
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:09 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Omega_tb.v 
# -- Compiling module Omega_tb
# 
# Top level modules:
# 	Omega_tb
# End time: 12:00:09 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v 
# -- Compiling module P
# ** Warning: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/P.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	P
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi.v 
# -- Compiling module Pi
# 
# Top level modules:
# 	Pi
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Pi_tb.v 
# -- Compiling module Pi_tb
# 
# Top level modules:
# 	Pi_tb
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Psi.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Psi.v 
# -- Compiling module Psi
# 
# Top level modules:
# 	Psi
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v 
# -- Compiling module Q
# ** Warning: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Q.v(26): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	Q
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v 
# -- Compiling module Round_Constants
# 
# Top level modules:
# 	Round_Constants
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants_tb.v 
# -- Compiling module Round_Constants_tb
# 
# Top level modules:
# 	Round_Constants_tb
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v 
# -- Compiling module Sbox
# 
# Top level modules:
# 	Sbox
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:10 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau.v 
# -- Compiling module Tau
# 
# Top level modules:
# 	Tau
# End time: 12:00:10 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:11 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Tau_tb.v 
# -- Compiling module Tau_tb
# 
# Top level modules:
# 	Tau_tb
# End time: 12:00:11 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:11 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta.v 
# -- Compiling module Theta
# 
# Top level modules:
# 	Theta
# End time: 12:00:11 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta_tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:11 on Feb 22,2019
# vlog -reportprogress 30 -work work C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Theta_tb.v 
# -- Compiling module Theta_tb
# 
# Top level modules:
# 	Theta_tb
# End time: 12:00:11 on Feb 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.Anubis_tb
# vsim work.Anubis_tb 
# Start time: 12:00:18 on Feb 22,2019
# Loading work.Anubis_tb
# Loading work.Anubis_2
# Loading work.Gamma
# Loading work.Tau
# Loading work.Theta
# Loading work.Fi
# Loading work.Omega
# Loading work.Key_Schedule
# Loading work.Round_Constants
# Loading work.Sbox
# Loading work.P
# Loading work.Q
# Loading work.Psi
# Loading work.Pi
# Loading work.Add_Round_Constants
# Loading work.Multiplication
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v(10): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Anubis_tb/enc/key_update/round_constants/s_1 File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v(11): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Anubis_tb/enc/key_update/round_constants/s_2 File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v(12): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Anubis_tb/enc/key_update/round_constants/s_3 File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v
# ** Warning: (vsim-3015) C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Round_Constants.v(13): [PCDPC] - Port size (8) does not match connection size (32) for port 'data_in'. The port definition is at: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /Anubis_tb/enc/key_update/round_constants/s_4 File: C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/Sbox.v
add wave -position end  sim:/Anubis_tb/clk
add wave -position end  sim:/Anubis_tb/data_i
add wave -position end  sim:/Anubis_tb/data_o
add wave -position end  sim:/Anubis_tb/order
add wave -position end  sim:/Anubis_tb/reset
restart
run
# Error opening C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/simulation/modelsim/[PCDPC] - Port size (8) does not match connection size 
# Path name 'C:/Users/Damian/Documents/GitHub/Anubis2019/anubis_verilog_zwykla_tweak/simulation/modelsim/[PCDPC] - Port size (8) does not match connection size ' doesn't exist.
# End time: 12:01:57 on Feb 22,2019, Elapsed time: 0:01:39
# Errors: 1, Warnings: 4
