%TF.GenerationSoftware,KiCad,Pcbnew,9.0.1*%
%TF.CreationDate,2025-04-24T14:02:34-07:00*%
%TF.ProjectId,Capstone_1,43617073-746f-46e6-955f-312e6b696361,rev?*%
%TF.SameCoordinates,Original*%
%TF.FileFunction,Copper,L1,Top*%
%TF.FilePolarity,Positive*%
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW 9.0.1) date 2025-04-24 14:02:34*
%MOMM*%
%LPD*%
G01*
G04 APERTURE LIST*
G04 Aperture macros list*
%AMRoundRect*
0 Rectangle with rounded corners*
0 $1 Rounding radius*
0 $2 $3 $4 $5 $6 $7 $8 $9 X,Y pos of 4 corners*
0 Add a 4 corners polygon primitive as box body*
4,1,4,$2,$3,$4,$5,$6,$7,$8,$9,$2,$3,0*
0 Add four circle primitives for the rounded corners*
1,1,$1+$1,$2,$3*
1,1,$1+$1,$4,$5*
1,1,$1+$1,$6,$7*
1,1,$1+$1,$8,$9*
0 Add four rect primitives between the rounded corners*
20,1,$1+$1,$2,$3,$4,$5,0*
20,1,$1+$1,$4,$5,$6,$7,0*
20,1,$1+$1,$6,$7,$8,$9,0*
20,1,$1+$1,$8,$9,$2,$3,0*%
G04 Aperture macros list end*
%TA.AperFunction,ComponentPad*%
%ADD10R,1.700000X1.700000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD11C,1.700000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD12RoundRect,0.190500X-0.762000X-0.444500X0.762000X-0.444500X0.762000X0.444500X-0.762000X0.444500X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD13C,2.000000*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD14RoundRect,0.250000X-0.550000X-0.550000X0.550000X-0.550000X0.550000X0.550000X-0.550000X0.550000X0*%
%TD*%
%TA.AperFunction,ComponentPad*%
%ADD15C,1.600000*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD16R,1.600200X3.200400*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD17R,1.803400X1.092200*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD18R,1.447800X1.041400*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD19R,3.200400X1.600200*%
%TD*%
%TA.AperFunction,SMDPad,CuDef*%
%ADD20R,1.498600X1.498600*%
%TD*%
%TA.AperFunction,ViaPad*%
%ADD21C,0.600000*%
%TD*%
%TA.AperFunction,Conductor*%
%ADD22C,0.200000*%
%TD*%
%TA.AperFunction,Profile*%
%ADD23C,0.050000*%
%TD*%
G04 APERTURE END LIST*
D10*
%TO.P,J4,1,Pin_1*%
%TO.N,unconnected-(J4-Pin_1-Pad1)*%
X133940000Y-135000000D03*
D11*
%TO.P,J4,2,Pin_2*%
%TO.N,unconnected-(J4-Pin_2-Pad2)*%
X136480000Y-135000000D03*
%TO.P,J4,3,Pin_3*%
%TO.N,unconnected-(J4-Pin_3-Pad3)*%
X139020000Y-135000000D03*
%TO.P,J4,4,Pin_4*%
%TO.N,unconnected-(J4-Pin_4-Pad4)*%
X141560000Y-135000000D03*
%TO.P,J4,5,Pin_5*%
%TO.N,unconnected-(J4-Pin_5-Pad5)*%
X144100000Y-135000000D03*
%TO.P,J4,6,Pin_6*%
%TO.N,unconnected-(J4-Pin_6-Pad6)*%
X146640000Y-135000000D03*
%TO.P,J4,7,Pin_7*%
%TO.N,unconnected-(J4-Pin_7-Pad7)*%
X149180000Y-135000000D03*
%TO.P,J4,8,Pin_8*%
%TO.N,unconnected-(J4-Pin_8-Pad8)*%
X151720000Y-135000000D03*
%TO.P,J4,9,Pin_9*%
%TO.N,unconnected-(J4-Pin_9-Pad9)*%
X154260000Y-135000000D03*
%TO.P,J4,10,Pin_10*%
%TO.N,unconnected-(J4-Pin_10-Pad10)*%
X156800000Y-135000000D03*
%TO.P,J4,11,Pin_11*%
%TO.N,unconnected-(J4-Pin_11-Pad11)*%
X159340000Y-135000000D03*
%TO.P,J4,12,Pin_12*%
%TO.N,unconnected-(J4-Pin_12-Pad12)*%
X161880000Y-135000000D03*
%TO.P,J4,13,Pin_13*%
%TO.N,unconnected-(J4-Pin_13-Pad13)*%
X164420000Y-135000000D03*
%TO.P,J4,14,Pin_14*%
%TO.N,unconnected-(J4-Pin_14-Pad14)*%
X166960000Y-135000000D03*
%TO.P,J4,15,Pin_15*%
%TO.N,unconnected-(J4-Pin_15-Pad15)*%
X169500000Y-135000000D03*
%TO.P,J4,16,Pin_16*%
%TO.N,unconnected-(J4-Pin_16-Pad16)*%
X172040000Y-135000000D03*
%TO.P,J4,17,Pin_17*%
%TO.N,unconnected-(J4-Pin_17-Pad17)*%
X174580000Y-135000000D03*
%TO.P,J4,18,Pin_18*%
%TO.N,unconnected-(J4-Pin_18-Pad18)*%
X177120000Y-135000000D03*
%TO.P,J4,19,Pin_19*%
%TO.N,unconnected-(J4-Pin_19-Pad19)*%
X179660000Y-135000000D03*
%TO.P,J4,20,Pin_20*%
%TO.N,unconnected-(J4-Pin_20-Pad20)*%
X182200000Y-135000000D03*
%TD*%
D10*
%TO.P,J3,1,Pin_1*%
%TO.N,unconnected-(J3-Pin_1-Pad1)*%
X133820000Y-102000000D03*
D11*
%TO.P,J3,2,Pin_2*%
%TO.N,unconnected-(J3-Pin_2-Pad2)*%
X136360000Y-102000000D03*
%TO.P,J3,3,Pin_3*%
%TO.N,unconnected-(J3-Pin_3-Pad3)*%
X138900000Y-102000000D03*
%TO.P,J3,4,Pin_4*%
%TO.N,unconnected-(J3-Pin_4-Pad4)*%
X141440000Y-102000000D03*
%TO.P,J3,5,Pin_5*%
%TO.N,unconnected-(J3-Pin_5-Pad5)*%
X143980000Y-102000000D03*
%TO.P,J3,6,Pin_6*%
%TO.N,unconnected-(J3-Pin_6-Pad6)*%
X146520000Y-102000000D03*
%TO.P,J3,7,Pin_7*%
%TO.N,unconnected-(J3-Pin_7-Pad7)*%
X149060000Y-102000000D03*
%TO.P,J3,8,Pin_8*%
%TO.N,unconnected-(J3-Pin_8-Pad8)*%
X151600000Y-102000000D03*
%TO.P,J3,9,Pin_9*%
%TO.N,unconnected-(J3-Pin_9-Pad9)*%
X154140000Y-102000000D03*
%TO.P,J3,10,Pin_10*%
%TO.N,unconnected-(J3-Pin_10-Pad10)*%
X156680000Y-102000000D03*
%TO.P,J3,11,Pin_11*%
%TO.N,unconnected-(J3-Pin_11-Pad11)*%
X159220000Y-102000000D03*
%TO.P,J3,12,Pin_12*%
%TO.N,unconnected-(J3-Pin_12-Pad12)*%
X161760000Y-102000000D03*
%TO.P,J3,13,Pin_13*%
%TO.N,unconnected-(J3-Pin_13-Pad13)*%
X164300000Y-102000000D03*
%TO.P,J3,14,Pin_14*%
%TO.N,unconnected-(J3-Pin_14-Pad14)*%
X166840000Y-102000000D03*
%TO.P,J3,15,Pin_15*%
%TO.N,unconnected-(J3-Pin_15-Pad15)*%
X169380000Y-102000000D03*
%TO.P,J3,16,Pin_16*%
%TO.N,unconnected-(J3-Pin_16-Pad16)*%
X171920000Y-102000000D03*
%TO.P,J3,17,Pin_17*%
%TO.N,unconnected-(J3-Pin_17-Pad17)*%
X174460000Y-102000000D03*
%TO.P,J3,18,Pin_18*%
%TO.N,unconnected-(J3-Pin_18-Pad18)*%
X177000000Y-102000000D03*
%TO.P,J3,19,Pin_19*%
%TO.N,unconnected-(J3-Pin_19-Pad19)*%
X179540000Y-102000000D03*
%TO.P,J3,20,Pin_20*%
%TO.N,unconnected-(J3-Pin_20-Pad20)*%
X182080000Y-102000000D03*
%TD*%
D10*
%TO.P,J1,1,Pin_1*%
%TO.N,unconnected-(J1-Pin_1-Pad1)*%
X218000000Y-29920000D03*
D11*
%TO.P,J1,2,Pin_2*%
%TO.N,unconnected-(J1-Pin_2-Pad2)*%
X218000000Y-32460000D03*
%TO.P,J1,3,Pin_3*%
%TO.N,unconnected-(J1-Pin_3-Pad3)*%
X218000000Y-35000000D03*
%TO.P,J1,4,Pin_4*%
%TO.N,unconnected-(J1-Pin_4-Pad4)*%
X218000000Y-37540000D03*
%TO.P,J1,5,Pin_5*%
%TO.N,unconnected-(J1-Pin_5-Pad5)*%
X218000000Y-40080000D03*
%TD*%
D10*
%TO.P,J2,1,Pin_1*%
%TO.N,unconnected-(J2-Pin_1-Pad1)*%
X186000000Y-140380000D03*
D11*
%TO.P,J2,2,Pin_2*%
%TO.N,unconnected-(J2-Pin_2-Pad2)*%
X186000000Y-142920000D03*
%TO.P,J2,3,Pin_3*%
%TO.N,unconnected-(J2-Pin_3-Pad3)*%
X186000000Y-145460000D03*
%TO.P,J2,4,Pin_4*%
%TO.N,unconnected-(J2-Pin_4-Pad4)*%
X186000000Y-148000000D03*
%TO.P,J2,5,Pin_5*%
%TO.N,unconnected-(J2-Pin_5-Pad5)*%
X186000000Y-150540000D03*
%TO.P,J2,6,Pin_6*%
%TO.N,unconnected-(J2-Pin_6-Pad6)*%
X186000000Y-153080000D03*
%TO.P,J2,7,Pin_7*%
%TO.N,unconnected-(J2-Pin_7-Pad7)*%
X186000000Y-155620000D03*
%TD*%
D12*
%TO.P,U3,1,VCC*%
%TO.N,unconnected-(U3-VCC-Pad1)*%
X256000000Y-112500000D03*
%TO.P,U3,2,XOUT*%
%TO.N,unconnected-(U3-XOUT-Pad2)*%
X256000000Y-118500000D03*
%TO.P,U3,3,YOUT*%
%TO.N,unconnected-(U3-YOUT-Pad3)*%
X256000000Y-124000000D03*
%TO.P,U3,4,SEL*%
%TO.N,unconnected-(U3-SEL-Pad4)*%
X256000000Y-130500000D03*
%TO.P,U3,5,GND*%
%TO.N,unconnected-(U3-GND-Pad5)*%
X256000000Y-136500000D03*
%TD*%
%TO.P,U2,1,CLK*%
%TO.N,/CLK*%
X79500000Y-121000000D03*
%TO.P,U2,2,DT*%
%TO.N,/DT*%
X79500000Y-124000000D03*
%TO.P,U2,3,SW*%
%TO.N,/SW*%
X79500000Y-126500000D03*
%TO.P,U2,4,VCC*%
%TO.N,/VCC*%
X79500000Y-129000000D03*
%TO.P,U2,5,GND*%
%TO.N,GND*%
X79500000Y-131500000D03*
%TD*%
D13*
%TO.P,SW6,1,1*%
%TO.N,GND*%
X78250000Y-47250000D03*
X84750000Y-47250000D03*
%TO.P,SW6,2,2*%
%TO.N,/B*%
X78250000Y-51750000D03*
X84750000Y-51750000D03*
%TD*%
%TO.P,SW8,1,1*%
%TO.N,GND*%
X164000000Y-69500000D03*
X170500000Y-69500000D03*
%TO.P,SW8,2,2*%
%TO.N,/SELECT*%
X164000000Y-74000000D03*
X170500000Y-74000000D03*
%TD*%
%TO.P,SW1,1,1*%
%TO.N,GND*%
X77500000Y-69500000D03*
X84000000Y-69500000D03*
%TO.P,SW1,2,2*%
%TO.N,/UP*%
X77500000Y-74000000D03*
X84000000Y-74000000D03*
%TD*%
%TO.P,SW7,1,1*%
%TO.N,GND*%
X91500000Y-57500000D03*
X98000000Y-57500000D03*
%TO.P,SW7,2,2*%
%TO.N,/START*%
X91500000Y-62000000D03*
X98000000Y-62000000D03*
%TD*%
%TO.P,SW3,1,1*%
%TO.N,GND*%
X151000000Y-82500000D03*
X157500000Y-82500000D03*
%TO.P,SW3,2,2*%
%TO.N,/DOWN*%
X151000000Y-87000000D03*
X157500000Y-87000000D03*
%TD*%
D14*
%TO.P,SW10,1,A*%
%TO.N,Net-(SW10-A-Pad1)*%
X150355000Y-147892700D03*
D15*
%TO.P,SW10,2,A*%
X157975000Y-147892700D03*
%TD*%
D16*
%TO.P,U1,1,UART0_TX/I2C0_SDA/SPI0_RX/GP0*%
%TO.N,/I2C0_SDA*%
X133720000Y-127500000D03*
%TO.P,U1,2,UART0_RX/I2C0_SCL/GPI0_CSn/GP1*%
%TO.N,/I2C0_SCL*%
X136260000Y-127500000D03*
%TO.P,U1,3,GND*%
%TO.N,GND*%
X138800000Y-127500000D03*
%TO.P,U1,4,I2C1_SDA/SPI0_SCK/GP2*%
%TO.N,/UP*%
X141340000Y-127500000D03*
%TO.P,U1,5,I2C1_SCL/SPI0_TX/GP3*%
%TO.N,/DOWN*%
X143880000Y-127500000D03*
%TO.P,U1,6,UART1_TX/I2C0_SDA/SPI0_RX/GP4*%
%TO.N,/LEFT*%
X146420000Y-127500000D03*
%TO.P,U1,7,UART1_RX/I2C0_SCL/SPI0_CSn/GP5*%
%TO.N,/RIGHT*%
X148960000Y-127500000D03*
%TO.P,U1,8,GND*%
%TO.N,unconnected-(U1-GND-Pad8)*%
X151500000Y-127500000D03*
%TO.P,U1,9,I2C1_SDA/SPI0_SCK/GP6*%
%TO.N,/A*%
X154040000Y-127500000D03*
%TO.P,U1,10,I2C1_SCL/SPI0_TX/GP7*%
%TO.N,/B*%
X156580000Y-127500000D03*
%TO.P,U1,11,UART1_TX/I2C0_SDA/SPI1_RX/GP8*%
%TO.N,/SELECT*%
X159120000Y-127500000D03*
%TO.P,U1,12,UART1_RX/I2C0_SCL/SPI1_CSn/GP9*%
%TO.N,/START*%
X161660000Y-127500000D03*
%TO.P,U1,13,GND*%
%TO.N,unconnected-(U1-GND-Pad13)*%
X164200000Y-127500000D03*
%TO.P,U1,14,I2C1_SDA/SPI1_SCK/GP10*%
%TO.N,/DT*%
X166740000Y-127500000D03*
%TO.P,U1,15,I2C1_SCL/SPI1_TX/GP11*%
%TO.N,/CLK*%
X169280000Y-127500000D03*
%TO.P,U1,16,UART0_TX/I2C0_SDA/GPI1_RX/GP12*%
%TO.N,unconnected-(U1-UART0_TX{slash}I2C0_SDA{slash}GPI1_RX{slash}GP12-Pad16)*%
X171820000Y-127500000D03*
%TO.P,U1,17,UART0_RX/I2C0_SCL/SPI1_CSn/GP13*%
%TO.N,unconnected-(U1-UART0_RX{slash}I2C0_SCL{slash}SPI1_CSn{slash}GP13-Pad17)*%
X174360000Y-127500000D03*
%TO.P,U1,18,GND*%
%TO.N,unconnected-(U1-GND-Pad18)*%
X176900000Y-127500000D03*
%TO.P,U1,19,I2C1_SDA/SPI1_SCK/GP14*%
%TO.N,unconnected-(U1-I2C1_SDA{slash}SPI1_SCK{slash}GP14-Pad19)*%
X179440000Y-127500000D03*
%TO.P,U1,20,I2C1_SCL/SPI1_TX/GP15*%
%TO.N,unconnected-(U1-I2C1_SCL{slash}SPI1_TX{slash}GP15-Pad20)*%
X181980000Y-127500000D03*
%TO.P,U1,21,UART0_TX/I2C0_SDA/SPI0_RX/GP16*%
%TO.N,/SW*%
X181980000Y-108119800D03*
%TO.P,U1,22,UART0_RX/I2C0_SCL/SPI0_CSn/GP17*%
%TO.N,unconnected-(U1-UART0_RX{slash}I2C0_SCL{slash}SPI0_CSn{slash}GP17-Pad22)*%
X179440000Y-108119800D03*
%TO.P,U1,23,GND*%
%TO.N,unconnected-(U1-GND-Pad23)*%
X176900000Y-108119800D03*
%TO.P,U1,24,I2C1_SDA/SPI0_SCK/GP18*%
%TO.N,unconnected-(U1-I2C1_SDA{slash}SPI0_SCK{slash}GP18-Pad24)*%
X174360000Y-108119800D03*
%TO.P,U1,25,I2C1_SCL/SPI0_TX/GP19*%
%TO.N,unconnected-(U1-I2C1_SCL{slash}SPI0_TX{slash}GP19-Pad25)*%
X171820000Y-108119800D03*
%TO.P,U1,26,I2C0_SDA/GP20*%
%TO.N,unconnected-(U1-I2C0_SDA{slash}GP20-Pad26)*%
X169280000Y-108119800D03*
%TO.P,U1,27,I2C0_SCL/GP21*%
%TO.N,/I2C0_SCL{slash}GP21*%
X166740000Y-108119800D03*
%TO.P,U1,28,GND*%
%TO.N,unconnected-(U1-GND-Pad28)*%
X164200000Y-108119800D03*
%TO.P,U1,29,GP22*%
%TO.N,unconnected-(U1-GP22-Pad29)*%
X161660000Y-108119800D03*
%TO.P,U1,30,RUN*%
%TO.N,unconnected-(U1-RUN-Pad30)*%
X159120000Y-108119800D03*
%TO.P,U1,31,I2C1_SDA/ADC0/GP26*%
%TO.N,/DIN*%
X156580000Y-108119800D03*
%TO.P,U1,32,I2C1_SCL/ADC1/GP27*%
%TO.N,unconnected-(U1-I2C1_SCL{slash}ADC1{slash}GP27-Pad32)*%
X154040000Y-108119800D03*
%TO.P,U1,33,AGND/GND*%
%TO.N,unconnected-(U1-AGND{slash}GND-Pad33)*%
X151500000Y-108119800D03*
%TO.P,U1,34,ADC2/GP28*%
%TO.N,unconnected-(U1-ADC2{slash}GP28-Pad34)*%
X148960000Y-108119800D03*
%TO.P,U1,35,ADC_VREF*%
%TO.N,unconnected-(U1-ADC_VREF-Pad35)*%
X146420000Y-108119800D03*
%TO.P,U1,36,3V3(OUT)*%
%TO.N,unconnected-(U1-3V3(OUT)-Pad36)*%
X143880000Y-108119800D03*
%TO.P,U1,37,3V3_EN*%
%TO.N,unconnected-(U1-3V3_EN-Pad37)*%
X141340000Y-108119800D03*
%TO.P,U1,38,GND*%
%TO.N,GND*%
X138800000Y-108119800D03*
%TO.P,U1,39,VSYS*%
%TO.N,unconnected-(U1-VSYS-Pad39)*%
X136260000Y-108119800D03*
%TO.P,U1,40,VBUS*%
%TO.N,+5V*%
X133720000Y-108119800D03*
D17*
%TO.P,U1,A,GND*%
%TO.N,unconnected-(U1-GND-PadA)*%
X133849540Y-120535320D03*
%TO.P,U1,B,GND*%
%TO.N,unconnected-(U1-GND-PadB)*%
X133849540Y-115084480D03*
D18*
%TO.P,U1,C,GND*%
%TO.N,unconnected-(U1-GND-PadC)*%
X136879760Y-120235600D03*
%TO.P,U1,D,GND*%
%TO.N,unconnected-(U1-GND-PadD)*%
X136879760Y-115384200D03*
D19*
%TO.P,U1,D1,SWCLK*%
%TO.N,unconnected-(U1-SWCLK-PadD1)*%
X182548960Y-120349900D03*
%TO.P,U1,D2,GND*%
%TO.N,unconnected-(U1-GND-PadD2)*%
X182548960Y-117809900D03*
%TO.P,U1,D3,SWDIO*%
%TO.N,unconnected-(U1-SWDIO-PadD3)*%
X182548960Y-115269900D03*
D20*
%TO.P,U1,TP1,GND*%
%TO.N,unconnected-(U1-GND-PadTP1)*%
X136849280Y-117809900D03*
%TO.P,U1,TP2,USB_DM*%
%TO.N,unconnected-(U1-USB_DM-PadTP2)*%
X133549820Y-116809140D03*
%TO.P,U1,TP3,USB_DP*%
%TO.N,unconnected-(U1-USB_DP-PadTP3)*%
X133549820Y-118810660D03*
%TO.P,U1,TP4,GPIO/SMPS*%
%TO.N,unconnected-(U1-GPIO{slash}SMPS-PadTP4)*%
X140349400Y-120309260D03*
%TO.P,U1,TP5,GPIO25/LED*%
%TO.N,unconnected-(U1-GPIO25{slash}LED-PadTP5)*%
X142848760Y-120309260D03*
%TO.P,U1,TP6,BOOTSEL*%
%TO.N,unconnected-(U1-BOOTSEL-PadTP6)*%
X145348120Y-120309260D03*
%TD*%
D13*
%TO.P,SW5,1,1*%
%TO.N,GND*%
X135160000Y-146380200D03*
X141660000Y-146380200D03*
%TO.P,SW5,2,2*%
%TO.N,/A*%
X135160000Y-150880200D03*
X141660000Y-150880200D03*
%TD*%
%TO.P,SW2,1,1*%
%TO.N,GND*%
X63250000Y-56750000D03*
X69750000Y-56750000D03*
%TO.P,SW2,2,2*%
%TO.N,/LEFT*%
X63250000Y-61250000D03*
X69750000Y-61250000D03*
%TD*%
%TO.P,SW4,1,1*%
%TO.N,GND*%
X166910000Y-145630200D03*
X173410000Y-145630200D03*
%TO.P,SW4,2,2*%
%TO.N,/RIGHT*%
X166910000Y-150130200D03*
X173410000Y-150130200D03*
%TD*%
D21*
%TO.N,unconnected-(J2-Pin_5-Pad5)*%
X186000000Y-150000000D03*
%TO.N,unconnected-(J2-Pin_4-Pad4)*%
X186000000Y-148000000D03*
%TO.N,unconnected-(J2-Pin_3-Pad3)*%
X186000000Y-145500000D03*
%TD*%
D22*
%TO.N,unconnected-(J4-Pin_7-Pad7)*%
X150061100Y-134118900D02*
X150061100Y-128500000D01*
X149180000Y-135000000D02*
X150061100Y-134118900D01*
%TO.N,unconnected-(J4-Pin_6-Pad6)*%
X146640000Y-129541200D02*
X146500000Y-129401200D01*
X146640000Y-135000000D02*
X146640000Y-129541200D01*
%TO.N,unconnected-(J4-Pin_5-Pad5)*%
X144100000Y-130001200D02*
X143500000Y-129401200D01*
X144100000Y-135000000D02*
X144100000Y-130001200D01*
%TO.N,unconnected-(J4-Pin_4-Pad4)*%
X141560000Y-129461200D02*
X141500000Y-129401200D01*
X141560000Y-135000000D02*
X141560000Y-129461200D01*
X141560000Y-134940000D02*
X142000000Y-134500000D01*
X141560000Y-135000000D02*
X141560000Y-134940000D01*
%TO.N,unconnected-(J4-Pin_3-Pad3)*%
X139020000Y-129921200D02*
X138500000Y-129401200D01*
X139020000Y-135000000D02*
X139020000Y-129921200D01*
%TO.N,unconnected-(J4-Pin_2-Pad2)*%
X136480000Y-129881200D02*
X136000000Y-129401200D01*
X136480000Y-135000000D02*
X136480000Y-129881200D01*
%TO.N,unconnected-(J4-Pin_1-Pad1)*%
X132618900Y-133678900D02*
X133940000Y-135000000D01*
X132618900Y-128500000D02*
X132618900Y-133678900D01*
%TD*%
D23*
X210000000Y-95500000D02*
X268000000Y-95500000D01*
X268000000Y-152000000D01*
X210000000Y-152000000D01*
X210000000Y-95500000D01*
X53500000Y-107000000D02*
X87000000Y-107000000D01*
X87000000Y-142000000D01*
X53500000Y-142000000D01*
X53500000Y-107000000D01*
X144500000Y-65500000D02*
X173500000Y-65500000D01*
X173500000Y-93500000D01*
X144500000Y-93500000D01*
X144500000Y-65500000D01*
X50500000Y-39000000D02*
X106000000Y-39000000D01*
X106000000Y-82500000D01*
X50500000Y-82500000D01*
X50500000Y-39000000D01*
X121500000Y-99380200D02*
X197000000Y-99380200D01*
X197000000Y-159000000D01*
X121500000Y-159000000D01*
X121500000Y-99380200D01*
M02*
