Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 21:05:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board


/usr/bin/bash: line 0: igncr: invalid option name


*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 150 mA.

write cmdbuffer failed 20000015.
Loopback test failed. Sent character = 00, Received character = 00.
Cable connection failed.
Cable autodetection failed.
 Count ReleaseSemaphore rc = 298.





Done!

At Local date and time: Tue Oct 28 21:05:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

make: Nothing to be done for `init_bram'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Tue Oct 28 21:06:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 21:16:27 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72916	  10324	71303500	71386740	4414674	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 21:17:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72928	  10324	71303504	71386756	4414684	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 21:24:36 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs


/usr/bin/bash: line 0: igncr: invalid option name



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 



Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...


IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 121.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.


Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.


Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd1> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd1_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fsm_cs_FFd2_1> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/fifo_wr/fsm_cs_FFd3_1> <aes_accel_0/fifo_wr/fsm_cs_FFd3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/ld_rc> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/ld_rc_1> <aes_accel_0/ld_rc_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/fifo_wr/fsm_cs_FFd2> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/fifo_wr/fsm_cs_FFd2_1> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 6174
#      GND                         : 20
#      INV                         : 54
#      LUT1                        : 164
#      LUT2                        : 553
#      LUT2_D                      : 9
#      LUT2_L                      : 53
#      LUT3                        : 1664
#      LUT3_D                      : 72
#      LUT3_L                      : 25
#      LUT4                        : 1956
#      LUT4_D                      : 64
#      LUT4_L                      : 136
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 535
#      MUXF6                       : 6
#      MUXF7                       : 2
#      MUXF8                       : 1
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4178
#      FD                          : 340
#      FDC                         : 70
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1388
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 334
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 164
#      FDSE                        : 49
#      LDE                         : 32
# RAMS                             : 253
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 13
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3766  out of  13696    27%  
 Number of Slice Flip Flops:          3862  out of  27392    14%  
 Number of 4 input LUTs:              5796  out of  27392    21%  
    Number used as logic:             4750
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       29  out of    136    21%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4188  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_31)                                                                                                         | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 45    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |


ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 449202 / 11774
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 79.11 / 79.25 s | Elapsed : 79.00 / 79.00 s
 
--> 

Total memory usage is 234752 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   25 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,507 out of  27,392   12%
    Number used as Flip Flops:                 3,475
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,347 out of  27,392   15%
Logic Distribution:
  Number of occupied Slices:        3,789 out of  13,696   27%
  Number of Slices containing only related logic:   3,789 out of   3,789  100%
  Number of Slices containing unrelated logic:          0 out of   3,789    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,517 out of  27,392   20%
  Number used as logic:             4,347
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                29 out of     136   21%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,091,750
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  262 MB
Total REAL time to MAP completion:  52 secs 
Total CPU time to MAP completion:   33 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        29 out of 136    21%
   Number of SLICEs                       3789 out of 13696  27%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 28 secs 
Finished initial Timing Analysis.  REAL time: 29 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99a33e) REAL time: 44 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 44 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 44 secs 

Phase 4.2


......
......

.....
Phase 4.2 (Checksum:991007) REAL time: 53 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 53 secs 

Phase 6.3


Phase 6.3 (Checksum:39386fa) REAL time: 53 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 54 secs 

Phase 8.8


...................

....................

............................

.............


........

.............


............

..................

....................

.......................

...................

........

.

......

....

...

.....

..

.......

.......

.......

.......

.......

.......

.......

......


.

..

......


.

........


.......

.......


Phase 8.8 (Checksum:e959b8) REAL time: 3 mins 12 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 3 mins 13 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 4 mins 32 secs 

Phase 11.5


Phase 11.5 (Checksum:68e7775) REAL time: 4 mins 32 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 4 mins 35 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 4 mins 35 secs 



REAL time consumed by placer: 4 mins 42 secs 
CPU  time consumed by placer: 3 mins 35 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 4 mins 45 secs 
Total CPU time to Placer completion: 3 mins 37 secs 

Starting Router



Phase 1: 32511 unrouted;       REAL time: 5 mins 4 secs 



Phase 2: 28744 unrouted;       REAL time: 5 mins 9 secs 



Phase 3: 6523 unrouted;       REAL time: 5 mins 23 secs 



Phase 4: 6523 unrouted; (110144)      REAL time: 5 mins 25 secs 



Phase 5: 6739 unrouted; (1104)      REAL time: 5 mins 43 secs 



Phase 6: 6750 unrouted; (0)      REAL time: 5 mins 45 secs 



Phase 7: 0 unrouted; (0)      REAL time: 6 mins 6 secs 



Phase 8: 0 unrouted; (0)      REAL time: 6 mins 18 secs 



WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 6 mins 30 secs 
Total CPU time to Router completion: 5 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2562 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.262     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.141     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.145     |  1.142      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.000     |  1.393      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  1.081      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.086ns|     9.914ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.453ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.129ns|     8.494ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.266ns|     6.125ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.602ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.664ns|     1.336ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.741ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 6 mins 41 secs 
Total CPU time to PAR completion: 5 mins 18 secs 

Peak Memory Usage:  402 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 450943 paths, 0 nets, and 31216 connections

Design statistics:
   Minimum period:   9.914ns (Maximum frequency: 100.867MHz)


Analysis completed Tue Oct 28 21:36:33 2008
--------------------------------------------------------------------------------

Generating Report ...



Number of warnings: 0
Number of info messages: 2
Total time: 26 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 21:36:44 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.

Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.

Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CF

G_B                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 21:38:58 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


make: Nothing to be done for `TestApp_Peripheral_program'.




Done!

At Local date and time: Tue Oct 28 21:43:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72912	  10324	71303504	71386740	4414674	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:00:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist


IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 14.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


ERROR:HDLCompilers:26 - "C:\work\fpga\dcc_v2p\pcores\aes_accel_v1_00_a/hdl/verilog/aes_accel.v" line 209 expecting ';', found ')'
ERROR:MDT - Aborting XST flow execution... 
INFO:MDT - Refer to C:\work\fpga\dcc_v2p\synthesis\aes_accel_0_wrapper_xst.srp
   for details


ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 22:02:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


/usr/bin/bash: line 0: igncr: invalid option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 257 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 72 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 80 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 97 - Copying
cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 105 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 113 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 122 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
138 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 153 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 197 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 206 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 215 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 224 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 241 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 260 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 268
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 276 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 284 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 292 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 300 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 131 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 15.00 seconds

Constructing platform-level connectivity ...


Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 268 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 292 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 132.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.


Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.


Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.


Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================



=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 



Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7029
#      GND                         : 20
#      INV                         : 55
#      LUT1                        : 164
#      LUT2                        : 637
#      LUT2_D                      : 17
#      LUT2_L                      : 4
#      LUT3                        : 1522
#      LUT3_D                      : 47
#      LUT3_L                      : 12
#      LUT4                        : 2473
#      LUT4_D                      : 54
#      LUT4_L                      : 89
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 842
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4096
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 405
#      FDRE                        : 1452
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 49
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    3926  out of  13696    28%  
 Number of Slice Flip Flops:          3780  out of  27392    13%  
 Number of 4 input LUTs:              6120  out of  27392    22%  
    Number used as logic:             5074
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4105  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_3)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(debug_module/debug_module/MDM_Core_I1/mdm_CS_3)                                                                                                                | 159   |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_wr/fsm_cs_FFd2)                                                                                                                   | 41    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |


microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rst_delay_2)                                                                                                                                       | 4     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_0)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.498ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 462511 / 11726
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N3982)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N227)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.498ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO85 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map27)
     LUT4:I3->O            1   0.275   0.429  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO101 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT2:I1->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.498ns (4.976ns logic, 2.522ns route)
                                       (66.4% logic, 33.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)


    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW01 (N4027)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41_SW0_f5 (N3935)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO41 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map11)
     LUT2:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO115 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 83.63 / 83.75 s | Elapsed : 84.00 / 84.00 s
 
--> 

Total memory usage is 236480 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   15
Logic Utilization:
  Total Number Slice Registers:     3,425 out of  27,392   12%
    Number used as Flip Flops:                 3,393
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,671 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        3,998 out of  13,696   29%
  Number of Slices containing only related logic:   3,998 out of   3,998  100%
  Number of Slices containing unrelated logic:          0 out of   3,998    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          5,841 out of  27,392   21%
  Number used as logic:             4,671
  Number used as a route-thru:        196
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,029,095
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  265 MB
Total REAL time to MAP completion:  32 secs 
Total CPU time to MAP completion:   28 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       3998 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 16 secs 
Finished initial Timing Analysis.  REAL time: 17 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99adee) REAL time: 29 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 30 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 30 secs 

Phase 4.2


......


...........


Phase 4.2 (Checksum:991007) REAL time: 37 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 37 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 37 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 38 secs 

Phase 8.8


.

...............................

.....................................

.............................

.......................

...

.........

..


.

....


..

...........................

..................................

............................

..................

.......

.......

.......

..

.....

.....

..

.......

.....


.

.......


.

.......


....


Phase 8.8 (Checksum:e79620) REAL time: 2 mins 20 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 2 mins 21 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 3 mins 15 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 3 mins 16 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 3 mins 18 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 3 mins 18 secs 



REAL time consumed by placer: 3 mins 25 secs 
CPU  time consumed by placer: 2 mins 57 secs 


Writing design to file system.ncd




Total REAL time to Placer completion: 3 mins 27 secs 
Total CPU time to Placer completion: 2 mins 59 secs 

Starting Router



Phase 1: 34507 unrouted;       REAL time: 3 mins 45 secs 



Phase 2: 30787 unrouted;       REAL time: 3 mins 49 secs 



Phase 3: 7727 unrouted;       REAL time: 3 mins 59 secs 



Phase 4: 7727 unrouted; (131672)      REAL time: 4 mins 1 secs 



Phase 5: 7725 unrouted; (344)      REAL time: 4 mins 8 secs 



Phase 6: 7734 unrouted; (0)      REAL time: 4 mins 10 secs 



Phase 7: 0 unrouted; (0)      REAL time: 4 mins 32 secs 



Phase 8: 0 unrouted; (0)      REAL time: 4 mins 43 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 mins 52 secs 
Total CPU time to Router completion: 4 mins 8 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2532 |  0.279     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.265     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.113     |  1.225      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.085     |  1.544      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.108ns|     9.892ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.344ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.604ns|     8.792ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.524ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.855ns|     8.860ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.664ns|     1.336ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.656ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 5 mins 2 secs 
Total CPU time to PAR completion: 4 mins 15 secs 

Peak Memory Usage:  404 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 464252 paths, 0 nets, and 33528 connections

Design statistics:
   Minimum period:   9.892ns (Maximum frequency: 101.092MHz)


Analysis completed Tue Oct 28 22:12:23 2008
--------------------------------------------------------------------------------

Generating Report ...



Number of warnings: 0
Number of info messages: 2
Total time: 21 secs 


xflow done!


*********************************************
Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 22:12:33 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.




*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B 

                              :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Tue Oct 28 22:15:26 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  72916	  10324	71303500	71386740	4414674	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 22:27:28 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/encryption_work_item.c: In function `equal_u128':
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: `i' undeclared (first use in this function)
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: (Each undeclared identifier is reported only once
drivers/aes_accel_v1_00_a/src/encryption_work_item.c:24: error: for each function it appears in.)


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:28:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:29:15 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:30:05 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


drivers/aes_accel_v1_00_a/src/work_setup.c: In function `work_setup':
drivers/aes_accel_v1_00_a/src/work_setup.c:23: error: parse error before '!=' token
make: *** [TestApp_Peripheral/executable.elf] Error 1




Done!

At Local date and time: Tue Oct 28 22:30:33 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73088	  10580	71303500	71387168	4414820	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:31:43 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73088	  10576	71303504	71387168	4414820	TestApp_Peripheral/executable.elf







Done!

At Local date and time: Tue Oct 28 22:32:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73132	  10576	71303500	71387208	4414848	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:33:23 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  73132	  10576	71303500	71387208	4414848	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:35:56 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73196	  10672	71303500	71387368	44148e8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:36:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73196	  10672	71303500	71387368	44148e8	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:37:12 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73204	  10672	71303500	71387376	44148f0	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:38:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73204	  10672	71303500	71387376	44148f0	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Tue Oct 28 22:41:55 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  73224	  10672	71303500	71387396	4414904	TestApp_Peripheral/executable.elf





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Tue Oct 28 23:26:45 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************


platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 14
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:MDT - issued from TCL procedure "check_icache_fsl" line 194
    microblaze_0 (microblaze) - The ICACHE XCL bus interface is unconnected. The
   MicroBlaze processor (version v5.00.a and higher) requires that the XCL bus
   interface is connected when the ICACHE is enabled. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 23:27:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 14


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p



Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
ERROR:MDT - issued from TCL procedure "check_dcache_fsl" line 189
    microblaze_0 (microblaze) - The DCACHE XCL bus interface is unconnected. The
   MicroBlaze processor (version v5.00.a and higher) requires that the XCL bus
   interface is connected when the DCACHE is enabled. 

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Tue Oct 28 23:28:26 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p




INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb



Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!



Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...



Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 85 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 127 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
143 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 158 - Copying cache implementation netlist


IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 202 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 211 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 220 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 229 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 246 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 273
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 297 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 28.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 49 - Running XST synthesis


IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 273 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 297 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...



Total run time: 449.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 


TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================


Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).




=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.


Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.


Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.


Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.


Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.


Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 


INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_G

EN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7320
#      GND                         : 20
#      INV                         : 55
#      LUT1                        : 164
#      LUT2                        : 633
#      LUT2_D                      : 17
#      LUT2_L                      : 11
#      LUT3                        : 1645
#      LUT3_D                      : 47
#      LUT3_L                      : 10
#      LUT4                        : 2571
#      LUT4_D                      : 55
#      LUT4_L                      : 79
#      MULT_AND                    : 69
#      MUXCY                       : 377
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 920
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 256
# FlipFlops/Latches                : 4135
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 405
#      FDRE                        : 1490
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 50
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4033  out of  13696    29%  
 Number of Slice Flip Flops:          3819  out of  27392    13%  
 Number of 4 input LUTs:              6333  out of  27392    23%  
    Number used as logic:             5287
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4144  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_4)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/mux_sel_1)                                                                                     | 159   |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |


fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rsti)                                                                                                                                              | 4     |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_FFd2)                                                                                                                   | 41    |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU674)                      | 30    |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[2].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rsti)                                                                                                                                              | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.077ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)
  Total number of paths / destination ports: 471247 / 11843
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1


    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================


Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)


     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110
-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)


     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO451 (N5214)
     MUXF5:I1->O           1   0.303   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO45_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map17)
     LUT3:I2->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.077ns (5.004ns logic, 2.073ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------


    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW01 (N5263)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW0_f5 (N5059)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT3:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 160.50 / 160.74 s | Elapsed : 160.00 / 160.00 s
 
--> 

Total memory usage is 236992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..
*********************************************


xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  



Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...



Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...



Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...


Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   28
Logic Utilization:
  Total Number Slice Registers:     3,464 out of  27,392   12%
    Number used as Flip Flops:                 3,432
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,884 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        4,099 out of  13,696   29%
  Number of Slices containing only related logic:   4,099 out of   4,099  100%
  Number of Slices containing unrelated logic:          0 out of   4,099    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          6,074 out of  27,392   22%
  Number used as logic:             4,884
  Number used as a route-thru:        216
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,030,919
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  266 MB
Total REAL time to MAP completion:  1 mins 3 secs 
Total CPU time to MAP completion:   1 mins 1 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.



Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.


Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       4099 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 32 secs 


Finished initial Timing Analysis.  REAL time: 33 secs 


Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99b56d) REAL time: 58 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 58 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 58 secs 

Phase 4.2


......


...........


Phase 4.2 (Checksum:991007) REAL time: 1 mins 13 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 1 mins 13 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 1 mins 14 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 1 mins 15 secs 

Phase 8.8


..

.....

.................

................

..........


............

...


...

.

........

.....

..

..

..

..

.

..

..

..

..............

.

....

..

.

.........

....


.

.......

......


.

...

....


...


Phase 8.8 (Checksum:ec8c58) REAL time: 4 mins 17 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 4 mins 18 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 6 mins 4 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 6 mins 5 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 6 mins 10 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 6 mins 10 secs 



REAL time consumed by placer: 6 mins 24 secs 
CPU  time consumed by placer: 6 mins 32 secs 


Writing design to file system.ncd




Total REAL time to Placer completion: 6 mins 29 secs 
Total CPU time to Placer completion: 6 mins 37 secs 



Starting Router



Phase 1: 35454 unrouted;       REAL time: 7 mins 1 secs 



Phase 2: 31672 unrouted;       REAL time: 7 mins 9 secs 



Phase 3: 7940 unrouted;       REAL time: 7 mins 30 secs 



Phase 4: 7940 unrouted; (39092)      REAL time: 7 mins 34 secs 



Phase 5: 8056 unrouted; (0)      REAL time: 7 mins 58 secs 



Phase 6: 8056 unrouted; (0)      REAL time: 8 mins 1 secs 



Phase 7: 0 unrouted; (0)      REAL time: 8 mins 35 secs 



Phase 8: 0 unrouted; (0)      REAL time: 8 mins 55 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 9 mins 14 secs 
Total CPU time to Router completion: 9 mins 18 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------



Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2581 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.260     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.147     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.143     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.072     |  1.182      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.085     |  1.544      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0



Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.072ns|     9.884ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.403ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.459ns|     9.082ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.610ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.769ns|     8.974ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.693ns|     1.307ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.656ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.



Total REAL time to PAR completion: 9 mins 33 secs 
Total CPU time to PAR completion: 9 mins 36 secs 

Peak Memory Usage:  407 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0

Writing design to file system.ncd





PAR done!





#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 472874 paths, 0 nets, and 34540 connections

Design statistics:
   Minimum period:   9.884ns (Maximum frequency: 101.174MHz)


Analysis completed Tue Oct 28 23:50:49 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 43 secs 


xflow done!


*********************************************
Running Bitgen..


*********************************************


cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Tue Oct 28 23:51:09 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************


Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Oct 30 10:08:23 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:microblaze INSTANCE:microblaze_0 - C:\work\fpga\dcc_v2p\system.mhs line
49 - Copying cache implementation netlist
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 85 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 118 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 127 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 158 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 202 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 211 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 220 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 229 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 246 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 273
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 297 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 136 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 11.00 seconds

Constructing platform-level connectivity ...


Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...



Generating synthesis project file ...



Running XST synthesis ...
INFO:MDT - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized.
IPNAME:rs232_uart_1_wrapper INSTANCE:rs232_uart_1 -
C:\work\fpga\dcc_v2p\system.mhs line 143 - Running XST synthesis


IPNAME:aes_accel_0_wrapper INSTANCE:aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 273 - Running XST synthesis


IPNAME:tlb_bram_0_wrapper INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs
line 297 - Running XST synthesis



Running NGCBUILD ...

Rebuilding cache ...

Total run time: 120.00 seconds


Running synthesis...
bash -c "cd synthesis; ./synthesis.sh"


Release 9.1.02i - xst J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


--> 
TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"C:\work\fpga\dcc_v2p\pcores\" "C:\EDK\hw\XilinxProcessorIPLib\pcores\" "C:\EDK\hw\XilinxReferenceDesigns\pcores\" }

---- Target Parameters
Target Device                      : xc2vp30ff896-7
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================




=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/work/fpga/dcc_v2p/hdl/system.vhd" in Library work.


Entity <system> compiled.


Entity <system> (Architecture <STRUCTURE>) compiled.



=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <system> in library <work> (architecture <STRUCTURE>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <system> in library <work> (Architecture <STRUCTURE>).


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1720: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1728: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1736: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1744: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1752: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1760: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1768: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1776: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1784: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1792: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1800: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1808: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1816: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1824: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1832: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1840: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1848: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1856: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1864: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1872: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1880: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1888: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1896: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1904: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1912: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1920: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1928: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1936: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1944: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1952: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1960: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1968: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1976: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1984: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 1992: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2000: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2008: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2016: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2024: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2032: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2040: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2048: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2056: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2064: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2072: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2080: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2088: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2096: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2104: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2112: Instantiating black box module <IOBUF>.


WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2120: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2128: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2136: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2144: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2152: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2160: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2168: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2176: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2184: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2192: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2200: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2208: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2216: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2224: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2232: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2240: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2248: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2256: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2264: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2272: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2280: Instantiating black box module <IOBUF>.
WARNING:Xst:2211 - "C:/work/fpga/dcc_v2p/hdl/system.vhd" line 2288: Instantiating black box module <IOBUF>.


Entity <system> analyzed. Unit <system> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================



Performing bidirectional port resolution...



Synthesizing Unit <system>.
    Related source file is "C:/work/fpga/dcc_v2p/hdl/system.vhd".
WARNING:Xst:646 - Signal <pgassign1<0>> is assigned but never used.
Unit <system> synthesized.




=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================



Reading core <../implementation/microblaze_0_wrapper.ngc>.


Reading core <../implementation/mb_opb_wrapper.ngc>.


Reading core <../implementation/debug_module_wrapper.ngc>.


Reading core <../implementation/ilmb_wrapper.ngc>.
Reading core <../implementation/dlmb_wrapper.ngc>.
Reading core <../implementation/dlmb_cntlr_wrapper.ngc>.
Reading core <../implementation/ilmb_cntlr_wrapper.ngc>.
Reading core <../implementation/lmb_bram_wrapper.ngc>.


Reading core <../implementation/rs232_uart_1_wrapper.ngc>.
Reading core <../implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper.ngc>.


Reading core <../implementation/sysclk_inv_wrapper.ngc>.
Reading core <../implementation/clk90_inv_wrapper.ngc>.
Reading core <../implementation/ddr_clk90_inv_wrapper.ngc>.
Reading core <../implementation/dcm_0_wrapper.ngc>.
Reading core <../implementation/dcm_1_wrapper.ngc>.
Reading core <../implementation/aes_accel_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/aes_accel_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_aes_accel_0_wrapper.ngc>.
Reading core <../implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc>.


Reading core <../implementation/tlb_bram_0_wrapper.ngc>.


Reading core <../implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc>.


Loading core <microblaze_0_wrapper> for timing and area information for instance <microblaze_0>.


Loading core <mb_opb_wrapper> for timing and area information for instance <mb_opb>.
Loading core <debug_module_wrapper> for timing and area information for instance <debug_module>.
Loading core <ilmb_wrapper> for timing and area information for instance <ilmb>.
Loading core <dlmb_wrapper> for timing and area information for instance <dlmb>.
Loading core <dlmb_cntlr_wrapper> for timing and area information for instance <dlmb_cntlr>.
Loading core <ilmb_cntlr_wrapper> for timing and area information for instance <ilmb_cntlr>.
Loading core <lmb_bram_wrapper> for timing and area information for instance <lmb_bram>.
Loading core <rs232_uart_1_wrapper> for timing and area information for instance <rs232_uart_1>.
Loading core <ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wrapper> for timing and area information for instance <ddr_512mb_64mx64_rank2_row13_col10_cl2_5>.


Loading core <sysclk_inv_wrapper> for timing and area information for instance <sysclk_inv>.
Loading core <clk90_inv_wrapper> for timing and area information for instance <clk90_inv>.
Loading core <ddr_clk90_inv_wrapper> for timing and area information for instance <ddr_clk90_inv>.
Loading core <dcm_0_wrapper> for timing and area information for instance <dcm_0>.
Loading core <dcm_1_wrapper> for timing and area information for instance <dcm_1>.
Loading core <aes_accel_0_to_microblaze_0_wrapper> for timing and area information for instance <aes_accel_0_to_microblaze_0>.
Loading core <aes_accel_0_wrapper> for timing and area information for instance <aes_accel_0>.


Loading core <microblaze_0_to_aes_accel_0_wrapper> for timing and area information for instance <microblaze_0_to_aes_accel_0>.
Loading core <tlb_bram_0_to_microblaze_0_wrapper> for timing and area information for instance <tlb_bram_0_to_microblaze_0>.
Loading core <tlb_bram_0_wrapper> for timing and area information for instance <tlb_bram_0>.
Loading core <microblaze_0_to_tlb_bram_0_wrapper> for timing and area information for instance <microblaze_0_to_tlb_bram_0>.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.



=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================



Optimizing unit <system> ...



Mapping all equations...


Building and optimizing final netlist ...


WARNING:Xst:387 - The KEEP property attached to the net <microblaze_0/microblaze_0/Performance.Decode_I/of_PipeRun_Prefetch> may hinder timing optimization.
   You may achieve better results by removing this property


INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_

512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0> in Unit <microblaze_0> is equivalent to the following 2 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_0_2> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1> in Unit <microblaze_0> is equivalent to the following 3 FFs/Latches : <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_1> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_2> <microblaze_0/Performance.Decode_I/PreFetch_Buffer_I1/of_ibuf_sel_1_3> 
INFO:Xst:2260 - The FF/Latch <microblaze_0/sync_reset> in Unit <microblaze_0> is equivalent to the following FF/Latch : <microblaze_0/sync_reset_1> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_OE_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_OE_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_OE_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_OE_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_SETRST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_SETRST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_U

NREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_SETRST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_SETRST_D1_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[7].DQS_NO_REG_DIMM.WR_DQS_REG_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[6].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[5].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[4].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[3].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[2].DQS_NO_REG_DIMM.WR_DQS_REG_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[1].DQS_NO_REG_DIMM.WR_DQS_REG_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/SYNC_DDR_SIG_GEN.WR_DQS_EN_GEN[0].DQS_NO_REG_DIMM.WR_DQS_REG_I> 
INFO:Xst:2260 - The FF/Latch <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[7].DQS_RST_D1_I> in Unit <ddr_512mb_64mx64_rank2_row13_col10_cl2_5> is equivalent to the following 7 FFs/Latches : <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[6].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[5].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[4].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[3].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[2].DQS_RST_D1_I>
   <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[1].DQS_RST_D1_I> <ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.WO_ECC_SYNC.REG_UNREG_I/OE_NOPIPE_GEN.DQS_OE_SETRST_GEN[0].DQS_RST_D1_I> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_27> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_27_1> <aes_accel_0/cipher_i/u0/w_3_27_2> <aes_accel_0/cipher_i/u0/w_3_27_3> <aes_accel_0/cipher_i/u0/w_3_27_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_20> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_20_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_17> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_17_1> <aes_accel_0/cipher_i/u0/w_3_17_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_10> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_10_1> <aes_accel_0/cipher_i/u0/w_3_10_2> <aes_accel_0/cipher_i/u0/w_3_10_3> <aes_accel_0/cipher_i/u0/w_3_10_4> <aes_accel_0/cipher_i/u0/w_3_10_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_11> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_11_1> <aes_accel_0/cipher_i/u0/w_3_11_2> <aes_accel_0/cipher_i/u0/w_3_11_3> <aes_accel_0/cipher_i/u0/w_3_11_4> <aes_accel_0/cipher_i/u0/w_3_11_5> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_3> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_3_1> <aes_accel_0/cipher_i/u0/w_3_3_2> 


INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_14> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_14_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_4> in Unit <aes_accel_0> is equivalent to the following FF/Latch : <aes_accel_0/cipher_i/u0/w_3_4_1> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_18> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_18_1> <aes_accel_0/cipher_i/u0/w_3_18_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_24> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_24_1> <aes_accel_0/cipher_i/u0/w_3_24_2> <aes_accel_0/cipher_i/u0/w_3_24_3> <aes_accel_0/cipher_i/u0/w_3_24_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_0> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_0_1> <aes_accel_0/cipher_i/u0/w_3_0_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_25> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_25_1> <aes_accel_0/cipher_i/u0/w_3_25_2> <aes_accel_0/cipher_i/u0/w_3_25_3> <aes_accel_0/cipher_i/u0/w_3_25_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_1> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_1_1> <aes_accel_0/cipher_i/u0/w_3_1_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_19> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_19_1> <aes_accel_0/cipher_i/u0/w_3_19_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_26> in Unit <aes_accel_0> is equivalent to the following 4 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_26_1> <aes_accel_0/cipher_i/u0/w_3_26_2> <aes_accel_0/cipher_i/u0/w_3_26_3> <aes_accel_0/cipher_i/u0/w_3_26_4> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_12> in Unit <aes_accel_0> is equivalent to the following 3 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_12_1> <aes_accel_0/cipher_i/u0/w_3_12_2> <aes_accel_0/cipher_i/u0/w_3_12_3> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_16> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_16_1> <aes_accel_0/cipher_i/u0/w_3_16_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_2> in Unit <aes_accel_0> is equivalent to the following 2 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_2_1> <aes_accel_0/cipher_i/u0/w_3_2_2> 
INFO:Xst:2260 - The FF/Latch <aes_accel_0/cipher_i/u0/w_3_13> in Unit <aes_accel_0> is equivalent to the following 5 FFs/Latches : <aes_accel_0/cipher_i/u0/w_3_13_1> <aes_accel_0/cipher_i/u0/w_3_13_2> <aes_accel_0/cipher_i/u0/w_3_13_3> <aes_accel_0/cipher_i/u0/w_3_13_4> <aes_accel_0/cipher_i/u0/w_3_13_5> 



Final Macro Processing ...



=========================================================================
Final Register Report

Found no macro
=========================================================================



=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/system.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 121

Cell Usage :
# BELS                             : 7297
#      GND                         : 20
#      INV                         : 47
#      LUT1                        : 163
#      LUT2                        : 635
#      LUT2_D                      : 17
#      LUT2_L                      : 11
#      LUT3                        : 1648
#      LUT3_D                      : 47
#      LUT3_L                      : 11
#      LUT4                        : 2571
#      LUT4_D                      : 54
#      LUT4_L                      : 79
#      MULT_AND                    : 69
#      MUXCY                       : 368
#      MUXCY_D                     : 2
#      MUXCY_L                     : 139
#      MUXF5                       : 920
#      MUXF6                       : 134
#      MUXF7                       : 66
#      MUXF8                       : 33
#      VCC                         : 17
#      XORCY                       : 246
# FlipFlops/Latches                : 4131
#      FD                          : 212
#      FDC                         : 66
#      FDCE                        : 166
#      FDDRRSE                     : 88
#      FDE                         : 1260
#      FDP                         : 15
#      FDPE                        : 14
#      FDR                         : 401
#      FDRE                        : 1490
#      FDRS                        : 48
#      FDRSE                       : 18
#      FDS                         : 271
#      FDSE                        : 50
#      LDE                         : 32
# RAMS                             : 252
#      RAM16X1D                    : 128
#      RAM32X1D                    : 96
#      RAMB16_S9                   : 16
#      RAMB16_S9_S9                : 12
# Shift Registers                  : 406
#      SRL16                       : 75
#      SRL16E                      : 331
# Clock Buffers                    : 7
#      BUFG                        : 7
# IO Buffers                       : 121
#      IBUF                        : 2
#      IBUFG                       : 2
#      IOBUF                       : 72
#      OBUF                        : 45
# DCMs                             : 2
#      DCM                         : 2
# MULTs                            : 3
#      MULT18X18S                  : 3
# Others                           : 1
#      BSCAN_VIRTEX                : 1
=========================================================================



Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-7 

 Number of Slices:                    4029  out of  13696    29%  
 Number of Slice Flip Flops:          3815  out of  27392    13%  
 Number of 4 input LUTs:              6329  out of  27392    23%  
    Number used as logic:             5283
    Number used as Shift registers:    406
    Number used as RAMs:               640
 Number of IOs:                        121
 Number of bonded IOBs:                121  out of    556    21%  
    IOB Flip Flops:                    316
 Number of BRAMs:                       28  out of    136    20%  
 Number of MULT18X18s:                   3  out of    136     2%  
 Number of GCLKs:                        7  out of     16    43%  
 Number of DCMs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------




=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                                                                                         | Clock buffer(FF name)                                                                                                                         | Load  |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK0                                                                                                              | 4140  |
debug_module/debug_module/drck_i                                                                                                     | BUFG                                                                                                                                          | 205   |
debug_module/bscan_update                                                                                                            | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                              | 1     |
fpga_0_DDR_CLK_FB                                                                                                                    | dcm_1/Using_Virtex.DCM_INST:CLK90                                                                                                             | 408   |
sys_clk_pin                                                                                                                          | dcm_0/Using_Virtex.DCM_INST:CLK90                                                                                                             | 72    |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)| 2     |
fpga_0_DDR_CLK_FB                                                                                                                    | IBUFG                                                                                                                                         | 4     |
tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011(tlb_bram_0/tlb_bram_0/fsm_cs_cmp_eq00011:O)                                                 | BUFG(*)(tlb_bram_0/tlb_bram_0/din_9)                                                                                                          | 32    |
-------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.



Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                 | Buffer(FF name)                                                                                                                                                     | Load  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
mb_opb/OPB_Rst(mb_opb/mb_opb/POR_FF_I:Q)                                                                                                                                                                                                                                       | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/TX)                                                                                            | 159   |
microblaze_0_to_tlb_bram_0/FSL_Rst(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(microblaze_0_to_tlb_bram_0/microblaze_0_to_tlb_bram_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_TX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_TX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
ilmb/LMB_Rst(ilmb/ilmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(ilmb_cntlr/ilmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
aes_accel_0_to_microblaze_0/FSL_Rst(aes_accel_0_to_microblaze_0/aes_accel_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(aes_accel_0/aes_accel_0/fifo_rd/fsm_cs_FFd2)                                                                                                                   | 41    |
debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_RX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.RX_FIFO_I/data_Exists_I)                                                                       | 1     |


microblaze_0/Trace_EX_PipeRun(microblaze_0/microblaze_0/Performance.Decode_I/ex_PipeRun_i_0_and000029:O)                                                                                                                                                                       | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
microblaze_0/microblaze_0/sync_reset_1(microblaze_0/microblaze_0/sync_reset_1:Q)                                                                                                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Data_Flow_I/MUL_Unit_I/Use_HW_MUL.Using_MULT18x18_Architecture.Using_FPGA.MULT18x18S_BC)                                 | 3     |
fpga_0_net_gnd_pin_OBUF(XST_GND:G)                                                                                                                                                                                                                                             | NONE(dcm_0/dcm_0/rsti)                                                                                                                                              | 4     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_rst:Q)                       | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU823)                      | 30    |
microblaze_0_to_aes_accel_0/FSL_Rst(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/POR_FF_I:Q)                                                                                                                                                                        | NONE(microblaze_0_to_aes_accel_0/microblaze_0_to_aes_accel_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)       | 1     |
dlmb/LMB_Rst(dlmb/dlmb/POR_FF_I:Q)                                                                                                                                                                                                                                             | NONE(dlmb_cntlr/dlmb_cntlr/Sl_Ready)                                                                                                                                | 1     |
tlb_bram_0_to_microblaze_0/FSL_Rst(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/POR_FF_I:Q)                                                                                                                                                                           | NONE(tlb_bram_0_to_microblaze_0/tlb_bram_0_to_microblaze_0/Using_FIFO.Sync_FIFO_Gen.Use_Control.Sync_FIFO_I1/Sync_FIFO_I.srl_fifo_i.FSL_FIFO/data_Exists_I)         | 1     |
rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/reset_RX_FIFO:Q)                                                                                                                                                     | NONE(rs232_uart_1/rs232_uart_1/OPB_UARTLITE_Core_I/OPB_UARTLITE_RX_I/SRL_FIFO_I/data_Exists_I)                                                                      | 1     |
debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO(debug_module/debug_module/MDM_Core_I1/reset_TX_FIFO:Q)                                                                                                                                                                     | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Have_UARTs.TX_FIFO_I/data_Exists_I)                                                                       | 1     |
debug_module/Dbg_Capture_0(debug_module/debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0:O)                                                                                                                                                                             | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/execute)                                                                                                  | 1     |


microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Command_Reg_Rst:Q)                                                                                                               | NONE(microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/command_reg_1)                                                                                  | 2     |
debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/sel_n1_INV_0:O)                                                                                                                                                | NONE(debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I)                                                                                                    | 1     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH3_ReadData_Data<31>(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/XST_GND:G)                                                                                                                                                            | NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[7].RDDQS_REG)| 8     |
ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/N0(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/GND:G)| NONE(ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840)                      | 2     |
dcm_1/dcm_1/reset(dcm_1/dcm_1/reset1_INV_0:O)                                                                                                                                                                                                                                  | NONE(dcm_1/dcm_1/rst_delay_1)                                                                                                                                       | 4     |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -7

   Minimum period: 8.248ns (Maximum Frequency: 121.235MHz)
   Minimum input arrival time before clock: 4.582ns
   Maximum output required time after clock: 7.077ns
   Maximum combinational path delay: 5.249ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'sys_clk_pin'
  Clock period: 8.248ns (frequency: 121.235MHz)


  Total number of paths / destination ports: 471145 / 11835
-------------------------------------------------------------------------
Delay:               8.248ns (Levels of Logic = 12)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1 (FF)
  Source Clock:      sys_clk_pin rising
  Destination Clock: sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            58   0.370   0.746  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i_0 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_master_i<0>)
     LUT4:I3->O            1   0.275   0.350  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011_SW0 (N2518)
     LUT3:I2->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout_0_not00011 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/lutout<0>)
     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/cyout<1>)
     MUXCY:CI->O           7   0.600   0.483  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_WRREQ_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_wrreq)
     LUT4_L:I2->LO         1   0.275   0.138  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack13 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map7)
     LUT4:I3->O            8   0.275   0.516  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack24 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ip2bus_ack_map10)
     LUT4:I3->O            2   0.275   0.396  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or000032 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/FIXED_PRIORITY_GEN.DATA_ALMOSTDONE_OR_I/or_tmp_1_or0000_map11)
     LUT4:I2->O           17   0.275   0.605  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/data_arb_cycle_i1 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ARB_LOGIC_I/Data_arb_cycle)
     LUT4:I2->O            1   0.275   0.370  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not000138 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001_map11)
     LUT4:I3->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout_0_not0001121 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/lutout<0>)


     MUXCY:S->O            1   0.334   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/cyout<1>)
     MUXCY:CI->O           2   0.600   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/MCH_OPB_IPIF_I/ARB_MUX_DEMUX_I/MULTI_MASTER_GEN.ADDR_DATA_MUX_DEMUX_I/BUS2IP_BURST_MUX_I/GEN.DATA_WIDTH_GEN[0].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/bus2ip_burst)
     FDRE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IPIC_IF_I/INCLUDE_DDR_IPIC_PIPE.IPIC_PIPE_I/bus2pipe_burst_d1
    ----------------------------------------
    Total                      8.248ns (4.645ns logic, 3.603ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/debug_module/drck_i'
  Clock period: 5.036ns (frequency: 198.589MHz)
  Total number of paths / destination ports: 1229 / 330
-------------------------------------------------------------------------
Delay:               5.036ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (FF)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Source Clock:      debug_module/debug_module/drck_i rising
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            22   0.370   0.719  debug_module/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE (debug_module/MDM_Core_I1/JTAG_CONTROL_I/sync)
     LUT3:I1->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      5.036ns (2.309ns logic, 2.727ns route)
                                       (45.9% logic, 54.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'debug_module/bscan_update'
  Clock period: 2.023ns (frequency: 494.243MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.023ns (Levels of Logic = 1)
  Source:            debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Destination:       debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (FF)
  Source Clock:      debug_module/bscan_update rising
  Destination Clock: debug_module/bscan_update rising

  Data Path: debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I to debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I


                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.370   0.465  debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I (debug_module/MDM_Core_I1/JTAG_CONTROL_I/data_cmd)
     INV:I->O             56   0.275   0.705  debug_module/MDM_Core_I1/Dbg_Capture_I_0_mux00001_INV_0 (Dbg_Capture_0)
     FDC:D                     0.208          debug_module/MDM_Core_I1/JTAG_CONTROL_I/FDC_I
    ----------------------------------------
    Total                      2.023ns (0.853ns logic, 1.170ns route)
                                       (42.2% logic, 57.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_0_DDR_CLK_FB'
  Clock period: 3.730ns (frequency: 268.072MHz)
  Total number of paths / destination ports: 2873 / 1063
-------------------------------------------------------------------------
Delay:               3.730ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (FF)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9 (RAM)
  Source Clock:      fpga_0_DDR_CLK_FB rising +150
  Destination Clock: fpga_0_DDR_CLK_FB rising +150

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.370   0.467  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DQS_REG_GEN[3].RDDQS_REG (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/ddr_read_dqs<3>)
     LUT4:I0->O            2   0.275   0.514  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i4 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/ddr_readdqs_i_map2)
     LUT3:I0->O            3   0.275   0.533  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren_and00001 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/fifo_wren)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I'
     LUT4:I0->O          128   0.275   0.808  BU760 (N11)
     RAM16X1D:WE               0.213          BU9
    ----------------------------------------
    Total                      3.730ns (1.408ns logic, 2.322ns route)
                                       (37.7% logic, 62.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 393 / 105
-------------------------------------------------------------------------
Offset:              4.582ns (Levels of Logic = 6)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK (FF)
  Destination Clock: debug_module/debug_module/drck_i rising

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)


     LUT3:I0->O            9   0.275   0.635  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<2>1 (Dbg_Reg_En_0<2>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq00001 (N5211)
     MUXF5:I0->O          34   0.303   0.692  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En_cmp_eq0000_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Instr_Insert_Reg_En)
     LUT3:I2->O            1   0.275   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000_SW0 (N228)
     LUT4:I2->O            1   0.275   0.331  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK_or0000)
     FDR:R                     0.536          microblaze_0/Performance.Use_Debug_Logic.Debug_I1/New_Dbg_Instr_TCK
    ----------------------------------------
    Total                      4.582ns (1.939ns logic, 2.643ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.621ns (Levels of Logic = 3)
  Source:            sys_rst_pin (PAD)
  Destination:       mb_opb/mb_opb/POR_FF_I (FF)
  Destination Clock: sys_clk_pin rising

  Data Path: sys_rst_pin to mb_opb/mb_opb/POR_FF_I
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   0.878   0.601  sys_rst_pin_IBUF (sys_rst_pin_IBUF)
     begin scope: 'mb_opb'
     LUT3:I0->O            1   0.275   0.331  mb_opb/sys_rst_i1 (mb_opb/sys_rst_i)
     FDS:S                     0.536          mb_opb/POR_FF_I
    ----------------------------------------
    Total                      2.621ns (1.689ns logic, 0.932ns route)
                                       (64.4% logic, 35.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_0_DDR_CLK_FB'
  Total number of paths / destination ports: 136 / 136
-------------------------------------------------------------------------
Offset:              1.464ns (Levels of Logic = 2)
  Source:            fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> (PAD)
  Destination:       ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG (FF)
  Destination Clock: fpga_0_DDR_CLK_FB falling +150

  Data Path: fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_pin<63> to ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   0.878   0.378  iobuf_71 (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_DQ_I<63>)
     begin scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     FDCE:D                    0.208          ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.IO_REG_I/NOT_VIRTEX4_IOREGS.INPUT_DDR_REGS_GEN[63].RDDATA_LOREG
    ----------------------------------------
    Total                      1.464ns (1.086ns logic, 0.378ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sys_clk_pin'
  Total number of paths / destination ports: 194 / 110


-------------------------------------------------------------------------
Offset:              4.745ns (Levels of Logic = 4)
  Source:            ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (FF)
  Destination:       fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0> (PAD)
  Source Clock:      sys_clk_pin rising

  Data Path: ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 to fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             46   0.370   0.827  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10 (ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/WO_ECC.COMMAND_STATEMACHINE_I/cmdsm_cs_FFd10)
     LUT4:I0->O            1   0.275   0.000  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>11 (N2708)
     MUXF5:I1->O           2   0.303   0.378  ddr_512mb_64mx64_rank2_row13_col10_cl2_5/DDR_CTRL_I/DDR_CKE<1>1_f5 (DDR_CKE<1>)
     end scope: 'ddr_512mb_64mx64_rank2_row13_col10_cl2_5'
     OBUF:I->O                 2.592          fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin_0_OBUF (fpga_0_DDR_512MB_64Mx64_rank2_row13_col10_cl2_5_DDR_CKE_pin<0>)
    ----------------------------------------
    Total                      4.745ns (3.540ns logic, 1.205ns route)
                                       (74.6% logic, 25.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'debug_module/debug_module/drck_i'
  Total number of paths / destination ports: 476 / 1
-------------------------------------------------------------------------
Offset:              7.077ns (Levels of Logic = 9)
  Source:            microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (FF)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)
  Source Clock:      debug_module/debug_module/drck_i rising

  Data Path: microblaze_0/microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     SRL16E:CLK->Q         1   2.720   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Use_SRL16.The_Cache_Addresses[7].SRL16E_Cache_I (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/tdo_config_word1<8>)
     LUT3:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_11 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/N61)
     MUXF5:I0->O           1   0.303   0.430  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/Mmux_TDO_Config_Word_9_f5)
     LUT4:I1->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO451 (N5214)
     MUXF5:I1->O           1   0.303   0.350  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO45_f5 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map17)
     LUT3:I2->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)


    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      7.077ns (5.004ns logic, 2.073ns route)
                                       (70.7% logic, 29.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 48 / 1
-------------------------------------------------------------------------
Delay:               5.249ns (Levels of Logic = 10)
  Source:            debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT (PAD)
  Destination:       debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2 (PAD)

  Data Path: debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:SHIFT to debug_module/debug_module/Using_Virtex.BSCAN_VIRTEX_I:TDO2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_VIRTEX:SHIFT     9   0.000   0.635  debug_module/Using_Virtex.BSCAN_VIRTEX_I (bscan_shift)
     LUT3:I0->O           12   0.275   0.657  debug_module/MDM_Core_I1/JTAG_CONTROL_I/Dbg_Reg_En_I<4>1 (Dbg_Reg_En_0<4>)
     end scope: 'debug_module'
     begin scope: 'microblaze_0'
     LUT4:I0->O            1   0.275   0.000  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW01 (N5263)
     MUXF5:I1->O           1   0.303   0.369  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106_SW0_f5 (N5059)
     LUT4:I3->O            1   0.275   0.468  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO106 (microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO_map30)
     LUT3:I0->O            3   0.275   0.495  microblaze_0/Performance.Use_Debug_Logic.Debug_I1/TDO116 (DBG_TDO)
     end scope: 'microblaze_0'
     begin scope: 'debug_module'
     LUT3:I1->O            1   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0_F (N182)
     MUXF5:I0->O           1   0.303   0.370  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98_SW0 (N180)
     LUT4:I3->O            0   0.275   0.000  debug_module/MDM_Core_I1/JTAG_CONTROL_I/TDO98 (debug_module/tdo)
    BSCAN_VIRTEX:TDO2          0.000          debug_module/Using_Virtex.BSCAN_VIRTEX_I
    ----------------------------------------
    Total                      5.249ns (2.256ns logic, 2.993ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================


CPU : 63.27 / 63.36 s | Elapsed : 63.00 / 63.00 s
 
--> 

Total memory usage is 235968 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   74 (   0 filtered)
Number of infos    :   53 (   0 filtered)



*********************************************
Running Xilinx Implementation tools..


*********************************************
xflow -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc


Release 9.1.02i - Xflow J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc2vp30ff896-7 -implement xflow.opt system.ngc  

Using Flow File: C:/work/fpga/dcc_v2p/implementation/fpga.flw 
Using Option File(s): 
 C:/work/fpga/dcc_v2p/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
"C:/work/fpga/dcc_v2p/implementation/system.ngc" -uc system.ucf system.ngd 
#----------------------------------------------#


Release 9.1.02i - ngdbuild J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -p xc2vp30ff896-7 -nt timestamp -bm system.bmm
C:/work/fpga/dcc_v2p/implementation/system.ngc -uc system.ucf system.ngd

Reading NGO file "C:/work/fpga/dcc_v2p/implementation/system.ngc" ...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/mb_opb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/debug_module_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/ilmb_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dlmb_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/dlmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ilmb_cntlr_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/lmb_bram_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/rs232_uart_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_512mb_64mx64_rank2_row13_col10_cl2_5_wr
apper.ngc"...


Loading design module
"C:/work/fpga/dcc_v2p/implementation/sysclk_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/clk90_inv_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/ddr_clk90_inv_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_0_wrapper.ngc"...
Loading design module "C:/work/fpga/dcc_v2p/implementation/dcm_1_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_aes_accel_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_to_microblaze_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/tlb_bram_0_wrapper.ngc"...
Loading design module
"C:/work/fpga/dcc_v2p/implementation/microblaze_0_to_tlb_bram_0_wrapper.ngc"...

Applying constraints in "system.ucf" to the design...



Checking timing specifications ...
INFO:XdmHelpers:851 - TNM "fpga_0_DDR_CLK_FB", used in period specification
   "TS_fpga_0_DDR_CLK_FB", was traced into DCM instance
   "dcm_1/dcm_1/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK90: TS_dcm_1_dcm_1_CLK90_BUF=PERIOD dcm_1_dcm_1_CLK90_BUF
TS_fpga_0_DDR_CLK_FB*1 PHASE + 4.844 nS HIGH 50%
INFO:XdmHelpers:851 - TNM "sys_clk_pin", used in period specification
   "TS_sys_clk_pin", was traced into DCM instance
   "dcm_0/dcm_0/Using_Virtex.DCM_INST". The following new TNM groups and period
   specifications were generated at the DCM output(s):
   CLK0: TS_dcm_0_dcm_0_CLK0_BUF=PERIOD dcm_0_dcm_0_CLK0_BUF TS_sys_clk_pin*1
HIGH 50%
   CLK90: TS_dcm_0_dcm_0_CLK90_BUF=PERIOD dcm_0_dcm_0_CLK90_BUF TS_sys_clk_pin*1
PHASE + 2.5 nS HIGH 50%

Processing BMM file ...

Checking expanded design ...


WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RASCNT_GEN.RASCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/XSRCNT_GEN.XSR_CNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/MRDCNT_GEN.MRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RRDCNT_GEN.RRDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RFCCNT_GEN.RFCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCCNT_GEN.RCCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RCDCNT_GEN.RCDCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/CNTRS_I/RPCNT_GEN.RPCNT_I/CARRY_OUT_I' has unconnected
   output pin
WARNING:NgdBuild:443 - SFF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.DATASM_I/W_BURST.READCNTR_I/CARRY_OUT_I' has
   unconnected output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU11' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU16' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU21' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU26' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU31' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU36' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU41' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU46' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU51' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU56' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_ran

k2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU61' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU66' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU71' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU76' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU81' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU86' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU91' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU96' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU101' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU106' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU111' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU116' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU121' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU126' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU131' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU136' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU141' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU146' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU151' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU156' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU161' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU166' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU171' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU176' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU181' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU186' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU191' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU196' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU201' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU206' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU211' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU216' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU221' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU226' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU231' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU236' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU241' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU246' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU251' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU256' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU261' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU266' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU271' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU276' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU281' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU286' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU291' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU296' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU301' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU306' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU311' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU316' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU321' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU326' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU331' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU336' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU341' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU346' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU351' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU356' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU361' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU366' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU371' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU376' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU381' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU386' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU391' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU396' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU401' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU406' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU411' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU416' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU421' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU426' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU431' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU436' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU441' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU446' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU451' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU456' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU461' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU466' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU471' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU476' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU481' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU486' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU491' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU496' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU501' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU506' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU511' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU516' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU521' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU526' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU531' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU536' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU541' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU546' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU551' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU556' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU561' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU566' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU571' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU576' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU581' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU586' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU591' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU596' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU601' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU606' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU611' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU616' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU621' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU626' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU631' has unconnected
   output pin


WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU636' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU641' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU646' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU733' has unconnected
   output pin
WARNING:NgdBuild:440 - FF primitive
   'ddr_512mb_64mx64_rank2_row13_col10_cl2_5/ddr_512mb_64mx64_rank2_row13_col10_
   cl2_5/DDR_CTRL_I/WO_ECC.RDDATA_PATH_I/V2_ASYNCH_FIFO_I/BU840' has unconnected
   output pin
WARNING:NgdBuild:478 - clock net debug_module/bscan_drck1 with clock driver
   debug_module/debug_module/BUFG_DRCK1 drives no clock pins

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 140

Writing NGD file "system.ngd" ...

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -pr b system.ngd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Map J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
Using target part "2vp30ff896-7".


Mapping design into LUTs...


Writing file system_map.ngm...


Running directed packing...
Running delay-based LUT packing...


Running related packing...


Writing design file "system_map.ncd"...



Design Summary:
Number of errors:      0
Number of warnings:   28
Logic Utilization:
  Total Number Slice Registers:     3,460 out of  27,392   12%
    Number used as Flip Flops:                 3,428
    Number used as Latches:                       32
  Number of 4 input LUTs:           4,880 out of  27,392   17%
Logic Distribution:
  Number of occupied Slices:        4,097 out of  13,696   29%
  Number of Slices containing only related logic:   4,097 out of   4,097  100%
  Number of Slices containing unrelated logic:          0 out of   4,097    0%
        *See NOTES below for an explanation of the effects of unrelated logic
Total Number of 4 input LUTs:          6,069 out of  27,392   22%
  Number used as logic:             4,880
  Number used as a route-thru:        215
  Number used for Dual Port RAMs:     640
    (Two LUTs used per Dual Port RAM)
  Number used as Shift registers:     334

  Number of bonded IOBs:              121 out of     556   21%
    IOB Flip Flops:                   230
    IOB Dual-Data Rate Flops:          87
  Number of PPC405s:                   0 out of       2    0%
  Number of Block RAMs:                28 out of     136   20%
  Number of MULT18X18s:                 3 out of     136    2%
  Number of GCLKs:                      6 out of      16   37%
  Number of DCMs:                       2 out of       8   25%
  Number of BSCANs:                     1 out of       1  100%
  Number of GTs:                        0 out of       8    0%
  Number of GT10s:                      0 out of       0    0%

Total equivalent gate count for design:  2,030,806
Additional JTAG gate count for IOBs:  5,808
Peak Memory Usage:  266 MB
Total REAL time to MAP completion:  26 secs 
Total CPU time to MAP completion:   24 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - par J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Constraints file: system.pcf.
Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7



Initializing temperature to 85.000 Celsius. (default - Range: -40.000 to 100.000 Celsius)
Initializing voltage to 1.400 Volts. (default - Range: 1.400 to 1.600 Volts)




Device speed data version:  "PRODUCTION 1.93 2007-02-23".


Device Utilization Summary:

   Number of BSCANs                          1 out of 1     100%
   Number of BUFGMUXs                        6 out of 16     37%
   Number of DCMs                            2 out of 8      25%
   Number of External IOBs                 121 out of 556    21%
      Number of LOCed IOBs                 121 out of 121   100%

   Number of MULT18X18s                      3 out of 136     2%
   Number of RAMB16s                        28 out of 136    20%
   Number of SLICEs                       4097 out of 13696  29%


Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 13 secs 
Finished initial Timing Analysis.  REAL time: 13 secs 




Starting Placer



Phase 1.1


Phase 1.1 (Checksum:99b593) REAL time: 23 secs 

Phase 2.7
Phase 2.7 (Checksum:1312cfe) REAL time: 23 secs 

Phase 3.31
Phase 3.31 (Checksum:1c9c37d) REAL time: 23 secs 

Phase 4.2


......
...........


Phase 4.2 (Checksum:991007) REAL time: 30 secs 

Phase 5.30
Phase 5.30 (Checksum:2faf07b) REAL time: 30 secs 

Phase 6.3
Phase 6.3 (Checksum:39386fa) REAL time: 30 secs 

Phase 7.5
Phase 7.5 (Checksum:42c1d79) REAL time: 30 secs 

Phase 8.8


..

............

..........................................

...................................

................................

.....................................

....


........


..........................

..............................

..........

.......

......

.

.......

.......

.......

....

...

...

....

......


.......


......


....


Phase 8.8 (Checksum:f289e0) REAL time: 1 mins 56 secs 

Phase 9.5
Phase 9.5 (Checksum:55d4a77) REAL time: 1 mins 57 secs 

Phase 10.18


Phase 10.18 (Checksum:5f5e0f6) REAL time: 2 mins 37 secs 

Phase 11.5
Phase 11.5 (Checksum:68e7775) REAL time: 2 mins 37 secs 

Phase 12.27


Phase 12.27 (Checksum:7270df4) REAL time: 2 mins 39 secs 

Phase 13.24
Phase 13.24 (Checksum:7bfa473) REAL time: 2 mins 39 secs 



REAL time consumed by placer: 2 mins 44 secs 
CPU  time consumed by placer: 2 mins 36 secs 
Writing design to file system.ncd




Total REAL time to Placer completion: 2 mins 46 secs 
Total CPU time to Placer completion: 2 mins 37 secs 

Starting Router



Phase 1: 35448 unrouted;       REAL time: 2 mins 59 secs 



Phase 2: 31666 unrouted;       REAL time: 3 mins 3 secs 



Phase 3: 7928 unrouted;       REAL time: 3 mins 11 secs 



Phase 4: 7928 unrouted; (24816)      REAL time: 3 mins 13 secs 



Phase 5: 8002 unrouted; (153)      REAL time: 3 mins 16 secs 



Phase 6: 8013 unrouted; (0)      REAL time: 3 mins 17 secs 



Phase 7: 0 unrouted; (0)      REAL time: 3 mins 32 secs 



Phase 8: 0 unrouted; (0)      REAL time: 3 mins 40 secs 



WARNING:Route:455 - CLK Net:sys_clk_pin_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:fpga_0_DDR_CLK_FB_IBUFG may have excessive skew because 
      3 CLK pins and 0 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 mins 48 secs 
Total CPU time to Router completion: 3 mins 39 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.



**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|  dlmb_port_BRAM_Clk |     BUFGMUX4P| No   | 2579 |  0.280     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|           DBG_CLK_s |     BUFGMUX6S| No   |  122 |  0.275     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|        ddr_clk_90_s |     BUFGMUX2S| No   |  274 |  0.151     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|            clk_90_s |     BUFGMUX3S| No   |   62 |  0.145     |  1.257      |
+---------------------+--------------+------+------+------------+-------------+
|tlb_bram_0/tlb_bram_ |              |      |      |            |             |
| 0/fsm_cs_cmp_eq0001 |     BUFGMUX0P| No   |   16 |  0.021     |  1.132      |
+---------------------+--------------+------+------+------------+-------------+
|debug_module/bscan_u |              |      |      |            |             |
|               pdate |         Local|      |    1 |  0.000     |  0.356      |
+---------------------+--------------+------+------+------------+-------------+
|   sys_clk_pin_IBUFG |         Local|      |    4 |  0.001     |  0.661      |
+---------------------+--------------+------+------+------------+-------------+
|fpga_0_DDR_CLK_FB_IB |              |      |      |            |             |
|                 UFG |         Local|      |    4 |  0.704     |  2.159      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.



Timing Score: 0

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

------------------------------------------------------------------------------------------------------
  Constraint                                |  Check  | Worst Case |  Best Case | Timing |   Timing   
                                            |         |    Slack   | Achievable | Errors |    Score   
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK0_BUF = PERIOD TIMEGRP  | SETUP   |     0.083ns|     9.917ns|       0|           0
  "dcm_0_dcm_0_CLK0_BUF" TS_sys_clk_pin     | HOLD    |     0.341ns|            |       0|           0
       HIGH 50%                             |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_0_dcm_0_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     0.244ns|     9.674ns|       0|           0
   "dcm_0_dcm_0_CLK90_BUF"         TS_sys_c | HOLD    |     0.451ns|            |       0|           0
  lk_pin PHASE 2.5 ns HIGH 50%              |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_dcm_1_dcm_1_CLK90_BUF = PERIOD TIMEGRP | SETUP   |     1.817ns|     6.002ns|       0|           0
   "dcm_1_dcm_1_CLK90_BUF"         TS_fpga_ | HOLD    |     0.519ns|            |       0|           0
  0_DDR_CLK_FB PHASE 4.844 ns HIGH 50%      |         |            |            |        |            
------------------------------------------------------------------------------------------------------
  TS_fpga_0_DDR_CLK_FB = PERIOD TIMEGRP "fp | SETUP   |     8.319ns|     1.681ns|       0|           0
  ga_0_DDR_CLK_FB" 10 ns HIGH 50%           | HOLD    |     0.736ns|            |       0|           0
------------------------------------------------------------------------------------------------------
  TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_ | SETUP   |     8.691ns|     1.309ns|       0|           0
  pin" 10 ns HIGH 50%                       | HOLD    |     0.597ns|            |       0|           0
------------------------------------------------------------------------------------------------------


All constraints were met.


Generating Pad Report.



All signals are completely routed.

Total REAL time to PAR completion: 3 mins 55 secs 
Total CPU time to PAR completion: 3 mins 46 secs 

Peak Memory Usage:  407 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
Number of info messages: 0



Writing design to file system.ncd







PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#


Release 9.1.02i - Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


--------------------------------------------------------------------------------
Release 9.1.02i Trace 
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

trce -e 3 -xml system.twx system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc2vp30,-7 (PRODUCTION 1.93 2007-02-23)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a
   50 Ohm transmission line loading model.  For the details of this model, and
   for more information on accounting for different loading conditions, please
   see the device datasheet.




Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 472772 paths, 0 nets, and 34530 connections

Design statistics:
   Minimum period:   9.917ns (Maximum frequency: 100.837MHz)


Analysis completed Thu Oct 30 10:16:37 2008
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 2
Total time: 17 secs 


xflow done!
*********************************************


Running Bitgen..
*********************************************
cd implementation; bitgen -w -f bitgen.ut system


Release 9.1.02i - Bitgen J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Loading device for application Rf_Device from file '2vp30.nph' in environment
C:\Xilinx91i.


   "system" is an NCD, version 3.1, device xc2vp30, package ff896, speed -7


Opened constraints file system.pcf.

Thu Oct 30 10:16:45 2008

Running DRC.


WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem3/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em3.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem7/tlb_bram_0/tlb_bram_0/inst_Mram_m
   em7.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem11/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem11.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA5> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA6> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
WARNING:PhysDesignRules:812 - Dangling pin <DOA7> on
   block:<tlb_bram_0/tlb_bram_0/inst_Mram_mem15/tlb_bram_0/tlb_bram_0/inst_Mram_
   mem15.A>:<RAMB16_RAMB16A>.
DRC detected 0 errors and 12 warnings.


Creating bit map...


Saving bit stream in "system.bit".


Bitstream generation is complete.


*********************************************
Initializing BRAM contents of the bitstream
*********************************************
bitinit system.mhs  -pe microblaze_0  bootloops/microblaze_0.elf  \
-bt implementation/system.bit -o implementation/download.bit



bitinit version Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) Xilinx Inc. 2002.

Parsing MHS File system.mhs...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\mch_opb_ddr_v1_00_c\data\mch_opb_ddr_v2
   _1_0.mpd line 42 - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5 (mch_opb_ddr)
   tool is overriding PARAMETER C_FAMILY value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Initializing Memory...
Checking ELFs associated with MICROBLAZE instance microblaze_0 for overlap...


Analyzing file bootloops/microblaze_0.elf...
INFO:MDT - BRAM lmb_bram will be initialized with ELF of processor microblaze_0
Running Data2Mem with the following command:
data2mem -bm "implementation/system_bd" -bt "implementation/system.bit"  -bd
"bootloops/microblaze_0.elf" tag microblaze_0  -o b implementation/download.bit 


Memory Initialization completed successfully.





Done!

At Local date and time: Thu Oct 30 11:37:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...
INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      4 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 11:37:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make TestApp_Peripheral_program; exit;" started...

*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating software libraries...
*********************************************
libgen -mhs system.mhs -p xc2vp30ff896-7   system.mss


libgen
Xilinx EDK 9.1.02 Build EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.



Command Line: libgen -mhs system.mhs -p xc2vp30ff896-7 system.mss 



Output Directory (-od)		: C:\work\fpga\dcc_v2p\
Part (-p)			: virtex2p

Software Specification file	: system.mss


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 77 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 102 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 110 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 265 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 281 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 289 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 305 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 262 - floating connection!

Performing Clock DRCs...



INFO:MDT - List of peripherals addressable from processor instance microblaze_0
   : 
  - dlmb_cntlr
  - ilmb_cntlr
  - mb_opb
WARNING:MDT - C:\work\fpga\dcc_v2p\system.mhs line 77 - No Driver Found for
   instance mb_opb. To avoid seeing this warning, assign the appropriate driver
   or driver "generic 1.00.a " to instance mb_opb

  - debug_module
  - RS232_Uart_1
  - DDR_512MB_64Mx64_rank2_row13_col10_cl2_5
  - aes_accel_0
  - tlb_bram_0

Building Directory Structure for microblaze_0



Generating platform libraries and device drivers ...

Running CopyFiles ...



Copying files for os standalone_v1_00_a from
C:\EDK\sw\lib\bsp\standalone_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\standalone_v1_00_a\ ...



Copying files for driver uartlite_v1_02_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\uartlite_v1_02_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\uartlite_v1_02_a\ ...



Copying files for driver aes_accel_v1_00_a from
C:\work\fpga\dcc_v2p\drivers\aes_accel_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\aes_accel_v1_00_a\ ...



Copying files for driver tlb_bram_v1_00_a from
C:\work\fpga\dcc_v2p\drivers\tlb_bram_v1_00_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\tlb_bram_v1_00_a\ ...



Copying files for driver cpu_v1_01_a from
C:\EDK\sw\XilinxProcessorIPLib\drivers\cpu_v1_01_a\src\ to
C:\work\fpga\dcc_v2p\microblaze_0\libsrc\cpu_v1_01_a\ ...



Running DRCs for OSes, Drivers and Libraries ... 



Running generate for OS'es, Drivers and Libraries ... 


Generating Macros for FSL peripheral access ...
Generating Macros for FSL peripheral access ...
Copying Library Files ...



Running post_generate for OS'es, Drivers and Libraries ... 



Running make for Drivers and Libraries ... 

Configuring make for target include using:

make -s include "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v6.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 



Configuring make for target libs using:

make -s libs "COMPILER=mb-gcc" "ARCHIVER=mb-ar"
"COMPILER_FLAGS=-mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare
-mcpu=v6.00.b  -O2 -c" "EXTRA_COMPILER_FLAGS=-g" 


Compiling common


Compiling Standalone BSP


Compiling uartlite


Compiling aes_accel_v1_00_a


Compiling tlb_bram_v1_00_a


Compiling cpu



Libraries generated in C:\work\fpga\dcc_v2p\microblaze_0\lib\ directory

Running execs_generate for OS'es, Drivers and Libraries ... 

LibGen Done. 


mb-gcc -O2 TestApp_Peripheral/src/TestApp_Peripheral.c TestApp_Peripheral/src/xuartlite_selftest_example.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c  -o TestApp_Peripheral/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,TestApp_Peripheral/src/TestApp_Peripheral_LinkScr.ld  -g    -I./microblaze_0/include/  -ITestApp_Peripheral/src/ -Idrivers/tlb_bram_v1_00_a/src/ -Idrivers/aes_accel_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size TestApp_Peripheral/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55836	  10736	71303500	71370072	4410558	TestApp_Peripheral/executable.elf





Done!

At Local date and time: Thu Oct 30 11:51:39 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b   -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:41: error: `num_records' undeclared (first use in this function)
encrypt_app/src/main.c:41: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:41: error: for each function it appears in.)
encrypt_app/src/main.c:56: error: `int_q' undeclared (first use in this function)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 11:52:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b   -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  63944	   1860	   1456	  67260	  106bc	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:54:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54764	  11072	4211124	4276960	 4142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:56:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:59:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 11:59:57 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54760	  11072	8405424	8471256	 8142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:02:18 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54760	  11072	8405424	8471256	 8142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:02:47 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:03:19 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:03:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	8405428	8471264	 8142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:05:37 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54764	  11072	251675060	251740896	f0142e0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:08:10 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54756	  11060	251675056	251740872	f0142c8	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:12:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54704	  11012	251675060	251740776	f014268	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:17:24 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


make: Nothing to be done for `encrypt_app_program'.




Done!

At Local date and time: Thu Oct 30 12:20:01 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54732	  11012	251675060	251740804	f014284	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:20:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54752	  11012	251675056	251740820	f014294	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:27:46 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54816	  11012	251675060	251740888	f0142d8	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 12:41:03 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


drivers/tlb_bram_v1_00_a/src/mmu.c: In function `translate_va':
drivers/tlb_bram_v1_00_a/src/mmu.c:370: error: invalid type argument of `unary *'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:41:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54936	  11012	251675056	251741004	f01434c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:50:03 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:64: error: `pa_workq' undeclared (first use in this function)
encrypt_app/src/main.c:64: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:64: error: for each function it appears in.)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:50:21 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54960	  11012	251675060	251741032	f014368	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 12:58:19 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:70: error: invalid type argument of `->'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 12:59:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:70: error: invalid type argument of `->'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 13:00:44 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54988	  11012	251675056	251741056	f014380	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 13:01:08 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  54984	  11012	251675060	251741056	f014380	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 13:06:21 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  54996	  11012	251675060	251741068	f01438c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 13:10:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55020	  11012	251675060	251741092	f0143a4	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 14:44:14 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:45:40 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:45:58 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


In file included from encrypt_app/src/host_setup.h:6,
                 from encrypt_app/src/main.c:7:
./microblaze_0/include/mmu.h:29: error: conflicting types for 'raw_cache_data'
./microblaze_0/include/mmu.h:29: error: previous declaration of 'raw_cache_data' was here
./microblaze_0/include/mmu.h:35: error: conflicting types for 'parse_cache_line'
./microblaze_0/include/mmu.h:35: error: previous declaration of 'parse_cache_line' was here
./microblaze_0/include/mmu.h:39: error: conflicting types for 'tlb_cache'
./microblaze_0/include/mmu.h:39: error: previous declaration of 'tlb_cache' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:42: error: conflicting types for 'lru_update'
./microblaze_0/include/mmu.h:42: error: previous declaration of 'lru_update' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:54: error: conflicting types for 'cache_read'
./microblaze_0/include/mmu.h:54: error: previous declaration of 'cache_read' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:59: error: conflicting types for 'cache_write'
./microblaze_0/include/mmu.h:59: error: previous declaration of 'cache_write' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
./microblaze_0/include/mmu.h:61: error: conflicting types for 'init_cache'
./microblaze_0/include/mmu.h:61: error: previous declaration of 'init_cache' was here
encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:49:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:51: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:58: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:62: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:66: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:75: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:81: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c:6: error: parse error before "unsigned"
encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:8: error: number of arguments doesn't match prototype
encrypt_app/src/host_setup.h:13: error: prototype declaration
encrypt_app/src/host_setup.c:26: error: `num_work_items_per_q' undeclared (first use in this function)
encrypt_app/src/host_setup.c:26: error: (Each undeclared identifier is reported only once
encrypt_app/src/host_setup.c:26: error: for each function it appears in.)
encrypt_app/src/host_setup.c:26: error: `num_records' undeclared (first use in this function)
encrypt_app/src/host_setup.c:44: error: `pt_base_pa' undeclared (first use in this function)
encrypt_app/src/host_setup.c:45: error: `workq_doorbell' undeclared (first use in this function)
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:51:07 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:46: error: too many arguments to function `print'
encrypt_app/src/main.c:51: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:58: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:58: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:58: error: for each function it appears in.)
encrypt_app/src/main.c:58: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:62: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:66: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:75: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:81: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:89: error: too many arguments to function `print'


encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:6: error: `encryption_work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:6: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:6: error: for each function it appears in.)
encrypt_app/src/check_result.c:6: error: `work_item' undeclared (first use in this function)
encrypt_app/src/check_result.c:12: error: parse error before ')' token
encrypt_app/src/check_result.c:14: error: `db_encrypt_key' undeclared (first use in this function)
encrypt_app/src/check_result.c:17: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: `u128' undeclared (first use in this function)
encrypt_app/src/check_result.c:18: error: parse error before "sw_compare"
encrypt_app/src/check_result.c:20: error: `sw_compare' undeclared (first use in this function)


encrypt_app/src/host_setup.c: In function `host_setup':
encrypt_app/src/host_setup.c:29: error: 'compareq' redeclared as different kind of symbol
encrypt_app/src/host_setup.c:8: error: previous definition of 'compareq' was here
encrypt_app/src/host_setup.c:46: error: incompatible types in assignment
make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:52:32 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:44: error: too many arguments to function `print'
encrypt_app/src/main.c:49: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:56: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:56: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:56: error: for each function it appears in.)
encrypt_app/src/main.c:56: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:60: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:64: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:73: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:79: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:87: error: too many arguments to function `print'


encrypt_app/src/check_result.c:3: error: parse error before "db_encrypt_key"
encrypt_app/src/check_result.c:3: warning: data definition has no type or storage class
encrypt_app/src/check_result.c: In function `check_result':
encrypt_app/src/check_result.c:19: error: `i' undeclared (first use in this function)
encrypt_app/src/check_result.c:19: error: (Each undeclared identifier is reported only once
encrypt_app/src/check_result.c:19: error: for each function it appears in.)


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:53:28 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:44: error: too many arguments to function `print'
encrypt_app/src/main.c:49: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:56: error: `entry_pa' undeclared (first use in this function)
encrypt_app/src/main.c:56: error: (Each undeclared identifier is reported only once
encrypt_app/src/main.c:56: error: for each function it appears in.)
encrypt_app/src/main.c:56: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:60: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:64: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:73: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:79: warning: passing arg 1 of `translate_va' makes pointer from integer without a cast
encrypt_app/src/main.c:87: error: too many arguments to function `print'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:55:53 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


encrypt_app/src/main.c: In function `main':
encrypt_app/src/main.c:87: error: too many arguments to function `print'


make: *** [encrypt_app/executable.elf] Error 1




Done!

At Local date and time: Thu Oct 30 14:56:09 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55156	  10808	251675056	251741020	f01435c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 14:58:37 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55172	  10852	251675056	251741080	f014398	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:00:54 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55176	  10852	251675060	251741088	f0143a0	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:09:13 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55176	  10864	251675064	251741104	f0143b0	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 15:17:07 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10900	251675056	251741228	f01442c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:19:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:25:16 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55360	  11120	251675056	251741536	f014560	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:26:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

make: Nothing to be done for `encrypt_app_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

At Local date and time: Thu Oct 30 15:27:34 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55364	  11120	251675060	251741544	f014568	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:29:18 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55364	  11120	251675060	251741544	f014568	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:32:06 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:35:14 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name



*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.

 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      1 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 15:40:01 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:41:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 


   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf





Done!

At Local date and time: Thu Oct 30 15:45:17 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

mb-gcc -O2 encrypt_app/src/main.c encrypt_app/src/queue.c drivers/aes_accel_v1_00_a/src/aes_accel_fsl.c drivers/aes_accel_v1_00_a/src/aes_core.c drivers/aes_accel_v1_00_a/src/encryption_work_item.c drivers/aes_accel_v1_00_a/src/lfsr_random.c drivers/aes_accel_v1_00_a/src/work_setup.c drivers/tlb_bram_v1_00_a/src/mmu.c drivers/tlb_bram_v1_00_a/src/tlb_bram_fsl.c encrypt_app/src/check_result.c encrypt_app/src/host_setup.c  -o encrypt_app/executable.elf \
    -mno-xl-soft-mul -mxl-barrel-shift -mxl-pattern-compare -mcpu=v6.00.b  -Wl,-T -Wl,encrypt_app_linker_script.ld  -g    -I./microblaze_0/include/  -Iencrypt_app/src/ -Idrivers/aes_accel_v1_00_a/src/ -Idrivers/tlb_bram_v1_00_a/src/  -L./microblaze_0/lib/  \
  


/usr/bin/bash: line 0: igncr: invalid option name


mb-size encrypt_app/executable.elf 
   text	   data	    bss	    dec	    hex	filename
  55272	  10912	251675060	251741244	f01443c	encrypt_app/executable.elf







Done!

At Local date and time: Thu Oct 30 15:45:31 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************
Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


/usr/bin/bash: line 0: igncr: invalid option name


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.
 Cable is LOCKED. Retrying...

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.
Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.

 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------

done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B

                               :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

At Local date and time: Thu Oct 30 15:46:25 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make encrypt_app_program; exit;" started...

make: Nothing to be done for `encrypt_app_program'.


/usr/bin/bash: line 0: igncr: invalid option name




Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Thu Oct 30 18:44:49 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make download; exit;" started...


*********************************************


/usr/bin/bash: line 0: igncr: invalid option name


Downloading Bitstream onto the target board
*********************************************
impact -batch etc/download.cmd


Release 9.1.02i - iMPACT J.33
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

AutoDetecting cable. Please wait.

Connecting to cable (Parallel Port - LPT1).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
No resources.
 LPT base address = 0378h.
 ECP base address = 0778h.
Cable connection failed.

Connecting to cable (Parallel Port - LPT2).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT3).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Parallel Port - LPT4).
Checking cable driver.
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Cable connection failed.

Connecting to cable (Usb Port - USB21).
Checking cable driver.
 File C:\WINDOWS\system32\drivers\xusbdfwu.sys not found.

Inf File = C:\WINDOWS\inf\oem11.inf.
 Found version. DriverVer=10/03/2006, 1.0.2.9
.
version =  1.0.2.9.
inf version = 1029(decimal).
Driver file not found. Inf file version = 0.
 Driver xusbdfwu.sys version: 1021 (1029).
 Driver windrvr6.sys version = 8.1.0.0. WinDriver v8.10 Jungo (c) 1997 - 2006 Build Date: Aug 15 2006 X86 32bit SYS
14:21:34, version = 810.
Calling setinterface num=0, alternate=0.
DeviceAttach: received and accepted attach for:
  vendor id 0x3fd, product id 0x8, device handle 0x1a60038
 Cable PID = 0008.
 Max current requested during enumeration is 280 mA.
 Cable Type = 3, Revision = 0.
 Cable Type = 0x0605.
 Setting cable speed to 6 MHz.
Cable connection established.
Firmware version = 1021.
CPLD file version = 0012h.
CPLD version = 0012h.
Identifying chain contents ....Version is 0001
'1': : Manufacturer's ID =Xilinx xc2vp30, Version : 1

INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/virtex2p/data/xc2vp30.bsd...

INFO:iMPACT:501 - '1': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 0000
'2': : Manufacturer's ID =Xilinx xccace, Version : 0
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/acecf/data/xccace.bsd...
INFO:iMPACT:501 - '1': Added Device xccace successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
Version is 1111
'3': : Manufacturer's ID =Xilinx xcf32p, Version : 15
INFO:iMPACT:1777 - 
   Reading c:/Xilinx91i/xcfp/data/xcf32p.bsd...
INFO:iMPACT:501 - '1': Added Device xcf32p successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
done.
Elapsed time =      0 sec.
Elapsed time =      0 sec.
'3': Loading file 'implementation/download.bit' ...

done.
INFO:iMPACT:501 - '3': Added Device xc2vp30 successfully.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
Maximum TCK operating frequency for this device chain: 15000000.
Validating chain...
Boundary-scan chain validated successfully.
'3': Programming device...

done.
'3': Reading status register contents...
CRC error                                         :         0
Decryptor security set                            :         0
DCM locked                                        :         1
DCI matched                                       :         1
legacy input error                                :         0
status of GTS_CFG_B                              

 :         1
status of GWE                                     :         1
status of GHIGH                                   :         1
value of MODE pin M0                              :         1
value of MODE pin M1                              :         0
value of MODE pin M2                              :         1
value of CFG_RDY (INIT_B)                         :         1
DONEIN input from DONE pin                        :         1
IDCODE not validated while trying to write FDRI   :         0
write FDRI issued before or after decrypt operation:         0
Decryptor keys not used in proper sequence        :         0
INFO:iMPACT:2219 - Status register values:
INFO:iMPACT - 0011 0111 1011 1000 0000 0000 0000 0000 
INFO:iMPACT:579 - '3': Completed downloading bit file to device.
INFO:iMPACT - '3': Checking done pin....done.
'3': Programmed successfully.
Elapsed time =      3 sec.
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------
----------------------------------------------------------------------





Done!

Xilinx Platform Studio (XPS)
Xilinx EDK 9.1.02 Build EDK_J_SP2.4

Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.

At Local date and time: Mon Nov 10 15:18:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


/usr/bin/bash: line 0: igncr: invalid option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chipscope_icon
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_01_a/data/chipscope_ila_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/chipscope_o
pb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 36 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 37 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 38 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 39 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_SPEEDGRADE value to -7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_SLAVES value to 3

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...


IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 272 - floating connection!

Performing Clock DRCs...




Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_icon_0.arg


Trying to terminate Process...



Done!

At Local date and time: Mon Nov 10 15:19:48 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs

Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


/usr/bin/bash: line 0: igncr: invalid option name


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chipscope_icon
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_01_a/data/chipscope_ila_v
2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/chipscope_o
pb_iba_v2_1_0.tcl ...

Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 36 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 37 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 38 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 39 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_SPEEDGRADE value to -7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_SLAVES value to 3

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...


IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 272 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
**********************************************
**********************************************


Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe icon_pro -f=C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_icon_0.arg



ChipScope Pro Core Generator
  Version : 9.1i
  Build   : 09100.6.335.920


Reading arguments from file C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_icon_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF Netlist C:\work\fpga\dcc_v2p/implementation/chipscope_icon_0_wrapper/\icon_2.edn
Component Name: icon_2
Device Family: Virtex2P
Control port count: 2
Enable BSCAN instance: false
BSCAN chain: USER1
Enable JTAG global clock buffer: true
Enable unused BSCAN ports: false
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:129    FF:28    BRAM:0

Warning: EDIF Netlist being generated

Post Processing EDIF netlist C:\work\fpga\dcc_v2p/implementation/chipscope_icon_0_wrapper/\icon_2.edn

Generating constraints file C:\work\fpga\dcc_v2p\implementation\chipscope_icon_0_wrapper\icon_2.ncf
*************************************************************
Successfully generated the Chipscope Core : chipscope_icon_0
*************************************************************




**********************************************
**********************************************
**********************************************


**********************************************
Param values are : INSTANCE chipscope_ila_0 HW_VER 1.01.a C_FAMILY virtex2p C_DEVICE 2vp30 C_PACKAGE ff896 C_SPEEDGRADE -7 C_NUM_DATA_SAMPLES 512 C_ENABLE_TRIGGER_OUT 1 C_DATA_SAME_AS_TRIGGER 1 C_DATA_IN_WIDTH 32 C_DISABLE_RPM 0 C_DISABLE_SRL16S 0 C_RISING_CLOCK_EDGE 1 C_ENABLE_TRIGGER_SEQUENCER 1 C_MAX_SEQUENCER_LEVELS 16 C_ENABLE_STORAGE_QUALIFICATION 1 C_TRIG0_UNITS 2 C_TRIG0_TRIGGER_IN_WIDTH 32 C_TRIG0_UNIT_COUNTER_WIDTH 16 C_TRIG0_UNIT_MATCH_TYPE basic C_TRIG1_UNITS 4 C_TRIG1_TRIGGER_IN_WIDTH 7 C_TRIG1_UNIT_COUNTER_WIDTH 0 C_TRIG1_UNIT_MATCH_TYPE {basic with edges} C_TRIG2_UNITS 1 C_TRIG2_TRIGGER_IN_WIDTH 64 C_TRIG2_UNIT_COUNTER_WIDTH 0 C_TRIG2_UNIT_MATCH_TYPE basic C_TRIG3_UNITS 1 C_TRIG3_TRIGGER_IN_WIDTH 32 C_TRIG3_UNIT_COUNTER_WIDTH 0 C_TRIG3_UNIT_MATCH_TYPE basic C_TRIG4_UNITS 0 C_TRIG4_TRIGGER_IN_WIDTH 8 C_TRIG4_UNIT_COUNTER_WIDTH 0 C_TRIG4_UNIT_MATCH_TYPE basic C_TRIG5_UNITS 0 C_TRIG5_TRIGGER_IN_WIDTH 8 C_TRIG5_UNIT_COUNTER_WIDTH 0 C_TRIG5_UNIT_MATCH_TYPE basic C_TRIG6_UNITS 0 C_TRIG6_TRIGGER_IN_WIDTH 8 C_TRIG6_UNIT_COUNTER_WIDTH 0 C_TRIG6_UNIT_MATCH_TYPE basic C_TRIG7_UNITS 0 C_TRIG7_TRIGGER_IN_WIDTH 8 C_TRIG7_UNIT_COUNTER_WIDTH 0 C_TRIG7_UNIT_MATCH_TYPE basic C_TRIG8_UNITS 0 C_TRIG8_TRIGGER_IN_WIDTH 8 C_TRIG8_UNIT_COUNTER_WIDTH 0 C_TRIG8_UNIT_MATCH_TYPE basic C_TRIG9_UNITS 0 C_TRIG9_TRIGGER_IN_WIDTH 8 C_TRIG9_UNIT_COUNTER_WIDTH 0 C_TRIG9_UNIT_MATCH_TYPE basic C_TRIG10_UNITS 0 C_TRIG10_TRIGGER_IN_WIDTH 8 C_TRIG10_UNIT_COUNTER_WIDTH 0 C_TRIG10_UNIT_MATCH_TYPE basic C_TRIG11_UNITS 0 C_TRIG11_TRIGGER_IN_WIDTH 8 C_TRIG11_UNIT_COUNTER_WIDTH 0 C_TRIG11_UNIT_MATCH_TYPE basic C_TRIG12_UNITS 0 C_TRIG12_TRIGGER_IN_WIDTH 8 C_TRIG12_UNIT_COUNTER_WIDTH 0 C_TRIG12_UNIT_MATCH_TYPE basic C_TRIG13_UNITS 0 C_TRIG13_TRIGGER_IN_WIDTH 8 C_TRIG13_UNIT_COUNTER_WIDTH 0 C_TRIG13_UNIT_MATCH_TYPE basic C_TRIG14_UNITS 0 C_TRIG14_TRIGGER_IN_WIDTH 8 C_TRIG14_UNIT_COUNTER_WIDTH 0 C_TRIG14_UNIT_MATCH_TYPE basic C_TRIG15_UNITS 0 C_TRIG15_TRIGGER_IN_WIDTH 8 C_TRIG15_UNIT_COUNTER_WIDTH 0 C_TRIG15_UNIT_MATCH_TYPE basic IPNAME chipscope_ila
Created elaborate directory hdl/cs_edk_port_mapper/
Unable to find Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe ila -f=C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_ila_0.arg



ChipScope Pro Core Generator
  Version : 9.1i
  Build   : 09100.6.335.920


Reading arguments from file C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_ila_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF NetlistC:\work\fpga\dcc_v2p/implementation/chipscope_ila_0_wrapper/\cs_coregen_chipscope_ila_0.edn
Component Name: cs_coregen_chipscope_ila_0
Manufacturer ID: 1
Core Type: 2
Core Version: v9.1.1
Device Family: Virtex2P
SRL16 Type: SRLC16/E
RAM Type: 16384-bit block RAM
Clock Edge Used for Sampling: rising edge
RPM Usage: enabled
Trigger Output Port: enabled
Storage Qualification: enabled
Data Same as Trigger: true
  Data port is made up of the following trigger ports:
    Trigger Port 0
    Trigger Port 1
    Trigger Port 2
    Trigger Port 3
Aggregate Data Width: 135
Data Depth: 512
Enable Gap Recording: false
Enable Timestamp Recording: false
Number of Trigger Ports: 4
  Trigger Port 0 Width:32
  Trigger Port 1 Width:7
  Trigger Port 2 Width:64
  Trigger Port 3 Width:32
Number of Match Units: 8
  Match Unit 0 Info:
    Connection: Trigger Port 0
    Type: Basic
    Match Counter : enabled
    Match Counter Width: 16
  Match Unit 1 Info:
    Connection: Trigger Port 0
    Type: Basic
    Match Counter : enabled
    Match Counter Width: 16
  Match Unit 2 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 3 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 4 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 5 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 6 Info:
    Connection: Trigger Port 2
    Type: Basic
    Match Counter : disabled
  Match Unit 7 Info:
    Connection: Trigger Port 3
    Type: Basic
    Match Counter : disabled
Trigger Sequencer Type : Basic
  Number of trigger sequencer levels: 16
External capture : disabled
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:550    FF:765    BRAM:5

Warning: EDIF Netlist being generated

Post Processing EDIF netlist C:\work\fpga\dcc_v2p/implementation/chipscope_ila_0_wrapper/\cs_coregen_chipscope_ila_0.edn

Generating constraints file C:\work\fpga\dcc_v2p\implementation\chipscope_ila_0_wrapper\cs_coregen_chipscope_ila_0.ncf

Generating CDC file C:\work\fpga\dcc_v2p\implementation\chipscope_ila_0_wrapper\cs_coregen_chipscope_ila_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : cs_coregen_chipscope_ila_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory


Unable to Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe iba_opb -f=C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_opb_iba_0.arg



ChipScope Pro Core Generator
  Version : 9.1i
  Build   : 09100.6.335.920


Reading arguments from file C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_opb_iba_0.arg
Warning: Arguments from file will override command line arguments
Warning: EDIF Netlist being generated

Post Processing EDIF netlist C:\work\fpga\dcc_v2p/implementation/chipscope_opb_iba_0_wrapper/\cs_coregen_chipscope_opb_iba_0.edn

Generating constraints file C:\work\fpga\dcc_v2p\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.ncf

Generating CDC file C:\work\fpga\dcc_v2p\implementation\chipscope_opb_iba_0_wrapper\cs_coregen_chipscope_opb_iba_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : chipscope_opb_iba_0
*************************************************************

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\work\fpga\dcc_v2p\system.mhs
line 331 - Copying (BBD-specified) netlist files.


IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
C:\work\fpga\dcc_v2p\system.mhs line 353 - Copying (BBD-specified) netlist
files.



Managing cache ...


IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 -
Copying cache implementation netlist


IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 95 -
Copying cache implementation netlist


IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 -
Copying cache implementation netlist


IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 -
Copying cache implementation netlist


IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 128 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 137 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
153 - Copying cache implementation netlist


IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 168 - Copying cache implementation netlist


IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 212 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 221 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 230 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 239 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 256 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - Copying cache implementation netlist


IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 283
- Copying cache implementation netlist


IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - Copying cache implementation netlist


IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 307 -
Copying cache implementation netlist


IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
elaborating IP



Writing HDL for elaborated instances ...



Inserting wrapper level ...


Completion time: 32.00 seconds

Constructing platform-level connectivity ...


ERROR:MDT - INST:microblaze_0 PORT:Trace_Data_Address
   CONNECTOR:microblaze_0_Trace_Data_Address_to_chipscope_ila_0 -
   C:\work\fpga\dcc_v2p\system.mhs line 49 - 64 bit-width connector assigned to
   32 bit-width port
Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Mon Nov 10 15:25:02 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make init_bram; exit;" started...

/usr/bin/bash: line 0: igncr: invalid option name


****************************************************
Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chipscope_icon
_v2_1_0.tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_01_a/data/chipscope_ila_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/chipscope_o
pb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 36 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 37 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 38 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 39 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_SPEEDGRADE value to -7


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_SLAVES value to 3

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...


IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 - 1
master(s) : 1 slave(s)
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - 1 master(s) : 1 slave(s)

Check port drivers...


WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 272 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
**********************************************
**********************************************


Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Param values are : INSTANCE chipscope_ila_0 HW_VER 1.01.a C_FAMILY virtex2p C_DEVICE 2vp30 C_PACKAGE ff896 C_SPEEDGRADE -7 C_NUM_DATA_SAMPLES 512 C_ENABLE_TRIGGER_OUT 1 C_DATA_SAME_AS_TRIGGER 1 C_DATA_IN_WIDTH 64 C_DISABLE_RPM 0 C_DISABLE_SRL16S 0 C_RISING_CLOCK_EDGE 1 C_ENABLE_TRIGGER_SEQUENCER 1 C_MAX_SEQUENCER_LEVELS 16 C_ENABLE_STORAGE_QUALIFICATION 1 C_TRIG0_UNITS 2 C_TRIG0_TRIGGER_IN_WIDTH 32 C_TRIG0_UNIT_COUNTER_WIDTH 16 C_TRIG0_UNIT_MATCH_TYPE basic C_TRIG1_UNITS 4 C_TRIG1_TRIGGER_IN_WIDTH 7 C_TRIG1_UNIT_COUNTER_WIDTH 0 C_TRIG1_UNIT_MATCH_TYPE {basic with edges} C_TRIG2_UNITS 1 C_TRIG2_TRIGGER_IN_WIDTH 64 C_TRIG2_UNIT_COUNTER_WIDTH 0 C_TRIG2_UNIT_MATCH_TYPE basic C_TRIG3_UNITS 1 C_TRIG3_TRIGGER_IN_WIDTH 32 C_TRIG3_UNIT_COUNTER_WIDTH 0 C_TRIG3_UNIT_MATCH_TYPE basic C_TRIG4_UNITS 0 C_TRIG4_TRIGGER_IN_WIDTH 8 C_TRIG4_UNIT_COUNTER_WIDTH 0 C_TRIG4_UNIT_MATCH_TYPE basic C_TRIG5_UNITS 0 C_TRIG5_TRIGGER_IN_WIDTH 8 C_TRIG5_UNIT_COUNTER_WIDTH 0 C_TRIG5_UNIT_MATCH_TYPE basic C_TRIG6_UNITS 0 C_TRIG6_TRIGGER_IN_WIDTH 8 C_TRIG6_UNIT_COUNTER_WIDTH 0 C_TRIG6_UNIT_MATCH_TYPE basic C_TRIG7_UNITS 0 C_TRIG7_TRIGGER_IN_WIDTH 8 C_TRIG7_UNIT_COUNTER_WIDTH 0 C_TRIG7_UNIT_MATCH_TYPE basic C_TRIG8_UNITS 0 C_TRIG8_TRIGGER_IN_WIDTH 8 C_TRIG8_UNIT_COUNTER_WIDTH 0 C_TRIG8_UNIT_MATCH_TYPE basic C_TRIG9_UNITS 0 C_TRIG9_TRIGGER_IN_WIDTH 8 C_TRIG9_UNIT_COUNTER_WIDTH 0 C_TRIG9_UNIT_MATCH_TYPE basic C_TRIG10_UNITS 0 C_TRIG10_TRIGGER_IN_WIDTH 8 C_TRIG10_UNIT_COUNTER_WIDTH 0 C_TRIG10_UNIT_MATCH_TYPE basic C_TRIG11_UNITS 0 C_TRIG11_TRIGGER_IN_WIDTH 8 C_TRIG11_UNIT_COUNTER_WIDTH 0 C_TRIG11_UNIT_MATCH_TYPE basic C_TRIG12_UNITS 0 C_TRIG12_TRIGGER_IN_WIDTH 8 C_TRIG12_UNIT_COUNTER_WIDTH 0 C_TRIG12_UNIT_MATCH_TYPE basic C_TRIG13_UNITS 0 C_TRIG13_TRIGGER_IN_WIDTH 8 C_TRIG13_UNIT_COUNTER_WIDTH 0 C_TRIG13_UNIT_MATCH_TYPE basic C_TRIG14_UNITS 0 C_TRIG14_TRIGGER_IN_WIDTH 8 C_TRIG14_UNIT_COUNTER_WIDTH 0 C_TRIG14_UNIT_MATCH_TYPE basic C_TRIG15_UNITS 0 C_TRIG15_TRIGGER_IN_WIDTH 8 C_TRIG15_UNIT_COUNTER_WIDTH 0 C_TRIG15_UNIT_MATCH_TYPE basic IPNAME chipscope_ila


Created elaborate directory hdl/cs_edk_port_mapper/
INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Created elaborate directory
INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\work\fpga\dcc_v2p\system.mhs
line 331 - Copying (BBD-specified) netlist files.


IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
C:\work\fpga\dcc_v2p\system.mhs line 354 - Copying (BBD-specified) netlist
files.



Managing cache ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 95 -
Copying cache implementation netlist


IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 128 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 137 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
153 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 168 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 212 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 221 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 230 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 239 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 256 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 283
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


Completion time: 32.00 seconds

Constructing platform-level connectivity ...


ERROR:MDT - INST:microblaze_0 PORT:Trace_Data_Address
   CONNECTOR:microblaze_0_Trace_Data_Address_to_chipscope_ila_0 -
   C:\work\fpga\dcc_v2p\system.mhs line 49 - 64 bit-width connector assigned to
   32 bit-width port
Completion time: 0.00 seconds
ERROR:MDT - platgen failed with errors!


make: *** [implementation/system.bmm] Error 2




Done!

At Local date and time: Mon Nov 10 15:48:22 2008
 xbash -q -c "cd /cygdrive/c/work/fpga/dcc_v2p/; /usr/bin/make -f system.make netlist; exit;" started...

****************************************************


/usr/bin/bash: line 0: igncr: invalid option name


Creating system netlist for hardware specification..
****************************************************
platgen -p xc2vp30ff896-7 -lang vhdl   system.mhs



Release Xilinx EDK 9.1.02 - platgen EDK_J_SP2.4
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.




Command Line: platgen -p xc2vp30ff896-7 -lang vhdl system.mhs 

Parse system.mhs ...

Read MPD definitions ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/microblaze_v6_00_b/data/microblaze_v2_1_0.
tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/opb_mdm_v2_00_a/data/opb_mdm_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_v10_v1_00_a/data/lmb_v10_v2_1_0.tcl
...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/lmb_bram_if_cntlr_v2_00_a/data/lmb_bram_if
_cntlr_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/mch_opb_ddr_v1_00_c/data/mch_opb_ddr_v2_1_
0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/dcm_module_v1_00_c/data/dcm_module_v2_1_0.
tcl ...


Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/fsl_v20_v2_10_a/data/fsl_v20_v2_1_0.tcl
...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_icon_v1_01_a/data/chipscope_icon
_v2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_ila_v1_01_a/data/chipscope_ila_v
2_1_0.tcl ...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/chipscope_opb_iba_v1_01_a/data/chipscope_o
pb_iba_v2_1_0.tcl ...



Overriding IP level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 66 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 67 - microblaze_0 (microblaze) tool is overriding PARAMETER
   C_INSTANCE value to microblaze_0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 102 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_ADDR_TAG_BITS value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 110 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_DCACHE_ADDR_TAG value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_mdm_v2_00_a\data\opb_mdm_v2_1_0.mpd
   line 41 - debug_module (opb_mdm) tool is overriding PARAMETER C_FAMILY value
   to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 41 - lmb_bram (bram_block) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_0 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\dcm_module_v1_00_c\data\dcm_module_v2_1
   _0.mpd line 59 - dcm_1 (dcm_module) tool is overriding PARAMETER C_FAMILY
   value to virtex2p


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 36 - chipscope_icon_0 (chipscope_icon) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_icon_v1_01_a\data\chipscope_i
   con_v2_1_0.mpd line 38 - chipscope_icon_0 (chipscope_icon) tcl is overriding
   PARAMETER C_SYSTEM_CONTAINS_MDM value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 36 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 37 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 38 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_ila_v1_01_a\data\chipscope_il
   a_v2_1_0.mpd line 39 - chipscope_ila_0 (chipscope_ila) tool is overriding
   PARAMETER C_SPEEDGRADE value to -7
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 41 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_FAMILY value to virtex2p
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 42 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_DEVICE value to 2vp30
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 43 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_PACKAGE value to ff896
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 44 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_SPEEDGRADE value to -7

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...


Address Map for Processor microblaze_0
  (0000000000-0x00001fff) dlmb_cntlr	dlmb
  (0000000000-0x00001fff) ilmb_cntlr	ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	mb_opb
  (0x41400000-0x4140ffff) debug_module	mb_opb
  (0x60000000-0x6fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb
  (0x70000000-0x7fffffff) DDR_512MB_64Mx64_rank2_row13_col10_cl2_5	mb_opb

Check platform address map ...

Overriding system level properties ...
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 69 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 70 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_D_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 71 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_OPB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 72 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_I_LMB value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 92 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_INTERRUPT_IS_EDGE value to 0
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v6_00_b\data\microblaze_v2_1
   _0.mpd line 93 - microblaze_0 (microblaze) tcl is overriding PARAMETER
   C_EDGE_IS_POSITIVE value to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 36 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 37 - mb_opb (opb_v20) tool is overriding PARAMETER C_OPB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 38 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_MASTERS value
   to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_v20_v1_10_c\data\opb_v20_v2_1_0.mpd
   line 39 - mb_opb (opb_v20) tool is overriding PARAMETER C_NUM_SLAVES value to
   3
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - ilmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 38 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_NUM_SLAVES value
   to 1
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 39 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_AWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v1_00_a\data\lmb_v10_v2_1_0.mpd
   line 40 - dlmb (lmb_v10) tool is overriding PARAMETER C_LMB_DWIDTH value to
   32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - dlmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32


INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 44 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_MASK value to 0x20400000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 45 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v2_00_a\data\lmb_bram
   _if_cntlr_v2_1_0.mpd line 46 - ilmb_cntlr (lmb_bram_if_cntlr) tool is
   overriding PARAMETER C_LMB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 37 - lmb_bram (bram_block) tool is overriding PARAMETER C_MEMSIZE
   value to 0x2000
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 38 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 39 - lmb_bram (bram_block) tool is overriding PARAMETER
   C_PORT_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\data\bram_block_v2_1
   _0.mpd line 40 - lmb_bram (bram_block) tool is overriding PARAMETER C_NUM_WE
   value to 4
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 37 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\opb_uartlite_v1_00_b\data\opb_uartlite_
   v2_1_0.mpd line 38 - RS232_Uart_1 (opb_uartlite) tool is overriding PARAMETER
   C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - aes_accel_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_aes_accel_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - tlb_bram_0_to_microblaze_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\fsl_v20_v2_10_a\data\fsl_v20_v2_1_0.mpd
   line 40 - microblaze_0_to_tlb_bram_0 (fsl_v20) tool is overriding PARAMETER
   C_FSL_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 37 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_AWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 38 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_OPB_DWIDTH value to 32
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 39 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_MASTERS value to 2
INFO:MDT -
   C:\EDK\hw\XilinxProcessorIPLib\pcores\chipscope_opb_iba_v1_01_a\data\chipscop
   e_opb_iba_v2_1_0.mpd line 40 - chipscope_opb_iba_0 (chipscope_opb_iba) tool
   is overriding PARAMETER C_NUM_SLAVES value to 3

Running system level Update ...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
Sourcing tcl file
C:/EDK/hw/XilinxProcessorIPLib/pcores/ddr_v2_01_c/data/ddr_v2_1_0.tcl ...

Check platform configuration ...
IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 - 2
master(s) : 3 slave(s)
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 - 1
master(s) : 1 slave(s)


IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 - 1
master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - 1 master(s) : 1 slave(s)
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - 1 master(s) : 1 slave(s)

Check port drivers...
WARNING:MDT - INST:dcm_1 PORT:LOCKED CONNECTOR:dcm_1_lock -
   C:\work\fpga\dcc_v2p\system.mhs line 272 - floating connection!

Performing Clock DRCs...


Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
**********************************************
**********************************************
Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core
**********************************************
**********************************************
**********************************************
**********************************************
Param values are : INSTANCE chipscope_ila_0 HW_VER 1.01.a C_FAMILY virtex2p C_DEVICE 2vp30 C_PACKAGE ff896 C_SPEEDGRADE -7 C_NUM_DATA_SAMPLES 512 C_ENABLE_TRIGGER_OUT 1 C_DATA_SAME_AS_TRIGGER 1 C_DATA_IN_WIDTH 64 C_DISABLE_RPM 0 C_DISABLE_SRL16S 0 C_RISING_CLOCK_EDGE 1 C_ENABLE_TRIGGER_SEQUENCER 1 C_MAX_SEQUENCER_LEVELS 16 C_ENABLE_STORAGE_QUALIFICATION 1 C_TRIG0_UNITS 2 C_TRIG0_TRIGGER_IN_WIDTH 32 C_TRIG0_UNIT_COUNTER_WIDTH 16 C_TRIG0_UNIT_MATCH_TYPE basic C_TRIG1_UNITS 4 C_TRIG1_TRIGGER_IN_WIDTH 7 C_TRIG1_UNIT_COUNTER_WIDTH 0 C_TRIG1_UNIT_MATCH_TYPE {basic with edges} C_TRIG2_UNITS 1 C_TRIG2_TRIGGER_IN_WIDTH 64 C_TRIG2_UNIT_COUNTER_WIDTH 0 C_TRIG2_UNIT_MATCH_TYPE basic C_TRIG3_UNITS 1 C_TRIG3_TRIGGER_IN_WIDTH 64 C_TRIG3_UNIT_COUNTER_WIDTH 0 C_TRIG3_UNIT_MATCH_TYPE basic C_TRIG4_UNITS 0 C_TRIG4_TRIGGER_IN_WIDTH 8 C_TRIG4_UNIT_COUNTER_WIDTH 0 C_TRIG4_UNIT_MATCH_TYPE basic C_TRIG5_UNITS 0 C_TRIG5_TRIGGER_IN_WIDTH 8 C_TRIG5_UNIT_COUNTER_WIDTH 0 C_TRIG5_UNIT_MATCH_TYPE basic C_TRIG6_UNITS 0 C_TRIG6_TRIGGER_IN_WIDTH 8 C_TRIG6_UNIT_COUNTER_WIDTH 0 C_TRIG6_UNIT_MATCH_TYPE basic C_TRIG7_UNITS 0 C_TRIG7_TRIGGER_IN_WIDTH 8 C_TRIG7_UNIT_COUNTER_WIDTH 0 C_TRIG7_UNIT_MATCH_TYPE basic C_TRIG8_UNITS 0 C_TRIG8_TRIGGER_IN_WIDTH 8 C_TRIG8_UNIT_COUNTER_WIDTH 0 C_TRIG8_UNIT_MATCH_TYPE basic C_TRIG9_UNITS 0 C_TRIG9_TRIGGER_IN_WIDTH 8 C_TRIG9_UNIT_COUNTER_WIDTH 0 C_TRIG9_UNIT_MATCH_TYPE basic C_TRIG10_UNITS 0 C_TRIG10_TRIGGER_IN_WIDTH 8 C_TRIG10_UNIT_COUNTER_WIDTH 0 C_TRIG10_UNIT_MATCH_TYPE basic C_TRIG11_UNITS 0 C_TRIG11_TRIGGER_IN_WIDTH 8 C_TRIG11_UNIT_COUNTER_WIDTH 0 C_TRIG11_UNIT_MATCH_TYPE basic C_TRIG12_UNITS 0 C_TRIG12_TRIGGER_IN_WIDTH 8 C_TRIG12_UNIT_COUNTER_WIDTH 0 C_TRIG12_UNIT_MATCH_TYPE basic C_TRIG13_UNITS 0 C_TRIG13_TRIGGER_IN_WIDTH 8 C_TRIG13_UNIT_COUNTER_WIDTH 0 C_TRIG13_UNIT_MATCH_TYPE basic C_TRIG14_UNITS 0 C_TRIG14_TRIGGER_IN_WIDTH 8 C_TRIG14_UNIT_COUNTER_WIDTH 0 C_TRIG14_UNIT_MATCH_TYPE basic C_TRIG15_UNITS 0 C_TRIG15_TRIGGER_IN_WIDTH 8 C_TRIG15_UNIT_COUNTER_WIDTH 0 C_TRIG15_UNIT_MATCH_TYPE basic IPNAME chipscope_ila
Created elaborate directory hdl/cs_edk_port_mapper/


Unable to find Chipscope tools in the  %PATH%. Found Chipscope Installation from Registry
Chipscope Core Generator command : c:\Xilinx\ChipScope_Pro_9_1i\bin\nt\generate.exe ila -f=C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_ila_0.arg



ChipScope Pro Core Generator
  Version : 9.1i
  Build   : 09100.6.335.920


Reading arguments from file C:/work/fpga/dcc_v2p/implementation/cs_coregen_chipscope_ila_0.arg
Warning: Arguments from file will override command line arguments

Creating EDIF NetlistC:\work\fpga\dcc_v2p/implementation/chipscope_ila_0_wrapper/\cs_coregen_chipscope_ila_0.edn
Component Name: cs_coregen_chipscope_ila_0
Manufacturer ID: 1
Core Type: 2
Core Version: v9.1.1
Device Family: Virtex2P
SRL16 Type: SRLC16/E
RAM Type: 16384-bit block RAM
Clock Edge Used for Sampling: rising edge
RPM Usage: enabled
Trigger Output Port: enabled
Storage Qualification: enabled
Data Same as Trigger: true
  Data port is made up of the following trigger ports:
    Trigger Port 0
    Trigger Port 1
    Trigger Port 2
    Trigger Port 3
Aggregate Data Width: 167
Data Depth: 512
Enable Gap Recording: false
Enable Timestamp Recording: false
Number of Trigger Ports: 4
  Trigger Port 0 Width:32
  Trigger Port 1 Width:7
  Trigger Port 2 Width:64
  Trigger Port 3 Width:64
Number of Match Units: 8
  Match Unit 0 Info:
    Connection: Trigger Port 0
    Type: Basic
    Match Counter : enabled
    Match Counter Width: 16
  Match Unit 1 Info:
    Connection: Trigger Port 0
    Type: Basic
    Match Counter : enabled
    Match Counter Width: 16
  Match Unit 2 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 3 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 4 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 5 Info:
    Connection: Trigger Port 1
    Type: Basic w/edges
    Match Counter : disabled
  Match Unit 6 Info:
    Connection: Trigger Port 2
    Type: Basic
    Match Counter : disabled
  Match Unit 7 Info:
    Connection: Trigger Port 3
    Type: Basic
    Match Counter : disabled
Trigger Sequencer Type : Basic
  Number of trigger sequencer levels: 16
External capture : disabled
Force RPM Grid Usage: no
Resource Utilization Estimate   LUT:590    FF:861    BRAM:6

Warning: EDIF Netlist being generated

Post Processing EDIF netlist C:\work\fpga\dcc_v2p/implementation/chipscope_ila_0_wrapper/\cs_coregen_chipscope_ila_0.edn

Generating constraints file C:\work\fpga\dcc_v2p\implementation\chipscope_ila_0_wrapper\cs_coregen_chipscope_ila_0.ncf

Generating CDC file C:\work\fpga\dcc_v2p\implementation\chipscope_ila_0_wrapper\cs_coregen_chipscope_ila_0.cdc
-----------------------------------------------
**********************************************
Running XST for Chipscope-EDK Port Mapper core
**********************************************
-----------------------------------------------


*************************************************************
Successfully generated the Chipscope Core : cs_coregen_chipscope_ila_0
*************************************************************
**********************************************
**********************************************
**********************************************
**********************************************


Created elaborate directory


INFO: Chipscope core parameters not changed. Not regenerating core

Modify defaults ...

Creating stub ...



Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:chipscope_ila INSTANCE:chipscope_ila_0 - C:\work\fpga\dcc_v2p\system.mhs
line 331 - Copying (BBD-specified) netlist files.
IPNAME:chipscope_opb_iba INSTANCE:chipscope_opb_iba_0 -
C:\work\fpga\dcc_v2p\system.mhs line 354 - Copying (BBD-specified) netlist
files.

Managing cache ...


IPNAME:opb_v20 INSTANCE:mb_opb - C:\work\fpga\dcc_v2p\system.mhs line 87 -
Copying cache implementation netlist
IPNAME:opb_mdm INSTANCE:debug_module - C:\work\fpga\dcc_v2p\system.mhs line 95 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:ilmb - C:\work\fpga\dcc_v2p\system.mhs line 112 -
Copying cache implementation netlist
IPNAME:lmb_v10 INSTANCE:dlmb - C:\work\fpga\dcc_v2p\system.mhs line 120 -
Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:dlmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 128 - Copying cache implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:ilmb_cntlr - C:\work\fpga\dcc_v2p\system.mhs
line 137 - Copying cache implementation netlist
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
Copying cache implementation netlist
IPNAME:opb_uartlite INSTANCE:rs232_uart_1 - C:\work\fpga\dcc_v2p\system.mhs line
153 - Copying cache implementation netlist
IPNAME:mch_opb_ddr INSTANCE:ddr_512mb_64mx64_rank2_row13_col10_cl2_5 -
C:\work\fpga\dcc_v2p\system.mhs line 168 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:sysclk_inv - C:\work\fpga\dcc_v2p\system.mhs
line 212 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:clk90_inv - C:\work\fpga\dcc_v2p\system.mhs
line 221 - Copying cache implementation netlist
IPNAME:util_vector_logic INSTANCE:ddr_clk90_inv -
C:\work\fpga\dcc_v2p\system.mhs line 230 - Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_0 - C:\work\fpga\dcc_v2p\system.mhs line 239 -
Copying cache implementation netlist
IPNAME:dcm_module INSTANCE:dcm_1 - C:\work\fpga\dcc_v2p\system.mhs line 256 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:aes_accel_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 275 - Copying cache implementation netlist
IPNAME:aes_accel INSTANCE:aes_accel_0 - C:\work\fpga\dcc_v2p\system.mhs line 283
- Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_aes_accel_0 -
C:\work\fpga\dcc_v2p\system.mhs line 291 - Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:tlb_bram_0_to_microblaze_0 -
C:\work\fpga\dcc_v2p\system.mhs line 299 - Copying cache implementation netlist
IPNAME:tlb_bram INSTANCE:tlb_bram_0 - C:\work\fpga\dcc_v2p\system.mhs line 307 -
Copying cache implementation netlist
IPNAME:fsl_v20 INSTANCE:microblaze_0_to_tlb_bram_0 -
C:\work\fpga\dcc_v2p\system.mhs line 315 - Copying cache implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:lmb_bram - C:\work\fpga\dcc_v2p\system.mhs line 146 -
elaborating IP



Writing HDL for elaborated instances ...

Inserting wrapper level ...


