* Z:\mnt\design.r\spice\examples\ADA4860.asc
V1 +V 0 5
Vin IN 0 SINE(0 1 1K)
R1 N001 0 10K
R2 OUT N001 10K
V2 -V 0 -5
Rload OUT 0 10K
XU1 IN N001 +V -V OUT N002 ADA4860
V3 N002 0 -5
.tran 10m
.lib ADI1.lib
.backanno
.end
