
*** Running vivado
    with args -log uart_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source uart_top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source uart_top.tcl -notrace
Command: synth_design -top uart_top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14248
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1109.758 ; gain = 33.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'uart_top' [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk' [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/clk.v:22]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.runs/synth_1/.Xil/Vivado-18344-3115A0202/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.runs/synth_1/.Xil/Vivado-18344-3115A0202/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk' (2#1) [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/clk.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_tx.v:23]
	Parameter FREQ bound to: 50000000 - type: integer 
	Parameter BPS bound to: 9600 - type: integer 
	Parameter COUNTER_MAX bound to: 5207 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (3#1) [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_tx.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_rx.v:1]
	Parameter FREQ bound to: 50000000 - type: integer 
	Parameter BPS bound to: 9600 - type: integer 
	Parameter COUNTER_MAX bound to: 5207 - type: integer 
	Parameter SAMPLING_COUNT bound to: 7812 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_rx.v:1]
INFO: [Synth 8-6157] synthesizing module 'mirror' [C:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.srcs/sources_1/new/mirror.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mirror' (5#1) [C:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.srcs/sources_1/new/mirror.v:23]
INFO: [Synth 8-6155] done synthesizing module 'uart_top' (6#1) [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1163.410 ; gain = 87.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1163.410 ; gain = 87.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1163.410 ; gain = 87.438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1163.410 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKDIV/CLKGEN'
Finished Parsing XDC File [c:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'CLKDIV/CLKGEN'
Parsing XDC File [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc]
WARNING: [Vivado 12-584] No ports matched 'rx_data'. [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc:28]
CRITICAL WARNING: [Designutils 20-1307] Command '?set_property' is not supported in the xdc constraint file. [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc:36]
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc:40]
Finished Parsing XDC File [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/uart_top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/constrs_1/new/uart_top_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/uart_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/uart_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1293.812 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1293.812 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in. (constraint file  c:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for CLKDIV/CLKGEN. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'data' [C:/Users/yyuanaw/Downloads/UART_temp.xpr/UART_temp/UART_temp.srcs/sources_1/new/uart_rx.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 7     
	   2 Input    1 Bit        Muxes := 14    
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk_in'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |clk_wiz |     1|
|2     |CARRY4  |    16|
|3     |LUT1    |     2|
|4     |LUT2    |     4|
|5     |LUT3    |    46|
|6     |LUT4    |    13|
|7     |LUT5    |    14|
|8     |LUT6    |    30|
|9     |FDCE    |    77|
|10    |FDPE    |     7|
|11    |FDRE    |     6|
|12    |LD      |     8|
|13    |IBUF    |    12|
|14    |OBUF    |    11|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1293.812 ; gain = 87.438
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1293.812 ; gain = 217.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1301.656 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1301.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 5 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 1301.656 ; gain = 225.684
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/yyuanaw/UART_2020_temp/UART_2020_temp.runs/synth_1/uart_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file uart_top_utilization_synth.rpt -pb uart_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Dec 15 18:19:34 2023...
