
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.088193                       # Number of seconds simulated
sim_ticks                                 88193292000                       # Number of ticks simulated
final_tick                                88193292000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 371532                       # Simulator instruction rate (inst/s)
host_op_rate                                   612274                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              736497886                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669296                       # Number of bytes of host memory used
host_seconds                                   119.75                       # Real time elapsed on the host
sim_insts                                    44489711                       # Number of instructions simulated
sim_ops                                      73317858                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           22656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          451264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             473920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         22656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        45888                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           45888                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              354                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7405                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           717                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                717                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             256890                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            5116761                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5373651                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        256890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           256890                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          520312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               520312                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          520312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            256890                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           5116761                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              5893963                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    20877751                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     5816541                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           166                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           106                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59516902                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            37                       # TLB misses on write requests
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        176386584                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    44489711                       # Number of instructions committed
system.cpu.committedOps                      73317858                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              72795934                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   1967                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      944900                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      4232452                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     72795934                       # number of integer instructions
system.cpu.num_fp_insts                          1967                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads           163691607                       # number of times the integer registers were read
system.cpu.num_int_register_writes           63586401                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 3779                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1492                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads             27636615                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            24933069                       # number of times the CC registers were written
system.cpu.num_mem_refs                      26694285                       # number of memory refs
system.cpu.num_load_insts                    20877745                       # Number of load instructions
system.cpu.num_store_insts                    5816540                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  176386584                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           5574736                       # Number of branches fetched
system.cpu.op_class::No_OpClass                175846      0.24%      0.24% # Class of executed instruction
system.cpu.op_class::IntAlu                  45443769     61.98%     62.22% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     62.22% # Class of executed instruction
system.cpu.op_class::IntDiv                   1002994      1.37%     63.59% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     63.59% # Class of executed instruction
system.cpu.op_class::MemRead                 20877677     28.48%     92.07% # Class of executed instruction
system.cpu.op_class::MemWrite                 5816113      7.93%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  68      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                427      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   73317858                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           510.021429                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            26694292                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             45409                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            587.863463                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            759000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   510.021429                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.996136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          53433993                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         53433993                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     20839033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20839033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      5794366                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        5794366                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      26633399                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         26633399                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     26633399                       # number of overall hits
system.cpu.dcache.overall_hits::total        26633399                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        38718                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38718                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        22175                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22175                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        60893                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          60893                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        60893                       # number of overall misses
system.cpu.dcache.overall_misses::total         60893                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1064417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1064417000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    921426000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    921426000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1985843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1985843000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1985843000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1985843000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     20877751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20877751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      5816541                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     26694292                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     26694292                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     26694292                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     26694292                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001855                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003812                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002281                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002281                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002281                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002281                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 27491.528488                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27491.528488                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41552.468997                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 41552.468997                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32612.007948                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32612.007948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32612.007948                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32612.007948                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        43552                       # number of writebacks
system.cpu.dcache.writebacks::total             43552                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        38718                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        38718                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        22175                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        22175                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        60893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        60893                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        60893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        60893                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   1025699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1025699000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    899251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    899251000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   1924950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1924950000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   1924950000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1924950000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003812                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002281                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002281                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 26491.528488                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26491.528488                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40552.468997                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40552.468997                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31612.007948                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31612.007948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31612.007948                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31612.007948                       # average overall mshr miss latency
system.cpu.dcache.replacements                  44897                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           280.281546                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59516902                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          168126.841808                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            439000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   280.281546                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.547425                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.547425                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          310                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          272                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.605469                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         119034158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        119034158                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     59516548                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        59516548                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      59516548                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         59516548                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     59516548                       # number of overall hits
system.cpu.icache.overall_hits::total        59516548                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          354                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           354                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          354                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            354                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          354                       # number of overall misses
system.cpu.icache.overall_misses::total           354                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     57508000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     57508000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     57508000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     57508000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     57508000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     57508000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     59516902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59516902                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     59516902                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59516902                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     59516902                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59516902                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000006                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000006                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 162451.977401                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 162451.977401                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 162451.977401                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 162451.977401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 162451.977401                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 162451.977401                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks           44                       # number of writebacks
system.cpu.icache.writebacks::total                44                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          354                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          354                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          354                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          354                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          354                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     57154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     57154000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     57154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     57154000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     57154000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     57154000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 161451.977401                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 161451.977401                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 161451.977401                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 161451.977401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 161451.977401                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 161451.977401                       # average overall mshr miss latency
system.cpu.icache.replacements                     44                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2019.117629                       # Cycle average of tags in use
system.l2.tags.total_refs                      106188                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     24190                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.389748                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    428500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        1.541752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         11.097813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2006.478063                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000753                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.005419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.979726                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.985897                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         1884                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    873694                       # Number of tag accesses
system.l2.tags.data_accesses                   873694                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        43552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            43552                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks           44                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               44                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data             15484                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                15484                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data                249                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   249                       # number of ReadExReq hits
system.l2.ReadSharedReq_hits::cpu.data          21347                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             21347                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.data                 21596                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21596                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.data                21596                       # number of overall hits
system.l2.overall_hits::total                   21596                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             6442                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                6442                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              354                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data        17371                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           17371                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data               23813                       # number of demand (read+write) misses
system.l2.demand_misses::total                  24167                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                354                       # number of overall misses
system.l2.overall_misses::cpu.data              23813                       # number of overall misses
system.l2.overall_misses::total                 24167                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    685059000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     685059000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     56620000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56620000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    722131500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    722131500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      56620000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data    1407190500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1463810500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     56620000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data   1407190500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1463810500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        43552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        43552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks           44                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           44                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data         15484                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15484                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           6691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              6691                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            354                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data        38718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         38718                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             45409                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                45763                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            45409                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               45763                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.962786                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.962786                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.448654                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.448654                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.524411                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.528090                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.524411                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.528090                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 106342.595467                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106342.595467                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 159943.502825                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 159943.502825                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 41571.095504                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 41571.095504                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 159943.502825                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 59093.373367                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 60570.633509                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 159943.502825                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 59093.373367                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 60570.633509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                21734                       # number of writebacks
system.l2.writebacks::total                     21734                       # number of writebacks
system.l2.ReadExReq_mshr_misses::cpu.data         6442                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           6442                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          354                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data        17371                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        17371                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data          23813                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             24167                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data         23813                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            24167                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    620639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    620639000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     53080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     53080000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    548421500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    548421500                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     53080000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data   1169060500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1222140500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     53080000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data   1169060500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1222140500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.962786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.962786                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.448654                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.448654                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.524411                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.528090                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.524411                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.528090                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 96342.595467                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96342.595467                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 149943.502825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 149943.502825                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 31571.095504                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 31571.095504                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 149943.502825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 49093.373367                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 50570.633509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 149943.502825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 49093.373367                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 50570.633509                       # average overall mshr miss latency
system.l2.replacements                          22142                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  5969.919112                       # Cycle average of tags in use
system.l3.tags.total_refs                       46000                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                      8022                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      5.734231                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       46.615858                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        214.743266                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       5708.559988                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.005690                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.026214                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.696846                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.728750                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          6410                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2           33                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         6277                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024     0.782471                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    100050                       # Number of tag accesses
system.l3.tags.data_accesses                   100050                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks        21734                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total            21734                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 43                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    43                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.data          16719                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             16719                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.data                 16762                       # number of demand (read+write) hits
system.l3.demand_hits::total                    16762                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.data                16762                       # number of overall hits
system.l3.overall_hits::total                   16762                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data             6399                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                6399                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          354                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data          652                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            1006                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 354                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data                7051                       # number of demand (read+write) misses
system.l3.demand_misses::total                   7405                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                354                       # number of overall misses
system.l3.overall_misses::cpu.data               7051                       # number of overall misses
system.l3.overall_misses::total                  7405                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data    542883500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total     542883500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst     48832000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data    164420000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    213252000                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst      48832000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data     707303500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        756135500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst     48832000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data    707303500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       756135500                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks        21734                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total        21734                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data           6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              6442                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          354                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data        17371                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total         17725                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               354                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data             23813                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                24167                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              354                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data            23813                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               24167                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.993325                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.993325                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.037534                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.056756                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst                1                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.296099                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.306410                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst               1                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.296099                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.306410                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 84838.802938                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84838.802938                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 137943.502825                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 252177.914110                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 211980.119284                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 137943.502825                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 100312.508864                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 102111.478731                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 137943.502825                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 100312.508864                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 102111.478731                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                  717                       # number of writebacks
system.l3.writebacks::total                       717                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks           14                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            14                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data         6399                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total           6399                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          354                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data          652                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         1006                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            354                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data           7051                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              7405                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           354                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data          7051                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             7405                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data    478893500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total    478893500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     45292000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data    157900000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    203192000                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     45292000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data    636793500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    682085500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     45292000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data    636793500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    682085500                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.993325                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.993325                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.037534                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.056756                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.296099                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.306410                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.296099                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.306410                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 74838.802938                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74838.802938                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 127943.502825                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 242177.914110                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 201980.119284                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 127943.502825                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 90312.508864                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 92111.478731                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 127943.502825                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 90312.508864                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 92111.478731                       # average overall mshr miss latency
system.l3.replacements                           1612                       # number of replacements
system.membus.snoop_filter.tot_requests          8366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          961                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1006                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          717                       # Transaction distribution
system.membus.trans_dist::CleanEvict               81                       # Transaction distribution
system.membus.trans_dist::ReadExReq              6399                       # Transaction distribution
system.membus.trans_dist::ReadExResp             6399                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1006                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port        15608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        15608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15608                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port       519808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       519808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  519808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7405                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7405    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7405                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11238000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           37029000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             39072                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        65286                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           44                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2581                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15484                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15484                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             6691                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            6691                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           354                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        38718                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          752                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       166683                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                167435                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        25472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      5693504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5718976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           22970                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1390976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           129158                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            3.177844                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.382383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 106188     82.22%     82.22% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  22970     17.78%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             129158                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           96690000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            531000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          75855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests        46014                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        21847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops            828                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops          828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  88193292000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp             17725                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        22451                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            1008                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            6442                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq        17725                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side        70181                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side      2937664                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            1612                       # Total snoops (count)
system.tol3bus.snoopTraffic                     45888                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            25779                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.032119                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.176320                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  24951     96.79%     96.79% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    828      3.21%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              25779                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           44741000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy          36250500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
