digraph Queue {
stylesheet = "styles.css"
rankdir="LR" 

subgraph cluster_Queue {
  label="Queue"
  URL=""
  bgcolor="#FFF8DC"
  cluster_Queue_clock [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="clock" rank="0"]
     
cluster_Queue_reset [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="reset" rank="0"]
     
cluster_Queue_io_enq_valid [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_enq_valid" rank="0"]
     
cluster_Queue_io_enq_bits_data [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_enq_bits_data" rank="0"]
     
cluster_Queue_io_deq_ready [shape = "rectangle" style="filled" fillcolor="#CCCCCC" label="io_deq_ready" rank="0"]
     
cluster_Queue_io_enq_ready [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_enq_ready" rank="1000"]
     
cluster_Queue_io_deq_valid [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_deq_valid" rank="1000"]
     
cluster_Queue_io_deq_bits_data [shape = "rectangle" style="filled" fillcolor="#E0FFFF" label="io_deq_bits_data" rank="1000"]
     

struct_cluster_Queue__T_data [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#DA70D6">
  <TR>
    <TD>Mem _T_data </TD>
  </TR>
    
<TR><TD>read port _T_22</TD></TR>
            
<TR><TD PORT="_T_22_en">en</TD></TR>
          
<TR><TD PORT="_T_22_addr">addr</TD></TR>
          
<TR><TD PORT="_T_22_data">data</TD></TR>
          
<TR><TD PORT="_T_22_clk">clk</TD></TR>
    
<TR><TD>write port _T_12</TD></TR>
            
<TR><TD PORT="_T_12_en">en</TD></TR>
          
<TR><TD PORT="_T_12_addr">addr</TD></TR>
          
<TR><TD PORT="_T_12_data">data</TD></TR>
          
<TR><TD PORT="_T_12_mask">mask</TD></TR>
          
<TR><TD PORT="_T_12_clk">clk</TD></TR>
    
</TABLE>>];
    
struct_cluster_Queue__T_1 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>_T_1</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_Queue__T_2 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>_T_2</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
struct_cluster_Queue__T_3 [shape="plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#FFE4B5">
  <TR>
    <TD PORT="in">&#x25cf;</TD>
    <TD>_T_3</TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];

op_not_956 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_957 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_958 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_or_959 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > or </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_960 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_961 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_962 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_963 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2078446421 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_964 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_965 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_966 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1704152675 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_1712350274 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_369414843 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_967 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_968 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_969 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2035774604 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_970 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_971 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_972 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

op_add_973 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > add </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

mux_377618580 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_813476380 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_188924176 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_974 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_975 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_976 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_977 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_tail_978 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > tail </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD>1</TD>
  </TR>
</TABLE>>];
       

op_add_979 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > add </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">1</TD>
  </TR>
</TABLE>>];
       

mux_313205820 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_427447446 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_neq_980 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > neq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_369414843 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_981 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_982 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_983 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2035774604 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_984 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_985 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_188924176 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_986 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_987 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_988 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_989 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_369414843 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_990 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_991 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_992 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2035774604 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_993 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_994 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_Queue_lit995 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

mux_369414843 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_996 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_eq_997 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > eq </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_not_998 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD > not </TD>
    <TD PORT="out">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

mux_2035774604 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#AFEEEE">
  <TR>
    <TD PORT="in1">0</TD>
    <TD ROWSPAN="2" PORT="select">a?</TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_999 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       

op_and_1000 [shape = "plaintext" label=<
<TABLE BORDER="0" CELLBORDER="1" CELLSPACING="0" CELLPADDING="4" BGCOLOR="#D8BFD8">
  <TR>
    <TD PORT="in1">&#x25cf;</TD>
    <TD ROWSPAN="2" > and </TD>
    <TD ROWSPAN="2" PORT="out">&#x25cf;</TD>
  </TR>
  <TR>
    <TD PORT="in2">&#x25cf;</TD>
  </TR>
</TABLE>>];
       
cluster_Queue_lit1001 [shape="circle" style="filled" BGCOLOR="#C0C0C0" label="1"]
     

  op_eq_975:out -> op_and_974:in1
  cluster_Queue_io_enq_bits_data -> struct_cluster_Queue__T_data:_T_12_data
  struct_cluster_Queue__T_2:out -> op_eq_968:in2
  mux_188924176:out -> mux_813476380:select
  cluster_Queue_io_enq_ready -> op_and_984:in1
  struct_cluster_Queue__T_data:_T_22_data -> mux_2078446421:in2
  cluster_Queue_io_deq_valid -> op_and_989:in2
  struct_cluster_Queue__T_3:out -> op_and_957:in2
  cluster_Queue_io_enq_valid -> op_and_994:in2
  cluster_Queue_io_enq_ready -> op_and_971:in1
  struct_cluster_Queue__T_1:out -> op_eq_982:in1
  cluster_Queue_reset -> mux_1704152675:select
  cluster_Queue_io_enq_ready -> op_and_993:in1
  struct_cluster_Queue__T_2:out -> op_eq_987:in2
  op_and_1000:out -> mux_369414843:in2
  op_not_960:out -> op_or_959:in2
  cluster_Queue_lit995 -> struct_cluster_Queue__T_data:_T_22_en
  mux_427447446:out -> mux_313205820:in2
  struct_cluster_Queue__T_1:out -> op_eq_958:in1
  struct_cluster_Queue__T_1:out -> op_add_973:in1
  cluster_Queue_io_enq_valid -> op_and_999:in2
  op_and_961:out -> op_not_960:in1
  cluster_Queue_io_enq_bits_data -> mux_2078446421:in1
  cluster_Queue_io_enq_ready -> op_and_994:in1
  mux_369414843:out -> op_neq_980:in1
  struct_cluster_Queue__T_3:out -> op_not_992:in1
  op_not_969:out -> op_and_967:in2
  struct_cluster_Queue__T_2:out -> op_eq_997:in2
  op_add_973:out -> op_tail_972:in1
  op_not_956:out -> cluster_Queue_io_enq_ready
  mux_2035774604:out -> mux_369414843:in1
  op_eq_982:out -> op_and_981:in1
  op_not_988:out -> op_and_986:in2
  struct_cluster_Queue__T_2:out -> op_eq_965:in2
  op_eq_991:out -> op_and_990:in1
  op_or_959:out -> cluster_Queue_io_deq_valid
  struct_cluster_Queue__T_2:out -> op_eq_962:in2
  mux_2078446421:out -> cluster_Queue_io_deq_bits_data
  cluster_Queue_io_enq_ready -> op_and_1000:in1
  op_tail_972:out -> mux_1712350274:in1
  op_neq_980:out -> mux_427447446:select
  struct_cluster_Queue__T_3:out -> mux_427447446:in2
  struct_cluster_Queue__T_3:out -> op_not_983:in1
  struct_cluster_Queue__T_2:out -> struct_cluster_Queue__T_data:_T_22_addr
  cluster_Queue_io_enq_ready -> op_and_985:in1
  mux_377618580:out -> struct_cluster_Queue__T_2:in
  op_tail_978:out -> mux_813476380:in1
  op_eq_958:out -> op_and_957:in1
  struct_cluster_Queue__T_1:out -> op_eq_968:in1
  cluster_Queue_io_deq_valid -> op_and_977:in2
  cluster_Queue_io_deq_ready -> op_and_989:in1
  struct_cluster_Queue__T_1:out -> op_eq_987:in1
  mux_369414843:out -> mux_1712350274:select
  cluster_Queue_lit1001 -> struct_cluster_Queue__T_data:_T_12_mask
  op_not_998:out -> op_and_996:in2
  struct_cluster_Queue__T_1:out -> op_eq_965:in1
  op_not_966:out -> op_and_964:in2
  struct_cluster_Queue__T_2:out -> op_eq_975:in2
  cluster_Queue_clock -> struct_cluster_Queue__T_data:_T_12_clk
  struct_cluster_Queue__T_3:out -> op_not_969:in1
  struct_cluster_Queue__T_3:out -> op_not_988:in1
  op_and_957:out -> op_not_956:in1
  op_and_996:out -> mux_369414843:select
  cluster_Queue_io_enq_valid -> op_or_959:in1
  mux_369414843:out -> mux_427447446:in1
  op_and_989:out -> mux_188924176:in2
  cluster_Queue_io_enq_ready -> op_and_999:in1
  cluster_Queue_io_enq_valid -> op_and_970:in2
  op_eq_968:out -> op_and_967:in1
  cluster_Queue_io_deq_ready -> mux_2035774604:select
  cluster_Queue_clock -> struct_cluster_Queue__T_data:_T_22_clk
  mux_1712350274:out -> mux_1704152675:in2
  op_eq_987:out -> op_and_986:in1
  struct_cluster_Queue__T_1:out -> op_eq_997:in1
  op_not_976:out -> op_and_974:in2
  struct_cluster_Queue__T_1:out -> op_eq_975:in1
  struct_cluster_Queue__T_1:out -> struct_cluster_Queue__T_data:_T_12_addr
  cluster_Queue_io_enq_valid -> op_and_993:in2
  op_not_963:out -> op_and_961:in2
  op_and_999:out -> mux_2035774604:in2
  struct_cluster_Queue__T_2:out -> op_eq_982:in2
  struct_cluster_Queue__T_3:out -> op_not_998:in1
  struct_cluster_Queue__T_3:out -> op_not_966:in1
  struct_cluster_Queue__T_1:out -> op_eq_962:in1
  cluster_Queue_reset -> mux_313205820:select
  struct_cluster_Queue__T_2:out -> op_eq_991:in2
  op_and_964:out -> mux_2078446421:select
  cluster_Queue_reset -> mux_377618580:select
  cluster_Queue_io_deq_ready -> op_and_977:in1
  mux_813476380:out -> mux_377618580:in2
  mux_369414843:out -> struct_cluster_Queue__T_data:_T_12_en
  op_eq_997:out -> op_and_996:in1
  mux_1704152675:out -> struct_cluster_Queue__T_1:in
  op_eq_965:out -> op_and_964:in1
  mux_313205820:out -> struct_cluster_Queue__T_3:in
  struct_cluster_Queue__T_2:out -> op_eq_958:in2
  cluster_Queue_io_enq_valid -> op_and_984:in2
  mux_188924176:out -> op_neq_980:in2
  struct_cluster_Queue__T_3:out -> op_not_976:in1
  op_not_983:out -> op_and_981:in2
  op_eq_962:out -> op_and_961:in1
  op_and_986:out -> mux_188924176:select
  cluster_Queue_io_enq_valid -> op_and_971:in2
  struct_cluster_Queue__T_2:out -> op_add_979:in1
  struct_cluster_Queue__T_2:out -> mux_813476380:in2
  cluster_Queue_io_enq_ready -> op_and_970:in1
  struct_cluster_Queue__T_1:out -> mux_1712350274:in2
  cluster_Queue_io_enq_valid -> op_and_1000:in2
  struct_cluster_Queue__T_1:out -> op_eq_991:in1
  op_add_979:out -> op_tail_978:in1
  cluster_Queue_io_enq_valid -> op_and_985:in2
  struct_cluster_Queue__T_3:out -> op_not_963:in1
  op_not_992:out -> op_and_990:in2
  
  
}
     
}
