{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720108972548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720108972548 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:02:52 2024 " "Processing started: Thu Jul 04 13:02:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720108972548 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720108972548 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador " "Command: quartus_map --read_settings_files=on --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720108972548 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720108973135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/temporizador/temporizador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/temporizador/temporizador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Temporizador-arch " "Found design unit 1: Temporizador-arch" {  } { { "../Temporizador/Temporizador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Temporizador/Temporizador.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973697 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temporizador " "Found entity 1: Temporizador" {  } { { "../Temporizador/Temporizador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Temporizador/Temporizador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/singlerom/singlerom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/singlerom/singlerom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SingleROM-arch " "Found design unit 1: SingleROM-arch" {  } { { "../SingleROM/SingleROM.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/SingleROM/SingleROM.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973700 ""} { "Info" "ISGN_ENTITY_NAME" "1 SingleROM " "Found entity 1: SingleROM" {  } { { "../SingleROM/SingleROM.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/SingleROM/SingleROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/registrador/registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/registrador/registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-arch " "Found design unit 1: Registrador-arch" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973702 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/fileira/fileira.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/fileira/fileira.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fileira-Behavioral " "Found design unit 1: Fileira-Behavioral" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973704 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fileira " "Found entity 1: Fileira" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/emergencia/emergencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/emergencia/emergencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Emergencia-arch " "Found design unit 1: Emergencia-arch" {  } { { "../Emergencia/Emergencia.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Emergencia/Emergencia.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973707 ""} { "Info" "ISGN_ENTITY_NAME" "1 Emergencia " "Found entity 1: Emergencia" {  } { { "../Emergencia/Emergencia.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Emergencia/Emergencia.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/divclock/divclock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/divclock/divclock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DivClock-Behavioral " "Found design unit 1: DivClock-Behavioral" {  } { { "../DivClock/DivClock.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/DivClock/DivClock.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973711 ""} { "Info" "ISGN_ENTITY_NAME" "1 DivClock " "Found entity 1: DivClock" {  } { { "../DivClock/DivClock.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/DivClock/DivClock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/datapath/datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/datapath/datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Datapath-arch " "Found design unit 1: Datapath-arch" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973713 ""} { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../Datapath/Datapath.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-arch " "Found design unit 1: Controladora-arch" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973716 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/comparador/comparador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/comparador/comparador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Comparador-arch " "Found design unit 1: Comparador-arch" {  } { { "../Comparador/Comparador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Comparador/Comparador.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973720 ""} { "Info" "ISGN_ENTITY_NAME" "1 Comparador " "Found entity 1: Comparador" {  } { { "../Comparador/Comparador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Comparador/Comparador.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/bcd_7swd/bcd_7swd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/administrador/documents/ufmg/5_periodo/lsd/tp_elevador/bcd_7swd/bcd_7swd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bcd_7sWd-arch " "Found design unit 1: Bcd_7sWd-arch" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973721 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bcd_7sWd " "Found entity 1: Bcd_7sWd" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Elevador-arch " "Found design unit 1: Elevador-arch" {  } { { "Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973725 ""} { "Info" "ISGN_ENTITY_NAME" "1 Elevador " "Found entity 1: Elevador" {  } { { "Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_elevador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_elevador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_Elevador-arch " "Found design unit 1: tb_Elevador-arch" {  } { { "tb_Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/tb_Elevador.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973728 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_Elevador " "Found entity 1: tb_Elevador" {  } { { "tb_Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/tb_Elevador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108973728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108973728 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Elevador " "Elaborating entity \"Elevador\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720108973824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivClock DivClock:INST_DivClock " "Elaborating entity \"DivClock\" for hierarchy \"DivClock:INST_DivClock\"" {  } { { "Elevador.vhd" "INST_DivClock" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:INST_Controladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:INST_Controladora\"" {  } { { "Elevador.vhd" "INST_Controladora" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SIG_IN_emerg Controladora.vhd(180) " "VHDL Process Statement warning at Controladora.vhd(180): signal \"SIG_IN_emerg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973857 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_RegAndar_Load Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_RegAndar_Load\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973857 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_FilaAndar_Add Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_FilaAndar_Add\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973857 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_FilaAndar_Remove Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_FilaAndar_Remove\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Temp_Start Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Temp_Start\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Temp_Reset Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Temp_Reset\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Emerg_SigOUT Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Emerg_SigOUT\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Motor_Subir Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Motor_Subir\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Motor_Descer Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Motor_Descer\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "FSM_Motor_Porta Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"FSM_Motor_Porta\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIG_IN_emerg Controladora.vhd(51) " "VHDL Process Statement warning at Controladora.vhd(51): inferring latch(es) for signal or variable \"SIG_IN_emerg\", which holds its previous value in one or more paths through the process" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1720108973858 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIG_IN_emerg Controladora.vhd(51) " "Inferred latch for \"SIG_IN_emerg\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Motor_Porta Controladora.vhd(51) " "Inferred latch for \"FSM_Motor_Porta\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Motor_Descer Controladora.vhd(51) " "Inferred latch for \"FSM_Motor_Descer\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Motor_Subir Controladora.vhd(51) " "Inferred latch for \"FSM_Motor_Subir\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Emerg_SigOUT Controladora.vhd(51) " "Inferred latch for \"FSM_Emerg_SigOUT\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Temp_Reset Controladora.vhd(51) " "Inferred latch for \"FSM_Temp_Reset\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_Temp_Start Controladora.vhd(51) " "Inferred latch for \"FSM_Temp_Start\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973860 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_FilaAndar_Remove Controladora.vhd(51) " "Inferred latch for \"FSM_FilaAndar_Remove\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973861 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_FilaAndar_Add Controladora.vhd(51) " "Inferred latch for \"FSM_FilaAndar_Add\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973861 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FSM_RegAndar_Load Controladora.vhd(51) " "Inferred latch for \"FSM_RegAndar_Load\" at Controladora.vhd(51)" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 51 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1720108973861 "|Elevador|Controladora:INST_Controladora"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:INST_Datapath " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:INST_Datapath\"" {  } { { "Elevador.vhd" "INST_Datapath" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Temporizador Datapath:INST_Datapath\|Temporizador:INST_Temporizador " "Elaborating entity \"Temporizador\" for hierarchy \"Datapath:INST_Datapath\|Temporizador:INST_Temporizador\"" {  } { { "../Datapath/Datapath.vhd" "INST_Temporizador" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SingleROM Datapath:INST_Datapath\|SingleROM:INST_ROM_RefPeso " "Elaborating entity \"SingleROM\" for hierarchy \"Datapath:INST_Datapath\|SingleROM:INST_ROM_RefPeso\"" {  } { { "../Datapath/Datapath.vhd" "INST_ROM_RefPeso" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual " "Elaborating entity \"Registrador\" for hierarchy \"Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\"" {  } { { "../Datapath/Datapath.vhd" "INST_Reg_A_Atual" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Datapath:INST_Datapath\|Registrador:INST_Reg_Peso " "Elaborating entity \"Registrador\" for hierarchy \"Datapath:INST_Datapath\|Registrador:INST_Reg_Peso\"" {  } { { "../Datapath/Datapath.vhd" "INST_Reg_Peso" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fileira Datapath:INST_Datapath\|Fileira:INST_Fila_Andar " "Elaborating entity \"Fileira\" for hierarchy \"Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\"" {  } { { "../Datapath/Datapath.vhd" "INST_Fila_Andar" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973947 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "zeros_vector Fileira.vhd(28) " "VHDL Signal Declaration warning at Fileira.vhd(28): used explicit default value for signal \"zeros_vector\" because signal was never assigned a value" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1720108973950 "|Elevador|Datapath:INST_Datapath|Fileira:INST_Fila_Andar"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros_vector Fileira.vhd(70) " "VHDL Process Statement warning at Fileira.vhd(70): signal \"zeros_vector\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973950 "|Elevador|Datapath:INST_Datapath|Fileira:INST_Fila_Andar"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emergencia Datapath:INST_Datapath\|Emergencia:INST_Emergencia " "Elaborating entity \"Emergencia\" for hierarchy \"Datapath:INST_Datapath\|Emergencia:INST_Emergencia\"" {  } { { "../Datapath/Datapath.vhd" "INST_Emergencia" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Datapath:INST_Datapath\|Comparador:INST_Comp_Andar " "Elaborating entity \"Comparador\" for hierarchy \"Datapath:INST_Datapath\|Comparador:INST_Comp_Andar\"" {  } { { "../Datapath/Datapath.vhd" "INST_Comp_Andar" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparador Datapath:INST_Datapath\|Comparador:INST_Comp_Peso " "Elaborating entity \"Comparador\" for hierarchy \"Datapath:INST_Datapath\|Comparador:INST_Comp_Peso\"" {  } { { "../Datapath/Datapath.vhd" "INST_Comp_Peso" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7sWd Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso " "Elaborating entity \"Bcd_7sWd\" for hierarchy \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\"" {  } { { "../Datapath/Datapath.vhd" "INST_Display_Peso" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973962 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parse_saida BCD_7sWd.vhd(39) " "VHDL Process Statement warning at BCD_7sWd.vhd(39): signal \"parse_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973967 "|Elevador|Datapath:INST_Datapath|Bcd_7sWd:INST_Display_Peso"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parse_saida BCD_7sWd.vhd(67) " "VHDL Process Statement warning at BCD_7sWd.vhd(67): signal \"parse_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973967 "|Elevador|Datapath:INST_Datapath|Bcd_7sWd:INST_Display_Peso"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bcd_7sWd Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I " "Elaborating entity \"Bcd_7sWd\" for hierarchy \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\"" {  } { { "../Datapath/Datapath.vhd" "INST_Display_I" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Datapath/Datapath.vhd" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108973970 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parse_saida BCD_7sWd.vhd(39) " "VHDL Process Statement warning at BCD_7sWd.vhd(39): signal \"parse_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973971 "|Elevador|Datapath:INST_Datapath|Bcd_7sWd:INST_Display_I"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "parse_saida BCD_7sWd.vhd(67) " "VHDL Process Statement warning at BCD_7sWd.vhd(67): signal \"parse_saida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1720108973971 "|Elevador|Datapath:INST_Datapath|Bcd_7sWd:INST_Display_I"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "11 " "Inferred 11 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Mod0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Div0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Div0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|Mod1\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod1" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Mod0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Div0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Div0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|Mod1\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod1" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Mod0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Div0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Div0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_E\|Mod1\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "Mod1" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|Mod1\"" {  } { { "../Fileira/Fileira.vhd" "Mod1" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|Mod0\"" {  } { { "../Fileira/Fileira.vhd" "Mod0" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974599 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1720108974599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974671 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod0 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974672 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108974672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a5m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a5m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a5m " "Found entity 1: lpm_divide_a5m" {  } { { "db/lpm_divide_a5m.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_divide_a5m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_hkh " "Found entity 1: sign_div_unsign_hkh" {  } { { "db/sign_div_unsign_hkh.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/sign_div_unsign_hkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_40f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_40f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_40f " "Found entity 1: alt_u_div_40f" {  } { { "db/alt_u_div_40f.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/alt_u_div_40f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Div0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108974900 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Div0 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974900 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108974900 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108974900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2dm " "Found entity 1: lpm_divide_2dm" {  } { { "db/lpm_divide_2dm.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_divide_2dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qve " "Found entity 1: alt_u_div_qve" {  } { { "db/alt_u_div_qve.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/alt_u_div_qve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108974988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108974988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod1\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108975003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod1 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_Peso\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975003 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108975003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108975016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod0 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975016 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108975016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dkh " "Found entity 1: sign_div_unsign_dkh" {  } { { "db/sign_div_unsign_dkh.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/sign_div_unsign_dkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sve " "Found entity 1: alt_u_div_sve" {  } { { "db/alt_u_div_sve.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/alt_u_div_sve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975108 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Div0\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108975122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Div0 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975122 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108975122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0dm " "Found entity 1: lpm_divide_0dm" {  } { { "db/lpm_divide_0dm.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_divide_0dm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod1\"" {  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108975226 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod1 " "Instantiated megafunction \"Datapath:INST_Datapath\|Bcd_7sWd:INST_Display_I\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975226 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975226 ""}  } { { "../BCD_7sWd/BCD_7sWd.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/BCD_7sWd/BCD_7sWd.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108975226 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|lpm_divide:Mod1\"" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108975273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|lpm_divide:Mod1 " "Instantiated megafunction \"Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975274 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720108975274 ""}  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720108975274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720108975466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720108975466 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1720108976210 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1720108976210 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Emerg_SigOUT " "Latch Controladora:INST_Controladora\|FSM_Emerg_SigOUT has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S8 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S8" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Motor_Porta " "Latch Controladora:INST_Controladora\|FSM_Motor_Porta has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S2 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S2" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Motor_Subir " "Latch Controladora:INST_Controladora\|FSM_Motor_Subir has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S7 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S7" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Motor_Descer " "Latch Controladora:INST_Controladora\|FSM_Motor_Descer has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S8 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S8" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_FilaAndar_Add " "Latch Controladora:INST_Controladora\|FSM_FilaAndar_Add has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S5 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S5" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 21 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_FilaAndar_Remove " "Latch Controladora:INST_Controladora\|FSM_FilaAndar_Remove has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S5 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S5" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Temp_Start " "Latch Controladora:INST_Controladora\|FSM_Temp_Start has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S3 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S3" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 23 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Controladora:INST_Controladora\|FSM_Temp_Reset " "Latch Controladora:INST_Controladora\|FSM_Temp_Reset has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Controladora:INST_Controladora\|STATE.S0 " "Ports D and ENA on the latch are fed by the same signal Controladora:INST_Controladora\|STATE.S0" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1720108976278 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 24 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1720108976278 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ELV_Sobrepeso GND " "Pin \"ELV_Sobrepeso\" is stuck at GND" {  } { { "Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720108978077 "|Elevador|ELV_Sobrepeso"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720108978077 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720108979378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720108979378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4173 " "Implemented 4173 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "22 " "Implemented 22 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720108979659 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720108979659 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4090 " "Implemented 4090 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720108979659 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720108979659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720108979699 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:02:59 2024 " "Processing ended: Thu Jul 04 13:02:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720108979699 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720108979699 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720108979699 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720108979699 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720108980806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720108980807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:03:00 2024 " "Processing started: Thu Jul 04 13:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720108980807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720108980807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Elevador -c Elevador " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720108980807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720108980886 ""}
{ "Info" "0" "" "Project  = Elevador" {  } {  } 0 0 "Project  = Elevador" 0 0 "Fitter" 0 0 1720108980886 ""}
{ "Info" "0" "" "Revision = Elevador" {  } {  } 0 0 "Revision = Elevador" 0 0 "Fitter" 0 0 1720108980886 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1720108981068 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Elevador EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Elevador\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720108981097 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720108981119 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720108981119 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720108981210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720108981217 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720108981660 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720108981660 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720108981660 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "a:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/program files/altera/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 8384 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720108981685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "a:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/program files/altera/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 8385 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720108981685 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "a:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/program files/altera/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 8386 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720108981685 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720108981685 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1720108982196 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Elevador.sdc " "Synopsys Design Constraints File file not found: 'Elevador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720108982203 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720108982208 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720108982249 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ELV_Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node ELV_Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""}  } { { "a:/program files/altera/quartus/bin64/pin_planner.ppl" "" { PinPlanner "a:/program files/altera/quartus/bin64/pin_planner.ppl" { ELV_Clock } } } { "a:/program files/altera/quartus/bin64/Assignment Editor.qase" "" { Assignment "a:/program files/altera/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ELV_Clock" } } } } { "Elevador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/Elevador.vhd" 7 0 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ELV_Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720108982394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "DivClock:INST_DivClock\|clk_div  " "Automatically promoted node DivClock:INST_DivClock\|clk_div " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[0\] " "Destination node Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[0\]" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 28 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Registrador:INST_Reg_A_Atual|reg[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[1\] " "Destination node Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[1\]" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 28 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Registrador:INST_Reg_A_Atual|reg[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[2\] " "Destination node Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[2\]" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 28 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Registrador:INST_Reg_A_Atual|reg[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[3\] " "Destination node Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[3\]" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 28 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Registrador:INST_Reg_A_Atual|reg[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[4\] " "Destination node Datapath:INST_Datapath\|Registrador:INST_Reg_A_Atual\|reg\[4\]" {  } { { "../Registrador/Registrador.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Registrador/Registrador.vhd" 28 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Registrador:INST_Reg_A_Atual|reg[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|inicio\[0\] " "Destination node Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|inicio\[0\]" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 33 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Fileira:INST_Fila_Andar|inicio[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 301 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[0\] " "Destination node Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[0\]" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 33 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Fileira:INST_Fila_Andar|fileira_v[9][0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 268 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[1\] " "Destination node Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[1\]" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 33 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Fileira:INST_Fila_Andar|fileira_v[9][1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 267 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[2\] " "Destination node Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[2\]" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 33 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Fileira:INST_Fila_Andar|fileira_v[9][2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[3\] " "Destination node Datapath:INST_Datapath\|Fileira:INST_Fila_Andar\|fileira_v\[9\]\[3\]" {  } { { "../Fileira/Fileira.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Fileira/Fileira.vhd" 33 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Datapath:INST_Datapath|Fileira:INST_Fila_Andar|fileira_v[9][3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 265 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720108982394 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1720108982394 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1720108982394 ""}  } { { "../DivClock/DivClock.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/DivClock/DivClock.vhd" 20 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DivClock:INST_DivClock|clk_div } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 494 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720108982394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controladora:INST_Controladora\|Selector15~0  " "Automatically promoted node Controladora:INST_Controladora\|Selector15~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720108982396 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 54 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controladora:INST_Controladora|Selector15~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 3202 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720108982396 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Controladora:INST_Controladora\|Selector22~1  " "Automatically promoted node Controladora:INST_Controladora\|Selector22~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720108982396 ""}  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Controladora/Controladora.vhd" 54 -1 0 } } { "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "a:/program files/altera/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Controladora:INST_Controladora|Selector22~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 0 { 0 ""} 0 5167 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720108982396 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720108982678 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720108982680 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720108982681 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720108982683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720108982686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720108982689 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720108982689 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720108982690 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720108982774 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1720108982776 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720108982776 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720108982845 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720108984352 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720108985692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720108985722 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720108997214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720108997214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720108997582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1720109003480 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720109003480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720109009365 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1720109009368 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720109009368 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.08 " "Total time spent on timing analysis during the Fitter is 5.08 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1720109009450 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720109009458 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "61 " "Found 61 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_Emerg_SigOUT 0 " "Pin \"ELV_Emerg_SigOUT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_Motor_Porta 0 " "Pin \"ELV_Motor_Porta\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_Motor_Subir 0 " "Pin \"ELV_Motor_Subir\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_Motor_Descer 0 " "Pin \"ELV_Motor_Descer\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_Sobrepeso 0 " "Pin \"ELV_Sobrepeso\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[0\] 0 " "Pin \"ELV_DisplayPeso\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[1\] 0 " "Pin \"ELV_DisplayPeso\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[2\] 0 " "Pin \"ELV_DisplayPeso\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[3\] 0 " "Pin \"ELV_DisplayPeso\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[4\] 0 " "Pin \"ELV_DisplayPeso\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[5\] 0 " "Pin \"ELV_DisplayPeso\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[6\] 0 " "Pin \"ELV_DisplayPeso\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[7\] 0 " "Pin \"ELV_DisplayPeso\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[8\] 0 " "Pin \"ELV_DisplayPeso\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[9\] 0 " "Pin \"ELV_DisplayPeso\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[10\] 0 " "Pin \"ELV_DisplayPeso\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[11\] 0 " "Pin \"ELV_DisplayPeso\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[12\] 0 " "Pin \"ELV_DisplayPeso\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[13\] 0 " "Pin \"ELV_DisplayPeso\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[14\] 0 " "Pin \"ELV_DisplayPeso\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[15\] 0 " "Pin \"ELV_DisplayPeso\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[16\] 0 " "Pin \"ELV_DisplayPeso\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[17\] 0 " "Pin \"ELV_DisplayPeso\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[18\] 0 " "Pin \"ELV_DisplayPeso\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[19\] 0 " "Pin \"ELV_DisplayPeso\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[20\] 0 " "Pin \"ELV_DisplayPeso\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[21\] 0 " "Pin \"ELV_DisplayPeso\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[22\] 0 " "Pin \"ELV_DisplayPeso\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[23\] 0 " "Pin \"ELV_DisplayPeso\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[24\] 0 " "Pin \"ELV_DisplayPeso\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[25\] 0 " "Pin \"ELV_DisplayPeso\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[26\] 0 " "Pin \"ELV_DisplayPeso\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayPeso\[27\] 0 " "Pin \"ELV_DisplayPeso\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[0\] 0 " "Pin \"ELV_DisplayInterno\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[1\] 0 " "Pin \"ELV_DisplayInterno\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[2\] 0 " "Pin \"ELV_DisplayInterno\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[3\] 0 " "Pin \"ELV_DisplayInterno\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[4\] 0 " "Pin \"ELV_DisplayInterno\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[5\] 0 " "Pin \"ELV_DisplayInterno\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[6\] 0 " "Pin \"ELV_DisplayInterno\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[7\] 0 " "Pin \"ELV_DisplayInterno\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[8\] 0 " "Pin \"ELV_DisplayInterno\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[9\] 0 " "Pin \"ELV_DisplayInterno\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[10\] 0 " "Pin \"ELV_DisplayInterno\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[11\] 0 " "Pin \"ELV_DisplayInterno\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[12\] 0 " "Pin \"ELV_DisplayInterno\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayInterno\[13\] 0 " "Pin \"ELV_DisplayInterno\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[0\] 0 " "Pin \"ELV_DisplayExterno\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[1\] 0 " "Pin \"ELV_DisplayExterno\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[2\] 0 " "Pin \"ELV_DisplayExterno\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[3\] 0 " "Pin \"ELV_DisplayExterno\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[4\] 0 " "Pin \"ELV_DisplayExterno\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[5\] 0 " "Pin \"ELV_DisplayExterno\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[6\] 0 " "Pin \"ELV_DisplayExterno\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[7\] 0 " "Pin \"ELV_DisplayExterno\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[8\] 0 " "Pin \"ELV_DisplayExterno\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[9\] 0 " "Pin \"ELV_DisplayExterno\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[10\] 0 " "Pin \"ELV_DisplayExterno\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[11\] 0 " "Pin \"ELV_DisplayExterno\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[12\] 0 " "Pin \"ELV_DisplayExterno\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ELV_DisplayExterno\[13\] 0 " "Pin \"ELV_DisplayExterno\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720109009537 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1720109009537 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720109010159 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720109010291 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720109010977 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720109011310 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1720109011484 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/output_files/Elevador.fit.smsg " "Generated suppressed messages file C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/output_files/Elevador.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720109011792 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720109012441 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:03:32 2024 " "Processing ended: Thu Jul 04 13:03:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720109012441 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720109012441 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720109012441 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720109012441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720109013347 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720109013347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:03:33 2024 " "Processing started: Thu Jul 04 13:03:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720109013347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720109013347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Elevador -c Elevador " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720109013347 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720109014522 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720109014575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720109015022 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:03:35 2024 " "Processing ended: Thu Jul 04 13:03:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720109015022 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720109015022 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720109015022 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720109015022 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720109015610 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720109016028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:03:35 2024 " "Processing started: Thu Jul 04 13:03:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720109016028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720109016028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Elevador -c Elevador " "Command: quartus_sta Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720109016028 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1720109016116 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720109016259 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720109016279 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720109016279 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1720109016453 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Elevador.sdc " "Synopsys Design Constraints File file not found: 'Elevador.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1720109016492 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1720109016492 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DivClock:INST_DivClock\|clk_div DivClock:INST_DivClock\|clk_div " "create_clock -period 1.000 -name DivClock:INST_DivClock\|clk_div DivClock:INST_DivClock\|clk_div" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ELV_Clock ELV_Clock " "create_clock -period 1.000 -name ELV_Clock ELV_Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Controladora:INST_Controladora\|STATE.S8 Controladora:INST_Controladora\|STATE.S8 " "create_clock -period 1.000 -name Controladora:INST_Controladora\|STATE.S8 Controladora:INST_Controladora\|STATE.S8" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016502 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ELV_Emergencia ELV_Emergencia " "create_clock -period 1.000 -name ELV_Emergencia ELV_Emergencia" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016502 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016502 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1720109016512 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1720109016525 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720109016553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -136.365 " "Worst-case setup slack is -136.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -136.365     -9205.550 DivClock:INST_DivClock\|clk_div  " " -136.365     -9205.550 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.802        -7.766 ELV_Emergencia  " "   -3.802        -7.766 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.569        -3.569 Controladora:INST_Controladora\|STATE.S8  " "   -3.569        -3.569 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.787       -58.022 ELV_Clock  " "   -2.787       -58.022 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109016553 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.170 " "Worst-case hold slack is -4.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.170       -18.709 ELV_Emergencia  " "   -4.170       -18.709 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.017        -5.042 DivClock:INST_DivClock\|clk_div  " "   -4.017        -5.042 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.639        -8.206 Controladora:INST_Controladora\|STATE.S8  " "   -3.639        -8.206 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540        -2.540 ELV_Clock  " "   -2.540        -2.540 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109016563 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.329 " "Worst-case recovery slack is -0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016573 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.329        -3.171 DivClock:INST_DivClock\|clk_div  " "   -0.329        -3.171 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016573 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109016573 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.973 " "Worst-case removal slack is 0.973" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973         0.000 DivClock:INST_DivClock\|clk_div  " "    0.973         0.000 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 ELV_Clock  " "   -1.380       -34.380 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 ELV_Emergencia  " "   -1.222        -2.222 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -180.000 DivClock:INST_DivClock\|clk_div  " "   -0.500      -180.000 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 Controladora:INST_Controladora\|STATE.S8  " "   -0.500        -1.000 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109016577 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1720109017243 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1720109017245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720109017333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -61.760 " "Worst-case setup slack is -61.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -61.760     -4128.835 DivClock:INST_DivClock\|clk_div  " "  -61.760     -4128.835 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.329        -1.329 Controladora:INST_Controladora\|STATE.S8  " "   -1.329        -1.329 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.944        -1.876 ELV_Emergencia  " "   -0.944        -1.876 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.832       -11.631 ELV_Clock  " "   -0.832       -11.631 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109017337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.341 " "Worst-case hold slack is -2.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.341        -9.737 ELV_Emergencia  " "   -2.341        -9.737 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.247        -2.829 DivClock:INST_DivClock\|clk_div  " "   -2.247        -2.829 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787        -4.491 Controladora:INST_Controladora\|STATE.S8  " "   -1.787        -4.491 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.584        -1.584 ELV_Clock  " "   -1.584        -1.584 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109017348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.303 " "Worst-case recovery slack is 0.303" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.303         0.000 DivClock:INST_DivClock\|clk_div  " "    0.303         0.000 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109017355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.517 " "Worst-case removal slack is 0.517" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.517         0.000 DivClock:INST_DivClock\|clk_div  " "    0.517         0.000 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109017361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -34.380 ELV_Clock  " "   -1.380       -34.380 ELV_Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222        -2.222 ELV_Emergencia  " "   -1.222        -2.222 ELV_Emergencia " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -180.000 DivClock:INST_DivClock\|clk_div  " "   -0.500      -180.000 DivClock:INST_DivClock\|clk_div " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 Controladora:INST_Controladora\|STATE.S8  " "   -0.500        -1.000 Controladora:INST_Controladora\|STATE.S8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720109017365 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1720109018066 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720109018107 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720109018110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720109018232 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:03:38 2024 " "Processing ended: Thu Jul 04 13:03:38 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720109018232 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720109018232 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720109018232 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720109018232 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720109019145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720109019145 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:03:39 2024 " "Processing started: Thu Jul 04 13:03:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720109019145 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720109019145 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Elevador -c Elevador " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Elevador -c Elevador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720109019145 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "Elevador.vho\", \"Elevador_fast.vho Elevador_vhd.sdo Elevador_vhd_fast.sdo C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/simulation/modelsim/ simulation " "Generated files \"Elevador.vho\", \"Elevador_fast.vho\", \"Elevador_vhd.sdo\" and \"Elevador_vhd_fast.sdo\" in directory \"C:/Users/Administrador/Documents/UFMG/5_Periodo/LSD/TP_Elevador/Elevador/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1720109020947 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720109021031 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:03:41 2024 " "Processing ended: Thu Jul 04 13:03:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720109021031 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720109021031 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720109021031 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720109021031 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 47 s " "Quartus II Full Compilation was successful. 0 errors, 47 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720109021635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720109587194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720109587194 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 04 13:13:07 2024 " "Processing started: Thu Jul 04 13:13:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720109587194 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1720109587194 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp Elevador -c Elevador --netlist_type=state_machine " "Command: quartus_rpp Elevador -c Elevador --netlist_type=state_machine" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1720109587194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4425 " "Peak virtual memory: 4425 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720109587346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 04 13:13:07 2024 " "Processing ended: Thu Jul 04 13:13:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720109587346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720109587346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720109587346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1720109587346 ""}
