
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Dec  7 23:15:13 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source top.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 552.641 ; gain = 239.383
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15388
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1396.652 ; gain = 445.945
---------------------------------------------------------------------------------
WARNING: [Synth 8-11121] redeclaration of ANSI port 'clkDiv' is not allowed [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/clockDiv.v:27]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/clockDiv.v:31]
WARNING: [Synth 8-10714] extra semicolon is not allowed here in this dialect; use SystemVerilog mode instead [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/clockDiv.v:35]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'segments' is not allowed [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/hexTo7Segment.v:27]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'en' is not allowed [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/text_screen_gen.v:47]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'received' is not allowed [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/uart.v:35]
INFO: [Synth 8-11241] undeclared symbol 'up', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'down', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'left', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'right', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
INFO: [Synth 8-11241] undeclared symbol 'data_out', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:33]
INFO: [Synth 8-11241] undeclared symbol 'en1', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:33]
WARNING: [Synth 8-8895] 'data_out' is already implicitly declared on line 33 [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:35]
WARNING: [Synth 8-8895] 'en1' is already implicitly declared on line 33 [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:36]
INFO: [Synth 8-11241] undeclared symbol 'targetClk', assumed default net type 'wire' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:54]
WARNING: [Synth 8-8895] 'targetClk' is already implicitly declared on line 54 [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:68]
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'clockDiv' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clockDiv' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/clockDiv.v:23]
INFO: [Synth 8-6157] synthesizing module 'vga_controller' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/vga_controller.v:4]
INFO: [Synth 8-6155] done synthesizing module 'vga_controller' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/vga_controller.v:4]
INFO: [Synth 8-6157] synthesizing module 'text_screen_gen' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/text_screen_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'singlePulsers' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/singlePulsers.v:23]
INFO: [Synth 8-6155] done synthesizing module 'singlePulsers' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/singlePulsers.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'd' does not match port width (1) of module 'singlePulsers' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/text_screen_gen.v:51]
INFO: [Synth 8-6157] synthesizing module 'ascii_rom' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ascii_rom.v:3]
INFO: [Synth 8-3876] $readmem data file 'ascii5.txt' is read successfully [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ascii_rom.v:14]
INFO: [Synth 8-6155] done synthesizing module 'ascii_rom' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ascii_rom.v:3]
INFO: [Synth 8-6157] synthesizing module 'dual_port_ram' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:23]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4095]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4094]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4093]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4092]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4091]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4090]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4089]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4088]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4087]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4086]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4085]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4084]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4083]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4082]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4081]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4080]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4079]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4078]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4077]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4076]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4075]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4074]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4073]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4072]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4071]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4070]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4069]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4068]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4067]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4066]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4065]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4064]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4063]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4062]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4061]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4060]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4059]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4058]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4057]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4056]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4055]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4054]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4053]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4052]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4051]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4050]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4049]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4048]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4047]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4046]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4045]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4044]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4043]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4042]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4041]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4040]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4039]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4038]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4037]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4036]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4035]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4034]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4033]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4032]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4031]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4030]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4029]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4028]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4027]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4026]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4025]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4024]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4023]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4022]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4021]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4020]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4019]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4018]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4017]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4016]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4015]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4014]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4013]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4012]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4011]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4010]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4009]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4008]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4007]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4006]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4005]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4004]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4003]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4002]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4001]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[4000]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[3999]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[3998]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[3997]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'ram[3996]' is not inferred as ram due to incorrect usage [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:38]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'dual_port_ram' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/ram.v:23]
WARNING: [Synth 8-689] width (2) of port connection 'we' does not match port width (1) of module 'dual_port_ram' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/text_screen_gen.v:58]
INFO: [Synth 8-6155] done synthesizing module 'text_screen_gen' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/text_screen_gen.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'baudrate_gen' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/baudrate_gen.v:22]
INFO: [Synth 8-6155] done synthesizing module 'baudrate_gen' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/baudrate_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/receiver.v:45]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/receiver.v:23]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/transmitter.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/transmitter.v:49]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/transmitter.v:22]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/uart.v:23]
INFO: [Synth 8-6157] synthesizing module 'quadSevenSeg' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6157] synthesizing module 'hexTo7Segment' [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/hexTo7Segment.v:23]
INFO: [Synth 8-6155] done synthesizing module 'hexTo7Segment' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/hexTo7Segment.v:23]
WARNING: [Synth 8-567] referenced signal 'num0' should be on the sensitivity list [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:61]
WARNING: [Synth 8-567] referenced signal 'num1' should be on the sensitivity list [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:61]
WARNING: [Synth 8-567] referenced signal 'num2' should be on the sensitivity list [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:61]
WARNING: [Synth 8-567] referenced signal 'num3' should be on the sensitivity list [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:61]
INFO: [Synth 8-6155] done synthesizing module 'quadSevenSeg' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/quadSevenSeg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-6014] Unused sequential element tmp_display_reg was removed.  [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:62]
WARNING: [Synth 8-7137] Register display_out_reg in module top has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:61]
WARNING: [Synth 8-3848] Net up in module/entity top does not have driver. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-3848] Net down in module/entity top does not have driver. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-3848] Net left in module/entity top does not have driver. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-3848] Net right in module/entity top does not have driver. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/sources_1/new/top.v:32]
WARNING: [Synth 8-7129] Port set in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port up in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port down in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port left in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port right in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[7] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[6] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[5] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[4] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[3] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module text_screen_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module text_screen_gen is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2596.672 ; gain = 1645.965
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2614.016 ; gain = 1663.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2614.016 ; gain = 1663.309
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.506 . Memory (MB): peak = 2614.016 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc]
WARNING: [Vivado 12-584] No ports matched 'up'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'up'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'left'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'right'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'down'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja3'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'ja3'. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.srcs/constrs_1/new/const_text_gen.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:59 ; elapsed = 00:01:25 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 8     
	                8 Bit    Registers := 4105  
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input   12 Bit        Muxes := 1     
	   5 Input   12 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:38 ; elapsed = 00:02:18 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|ascii_rom   | rom        | 4096x8        | LUT            | 
|top         | p_0_out    | 4096x8        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:43 ; elapsed = 00:02:25 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:37 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:00 ; elapsed = 00:02:56 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:03:07 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:03:08 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:14 ; elapsed = 00:03:14 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:14 ; elapsed = 00:03:14 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:15 ; elapsed = 00:03:15 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:15 ; elapsed = 00:03:15 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     3|
|2     |CARRY4 |    33|
|3     |LUT1   |    62|
|4     |LUT2   |    89|
|5     |LUT3   |   106|
|6     |LUT4   |    88|
|7     |LUT5   |  3319|
|8     |LUT6   | 10550|
|9     |MUXF7  |  4395|
|10    |MUXF8  |  2187|
|11    |FDCE   |   140|
|12    |FDPE   |    23|
|13    |FDRE   | 33380|
|14    |LDC    |     8|
|15    |IBUF   |    13|
|16    |OBUF   |    28|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:15 ; elapsed = 00:03:15 . Memory (MB): peak = 2745.137 ; gain = 1794.430
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:50 ; elapsed = 00:03:08 . Memory (MB): peak = 2745.137 ; gain = 1663.309
Synthesis Optimization Complete : Time (s): cpu = 00:02:15 ; elapsed = 00:03:16 . Memory (MB): peak = 2745.137 ; gain = 1794.430
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.549 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6623 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'top' is not ideal for floorplanning, since the cellview 'dual_port_ram' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LDC => LDCE: 8 instances

Synth Design complete | Checksum: 58fdf348
INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 145 Warnings, 10 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:26 ; elapsed = 00:03:39 . Memory (MB): peak = 2745.137 ; gain = 2192.496
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Chula_Third_Year/HW_ProjectLab/project2/finalProjectHardwareSynLab2024/finalProjectHardwareSynLab2024.runs/synth_1/top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2745.137 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec  7 23:19:07 2024...
