
F7_UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007484  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007654  08007654  00017654  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080077c8  080077c8  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  080077c8  080077c8  000177c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080077d0  080077d0  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080077d0  080077d0  000177d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080077d4  080077d4  000177d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  080077d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004fbc  2000000c  080077e4  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00002500  20004fc8  080077e4  00024fc8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d5ff  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003c12  00000000  00000000  0003d63b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000017c8  00000000  00000000  00041250  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001600  00000000  00000000  00042a18  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0002a857  00000000  00000000  00044018  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001379f  00000000  00000000  0006e86f  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000ff475  00000000  00000000  0008200e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00181483  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000062d0  00000000  00000000  00181500  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000000c 	.word	0x2000000c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800763c 	.word	0x0800763c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000010 	.word	0x20000010
 800020c:	0800763c 	.word	0x0800763c

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295
 8000230:	f04f 30ff 	movne.w	r0, #4294967295
 8000234:	f000 b972 	b.w	800051c <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9e08      	ldr	r6, [sp, #32]
 8000256:	4604      	mov	r4, r0
 8000258:	4688      	mov	r8, r1
 800025a:	2b00      	cmp	r3, #0
 800025c:	d14b      	bne.n	80002f6 <__udivmoddi4+0xa6>
 800025e:	428a      	cmp	r2, r1
 8000260:	4615      	mov	r5, r2
 8000262:	d967      	bls.n	8000334 <__udivmoddi4+0xe4>
 8000264:	fab2 f282 	clz	r2, r2
 8000268:	b14a      	cbz	r2, 800027e <__udivmoddi4+0x2e>
 800026a:	f1c2 0720 	rsb	r7, r2, #32
 800026e:	fa01 f302 	lsl.w	r3, r1, r2
 8000272:	fa20 f707 	lsr.w	r7, r0, r7
 8000276:	4095      	lsls	r5, r2
 8000278:	ea47 0803 	orr.w	r8, r7, r3
 800027c:	4094      	lsls	r4, r2
 800027e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000282:	0c23      	lsrs	r3, r4, #16
 8000284:	fbb8 f7fe 	udiv	r7, r8, lr
 8000288:	fa1f fc85 	uxth.w	ip, r5
 800028c:	fb0e 8817 	mls	r8, lr, r7, r8
 8000290:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000294:	fb07 f10c 	mul.w	r1, r7, ip
 8000298:	4299      	cmp	r1, r3
 800029a:	d909      	bls.n	80002b0 <__udivmoddi4+0x60>
 800029c:	18eb      	adds	r3, r5, r3
 800029e:	f107 30ff 	add.w	r0, r7, #4294967295
 80002a2:	f080 811b 	bcs.w	80004dc <__udivmoddi4+0x28c>
 80002a6:	4299      	cmp	r1, r3
 80002a8:	f240 8118 	bls.w	80004dc <__udivmoddi4+0x28c>
 80002ac:	3f02      	subs	r7, #2
 80002ae:	442b      	add	r3, r5
 80002b0:	1a5b      	subs	r3, r3, r1
 80002b2:	b2a4      	uxth	r4, r4
 80002b4:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b8:	fb0e 3310 	mls	r3, lr, r0, r3
 80002bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002c0:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c4:	45a4      	cmp	ip, r4
 80002c6:	d909      	bls.n	80002dc <__udivmoddi4+0x8c>
 80002c8:	192c      	adds	r4, r5, r4
 80002ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80002ce:	f080 8107 	bcs.w	80004e0 <__udivmoddi4+0x290>
 80002d2:	45a4      	cmp	ip, r4
 80002d4:	f240 8104 	bls.w	80004e0 <__udivmoddi4+0x290>
 80002d8:	3802      	subs	r0, #2
 80002da:	442c      	add	r4, r5
 80002dc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002e0:	eba4 040c 	sub.w	r4, r4, ip
 80002e4:	2700      	movs	r7, #0
 80002e6:	b11e      	cbz	r6, 80002f0 <__udivmoddi4+0xa0>
 80002e8:	40d4      	lsrs	r4, r2
 80002ea:	2300      	movs	r3, #0
 80002ec:	e9c6 4300 	strd	r4, r3, [r6]
 80002f0:	4639      	mov	r1, r7
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d909      	bls.n	800030e <__udivmoddi4+0xbe>
 80002fa:	2e00      	cmp	r6, #0
 80002fc:	f000 80eb 	beq.w	80004d6 <__udivmoddi4+0x286>
 8000300:	2700      	movs	r7, #0
 8000302:	e9c6 0100 	strd	r0, r1, [r6]
 8000306:	4638      	mov	r0, r7
 8000308:	4639      	mov	r1, r7
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	fab3 f783 	clz	r7, r3
 8000312:	2f00      	cmp	r7, #0
 8000314:	d147      	bne.n	80003a6 <__udivmoddi4+0x156>
 8000316:	428b      	cmp	r3, r1
 8000318:	d302      	bcc.n	8000320 <__udivmoddi4+0xd0>
 800031a:	4282      	cmp	r2, r0
 800031c:	f200 80fa 	bhi.w	8000514 <__udivmoddi4+0x2c4>
 8000320:	1a84      	subs	r4, r0, r2
 8000322:	eb61 0303 	sbc.w	r3, r1, r3
 8000326:	2001      	movs	r0, #1
 8000328:	4698      	mov	r8, r3
 800032a:	2e00      	cmp	r6, #0
 800032c:	d0e0      	beq.n	80002f0 <__udivmoddi4+0xa0>
 800032e:	e9c6 4800 	strd	r4, r8, [r6]
 8000332:	e7dd      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000334:	b902      	cbnz	r2, 8000338 <__udivmoddi4+0xe8>
 8000336:	deff      	udf	#255	; 0xff
 8000338:	fab2 f282 	clz	r2, r2
 800033c:	2a00      	cmp	r2, #0
 800033e:	f040 808f 	bne.w	8000460 <__udivmoddi4+0x210>
 8000342:	1b49      	subs	r1, r1, r5
 8000344:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000348:	fa1f f885 	uxth.w	r8, r5
 800034c:	2701      	movs	r7, #1
 800034e:	fbb1 fcfe 	udiv	ip, r1, lr
 8000352:	0c23      	lsrs	r3, r4, #16
 8000354:	fb0e 111c 	mls	r1, lr, ip, r1
 8000358:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800035c:	fb08 f10c 	mul.w	r1, r8, ip
 8000360:	4299      	cmp	r1, r3
 8000362:	d907      	bls.n	8000374 <__udivmoddi4+0x124>
 8000364:	18eb      	adds	r3, r5, r3
 8000366:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036a:	d202      	bcs.n	8000372 <__udivmoddi4+0x122>
 800036c:	4299      	cmp	r1, r3
 800036e:	f200 80cd 	bhi.w	800050c <__udivmoddi4+0x2bc>
 8000372:	4684      	mov	ip, r0
 8000374:	1a59      	subs	r1, r3, r1
 8000376:	b2a3      	uxth	r3, r4
 8000378:	fbb1 f0fe 	udiv	r0, r1, lr
 800037c:	fb0e 1410 	mls	r4, lr, r0, r1
 8000380:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000384:	fb08 f800 	mul.w	r8, r8, r0
 8000388:	45a0      	cmp	r8, r4
 800038a:	d907      	bls.n	800039c <__udivmoddi4+0x14c>
 800038c:	192c      	adds	r4, r5, r4
 800038e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000392:	d202      	bcs.n	800039a <__udivmoddi4+0x14a>
 8000394:	45a0      	cmp	r8, r4
 8000396:	f200 80b6 	bhi.w	8000506 <__udivmoddi4+0x2b6>
 800039a:	4618      	mov	r0, r3
 800039c:	eba4 0408 	sub.w	r4, r4, r8
 80003a0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a4:	e79f      	b.n	80002e6 <__udivmoddi4+0x96>
 80003a6:	f1c7 0c20 	rsb	ip, r7, #32
 80003aa:	40bb      	lsls	r3, r7
 80003ac:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003b0:	ea4e 0e03 	orr.w	lr, lr, r3
 80003b4:	fa01 f407 	lsl.w	r4, r1, r7
 80003b8:	fa20 f50c 	lsr.w	r5, r0, ip
 80003bc:	fa21 f30c 	lsr.w	r3, r1, ip
 80003c0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003c4:	4325      	orrs	r5, r4
 80003c6:	fbb3 f9f8 	udiv	r9, r3, r8
 80003ca:	0c2c      	lsrs	r4, r5, #16
 80003cc:	fb08 3319 	mls	r3, r8, r9, r3
 80003d0:	fa1f fa8e 	uxth.w	sl, lr
 80003d4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d8:	fb09 f40a 	mul.w	r4, r9, sl
 80003dc:	429c      	cmp	r4, r3
 80003de:	fa02 f207 	lsl.w	r2, r2, r7
 80003e2:	fa00 f107 	lsl.w	r1, r0, r7
 80003e6:	d90b      	bls.n	8000400 <__udivmoddi4+0x1b0>
 80003e8:	eb1e 0303 	adds.w	r3, lr, r3
 80003ec:	f109 30ff 	add.w	r0, r9, #4294967295
 80003f0:	f080 8087 	bcs.w	8000502 <__udivmoddi4+0x2b2>
 80003f4:	429c      	cmp	r4, r3
 80003f6:	f240 8084 	bls.w	8000502 <__udivmoddi4+0x2b2>
 80003fa:	f1a9 0902 	sub.w	r9, r9, #2
 80003fe:	4473      	add	r3, lr
 8000400:	1b1b      	subs	r3, r3, r4
 8000402:	b2ad      	uxth	r5, r5
 8000404:	fbb3 f0f8 	udiv	r0, r3, r8
 8000408:	fb08 3310 	mls	r3, r8, r0, r3
 800040c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000410:	fb00 fa0a 	mul.w	sl, r0, sl
 8000414:	45a2      	cmp	sl, r4
 8000416:	d908      	bls.n	800042a <__udivmoddi4+0x1da>
 8000418:	eb1e 0404 	adds.w	r4, lr, r4
 800041c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000420:	d26b      	bcs.n	80004fa <__udivmoddi4+0x2aa>
 8000422:	45a2      	cmp	sl, r4
 8000424:	d969      	bls.n	80004fa <__udivmoddi4+0x2aa>
 8000426:	3802      	subs	r0, #2
 8000428:	4474      	add	r4, lr
 800042a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800042e:	fba0 8902 	umull	r8, r9, r0, r2
 8000432:	eba4 040a 	sub.w	r4, r4, sl
 8000436:	454c      	cmp	r4, r9
 8000438:	46c2      	mov	sl, r8
 800043a:	464b      	mov	r3, r9
 800043c:	d354      	bcc.n	80004e8 <__udivmoddi4+0x298>
 800043e:	d051      	beq.n	80004e4 <__udivmoddi4+0x294>
 8000440:	2e00      	cmp	r6, #0
 8000442:	d069      	beq.n	8000518 <__udivmoddi4+0x2c8>
 8000444:	ebb1 050a 	subs.w	r5, r1, sl
 8000448:	eb64 0403 	sbc.w	r4, r4, r3
 800044c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000450:	40fd      	lsrs	r5, r7
 8000452:	40fc      	lsrs	r4, r7
 8000454:	ea4c 0505 	orr.w	r5, ip, r5
 8000458:	e9c6 5400 	strd	r5, r4, [r6]
 800045c:	2700      	movs	r7, #0
 800045e:	e747      	b.n	80002f0 <__udivmoddi4+0xa0>
 8000460:	f1c2 0320 	rsb	r3, r2, #32
 8000464:	fa20 f703 	lsr.w	r7, r0, r3
 8000468:	4095      	lsls	r5, r2
 800046a:	fa01 f002 	lsl.w	r0, r1, r2
 800046e:	fa21 f303 	lsr.w	r3, r1, r3
 8000472:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000476:	4338      	orrs	r0, r7
 8000478:	0c01      	lsrs	r1, r0, #16
 800047a:	fbb3 f7fe 	udiv	r7, r3, lr
 800047e:	fa1f f885 	uxth.w	r8, r5
 8000482:	fb0e 3317 	mls	r3, lr, r7, r3
 8000486:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048a:	fb07 f308 	mul.w	r3, r7, r8
 800048e:	428b      	cmp	r3, r1
 8000490:	fa04 f402 	lsl.w	r4, r4, r2
 8000494:	d907      	bls.n	80004a6 <__udivmoddi4+0x256>
 8000496:	1869      	adds	r1, r5, r1
 8000498:	f107 3cff 	add.w	ip, r7, #4294967295
 800049c:	d22f      	bcs.n	80004fe <__udivmoddi4+0x2ae>
 800049e:	428b      	cmp	r3, r1
 80004a0:	d92d      	bls.n	80004fe <__udivmoddi4+0x2ae>
 80004a2:	3f02      	subs	r7, #2
 80004a4:	4429      	add	r1, r5
 80004a6:	1acb      	subs	r3, r1, r3
 80004a8:	b281      	uxth	r1, r0
 80004aa:	fbb3 f0fe 	udiv	r0, r3, lr
 80004ae:	fb0e 3310 	mls	r3, lr, r0, r3
 80004b2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b6:	fb00 f308 	mul.w	r3, r0, r8
 80004ba:	428b      	cmp	r3, r1
 80004bc:	d907      	bls.n	80004ce <__udivmoddi4+0x27e>
 80004be:	1869      	adds	r1, r5, r1
 80004c0:	f100 3cff 	add.w	ip, r0, #4294967295
 80004c4:	d217      	bcs.n	80004f6 <__udivmoddi4+0x2a6>
 80004c6:	428b      	cmp	r3, r1
 80004c8:	d915      	bls.n	80004f6 <__udivmoddi4+0x2a6>
 80004ca:	3802      	subs	r0, #2
 80004cc:	4429      	add	r1, r5
 80004ce:	1ac9      	subs	r1, r1, r3
 80004d0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004d4:	e73b      	b.n	800034e <__udivmoddi4+0xfe>
 80004d6:	4637      	mov	r7, r6
 80004d8:	4630      	mov	r0, r6
 80004da:	e709      	b.n	80002f0 <__udivmoddi4+0xa0>
 80004dc:	4607      	mov	r7, r0
 80004de:	e6e7      	b.n	80002b0 <__udivmoddi4+0x60>
 80004e0:	4618      	mov	r0, r3
 80004e2:	e6fb      	b.n	80002dc <__udivmoddi4+0x8c>
 80004e4:	4541      	cmp	r1, r8
 80004e6:	d2ab      	bcs.n	8000440 <__udivmoddi4+0x1f0>
 80004e8:	ebb8 0a02 	subs.w	sl, r8, r2
 80004ec:	eb69 020e 	sbc.w	r2, r9, lr
 80004f0:	3801      	subs	r0, #1
 80004f2:	4613      	mov	r3, r2
 80004f4:	e7a4      	b.n	8000440 <__udivmoddi4+0x1f0>
 80004f6:	4660      	mov	r0, ip
 80004f8:	e7e9      	b.n	80004ce <__udivmoddi4+0x27e>
 80004fa:	4618      	mov	r0, r3
 80004fc:	e795      	b.n	800042a <__udivmoddi4+0x1da>
 80004fe:	4667      	mov	r7, ip
 8000500:	e7d1      	b.n	80004a6 <__udivmoddi4+0x256>
 8000502:	4681      	mov	r9, r0
 8000504:	e77c      	b.n	8000400 <__udivmoddi4+0x1b0>
 8000506:	3802      	subs	r0, #2
 8000508:	442c      	add	r4, r5
 800050a:	e747      	b.n	800039c <__udivmoddi4+0x14c>
 800050c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000510:	442b      	add	r3, r5
 8000512:	e72f      	b.n	8000374 <__udivmoddi4+0x124>
 8000514:	4638      	mov	r0, r7
 8000516:	e708      	b.n	800032a <__udivmoddi4+0xda>
 8000518:	4637      	mov	r7, r6
 800051a:	e6e9      	b.n	80002f0 <__udivmoddi4+0xa0>

0800051c <__aeabi_idiv0>:
 800051c:	4770      	bx	lr
 800051e:	bf00      	nop

08000520 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000524:	4b04      	ldr	r3, [pc, #16]	; (8000538 <__NVIC_GetPriorityGrouping+0x18>)
 8000526:	68db      	ldr	r3, [r3, #12]
 8000528:	0a1b      	lsrs	r3, r3, #8
 800052a:	f003 0307 	and.w	r3, r3, #7
}
 800052e:	4618      	mov	r0, r3
 8000530:	46bd      	mov	sp, r7
 8000532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000536:	4770      	bx	lr
 8000538:	e000ed00 	.word	0xe000ed00

0800053c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800053c:	b480      	push	{r7}
 800053e:	b083      	sub	sp, #12
 8000540:	af00      	add	r7, sp, #0
 8000542:	4603      	mov	r3, r0
 8000544:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000546:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800054a:	2b00      	cmp	r3, #0
 800054c:	db0b      	blt.n	8000566 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	f003 021f 	and.w	r2, r3, #31
 8000554:	4907      	ldr	r1, [pc, #28]	; (8000574 <__NVIC_EnableIRQ+0x38>)
 8000556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800055a:	095b      	lsrs	r3, r3, #5
 800055c:	2001      	movs	r0, #1
 800055e:	fa00 f202 	lsl.w	r2, r0, r2
 8000562:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000566:	bf00      	nop
 8000568:	370c      	adds	r7, #12
 800056a:	46bd      	mov	sp, r7
 800056c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000570:	4770      	bx	lr
 8000572:	bf00      	nop
 8000574:	e000e100 	.word	0xe000e100

08000578 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000578:	b480      	push	{r7}
 800057a:	b083      	sub	sp, #12
 800057c:	af00      	add	r7, sp, #0
 800057e:	4603      	mov	r3, r0
 8000580:	6039      	str	r1, [r7, #0]
 8000582:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000584:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000588:	2b00      	cmp	r3, #0
 800058a:	db0a      	blt.n	80005a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800058c:	683b      	ldr	r3, [r7, #0]
 800058e:	b2da      	uxtb	r2, r3
 8000590:	490c      	ldr	r1, [pc, #48]	; (80005c4 <__NVIC_SetPriority+0x4c>)
 8000592:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000596:	0112      	lsls	r2, r2, #4
 8000598:	b2d2      	uxtb	r2, r2
 800059a:	440b      	add	r3, r1
 800059c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005a0:	e00a      	b.n	80005b8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005a2:	683b      	ldr	r3, [r7, #0]
 80005a4:	b2da      	uxtb	r2, r3
 80005a6:	4908      	ldr	r1, [pc, #32]	; (80005c8 <__NVIC_SetPriority+0x50>)
 80005a8:	79fb      	ldrb	r3, [r7, #7]
 80005aa:	f003 030f 	and.w	r3, r3, #15
 80005ae:	3b04      	subs	r3, #4
 80005b0:	0112      	lsls	r2, r2, #4
 80005b2:	b2d2      	uxtb	r2, r2
 80005b4:	440b      	add	r3, r1
 80005b6:	761a      	strb	r2, [r3, #24]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	e000e100 	.word	0xe000e100
 80005c8:	e000ed00 	.word	0xe000ed00

080005cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b089      	sub	sp, #36	; 0x24
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	60f8      	str	r0, [r7, #12]
 80005d4:	60b9      	str	r1, [r7, #8]
 80005d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	f003 0307 	and.w	r3, r3, #7
 80005de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005e0:	69fb      	ldr	r3, [r7, #28]
 80005e2:	f1c3 0307 	rsb	r3, r3, #7
 80005e6:	2b04      	cmp	r3, #4
 80005e8:	bf28      	it	cs
 80005ea:	2304      	movcs	r3, #4
 80005ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ee:	69fb      	ldr	r3, [r7, #28]
 80005f0:	3304      	adds	r3, #4
 80005f2:	2b06      	cmp	r3, #6
 80005f4:	d902      	bls.n	80005fc <NVIC_EncodePriority+0x30>
 80005f6:	69fb      	ldr	r3, [r7, #28]
 80005f8:	3b03      	subs	r3, #3
 80005fa:	e000      	b.n	80005fe <NVIC_EncodePriority+0x32>
 80005fc:	2300      	movs	r3, #0
 80005fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	f04f 32ff 	mov.w	r2, #4294967295
 8000604:	69bb      	ldr	r3, [r7, #24]
 8000606:	fa02 f303 	lsl.w	r3, r2, r3
 800060a:	43da      	mvns	r2, r3
 800060c:	68bb      	ldr	r3, [r7, #8]
 800060e:	401a      	ands	r2, r3
 8000610:	697b      	ldr	r3, [r7, #20]
 8000612:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000614:	f04f 31ff 	mov.w	r1, #4294967295
 8000618:	697b      	ldr	r3, [r7, #20]
 800061a:	fa01 f303 	lsl.w	r3, r1, r3
 800061e:	43d9      	mvns	r1, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000624:	4313      	orrs	r3, r2
         );
}
 8000626:	4618      	mov	r0, r3
 8000628:	3724      	adds	r7, #36	; 0x24
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr
	...

08000634 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b082      	sub	sp, #8
 8000638:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800063a:	4b18      	ldr	r3, [pc, #96]	; (800069c <MX_DMA_Init+0x68>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800063e:	4a17      	ldr	r2, [pc, #92]	; (800069c <MX_DMA_Init+0x68>)
 8000640:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000644:	6313      	str	r3, [r2, #48]	; 0x30
 8000646:	4b15      	ldr	r3, [pc, #84]	; (800069c <MX_DMA_Init+0x68>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800064a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800064e:	607b      	str	r3, [r7, #4]
 8000650:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000652:	f7ff ff65 	bl	8000520 <__NVIC_GetPriorityGrouping>
 8000656:	4603      	mov	r3, r0
 8000658:	2200      	movs	r2, #0
 800065a:	2105      	movs	r1, #5
 800065c:	4618      	mov	r0, r3
 800065e:	f7ff ffb5 	bl	80005cc <NVIC_EncodePriority>
 8000662:	4603      	mov	r3, r0
 8000664:	4619      	mov	r1, r3
 8000666:	200f      	movs	r0, #15
 8000668:	f7ff ff86 	bl	8000578 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 800066c:	200f      	movs	r0, #15
 800066e:	f7ff ff65 	bl	800053c <__NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Stream5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8000672:	f7ff ff55 	bl	8000520 <__NVIC_GetPriorityGrouping>
 8000676:	4603      	mov	r3, r0
 8000678:	2200      	movs	r2, #0
 800067a:	2105      	movs	r1, #5
 800067c:	4618      	mov	r0, r3
 800067e:	f7ff ffa5 	bl	80005cc <NVIC_EncodePriority>
 8000682:	4603      	mov	r3, r0
 8000684:	4619      	mov	r1, r3
 8000686:	2010      	movs	r0, #16
 8000688:	f7ff ff76 	bl	8000578 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800068c:	2010      	movs	r0, #16
 800068e:	f7ff ff55 	bl	800053c <__NVIC_EnableIRQ>

}
 8000692:	bf00      	nop
 8000694:	3708      	adds	r7, #8
 8000696:	46bd      	mov	sp, r7
 8000698:	bd80      	pop	{r7, pc}
 800069a:	bf00      	nop
 800069c:	40023800 	.word	0x40023800

080006a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80006a0:	b580      	push	{r7, lr}
 80006a2:	af00      	add	r7, sp, #0
  /* start timers, add new ones, ... */
  /* USER CODE END RTOS_TIMERS */

  /* Create the queue(s) */
  /* creation of usart_rx_dma_queue_id */
  usart_rx_dma_queue_idHandle = osMessageQueueNew (10, sizeof(uint8_t), &usart_rx_dma_queue_id_attributes);
 80006a4:	4a0c      	ldr	r2, [pc, #48]	; (80006d8 <MX_FREERTOS_Init+0x38>)
 80006a6:	2101      	movs	r1, #1
 80006a8:	200a      	movs	r0, #10
 80006aa:	f004 f953 	bl	8004954 <osMessageQueueNew>
 80006ae:	4602      	mov	r2, r0
 80006b0:	4b0a      	ldr	r3, [pc, #40]	; (80006dc <MX_FREERTOS_Init+0x3c>)
 80006b2:	601a      	str	r2, [r3, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 80006b4:	4a0a      	ldr	r2, [pc, #40]	; (80006e0 <MX_FREERTOS_Init+0x40>)
 80006b6:	2100      	movs	r1, #0
 80006b8:	480a      	ldr	r0, [pc, #40]	; (80006e4 <MX_FREERTOS_Init+0x44>)
 80006ba:	f004 f873 	bl	80047a4 <osThreadNew>
 80006be:	4602      	mov	r2, r0
 80006c0:	4b09      	ldr	r3, [pc, #36]	; (80006e8 <MX_FREERTOS_Init+0x48>)
 80006c2:	601a      	str	r2, [r3, #0]

  /* creation of myTask02 */
  myTask02Handle = osThreadNew(StartTask02, NULL, &myTask02_attributes);
 80006c4:	4a09      	ldr	r2, [pc, #36]	; (80006ec <MX_FREERTOS_Init+0x4c>)
 80006c6:	2100      	movs	r1, #0
 80006c8:	4809      	ldr	r0, [pc, #36]	; (80006f0 <MX_FREERTOS_Init+0x50>)
 80006ca:	f004 f86b 	bl	80047a4 <osThreadNew>
 80006ce:	4602      	mov	r2, r0
 80006d0:	4b08      	ldr	r3, [pc, #32]	; (80006f4 <MX_FREERTOS_Init+0x54>)
 80006d2:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */

  /* USER CODE END RTOS_THREADS */

}
 80006d4:	bf00      	nop
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	08007764 	.word	0x08007764
 80006dc:	20004b34 	.word	0x20004b34
 80006e0:	0800771c 	.word	0x0800771c
 80006e4:	080006f9 	.word	0x080006f9
 80006e8:	20004b30 	.word	0x20004b30
 80006ec:	08007740 	.word	0x08007740
 80006f0:	08000739 	.word	0x08000739
 80006f4:	20004b38 	.word	0x20004b38

080006f8 <StartDefaultTask>:
  * @retval None
  */

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b084      	sub	sp, #16
 80006fc:	af00      	add	r7, sp, #0
 80006fe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
uint8_t a = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
	for(;;)
	{

		  if (ringbuff_read(&usart_rx_dma_ringbuff, &b, 1) == 1)
 8000704:	2201      	movs	r2, #1
 8000706:	4909      	ldr	r1, [pc, #36]	; (800072c <StartDefaultTask+0x34>)
 8000708:	4809      	ldr	r0, [pc, #36]	; (8000730 <StartDefaultTask+0x38>)
 800070a:	f000 fe7b 	bl	8001404 <ringbuff_read>
 800070e:	4603      	mov	r3, r0
 8000710:	2b01      	cmp	r3, #1
 8000712:	d1f7      	bne.n	8000704 <StartDefaultTask+0xc>
		  {
			  taskENTER_CRITICAL();
 8000714:	f006 fc58 	bl	8006fc8 <vPortEnterCritical>

	            ringbuff_write(&usart_tx_dma_ringbuff, &b, 1);   /* Write data to transmit buffer */
 8000718:	2201      	movs	r2, #1
 800071a:	4904      	ldr	r1, [pc, #16]	; (800072c <StartDefaultTask+0x34>)
 800071c:	4805      	ldr	r0, [pc, #20]	; (8000734 <StartDefaultTask+0x3c>)
 800071e:	f000 fe0d 	bl	800133c <ringbuff_write>
	            //ringbuff_read(&usart_tx_dma_ringbuff, &a, 1);
	            //usart_process_data2(&a, 1);
	           usart_start_tx_dma_transfer();
 8000722:	f000 fcf3 	bl	800110c <usart_start_tx_dma_transfer>
	            taskEXIT_CRITICAL();
 8000726:	f006 fc81 	bl	800702c <vPortExitCritical>
		  if (ringbuff_read(&usart_rx_dma_ringbuff, &b, 1) == 1)
 800072a:	e7eb      	b.n	8000704 <StartDefaultTask+0xc>
 800072c:	20004b2c 	.word	0x20004b2c
 8000730:	20004d40 	.word	0x20004d40
 8000734:	20004b3c 	.word	0x20004b3c

08000738 <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void *argument)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b084      	sub	sp, #16
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
	uint8_t set_flag = 0;
 8000740:	2300      	movs	r3, #0
 8000742:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	if(!set_flag)
 8000744:	7bfb      	ldrb	r3, [r7, #15]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d107      	bne.n	800075a <StartTask02+0x22>
	{
		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin,GPIO_PIN_SET);
 800074a:	2201      	movs	r2, #1
 800074c:	2101      	movs	r1, #1
 800074e:	4808      	ldr	r0, [pc, #32]	; (8000770 <StartTask02+0x38>)
 8000750:	f001 feea 	bl	8002528 <HAL_GPIO_WritePin>
		set_flag = 1;
 8000754:	2301      	movs	r3, #1
 8000756:	73fb      	strb	r3, [r7, #15]
 8000758:	e006      	b.n	8000768 <StartTask02+0x30>
	}
	else
	{
		HAL_GPIO_WritePin(LD1_GPIO_Port, LD1_Pin,GPIO_PIN_RESET);
 800075a:	2200      	movs	r2, #0
 800075c:	2101      	movs	r1, #1
 800075e:	4804      	ldr	r0, [pc, #16]	; (8000770 <StartTask02+0x38>)
 8000760:	f001 fee2 	bl	8002528 <HAL_GPIO_WritePin>
		set_flag = 0;
 8000764:	2300      	movs	r3, #0
 8000766:	73fb      	strb	r3, [r7, #15]
	}

    osDelay(200);
 8000768:	20c8      	movs	r0, #200	; 0xc8
 800076a:	f004 f8c5 	bl	80048f8 <osDelay>
	if(!set_flag)
 800076e:	e7e9      	b.n	8000744 <StartTask02+0xc>
 8000770:	40020400 	.word	0x40020400

08000774 <MX_GPIO_Init>:
     PA12   ------> USB_OTG_FS_DP
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08c      	sub	sp, #48	; 0x30
 8000778:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 031c 	add.w	r3, r7, #28
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	4b87      	ldr	r3, [pc, #540]	; (80009a8 <MX_GPIO_Init+0x234>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078e:	4a86      	ldr	r2, [pc, #536]	; (80009a8 <MX_GPIO_Init+0x234>)
 8000790:	f043 0304 	orr.w	r3, r3, #4
 8000794:	6313      	str	r3, [r2, #48]	; 0x30
 8000796:	4b84      	ldr	r3, [pc, #528]	; (80009a8 <MX_GPIO_Init+0x234>)
 8000798:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079a:	f003 0304 	and.w	r3, r3, #4
 800079e:	61bb      	str	r3, [r7, #24]
 80007a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a2:	4b81      	ldr	r3, [pc, #516]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a80      	ldr	r2, [pc, #512]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007a8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b7e      	ldr	r3, [pc, #504]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007b6:	617b      	str	r3, [r7, #20]
 80007b8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b7b      	ldr	r3, [pc, #492]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007be:	4a7a      	ldr	r2, [pc, #488]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007c0:	f043 0301 	orr.w	r3, r3, #1
 80007c4:	6313      	str	r3, [r2, #48]	; 0x30
 80007c6:	4b78      	ldr	r3, [pc, #480]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	f003 0301 	and.w	r3, r3, #1
 80007ce:	613b      	str	r3, [r7, #16]
 80007d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007d2:	4b75      	ldr	r3, [pc, #468]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	4a74      	ldr	r2, [pc, #464]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007d8:	f043 0302 	orr.w	r3, r3, #2
 80007dc:	6313      	str	r3, [r2, #48]	; 0x30
 80007de:	4b72      	ldr	r3, [pc, #456]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e2:	f003 0302 	and.w	r3, r3, #2
 80007e6:	60fb      	str	r3, [r7, #12]
 80007e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ea:	4b6f      	ldr	r3, [pc, #444]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ee:	4a6e      	ldr	r2, [pc, #440]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007f0:	f043 0308 	orr.w	r3, r3, #8
 80007f4:	6313      	str	r3, [r2, #48]	; 0x30
 80007f6:	4b6c      	ldr	r3, [pc, #432]	; (80009a8 <MX_GPIO_Init+0x234>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fa:	f003 0308 	and.w	r3, r3, #8
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000802:	4b69      	ldr	r3, [pc, #420]	; (80009a8 <MX_GPIO_Init+0x234>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000806:	4a68      	ldr	r2, [pc, #416]	; (80009a8 <MX_GPIO_Init+0x234>)
 8000808:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800080c:	6313      	str	r3, [r2, #48]	; 0x30
 800080e:	4b66      	ldr	r3, [pc, #408]	; (80009a8 <MX_GPIO_Init+0x234>)
 8000810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000812:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800081a:	2200      	movs	r2, #0
 800081c:	f244 0181 	movw	r1, #16513	; 0x4081
 8000820:	4862      	ldr	r0, [pc, #392]	; (80009ac <MX_GPIO_Init+0x238>)
 8000822:	f001 fe81 	bl	8002528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000826:	2200      	movs	r2, #0
 8000828:	2140      	movs	r1, #64	; 0x40
 800082a:	4861      	ldr	r0, [pc, #388]	; (80009b0 <MX_GPIO_Init+0x23c>)
 800082c:	f001 fe7c 	bl	8002528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000830:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000834:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000836:	4b5f      	ldr	r3, [pc, #380]	; (80009b4 <MX_GPIO_Init+0x240>)
 8000838:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800083e:	f107 031c 	add.w	r3, r7, #28
 8000842:	4619      	mov	r1, r3
 8000844:	485c      	ldr	r0, [pc, #368]	; (80009b8 <MX_GPIO_Init+0x244>)
 8000846:	f001 fcc5 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800084a:	2332      	movs	r3, #50	; 0x32
 800084c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800084e:	2302      	movs	r3, #2
 8000850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000852:	2300      	movs	r3, #0
 8000854:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000856:	2303      	movs	r3, #3
 8000858:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800085a:	230b      	movs	r3, #11
 800085c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800085e:	f107 031c 	add.w	r3, r7, #28
 8000862:	4619      	mov	r1, r3
 8000864:	4854      	ldr	r0, [pc, #336]	; (80009b8 <MX_GPIO_Init+0x244>)
 8000866:	f001 fcb5 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800086a:	2386      	movs	r3, #134	; 0x86
 800086c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086e:	2302      	movs	r3, #2
 8000870:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000876:	2303      	movs	r3, #3
 8000878:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800087a:	230b      	movs	r3, #11
 800087c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800087e:	f107 031c 	add.w	r3, r7, #28
 8000882:	4619      	mov	r1, r3
 8000884:	484d      	ldr	r0, [pc, #308]	; (80009bc <MX_GPIO_Init+0x248>)
 8000886:	f001 fca5 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800088a:	f244 0381 	movw	r3, #16513	; 0x4081
 800088e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000890:	2301      	movs	r3, #1
 8000892:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000894:	2300      	movs	r3, #0
 8000896:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000898:	2300      	movs	r3, #0
 800089a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800089c:	f107 031c 	add.w	r3, r7, #28
 80008a0:	4619      	mov	r1, r3
 80008a2:	4842      	ldr	r0, [pc, #264]	; (80009ac <MX_GPIO_Init+0x238>)
 80008a4:	f001 fc96 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80008a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80008ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008ae:	2302      	movs	r3, #2
 80008b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008b2:	2300      	movs	r3, #0
 80008b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008b6:	2303      	movs	r3, #3
 80008b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80008ba:	230b      	movs	r3, #11
 80008bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80008be:	f107 031c 	add.w	r3, r7, #28
 80008c2:	4619      	mov	r1, r3
 80008c4:	4839      	ldr	r0, [pc, #228]	; (80009ac <MX_GPIO_Init+0x238>)
 80008c6:	f001 fc85 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80008ca:	f44f 7340 	mov.w	r3, #768	; 0x300
 80008ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008d0:	2302      	movs	r3, #2
 80008d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008d4:	2300      	movs	r3, #0
 80008d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80008d8:	2303      	movs	r3, #3
 80008da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80008dc:	2307      	movs	r3, #7
 80008de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008e0:	f107 031c 	add.w	r3, r7, #28
 80008e4:	4619      	mov	r1, r3
 80008e6:	4836      	ldr	r0, [pc, #216]	; (80009c0 <MX_GPIO_Init+0x24c>)
 80008e8:	f001 fc74 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80008ec:	2340      	movs	r3, #64	; 0x40
 80008ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008f0:	2301      	movs	r3, #1
 80008f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008f4:	2300      	movs	r3, #0
 80008f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008f8:	2300      	movs	r3, #0
 80008fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80008fc:	f107 031c 	add.w	r3, r7, #28
 8000900:	4619      	mov	r1, r3
 8000902:	482b      	ldr	r0, [pc, #172]	; (80009b0 <MX_GPIO_Init+0x23c>)
 8000904:	f001 fc66 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000908:	2380      	movs	r3, #128	; 0x80
 800090a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800090c:	2300      	movs	r3, #0
 800090e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000910:	2300      	movs	r3, #0
 8000912:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4825      	ldr	r0, [pc, #148]	; (80009b0 <MX_GPIO_Init+0x23c>)
 800091c:	f001 fc5a 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 8000920:	f44f 53c8 	mov.w	r3, #6400	; 0x1900
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000926:	2302      	movs	r3, #2
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800092e:	2303      	movs	r3, #3
 8000930:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000932:	230a      	movs	r3, #10
 8000934:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000936:	f107 031c 	add.w	r3, r7, #28
 800093a:	4619      	mov	r1, r3
 800093c:	481f      	ldr	r0, [pc, #124]	; (80009bc <MX_GPIO_Init+0x248>)
 800093e:	f001 fc49 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000942:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000946:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000948:	2300      	movs	r3, #0
 800094a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094c:	2300      	movs	r3, #0
 800094e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	4819      	ldr	r0, [pc, #100]	; (80009bc <MX_GPIO_Init+0x248>)
 8000958:	f001 fc3c 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 800095c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000960:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000962:	2302      	movs	r3, #2
 8000964:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000966:	2300      	movs	r3, #0
 8000968:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800096a:	2303      	movs	r3, #3
 800096c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800096e:	2307      	movs	r3, #7
 8000970:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	f107 031c 	add.w	r3, r7, #28
 8000976:	4619      	mov	r1, r3
 8000978:	4810      	ldr	r0, [pc, #64]	; (80009bc <MX_GPIO_Init+0x248>)
 800097a:	f001 fc2b 	bl	80021d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800097e:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000982:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000984:	2302      	movs	r3, #2
 8000986:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000988:	2300      	movs	r3, #0
 800098a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800098c:	2303      	movs	r3, #3
 800098e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000990:	230b      	movs	r3, #11
 8000992:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000994:	f107 031c 	add.w	r3, r7, #28
 8000998:	4619      	mov	r1, r3
 800099a:	4805      	ldr	r0, [pc, #20]	; (80009b0 <MX_GPIO_Init+0x23c>)
 800099c:	f001 fc1a 	bl	80021d4 <HAL_GPIO_Init>

}
 80009a0:	bf00      	nop
 80009a2:	3730      	adds	r7, #48	; 0x30
 80009a4:	46bd      	mov	sp, r7
 80009a6:	bd80      	pop	{r7, pc}
 80009a8:	40023800 	.word	0x40023800
 80009ac:	40020400 	.word	0x40020400
 80009b0:	40021800 	.word	0x40021800
 80009b4:	10110000 	.word	0x10110000
 80009b8:	40020800 	.word	0x40020800
 80009bc:	40020000 	.word	0x40020000
 80009c0:	40020c00 	.word	0x40020c00

080009c4 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 80009c4:	b480      	push	{r7}
 80009c6:	b083      	sub	sp, #12
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	69db      	ldr	r3, [r3, #28]
 80009d0:	f003 0310 	and.w	r3, r3, #16
 80009d4:	2b10      	cmp	r3, #16
 80009d6:	d101      	bne.n	80009dc <LL_USART_IsActiveFlag_IDLE+0x18>
 80009d8:	2301      	movs	r3, #1
 80009da:	e000      	b.n	80009de <LL_USART_IsActiveFlag_IDLE+0x1a>
 80009dc:	2300      	movs	r3, #0
}
 80009de:	4618      	mov	r0, r3
 80009e0:	370c      	adds	r7, #12
 80009e2:	46bd      	mov	sp, r7
 80009e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e8:	4770      	bx	lr

080009ea <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 80009ea:	b480      	push	{r7}
 80009ec:	b083      	sub	sp, #12
 80009ee:	af00      	add	r7, sp, #0
 80009f0:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	2210      	movs	r2, #16
 80009f6:	621a      	str	r2, [r3, #32]
}
 80009f8:	bf00      	nop
 80009fa:	370c      	adds	r7, #12
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <LL_USART_EnableIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_EnableIT_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_IDLE(USART_TypeDef *USARTx)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_IDLEIE);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f043 0210 	orr.w	r2, r3, #16
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	601a      	str	r2, [r3, #0]
}
 8000a18:	bf00      	nop
 8000a1a:	370c      	adds	r7, #12
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a22:	4770      	bx	lr

08000a24 <LL_USART_IsEnabledIT_IDLE>:
  * @rmtoll CR1          IDLEIE        LL_USART_IsEnabledIT_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_IDLE(USART_TypeDef *USARTx)
{
 8000a24:	b480      	push	{r7}
 8000a26:	b083      	sub	sp, #12
 8000a28:	af00      	add	r7, sp, #0
 8000a2a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_IDLEIE) == (USART_CR1_IDLEIE)) ? 1UL : 0UL);
 8000a2c:	687b      	ldr	r3, [r7, #4]
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	f003 0310 	and.w	r3, r3, #16
 8000a34:	2b10      	cmp	r3, #16
 8000a36:	d101      	bne.n	8000a3c <LL_USART_IsEnabledIT_IDLE+0x18>
 8000a38:	2301      	movs	r3, #1
 8000a3a:	e000      	b.n	8000a3e <LL_USART_IsEnabledIT_IDLE+0x1a>
 8000a3c:	2300      	movs	r3, #0
}
 8000a3e:	4618      	mov	r0, r3
 8000a40:	370c      	adds	r7, #12
 8000a42:	46bd      	mov	sp, r7
 8000a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a48:	4770      	bx	lr

08000a4a <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8000a4a:	b480      	push	{r7}
 8000a4c:	b083      	sub	sp, #12
 8000a4e:	af00      	add	r7, sp, #0
 8000a50:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8000a52:	687b      	ldr	r3, [r7, #4]
 8000a54:	689b      	ldr	r3, [r3, #8]
 8000a56:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	609a      	str	r2, [r3, #8]
}
 8000a5e:	bf00      	nop
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	689b      	ldr	r3, [r3, #8]
 8000a76:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	609a      	str	r2, [r3, #8]
}
 8000a7e:	bf00      	nop
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
	...

08000a8c <LL_DMA_EnableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	b083      	sub	sp, #12
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8000a96:	4a0c      	ldr	r2, [pc, #48]	; (8000ac8 <LL_DMA_EnableStream+0x3c>)
 8000a98:	683b      	ldr	r3, [r7, #0]
 8000a9a:	4413      	add	r3, r2
 8000a9c:	781b      	ldrb	r3, [r3, #0]
 8000a9e:	461a      	mov	r2, r3
 8000aa0:	687b      	ldr	r3, [r7, #4]
 8000aa2:	4413      	add	r3, r2
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	4908      	ldr	r1, [pc, #32]	; (8000ac8 <LL_DMA_EnableStream+0x3c>)
 8000aa8:	683a      	ldr	r2, [r7, #0]
 8000aaa:	440a      	add	r2, r1
 8000aac:	7812      	ldrb	r2, [r2, #0]
 8000aae:	4611      	mov	r1, r2
 8000ab0:	687a      	ldr	r2, [r7, #4]
 8000ab2:	440a      	add	r2, r1
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6013      	str	r3, [r2, #0]
}
 8000aba:	bf00      	nop
 8000abc:	370c      	adds	r7, #12
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop
 8000ac8:	0800777c 	.word	0x0800777c

08000acc <LL_DMA_DisableStream>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableStream(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000acc:	b480      	push	{r7}
 8000ace:	b083      	sub	sp, #12
 8000ad0:	af00      	add	r7, sp, #0
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_EN);
 8000ad6:	4a0c      	ldr	r2, [pc, #48]	; (8000b08 <LL_DMA_DisableStream+0x3c>)
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	4413      	add	r3, r2
 8000adc:	781b      	ldrb	r3, [r3, #0]
 8000ade:	461a      	mov	r2, r3
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	4413      	add	r3, r2
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4908      	ldr	r1, [pc, #32]	; (8000b08 <LL_DMA_DisableStream+0x3c>)
 8000ae8:	683a      	ldr	r2, [r7, #0]
 8000aea:	440a      	add	r2, r1
 8000aec:	7812      	ldrb	r2, [r2, #0]
 8000aee:	4611      	mov	r1, r2
 8000af0:	687a      	ldr	r2, [r7, #4]
 8000af2:	440a      	add	r2, r1
 8000af4:	f023 0301 	bic.w	r3, r3, #1
 8000af8:	6013      	str	r3, [r2, #0]
}
 8000afa:	bf00      	nop
 8000afc:	370c      	adds	r7, #12
 8000afe:	46bd      	mov	sp, r7
 8000b00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b04:	4770      	bx	lr
 8000b06:	bf00      	nop
 8000b08:	0800777c 	.word	0x0800777c

08000b0c <LL_DMA_SetDataLength>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  NbData Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t NbData)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b085      	sub	sp, #20
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT, NbData);
 8000b18:	4a0d      	ldr	r2, [pc, #52]	; (8000b50 <LL_DMA_SetDataLength+0x44>)
 8000b1a:	68bb      	ldr	r3, [r7, #8]
 8000b1c:	4413      	add	r3, r2
 8000b1e:	781b      	ldrb	r3, [r3, #0]
 8000b20:	461a      	mov	r2, r3
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	4413      	add	r3, r2
 8000b26:	685a      	ldr	r2, [r3, #4]
 8000b28:	4b0a      	ldr	r3, [pc, #40]	; (8000b54 <LL_DMA_SetDataLength+0x48>)
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	4908      	ldr	r1, [pc, #32]	; (8000b50 <LL_DMA_SetDataLength+0x44>)
 8000b2e:	68ba      	ldr	r2, [r7, #8]
 8000b30:	440a      	add	r2, r1
 8000b32:	7812      	ldrb	r2, [r2, #0]
 8000b34:	4611      	mov	r1, r2
 8000b36:	68fa      	ldr	r2, [r7, #12]
 8000b38:	440a      	add	r2, r1
 8000b3a:	4611      	mov	r1, r2
 8000b3c:	687a      	ldr	r2, [r7, #4]
 8000b3e:	4313      	orrs	r3, r2
 8000b40:	604b      	str	r3, [r1, #4]
}
 8000b42:	bf00      	nop
 8000b44:	3714      	adds	r7, #20
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	0800777c 	.word	0x0800777c
 8000b54:	ffff0000 	.word	0xffff0000

08000b58 <LL_DMA_GetDataLength>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval Between 0 to 0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_DMA_GetDataLength(DMA_TypeDef* DMAx, uint32_t Stream)
{
 8000b58:	b480      	push	{r7}
 8000b5a:	b083      	sub	sp, #12
 8000b5c:	af00      	add	r7, sp, #0
 8000b5e:	6078      	str	r0, [r7, #4]
 8000b60:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->NDTR, DMA_SxNDT));
 8000b62:	4a07      	ldr	r2, [pc, #28]	; (8000b80 <LL_DMA_GetDataLength+0x28>)
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	4413      	add	r3, r2
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	4413      	add	r3, r2
 8000b70:	685b      	ldr	r3, [r3, #4]
 8000b72:	b29b      	uxth	r3, r3
}
 8000b74:	4618      	mov	r0, r3
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	0800777c 	.word	0x0800777c

08000b84 <LL_DMA_SetMemoryAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  MemoryAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t MemoryAddress)
{
 8000b84:	b480      	push	{r7}
 8000b86:	b085      	sub	sp, #20
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	60f8      	str	r0, [r7, #12]
 8000b8c:	60b9      	str	r1, [r7, #8]
 8000b8e:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->M0AR, MemoryAddress);
 8000b90:	4a07      	ldr	r2, [pc, #28]	; (8000bb0 <LL_DMA_SetMemoryAddress+0x2c>)
 8000b92:	68bb      	ldr	r3, [r7, #8]
 8000b94:	4413      	add	r3, r2
 8000b96:	781b      	ldrb	r3, [r3, #0]
 8000b98:	461a      	mov	r2, r3
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	4413      	add	r3, r2
 8000b9e:	461a      	mov	r2, r3
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	60d3      	str	r3, [r2, #12]
}
 8000ba4:	bf00      	nop
 8000ba6:	3714      	adds	r7, #20
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bae:	4770      	bx	lr
 8000bb0:	0800777c 	.word	0x0800777c

08000bb4 <LL_DMA_SetPeriphAddress>:
  *         @arg @ref LL_DMA_STREAM_7
  * @param  PeriphAddress Between 0 to 0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphAddress(DMA_TypeDef* DMAx, uint32_t Stream, uint32_t PeriphAddress)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	60f8      	str	r0, [r7, #12]
 8000bbc:	60b9      	str	r1, [r7, #8]
 8000bbe:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->PAR, PeriphAddress);
 8000bc0:	4a07      	ldr	r2, [pc, #28]	; (8000be0 <LL_DMA_SetPeriphAddress+0x2c>)
 8000bc2:	68bb      	ldr	r3, [r7, #8]
 8000bc4:	4413      	add	r3, r2
 8000bc6:	781b      	ldrb	r3, [r3, #0]
 8000bc8:	461a      	mov	r2, r3
 8000bca:	68fb      	ldr	r3, [r7, #12]
 8000bcc:	4413      	add	r3, r2
 8000bce:	461a      	mov	r2, r3
 8000bd0:	687b      	ldr	r3, [r7, #4]
 8000bd2:	6093      	str	r3, [r2, #8]
}
 8000bd4:	bf00      	nop
 8000bd6:	3714      	adds	r7, #20
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bde:	4770      	bx	lr
 8000be0:	0800777c 	.word	0x0800777c

08000be4 <LL_DMA_IsActiveFlag_HT5>:
  * @rmtoll HISR  HTIF0    LL_DMA_IsActiveFlag_HT5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT5(DMA_TypeDef *DMAx)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_HTIF5)==(DMA_HISR_HTIF5));
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	685b      	ldr	r3, [r3, #4]
 8000bf0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000bf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000bf8:	bf0c      	ite	eq
 8000bfa:	2301      	moveq	r3, #1
 8000bfc:	2300      	movne	r3, #0
 8000bfe:	b2db      	uxtb	r3, r3
}
 8000c00:	4618      	mov	r0, r3
 8000c02:	370c      	adds	r7, #12
 8000c04:	46bd      	mov	sp, r7
 8000c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0a:	4770      	bx	lr

08000c0c <LL_DMA_IsActiveFlag_TC4>:
  * @rmtoll HISR  TCIF4    LL_DMA_IsActiveFlag_TC4
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC4(DMA_TypeDef *DMAx)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	b083      	sub	sp, #12
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF4)==(DMA_HISR_TCIF4));
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	f003 0320 	and.w	r3, r3, #32
 8000c1c:	2b20      	cmp	r3, #32
 8000c1e:	bf0c      	ite	eq
 8000c20:	2301      	moveq	r3, #1
 8000c22:	2300      	movne	r3, #0
 8000c24:	b2db      	uxtb	r3, r3
}
 8000c26:	4618      	mov	r0, r3
 8000c28:	370c      	adds	r7, #12
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr

08000c32 <LL_DMA_IsActiveFlag_TC5>:
  * @rmtoll HISR  TCIF0    LL_DMA_IsActiveFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC5(DMA_TypeDef *DMAx)
{
 8000c32:	b480      	push	{r7}
 8000c34:	b083      	sub	sp, #12
 8000c36:	af00      	add	r7, sp, #0
 8000c38:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->HISR ,DMA_HISR_TCIF5)==(DMA_HISR_TCIF5));
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	685b      	ldr	r3, [r3, #4]
 8000c3e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000c42:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000c46:	bf0c      	ite	eq
 8000c48:	2301      	moveq	r3, #1
 8000c4a:	2300      	movne	r3, #0
 8000c4c:	b2db      	uxtb	r3, r3
}
 8000c4e:	4618      	mov	r0, r3
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <LL_DMA_ClearFlag_HT4>:
  * @rmtoll HIFCR  CHTIF4    LL_DMA_ClearFlag_HT4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT4(DMA_TypeDef *DMAx)
{
 8000c5a:	b480      	push	{r7}
 8000c5c:	b083      	sub	sp, #12
 8000c5e:	af00      	add	r7, sp, #0
 8000c60:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF4);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	2210      	movs	r2, #16
 8000c66:	60da      	str	r2, [r3, #12]
}
 8000c68:	bf00      	nop
 8000c6a:	370c      	adds	r7, #12
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c72:	4770      	bx	lr

08000c74 <LL_DMA_ClearFlag_HT5>:
  * @rmtoll HIFCR  CHTIF5    LL_DMA_ClearFlag_HT5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT5(DMA_TypeDef *DMAx)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CHTIF5);
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000c82:	60da      	str	r2, [r3, #12]
}
 8000c84:	bf00      	nop
 8000c86:	370c      	adds	r7, #12
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8e:	4770      	bx	lr

08000c90 <LL_DMA_ClearFlag_TC4>:
  * @rmtoll HIFCR  CTCIF4    LL_DMA_ClearFlag_TC4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC4(DMA_TypeDef *DMAx)
{
 8000c90:	b480      	push	{r7}
 8000c92:	b083      	sub	sp, #12
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF4);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2220      	movs	r2, #32
 8000c9c:	60da      	str	r2, [r3, #12]
}
 8000c9e:	bf00      	nop
 8000ca0:	370c      	adds	r7, #12
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr

08000caa <LL_DMA_ClearFlag_TC5>:
  * @rmtoll HIFCR  CTCIF5    LL_DMA_ClearFlag_TC5
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC5(DMA_TypeDef *DMAx)
{
 8000caa:	b480      	push	{r7}
 8000cac:	b083      	sub	sp, #12
 8000cae:	af00      	add	r7, sp, #0
 8000cb0:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTCIF5);
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000cb8:	60da      	str	r2, [r3, #12]
}
 8000cba:	bf00      	nop
 8000cbc:	370c      	adds	r7, #12
 8000cbe:	46bd      	mov	sp, r7
 8000cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc4:	4770      	bx	lr

08000cc6 <LL_DMA_ClearFlag_TE4>:
  * @rmtoll HIFCR  CTEIF4    LL_DMA_ClearFlag_TE4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TE4(DMA_TypeDef *DMAx)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b083      	sub	sp, #12
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CTEIF4);
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	2208      	movs	r2, #8
 8000cd2:	60da      	str	r2, [r3, #12]
}
 8000cd4:	bf00      	nop
 8000cd6:	370c      	adds	r7, #12
 8000cd8:	46bd      	mov	sp, r7
 8000cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cde:	4770      	bx	lr

08000ce0 <LL_DMA_ClearFlag_DME4>:
  * @rmtoll HIFCR  CDMEIF4    LL_DMA_ClearFlag_DME4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_DME4(DMA_TypeDef *DMAx)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	b083      	sub	sp, #12
 8000ce4:	af00      	add	r7, sp, #0
 8000ce6:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CDMEIF4);
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	2204      	movs	r2, #4
 8000cec:	60da      	str	r2, [r3, #12]
}
 8000cee:	bf00      	nop
 8000cf0:	370c      	adds	r7, #12
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf8:	4770      	bx	lr

08000cfa <LL_DMA_ClearFlag_FE4>:
  * @rmtoll HIFCR  CFEIF4    LL_DMA_ClearFlag_FE4
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_FE4(DMA_TypeDef *DMAx)
{
 8000cfa:	b480      	push	{r7}
 8000cfc:	b083      	sub	sp, #12
 8000cfe:	af00      	add	r7, sp, #0
 8000d00:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->HIFCR , DMA_HIFCR_CFEIF4);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2201      	movs	r2, #1
 8000d06:	60da      	str	r2, [r3, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <LL_DMA_EnableIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b083      	sub	sp, #12
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	6078      	str	r0, [r7, #4]
 8000d1c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE);
 8000d1e:	4a0c      	ldr	r2, [pc, #48]	; (8000d50 <LL_DMA_EnableIT_HT+0x3c>)
 8000d20:	683b      	ldr	r3, [r7, #0]
 8000d22:	4413      	add	r3, r2
 8000d24:	781b      	ldrb	r3, [r3, #0]
 8000d26:	461a      	mov	r2, r3
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4413      	add	r3, r2
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4908      	ldr	r1, [pc, #32]	; (8000d50 <LL_DMA_EnableIT_HT+0x3c>)
 8000d30:	683a      	ldr	r2, [r7, #0]
 8000d32:	440a      	add	r2, r1
 8000d34:	7812      	ldrb	r2, [r2, #0]
 8000d36:	4611      	mov	r1, r2
 8000d38:	687a      	ldr	r2, [r7, #4]
 8000d3a:	440a      	add	r2, r1
 8000d3c:	f043 0308 	orr.w	r3, r3, #8
 8000d40:	6013      	str	r3, [r2, #0]
}
 8000d42:	bf00      	nop
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr
 8000d4e:	bf00      	nop
 8000d50:	0800777c 	.word	0x0800777c

08000d54 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	6078      	str	r0, [r7, #4]
 8000d5c:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE);
 8000d5e:	4a0c      	ldr	r2, [pc, #48]	; (8000d90 <LL_DMA_EnableIT_TC+0x3c>)
 8000d60:	683b      	ldr	r3, [r7, #0]
 8000d62:	4413      	add	r3, r2
 8000d64:	781b      	ldrb	r3, [r3, #0]
 8000d66:	461a      	mov	r2, r3
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	4413      	add	r3, r2
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4908      	ldr	r1, [pc, #32]	; (8000d90 <LL_DMA_EnableIT_TC+0x3c>)
 8000d70:	683a      	ldr	r2, [r7, #0]
 8000d72:	440a      	add	r2, r1
 8000d74:	7812      	ldrb	r2, [r2, #0]
 8000d76:	4611      	mov	r1, r2
 8000d78:	687a      	ldr	r2, [r7, #4]
 8000d7a:	440a      	add	r2, r1
 8000d7c:	f043 0310 	orr.w	r3, r3, #16
 8000d80:	6013      	str	r3, [r2, #0]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop
 8000d90:	0800777c 	.word	0x0800777c

08000d94 <LL_DMA_IsEnabledIT_HT>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_HT(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	6078      	str	r0, [r7, #4]
 8000d9c:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_HTIE) == DMA_SxCR_HTIE);
 8000d9e:	4a0a      	ldr	r2, [pc, #40]	; (8000dc8 <LL_DMA_IsEnabledIT_HT+0x34>)
 8000da0:	683b      	ldr	r3, [r7, #0]
 8000da2:	4413      	add	r3, r2
 8000da4:	781b      	ldrb	r3, [r3, #0]
 8000da6:	461a      	mov	r2, r3
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	4413      	add	r3, r2
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	f003 0308 	and.w	r3, r3, #8
 8000db2:	2b08      	cmp	r3, #8
 8000db4:	bf0c      	ite	eq
 8000db6:	2301      	moveq	r3, #1
 8000db8:	2300      	movne	r3, #0
 8000dba:	b2db      	uxtb	r3, r3
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	370c      	adds	r7, #12
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	0800777c 	.word	0x0800777c

08000dcc <LL_DMA_IsEnabledIT_TC>:
  *         @arg @ref LL_DMA_STREAM_6
  *         @arg @ref LL_DMA_STREAM_7
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsEnabledIT_TC(DMA_TypeDef *DMAx, uint32_t Stream)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_TCIE) == DMA_SxCR_TCIE);
 8000dd6:	4a0a      	ldr	r2, [pc, #40]	; (8000e00 <LL_DMA_IsEnabledIT_TC+0x34>)
 8000dd8:	683b      	ldr	r3, [r7, #0]
 8000dda:	4413      	add	r3, r2
 8000ddc:	781b      	ldrb	r3, [r3, #0]
 8000dde:	461a      	mov	r2, r3
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	4413      	add	r3, r2
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	f003 0310 	and.w	r3, r3, #16
 8000dea:	2b10      	cmp	r3, #16
 8000dec:	bf0c      	ite	eq
 8000dee:	2301      	moveq	r3, #1
 8000df0:	2300      	movne	r3, #0
 8000df2:	b2db      	uxtb	r3, r3
}
 8000df4:	4618      	mov	r0, r3
 8000df6:	370c      	adds	r7, #12
 8000df8:	46bd      	mov	sp, r7
 8000dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dfe:	4770      	bx	lr
 8000e00:	0800777c 	.word	0x0800777c

08000e04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e08:	f001 f8d5 	bl	8001fb6 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e0c:	f000 f86a 	bl	8000ee4 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  ringbuff_init(&usart_tx_dma_ringbuff, usart_tx_dma_ringbuff_data, sizeof(usart_tx_dma_ringbuff_data));
 8000e10:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e14:	4927      	ldr	r1, [pc, #156]	; (8000eb4 <main+0xb0>)
 8000e16:	4828      	ldr	r0, [pc, #160]	; (8000eb8 <main+0xb4>)
 8000e18:	f000 fa6f 	bl	80012fa <ringbuff_init>
  ringbuff_init(&usart_rx_dma_ringbuff, usart_rx_dma_ringbuff_data, sizeof(usart_rx_dma_ringbuff_data));
 8000e1c:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e20:	4926      	ldr	r1, [pc, #152]	; (8000ebc <main+0xb8>)
 8000e22:	4827      	ldr	r0, [pc, #156]	; (8000ec0 <main+0xbc>)
 8000e24:	f000 fa69 	bl	80012fa <ringbuff_init>

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e28:	f7ff fca4 	bl	8000774 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2c:	f7ff fc02 	bl	8000634 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000e30:	f000 fff4 	bl	8001e1c <MX_USART2_UART_Init>
  MX_UART4_Init();
 8000e34:	f000 ff4e 	bl	8001cd4 <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_5, (uint32_t)&USART2->RDR);
 8000e38:	4a22      	ldr	r2, [pc, #136]	; (8000ec4 <main+0xc0>)
 8000e3a:	2105      	movs	r1, #5
 8000e3c:	4822      	ldr	r0, [pc, #136]	; (8000ec8 <main+0xc4>)
 8000e3e:	f7ff feb9 	bl	8000bb4 <LL_DMA_SetPeriphAddress>
  LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_5, (uint32_t)usart_rx_dma_buffer);
 8000e42:	4b22      	ldr	r3, [pc, #136]	; (8000ecc <main+0xc8>)
 8000e44:	461a      	mov	r2, r3
 8000e46:	2105      	movs	r1, #5
 8000e48:	481f      	ldr	r0, [pc, #124]	; (8000ec8 <main+0xc4>)
 8000e4a:	f7ff fe9b 	bl	8000b84 <LL_DMA_SetMemoryAddress>
  LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_5, ARRAY_LEN(usart_rx_dma_buffer));
 8000e4e:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8000e52:	2105      	movs	r1, #5
 8000e54:	481c      	ldr	r0, [pc, #112]	; (8000ec8 <main+0xc4>)
 8000e56:	f7ff fe59 	bl	8000b0c <LL_DMA_SetDataLength>

  LL_DMA_EnableIT_HT(DMA1, LL_DMA_STREAM_5);
 8000e5a:	2105      	movs	r1, #5
 8000e5c:	481a      	ldr	r0, [pc, #104]	; (8000ec8 <main+0xc4>)
 8000e5e:	f7ff ff59 	bl	8000d14 <LL_DMA_EnableIT_HT>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_5);
 8000e62:	2105      	movs	r1, #5
 8000e64:	4818      	ldr	r0, [pc, #96]	; (8000ec8 <main+0xc4>)
 8000e66:	f7ff ff75 	bl	8000d54 <LL_DMA_EnableIT_TC>
  LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_5);
 8000e6a:	2105      	movs	r1, #5
 8000e6c:	4816      	ldr	r0, [pc, #88]	; (8000ec8 <main+0xc4>)
 8000e6e:	f7ff fe0d 	bl	8000a8c <LL_DMA_EnableStream>
  LL_USART_EnableDMAReq_RX(USART2);
 8000e72:	4817      	ldr	r0, [pc, #92]	; (8000ed0 <main+0xcc>)
 8000e74:	f7ff fde9 	bl	8000a4a <LL_USART_EnableDMAReq_RX>
  LL_USART_EnableIT_IDLE(USART2);
 8000e78:	4815      	ldr	r0, [pc, #84]	; (8000ed0 <main+0xcc>)
 8000e7a:	f7ff fdc3 	bl	8000a04 <LL_USART_EnableIT_IDLE>

  LL_DMA_SetPeriphAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)&UART4->TDR);
 8000e7e:	4a15      	ldr	r2, [pc, #84]	; (8000ed4 <main+0xd0>)
 8000e80:	2104      	movs	r1, #4
 8000e82:	4811      	ldr	r0, [pc, #68]	; (8000ec8 <main+0xc4>)
 8000e84:	f7ff fe96 	bl	8000bb4 <LL_DMA_SetPeriphAddress>
  LL_DMA_EnableIT_TC(DMA1, LL_DMA_STREAM_4);
 8000e88:	2104      	movs	r1, #4
 8000e8a:	480f      	ldr	r0, [pc, #60]	; (8000ec8 <main+0xc4>)
 8000e8c:	f7ff ff62 	bl	8000d54 <LL_DMA_EnableIT_TC>
  LL_USART_EnableDMAReq_TX(UART4);
 8000e90:	4811      	ldr	r0, [pc, #68]	; (8000ed8 <main+0xd4>)
 8000e92:	f7ff fdea 	bl	8000a6a <LL_USART_EnableDMAReq_TX>

  MX_FREERTOS_Init();
 8000e96:	f7ff fc03 	bl	80006a0 <MX_FREERTOS_Init>
  osThreadNew(usart_rx_dma_thread, NULL, &myTask03_attributes);
 8000e9a:	4a10      	ldr	r2, [pc, #64]	; (8000edc <main+0xd8>)
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	4810      	ldr	r0, [pc, #64]	; (8000ee0 <main+0xdc>)
 8000ea0:	f003 fc80 	bl	80047a4 <osThreadNew>
  //gnss_set(USART2 , 28, ubx_prt);

  /* USER CODE END 2 */
  /* Init scheduler */
  osKernelInitialize();
 8000ea4:	f003 fc16 	bl	80046d4 <osKernelInitialize>
 
  /* Call init function for freertos objects (in freertos.c) */
  MX_FREERTOS_Init(); 
 8000ea8:	f7ff fbfa 	bl	80006a0 <MX_FREERTOS_Init>
 
  /* Start scheduler */
  osKernelStart();
 8000eac:	f003 fc46 	bl	800473c <osKernelStart>
 
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000eb0:	e7fe      	b.n	8000eb0 <main+0xac>
 8000eb2:	bf00      	nop
 8000eb4:	20004b4c 	.word	0x20004b4c
 8000eb8:	20004b3c 	.word	0x20004b3c
 8000ebc:	20004d50 	.word	0x20004d50
 8000ec0:	20004d40 	.word	0x20004d40
 8000ec4:	40004424 	.word	0x40004424
 8000ec8:	40026000 	.word	0x40026000
 8000ecc:	20000028 	.word	0x20000028
 8000ed0:	40004400 	.word	0x40004400
 8000ed4:	40004c28 	.word	0x40004c28
 8000ed8:	40004c00 	.word	0x40004c00
 8000edc:	08007784 	.word	0x08007784
 8000ee0:	08001291 	.word	0x08001291

08000ee4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0b4      	sub	sp, #208	; 0xd0
 8000ee8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000eea:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000eee:	2230      	movs	r2, #48	; 0x30
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f006 fb99 	bl	800762a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ef8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]
 8000f06:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000f08:	f107 0308 	add.w	r3, r7, #8
 8000f0c:	2284      	movs	r2, #132	; 0x84
 8000f0e:	2100      	movs	r1, #0
 8000f10:	4618      	mov	r0, r3
 8000f12:	f006 fb8a 	bl	800762a <memset>

  /** Configure LSE Drive Capability 
  */
  HAL_PWR_EnableBkUpAccess();
 8000f16:	f001 fb21 	bl	800255c <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f1a:	4b37      	ldr	r3, [pc, #220]	; (8000ff8 <SystemClock_Config+0x114>)
 8000f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f1e:	4a36      	ldr	r2, [pc, #216]	; (8000ff8 <SystemClock_Config+0x114>)
 8000f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f24:	6413      	str	r3, [r2, #64]	; 0x40
 8000f26:	4b34      	ldr	r3, [pc, #208]	; (8000ff8 <SystemClock_Config+0x114>)
 8000f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f32:	4b32      	ldr	r3, [pc, #200]	; (8000ffc <SystemClock_Config+0x118>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f3a:	4a30      	ldr	r2, [pc, #192]	; (8000ffc <SystemClock_Config+0x118>)
 8000f3c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f40:	6013      	str	r3, [r2, #0]
 8000f42:	4b2e      	ldr	r3, [pc, #184]	; (8000ffc <SystemClock_Config+0x118>)
 8000f44:	681b      	ldr	r3, [r3, #0]
 8000f46:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000f4a:	603b      	str	r3, [r7, #0]
 8000f4c:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000f54:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8000f58:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000f62:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f66:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.PLL.PLLN = 160;
 8000f70:	23a0      	movs	r3, #160	; 0xa0
 8000f72:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000f76:	2302      	movs	r3, #2
 8000f78:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000f7c:	2303      	movs	r3, #3
 8000f7e:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000f82:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8000f86:	4618      	mov	r0, r3
 8000f88:	f001 faf8 	bl	800257c <HAL_RCC_OscConfig>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8000f92:	f000 f9ab 	bl	80012ec <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000f96:	230f      	movs	r3, #15
 8000f98:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000f9c:	2302      	movs	r3, #2
 8000f9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000fa8:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000fac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000fb0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000fb4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000fb8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8000fbc:	2105      	movs	r1, #5
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f001 fd4c 	bl	8002a5c <HAL_RCC_ClockConfig>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	d001      	beq.n	8000fce <SystemClock_Config+0xea>
  {
    Error_Handler();
 8000fca:	f000 f98f 	bl	80012ec <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_UART4;
 8000fce:	f44f 7320 	mov.w	r3, #640	; 0x280
 8000fd2:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	653b      	str	r3, [r7, #80]	; 0x50
  PeriphClkInitStruct.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	65bb      	str	r3, [r7, #88]	; 0x58
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000fdc:	f107 0308 	add.w	r3, r7, #8
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	f001 ff4d 	bl	8002e80 <HAL_RCCEx_PeriphCLKConfig>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d001      	beq.n	8000ff0 <SystemClock_Config+0x10c>
  {
    Error_Handler();
 8000fec:	f000 f97e 	bl	80012ec <Error_Handler>
  }
}
 8000ff0:	bf00      	nop
 8000ff2:	37d0      	adds	r7, #208	; 0xd0
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	bd80      	pop	{r7, pc}
 8000ff8:	40023800 	.word	0x40023800
 8000ffc:	40007000 	.word	0x40007000

08001000 <DMA1_Stream5_IRQHandlerX>:

/* USER CODE BEGIN 4 */
void DMA1_Stream5_IRQHandlerX(void) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b082      	sub	sp, #8
 8001004:	af00      	add	r7, sp, #0
    void* d = (void *)1;
 8001006:	2301      	movs	r3, #1
 8001008:	607b      	str	r3, [r7, #4]

    /* Check half-transfer complete interrupt */
    if (LL_DMA_IsEnabledIT_HT(DMA1, LL_DMA_STREAM_5) && LL_DMA_IsActiveFlag_HT5(DMA1)) {
 800100a:	2105      	movs	r1, #5
 800100c:	4818      	ldr	r0, [pc, #96]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 800100e:	f7ff fec1 	bl	8000d94 <LL_DMA_IsEnabledIT_HT>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d00f      	beq.n	8001038 <DMA1_Stream5_IRQHandlerX+0x38>
 8001018:	4815      	ldr	r0, [pc, #84]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 800101a:	f7ff fde3 	bl	8000be4 <LL_DMA_IsActiveFlag_HT5>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d009      	beq.n	8001038 <DMA1_Stream5_IRQHandlerX+0x38>
        LL_DMA_ClearFlag_HT5(DMA1);             /* Clear half-transfer complete flag */
 8001024:	4812      	ldr	r0, [pc, #72]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 8001026:	f7ff fe25 	bl	8000c74 <LL_DMA_ClearFlag_HT5>
        osMessageQueuePut(usart_rx_dma_queue_idHandle, &d, 0, 0); /* Write data to queue. Do not use wait function! */
 800102a:	4b12      	ldr	r3, [pc, #72]	; (8001074 <DMA1_Stream5_IRQHandlerX+0x74>)
 800102c:	6818      	ldr	r0, [r3, #0]
 800102e:	1d39      	adds	r1, r7, #4
 8001030:	2300      	movs	r3, #0
 8001032:	2200      	movs	r2, #0
 8001034:	f003 fd14 	bl	8004a60 <osMessageQueuePut>
    }

    /* Check transfer-complete interrupt */
    if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_STREAM_5) && LL_DMA_IsActiveFlag_TC5(DMA1)) {
 8001038:	2105      	movs	r1, #5
 800103a:	480d      	ldr	r0, [pc, #52]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 800103c:	f7ff fec6 	bl	8000dcc <LL_DMA_IsEnabledIT_TC>
 8001040:	4603      	mov	r3, r0
 8001042:	2b00      	cmp	r3, #0
 8001044:	d00f      	beq.n	8001066 <DMA1_Stream5_IRQHandlerX+0x66>
 8001046:	480a      	ldr	r0, [pc, #40]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 8001048:	f7ff fdf3 	bl	8000c32 <LL_DMA_IsActiveFlag_TC5>
 800104c:	4603      	mov	r3, r0
 800104e:	2b00      	cmp	r3, #0
 8001050:	d009      	beq.n	8001066 <DMA1_Stream5_IRQHandlerX+0x66>
        LL_DMA_ClearFlag_TC5(DMA1);             /* Clear transfer complete flag */
 8001052:	4807      	ldr	r0, [pc, #28]	; (8001070 <DMA1_Stream5_IRQHandlerX+0x70>)
 8001054:	f7ff fe29 	bl	8000caa <LL_DMA_ClearFlag_TC5>
        osMessageQueuePut(usart_rx_dma_queue_idHandle, &d, 0, 0); /* Write data to queue. Do not use wait function! */
 8001058:	4b06      	ldr	r3, [pc, #24]	; (8001074 <DMA1_Stream5_IRQHandlerX+0x74>)
 800105a:	6818      	ldr	r0, [r3, #0]
 800105c:	1d39      	adds	r1, r7, #4
 800105e:	2300      	movs	r3, #0
 8001060:	2200      	movs	r2, #0
 8001062:	f003 fcfd 	bl	8004a60 <osMessageQueuePut>
    }

    /* Implement other events when needed */
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	40026000 	.word	0x40026000
 8001074:	20004b34 	.word	0x20004b34

08001078 <DMA1_Stream4_IRQHandlerX>:

void DMA1_Stream4_IRQHandlerX(void) {
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    /* Check transfer-complete interrupt */
    if (LL_DMA_IsEnabledIT_TC(DMA1, LL_DMA_STREAM_4) && LL_DMA_IsActiveFlag_TC4(DMA1)) {
 800107c:	2104      	movs	r1, #4
 800107e:	480e      	ldr	r0, [pc, #56]	; (80010b8 <DMA1_Stream4_IRQHandlerX+0x40>)
 8001080:	f7ff fea4 	bl	8000dcc <LL_DMA_IsEnabledIT_TC>
 8001084:	4603      	mov	r3, r0
 8001086:	2b00      	cmp	r3, #0
 8001088:	d013      	beq.n	80010b2 <DMA1_Stream4_IRQHandlerX+0x3a>
 800108a:	480b      	ldr	r0, [pc, #44]	; (80010b8 <DMA1_Stream4_IRQHandlerX+0x40>)
 800108c:	f7ff fdbe 	bl	8000c0c <LL_DMA_IsActiveFlag_TC4>
 8001090:	4603      	mov	r3, r0
 8001092:	2b00      	cmp	r3, #0
 8001094:	d00d      	beq.n	80010b2 <DMA1_Stream4_IRQHandlerX+0x3a>
        LL_DMA_ClearFlag_TC4(DMA1);             /* Clear transfer complete flag */
 8001096:	4808      	ldr	r0, [pc, #32]	; (80010b8 <DMA1_Stream4_IRQHandlerX+0x40>)
 8001098:	f7ff fdfa 	bl	8000c90 <LL_DMA_ClearFlag_TC4>
        ringbuff_skip(&usart_tx_dma_ringbuff, usart_tx_dma_current_len);/* Skip buffer, it has been successfully sent out */
 800109c:	4b07      	ldr	r3, [pc, #28]	; (80010bc <DMA1_Stream4_IRQHandlerX+0x44>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	4619      	mov	r1, r3
 80010a2:	4807      	ldr	r0, [pc, #28]	; (80010c0 <DMA1_Stream4_IRQHandlerX+0x48>)
 80010a4:	f000 facd 	bl	8001642 <ringbuff_skip>
        usart_tx_dma_current_len = 0;           /* Reset data length */
 80010a8:	4b04      	ldr	r3, [pc, #16]	; (80010bc <DMA1_Stream4_IRQHandlerX+0x44>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	601a      	str	r2, [r3, #0]
        usart_start_tx_dma_transfer();          /* Start new transfer */
 80010ae:	f000 f82d 	bl	800110c <usart_start_tx_dma_transfer>
    }

    /* Implement other events when needed */
}
 80010b2:	bf00      	nop
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40026000 	.word	0x40026000
 80010bc:	2000021c 	.word	0x2000021c
 80010c0:	20004b3c 	.word	0x20004b3c

080010c4 <USART2_IRQHandlerX>:

void USART2_IRQHandlerX(void) {
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
    void* d = (void *)1;
 80010ca:	2301      	movs	r3, #1
 80010cc:	607b      	str	r3, [r7, #4]

    /* Check for IDLE line interrupt */
    if (LL_USART_IsEnabledIT_IDLE(USART2) && LL_USART_IsActiveFlag_IDLE(USART2)) {
 80010ce:	480d      	ldr	r0, [pc, #52]	; (8001104 <USART2_IRQHandlerX+0x40>)
 80010d0:	f7ff fca8 	bl	8000a24 <LL_USART_IsEnabledIT_IDLE>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d00f      	beq.n	80010fa <USART2_IRQHandlerX+0x36>
 80010da:	480a      	ldr	r0, [pc, #40]	; (8001104 <USART2_IRQHandlerX+0x40>)
 80010dc:	f7ff fc72 	bl	80009c4 <LL_USART_IsActiveFlag_IDLE>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d009      	beq.n	80010fa <USART2_IRQHandlerX+0x36>
        LL_USART_ClearFlag_IDLE(USART2);        /* Clear IDLE line flag */
 80010e6:	4807      	ldr	r0, [pc, #28]	; (8001104 <USART2_IRQHandlerX+0x40>)
 80010e8:	f7ff fc7f 	bl	80009ea <LL_USART_ClearFlag_IDLE>
        osMessageQueuePut(usart_rx_dma_queue_idHandle, &d, 0, 0); /* Write data to queue. Do not use wait function! */
 80010ec:	4b06      	ldr	r3, [pc, #24]	; (8001108 <USART2_IRQHandlerX+0x44>)
 80010ee:	6818      	ldr	r0, [r3, #0]
 80010f0:	1d39      	adds	r1, r7, #4
 80010f2:	2300      	movs	r3, #0
 80010f4:	2200      	movs	r2, #0
 80010f6:	f003 fcb3 	bl	8004a60 <osMessageQueuePut>
    }
    /* Implement other events when needed */
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	40004400 	.word	0x40004400
 8001108:	20004b34 	.word	0x20004b34

0800110c <usart_start_tx_dma_transfer>:

uint8_t
usart_start_tx_dma_transfer(void) {
 800110c:	b580      	push	{r7, lr}
 800110e:	b084      	sub	sp, #16
 8001110:	af00      	add	r7, sp, #0
    uint32_t old_primask;
    uint8_t started = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	73fb      	strb	r3, [r7, #15]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001116:	f3ef 8310 	mrs	r3, PRIMASK
 800111a:	607b      	str	r3, [r7, #4]
  return(result);
 800111c:	687b      	ldr	r3, [r7, #4]

    /* Check if DMA is active */
    /* Must be set to 0 */
    old_primask = __get_PRIMASK();
 800111e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("cpsid i" : : : "memory");
 8001120:	b672      	cpsid	i
    __disable_irq();

    /* Check if transfer is not active */
    if (usart_tx_dma_current_len == 0) {
 8001122:	4b20      	ldr	r3, [pc, #128]	; (80011a4 <usart_start_tx_dma_transfer+0x98>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2b00      	cmp	r3, #0
 8001128:	d132      	bne.n	8001190 <usart_start_tx_dma_transfer+0x84>
        /* Check if something to send  */
        usart_tx_dma_current_len = ringbuff_get_linear_block_read_length(&usart_tx_dma_ringbuff);
 800112a:	481f      	ldr	r0, [pc, #124]	; (80011a8 <usart_start_tx_dma_transfer+0x9c>)
 800112c:	f000 fa56 	bl	80015dc <ringbuff_get_linear_block_read_length>
 8001130:	4602      	mov	r2, r0
 8001132:	4b1c      	ldr	r3, [pc, #112]	; (80011a4 <usart_start_tx_dma_transfer+0x98>)
 8001134:	601a      	str	r2, [r3, #0]
        if (usart_tx_dma_current_len > 0) {
 8001136:	4b1b      	ldr	r3, [pc, #108]	; (80011a4 <usart_start_tx_dma_transfer+0x98>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	2b00      	cmp	r3, #0
 800113c:	d028      	beq.n	8001190 <usart_start_tx_dma_transfer+0x84>
            /* Disable channel if enabled */
        	LL_DMA_DisableStream(DMA1, LL_DMA_STREAM_4);
 800113e:	2104      	movs	r1, #4
 8001140:	481a      	ldr	r0, [pc, #104]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001142:	f7ff fcc3 	bl	8000acc <LL_DMA_DisableStream>

            /* Clear all flags */
            LL_DMA_ClearFlag_TC4(DMA1);
 8001146:	4819      	ldr	r0, [pc, #100]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001148:	f7ff fda2 	bl	8000c90 <LL_DMA_ClearFlag_TC4>
            LL_DMA_ClearFlag_HT4(DMA1);
 800114c:	4817      	ldr	r0, [pc, #92]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 800114e:	f7ff fd84 	bl	8000c5a <LL_DMA_ClearFlag_HT4>
           // LL_DMA_ClearFlag_GI3(DMA1);
            LL_DMA_ClearFlag_TE4(DMA1);
 8001152:	4816      	ldr	r0, [pc, #88]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001154:	f7ff fdb7 	bl	8000cc6 <LL_DMA_ClearFlag_TE4>
            LL_DMA_ClearFlag_DME4(DMA1);
 8001158:	4814      	ldr	r0, [pc, #80]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 800115a:	f7ff fdc1 	bl	8000ce0 <LL_DMA_ClearFlag_DME4>
            LL_DMA_ClearFlag_FE4(DMA1);
 800115e:	4813      	ldr	r0, [pc, #76]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001160:	f7ff fdcb 	bl	8000cfa <LL_DMA_ClearFlag_FE4>
            /* Start DMA transfer */
            LL_DMA_SetDataLength(DMA1, LL_DMA_STREAM_4, usart_tx_dma_current_len);
 8001164:	4b0f      	ldr	r3, [pc, #60]	; (80011a4 <usart_start_tx_dma_transfer+0x98>)
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	461a      	mov	r2, r3
 800116a:	2104      	movs	r1, #4
 800116c:	480f      	ldr	r0, [pc, #60]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 800116e:	f7ff fccd 	bl	8000b0c <LL_DMA_SetDataLength>
            LL_DMA_SetMemoryAddress(DMA1, LL_DMA_STREAM_4, (uint32_t)ringbuff_get_linear_block_read_address(&usart_tx_dma_ringbuff));
 8001172:	480d      	ldr	r0, [pc, #52]	; (80011a8 <usart_start_tx_dma_transfer+0x9c>)
 8001174:	f000 fa16 	bl	80015a4 <ringbuff_get_linear_block_read_address>
 8001178:	4603      	mov	r3, r0
 800117a:	461a      	mov	r2, r3
 800117c:	2104      	movs	r1, #4
 800117e:	480b      	ldr	r0, [pc, #44]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001180:	f7ff fd00 	bl	8000b84 <LL_DMA_SetMemoryAddress>

            /* Start new transfer */
            LL_DMA_EnableStream(DMA1, LL_DMA_STREAM_4);
 8001184:	2104      	movs	r1, #4
 8001186:	4809      	ldr	r0, [pc, #36]	; (80011ac <usart_start_tx_dma_transfer+0xa0>)
 8001188:	f7ff fc80 	bl	8000a8c <LL_DMA_EnableStream>
            started = 1;
 800118c:	2301      	movs	r3, #1
 800118e:	73fb      	strb	r3, [r7, #15]
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	603b      	str	r3, [r7, #0]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001194:	683b      	ldr	r3, [r7, #0]
 8001196:	f383 8810 	msr	PRIMASK, r3
        }
    }

    __set_PRIMASK(old_primask);

    return started;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
}
 800119c:	4618      	mov	r0, r3
 800119e:	3710      	adds	r7, #16
 80011a0:	46bd      	mov	sp, r7
 80011a2:	bd80      	pop	{r7, pc}
 80011a4:	2000021c 	.word	0x2000021c
 80011a8:	20004b3c 	.word	0x20004b3c
 80011ac:	40026000 	.word	0x40026000

080011b0 <usart_send_string>:
void usart_send_string(const char* str) {
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	6078      	str	r0, [r7, #4]
    //usart_process_data(str, strlen(str));
    ringbuff_write(&usart_rx_dma_ringbuff, str, strlen(str));   /* Write data to TX buffer for loopback */
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f7ff f829 	bl	8000210 <strlen>
 80011be:	4603      	mov	r3, r0
 80011c0:	461a      	mov	r2, r3
 80011c2:	6879      	ldr	r1, [r7, #4]
 80011c4:	4804      	ldr	r0, [pc, #16]	; (80011d8 <usart_send_string+0x28>)
 80011c6:	f000 f8b9 	bl	800133c <ringbuff_write>
    usart_start_tx_dma_transfer();              /* Then try to start transfer */
 80011ca:	f7ff ff9f 	bl	800110c <usart_start_tx_dma_transfer>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20004d40 	.word	0x20004d40

080011dc <usart_process_data>:

void usart_process_data(const void* data, size_t len) {
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
 80011e4:	6039      	str	r1, [r7, #0]
        LL_USART_TransmitData8(UART4, *d);
        while (!LL_USART_IsActiveFlag_TXE(UART4)) {}
    }
    while (!LL_USART_IsActiveFlag_TC(UART4)) {}*/

	ringbuff_write(&usart_rx_dma_ringbuff, data, len);
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	6879      	ldr	r1, [r7, #4]
 80011ea:	4803      	ldr	r0, [pc, #12]	; (80011f8 <usart_process_data+0x1c>)
 80011ec:	f000 f8a6 	bl	800133c <ringbuff_write>
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	20004d40 	.word	0x20004d40

080011fc <usart_rx_check>:
	return ret;

}


void usart_rx_check(void) {
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b082      	sub	sp, #8
 8001200:	af00      	add	r7, sp, #0
    static size_t old_pos;
    size_t pos;


    pos = ARRAY_LEN(usart_rx_dma_buffer) - LL_DMA_GetDataLength(DMA1, LL_DMA_STREAM_5);
 8001202:	2105      	movs	r1, #5
 8001204:	481f      	ldr	r0, [pc, #124]	; (8001284 <usart_rx_check+0x88>)
 8001206:	f7ff fca7 	bl	8000b58 <LL_DMA_GetDataLength>
 800120a:	4603      	mov	r3, r0
 800120c:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001210:	607b      	str	r3, [r7, #4]
    if (pos != old_pos) {
 8001212:	4b1d      	ldr	r3, [pc, #116]	; (8001288 <usart_rx_check+0x8c>)
 8001214:	681b      	ldr	r3, [r3, #0]
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	429a      	cmp	r2, r3
 800121a:	d023      	beq.n	8001264 <usart_rx_check+0x68>
        if (pos > old_pos) {
 800121c:	4b1a      	ldr	r3, [pc, #104]	; (8001288 <usart_rx_check+0x8c>)
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	687a      	ldr	r2, [r7, #4]
 8001222:	429a      	cmp	r2, r3
 8001224:	d90b      	bls.n	800123e <usart_rx_check+0x42>
            usart_process_data(&usart_rx_dma_buffer[old_pos], pos - old_pos);
 8001226:	4b18      	ldr	r3, [pc, #96]	; (8001288 <usart_rx_check+0x8c>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	4a18      	ldr	r2, [pc, #96]	; (800128c <usart_rx_check+0x90>)
 800122c:	1898      	adds	r0, r3, r2
 800122e:	4b16      	ldr	r3, [pc, #88]	; (8001288 <usart_rx_check+0x8c>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff ffd0 	bl	80011dc <usart_process_data>
 800123c:	e012      	b.n	8001264 <usart_rx_check+0x68>
        } else {

            usart_process_data(&usart_rx_dma_buffer[old_pos], ARRAY_LEN(usart_rx_dma_buffer) - old_pos);
 800123e:	4b12      	ldr	r3, [pc, #72]	; (8001288 <usart_rx_check+0x8c>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a12      	ldr	r2, [pc, #72]	; (800128c <usart_rx_check+0x90>)
 8001244:	441a      	add	r2, r3
 8001246:	4b10      	ldr	r3, [pc, #64]	; (8001288 <usart_rx_check+0x8c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 800124e:	4619      	mov	r1, r3
 8001250:	4610      	mov	r0, r2
 8001252:	f7ff ffc3 	bl	80011dc <usart_process_data>

            if (pos > 0) {
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	2b00      	cmp	r3, #0
 800125a:	d003      	beq.n	8001264 <usart_rx_check+0x68>
                usart_process_data(&usart_rx_dma_buffer[0], pos);
 800125c:	6879      	ldr	r1, [r7, #4]
 800125e:	480b      	ldr	r0, [pc, #44]	; (800128c <usart_rx_check+0x90>)
 8001260:	f7ff ffbc 	bl	80011dc <usart_process_data>
            }
        }
    }
    old_pos = pos;
 8001264:	4a08      	ldr	r2, [pc, #32]	; (8001288 <usart_rx_check+0x8c>)
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	6013      	str	r3, [r2, #0]

    if (old_pos == ARRAY_LEN(usart_rx_dma_buffer)) {
 800126a:	4b07      	ldr	r3, [pc, #28]	; (8001288 <usart_rx_check+0x8c>)
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001272:	d102      	bne.n	800127a <usart_rx_check+0x7e>
        old_pos = 0;
 8001274:	4b04      	ldr	r3, [pc, #16]	; (8001288 <usart_rx_check+0x8c>)
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
    }
}
 800127a:	bf00      	nop
 800127c:	3708      	adds	r7, #8
 800127e:	46bd      	mov	sp, r7
 8001280:	bd80      	pop	{r7, pc}
 8001282:	bf00      	nop
 8001284:	40026000 	.word	0x40026000
 8001288:	20000220 	.word	0x20000220
 800128c:	20000028 	.word	0x20000028

08001290 <usart_rx_dma_thread>:

void usart_rx_dma_thread(void* arg) {
 8001290:	b580      	push	{r7, lr}
 8001292:	b084      	sub	sp, #16
 8001294:	af00      	add	r7, sp, #0
 8001296:	6078      	str	r0, [r7, #4]
    void* d;

    /* Notify user to start sending data */
    usart_send_string("USART DMA example: DMA HT & TC + USART IDLE LINE IRQ + RTOS processing\r\n");
 8001298:	4808      	ldr	r0, [pc, #32]	; (80012bc <usart_rx_dma_thread+0x2c>)
 800129a:	f7ff ff89 	bl	80011b0 <usart_send_string>
    usart_send_string("Start sending data to STM32\r\n");
 800129e:	4808      	ldr	r0, [pc, #32]	; (80012c0 <usart_rx_dma_thread+0x30>)
 80012a0:	f7ff ff86 	bl	80011b0 <usart_send_string>

    while (1) {
        /* Block thread and wait for event to process USART data */
        osMessageQueueGet(usart_rx_dma_queue_idHandle, &d, NULL, osWaitForever);
 80012a4:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <usart_rx_dma_thread+0x34>)
 80012a6:	6818      	ldr	r0, [r3, #0]
 80012a8:	f107 010c 	add.w	r1, r7, #12
 80012ac:	f04f 33ff 	mov.w	r3, #4294967295
 80012b0:	2200      	movs	r2, #0
 80012b2:	f003 fc49 	bl	8004b48 <osMessageQueueGet>

        /* Simply call processing function */
        usart_rx_check();
 80012b6:	f7ff ffa1 	bl	80011fc <usart_rx_check>
        osMessageQueueGet(usart_rx_dma_queue_idHandle, &d, NULL, osWaitForever);
 80012ba:	e7f3      	b.n	80012a4 <usart_rx_dma_thread+0x14>
 80012bc:	08007698 	.word	0x08007698
 80012c0:	080076e4 	.word	0x080076e4
 80012c4:	20004b34 	.word	0x20004b34

080012c8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a04      	ldr	r2, [pc, #16]	; (80012e8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d101      	bne.n	80012de <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012da:	f000 fe79 	bl	8001fd0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012de:	bf00      	nop
 80012e0:	3708      	adds	r7, #8
 80012e2:	46bd      	mov	sp, r7
 80012e4:	bd80      	pop	{r7, pc}
 80012e6:	bf00      	nop
 80012e8:	40001000 	.word	0x40001000

080012ec <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80012f0:	bf00      	nop
 80012f2:	46bd      	mov	sp, r7
 80012f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f8:	4770      	bx	lr

080012fa <ringbuff_init>:
 * \param[in]       size: Size of `buffdata` in units of bytes
 *                  Maximum number of bytes buffer can hold is `size - 1`
 * \return          `1` on success, `0` otherwise
 */
uint8_t
BUF_PREF(buff_init)(BUF_PREF(buff_t)* buff, void* buffdata, size_t size) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b084      	sub	sp, #16
 80012fe:	af00      	add	r7, sp, #0
 8001300:	60f8      	str	r0, [r7, #12]
 8001302:	60b9      	str	r1, [r7, #8]
 8001304:	607a      	str	r2, [r7, #4]
    if (buff == NULL || buffdata == NULL || size == 0) {
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	2b00      	cmp	r3, #0
 800130a:	d005      	beq.n	8001318 <ringbuff_init+0x1e>
 800130c:	68bb      	ldr	r3, [r7, #8]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d002      	beq.n	8001318 <ringbuff_init+0x1e>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d101      	bne.n	800131c <ringbuff_init+0x22>
        return 0;
 8001318:	2300      	movs	r3, #0
 800131a:	e00b      	b.n	8001334 <ringbuff_init+0x3a>
    }

    BUF_MEMSET(buff, 0x00, sizeof(*buff));
 800131c:	2210      	movs	r2, #16
 800131e:	2100      	movs	r1, #0
 8001320:	68f8      	ldr	r0, [r7, #12]
 8001322:	f006 f982 	bl	800762a <memset>

    buff->size = size;
 8001326:	68fb      	ldr	r3, [r7, #12]
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	605a      	str	r2, [r3, #4]
    buff->buff = buffdata;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	68ba      	ldr	r2, [r7, #8]
 8001330:	601a      	str	r2, [r3, #0]

    return 1;
 8001332:	2301      	movs	r3, #1
}
 8001334:	4618      	mov	r0, r3
 8001336:	3710      	adds	r7, #16
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}

0800133c <ringbuff_write>:
 * \return          Number of bytes written to buffer.
 *                  When returned value is less than `btw`, there was no enough memory available
 *                  to copy full data array
 */
size_t
BUF_PREF(buff_write)(BUF_PREF(buff_t)* buff, const void* data, size_t btw) {
 800133c:	b580      	push	{r7, lr}
 800133e:	b088      	sub	sp, #32
 8001340:	af00      	add	r7, sp, #0
 8001342:	60f8      	str	r0, [r7, #12]
 8001344:	60b9      	str	r1, [r7, #8]
 8001346:	607a      	str	r2, [r7, #4]
    size_t tocopy, free;
    const uint8_t* d = data;
 8001348:	68bb      	ldr	r3, [r7, #8]
 800134a:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || btw == 0) {
 800134c:	68fb      	ldr	r3, [r7, #12]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00a      	beq.n	8001368 <ringbuff_write+0x2c>
 8001352:	68fb      	ldr	r3, [r7, #12]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d006      	beq.n	8001368 <ringbuff_write+0x2c>
 800135a:	68fb      	ldr	r3, [r7, #12]
 800135c:	685b      	ldr	r3, [r3, #4]
 800135e:	2b00      	cmp	r3, #0
 8001360:	d002      	beq.n	8001368 <ringbuff_write+0x2c>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	2b00      	cmp	r3, #0
 8001366:	d101      	bne.n	800136c <ringbuff_write+0x30>
        return 0;
 8001368:	2300      	movs	r3, #0
 800136a:	e047      	b.n	80013fc <ringbuff_write+0xc0>
    }

    /* Calculate maximum number of bytes available to write */
    free = BUF_PREF(buff_get_free)(buff);
 800136c:	68f8      	ldr	r0, [r7, #12]
 800136e:	f000 f8ad 	bl	80014cc <ringbuff_get_free>
 8001372:	61b8      	str	r0, [r7, #24]
    btw = BUF_MIN(free, btw);
 8001374:	687a      	ldr	r2, [r7, #4]
 8001376:	69bb      	ldr	r3, [r7, #24]
 8001378:	4293      	cmp	r3, r2
 800137a:	bf28      	it	cs
 800137c:	4613      	movcs	r3, r2
 800137e:	607b      	str	r3, [r7, #4]
    if (btw == 0) {
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <ringbuff_write+0x4e>
        return 0;
 8001386:	2300      	movs	r3, #0
 8001388:	e038      	b.n	80013fc <ringbuff_write+0xc0>
    }

    /* Step 1: Write data to linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->w, btw);
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	68db      	ldr	r3, [r3, #12]
 8001392:	1ad3      	subs	r3, r2, r3
 8001394:	687a      	ldr	r2, [r7, #4]
 8001396:	4293      	cmp	r3, r2
 8001398:	bf28      	it	cs
 800139a:	4613      	movcs	r3, r2
 800139c:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(&buff->buff[buff->w], d, tocopy);
 800139e:	68fb      	ldr	r3, [r7, #12]
 80013a0:	681a      	ldr	r2, [r3, #0]
 80013a2:	68fb      	ldr	r3, [r7, #12]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	4413      	add	r3, r2
 80013a8:	697a      	ldr	r2, [r7, #20]
 80013aa:	69f9      	ldr	r1, [r7, #28]
 80013ac:	4618      	mov	r0, r3
 80013ae:	f006 f931 	bl	8007614 <memcpy>
    buff->w += tocopy;
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	68da      	ldr	r2, [r3, #12]
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	441a      	add	r2, r3
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	60da      	str	r2, [r3, #12]
    btw -= tocopy;
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	607b      	str	r3, [r7, #4]

    /* Step 2: Write data to beginning of buffer (overflow part) */
    if (btw > 0) {
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d00b      	beq.n	80013e4 <ringbuff_write+0xa8>
        BUF_MEMCPY(buff->buff, (void *)&d[tocopy], btw);
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	6818      	ldr	r0, [r3, #0]
 80013d0:	69fa      	ldr	r2, [r7, #28]
 80013d2:	697b      	ldr	r3, [r7, #20]
 80013d4:	4413      	add	r3, r2
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	4619      	mov	r1, r3
 80013da:	f006 f91b 	bl	8007614 <memcpy>
        buff->w = btw;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	687a      	ldr	r2, [r7, #4]
 80013e2:	60da      	str	r2, [r3, #12]
    }

    if (buff->w >= buff->size) {
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	68da      	ldr	r2, [r3, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	685b      	ldr	r3, [r3, #4]
 80013ec:	429a      	cmp	r2, r3
 80013ee:	d302      	bcc.n	80013f6 <ringbuff_write+0xba>
        buff->w = 0;
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	2200      	movs	r2, #0
 80013f4:	60da      	str	r2, [r3, #12]
    }
    return tocopy + btw;
 80013f6:	697a      	ldr	r2, [r7, #20]
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	4413      	add	r3, r2
}
 80013fc:	4618      	mov	r0, r3
 80013fe:	3720      	adds	r7, #32
 8001400:	46bd      	mov	sp, r7
 8001402:	bd80      	pop	{r7, pc}

08001404 <ringbuff_read>:
 * \param[out]      data: Pointer to output memory to copy buffer data to
 * \param[in]       btr: Number of bytes to read
 * \return          Number of bytes read and copied to data array
 */
size_t
BUF_PREF(buff_read)(BUF_PREF(buff_t)* buff, void* data, size_t btr) {
 8001404:	b580      	push	{r7, lr}
 8001406:	b088      	sub	sp, #32
 8001408:	af00      	add	r7, sp, #0
 800140a:	60f8      	str	r0, [r7, #12]
 800140c:	60b9      	str	r1, [r7, #8]
 800140e:	607a      	str	r2, [r7, #4]
    size_t tocopy, full;
    uint8_t *d = data;
 8001410:	68bb      	ldr	r3, [r7, #8]
 8001412:	61fb      	str	r3, [r7, #28]

    if (!BUF_IS_VALID(buff) || btr == 0) {
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b00      	cmp	r3, #0
 8001418:	d00a      	beq.n	8001430 <ringbuff_read+0x2c>
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	2b00      	cmp	r3, #0
 8001420:	d006      	beq.n	8001430 <ringbuff_read+0x2c>
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d002      	beq.n	8001430 <ringbuff_read+0x2c>
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d101      	bne.n	8001434 <ringbuff_read+0x30>
        return 0;
 8001430:	2300      	movs	r3, #0
 8001432:	e047      	b.n	80014c4 <ringbuff_read+0xc0>
    }

    /* Calculate maximum number of bytes available to read */
    full = BUF_PREF(buff_get_full)(buff);
 8001434:	68f8      	ldr	r0, [r7, #12]
 8001436:	f000 f880 	bl	800153a <ringbuff_get_full>
 800143a:	61b8      	str	r0, [r7, #24]
    btr = BUF_MIN(full, btr);
 800143c:	687a      	ldr	r2, [r7, #4]
 800143e:	69bb      	ldr	r3, [r7, #24]
 8001440:	4293      	cmp	r3, r2
 8001442:	bf28      	it	cs
 8001444:	4613      	movcs	r3, r2
 8001446:	607b      	str	r3, [r7, #4]
    if (btr == 0) {
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	2b00      	cmp	r3, #0
 800144c:	d101      	bne.n	8001452 <ringbuff_read+0x4e>
        return 0;
 800144e:	2300      	movs	r3, #0
 8001450:	e038      	b.n	80014c4 <ringbuff_read+0xc0>
    }

    /* Step 1: Read data from linear part of buffer */
    tocopy = BUF_MIN(buff->size - buff->r, btr);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	685a      	ldr	r2, [r3, #4]
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	689b      	ldr	r3, [r3, #8]
 800145a:	1ad3      	subs	r3, r2, r3
 800145c:	687a      	ldr	r2, [r7, #4]
 800145e:	4293      	cmp	r3, r2
 8001460:	bf28      	it	cs
 8001462:	4613      	movcs	r3, r2
 8001464:	617b      	str	r3, [r7, #20]
    BUF_MEMCPY(d, &buff->buff[buff->r], tocopy);
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681a      	ldr	r2, [r3, #0]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	4413      	add	r3, r2
 8001470:	697a      	ldr	r2, [r7, #20]
 8001472:	4619      	mov	r1, r3
 8001474:	69f8      	ldr	r0, [r7, #28]
 8001476:	f006 f8cd 	bl	8007614 <memcpy>
    buff->r += tocopy;
 800147a:	68fb      	ldr	r3, [r7, #12]
 800147c:	689a      	ldr	r2, [r3, #8]
 800147e:	697b      	ldr	r3, [r7, #20]
 8001480:	441a      	add	r2, r3
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	609a      	str	r2, [r3, #8]
    btr -= tocopy;
 8001486:	687a      	ldr	r2, [r7, #4]
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	1ad3      	subs	r3, r2, r3
 800148c:	607b      	str	r3, [r7, #4]

    /* Step 2: Read data from beginning of buffer (overflow part) */
    if (btr > 0) {
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d00b      	beq.n	80014ac <ringbuff_read+0xa8>
        BUF_MEMCPY(&d[tocopy], buff->buff, btr);
 8001494:	69fa      	ldr	r2, [r7, #28]
 8001496:	697b      	ldr	r3, [r7, #20]
 8001498:	18d0      	adds	r0, r2, r3
 800149a:	68fb      	ldr	r3, [r7, #12]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	4619      	mov	r1, r3
 80014a2:	f006 f8b7 	bl	8007614 <memcpy>
        buff->r = btr;
 80014a6:	68fb      	ldr	r3, [r7, #12]
 80014a8:	687a      	ldr	r2, [r7, #4]
 80014aa:	609a      	str	r2, [r3, #8]
    }

    /* Step 3: Check end of buffer */
    if (buff->r >= buff->size) {
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689a      	ldr	r2, [r3, #8]
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d302      	bcc.n	80014be <ringbuff_read+0xba>
        buff->r = 0;
 80014b8:	68fb      	ldr	r3, [r7, #12]
 80014ba:	2200      	movs	r2, #0
 80014bc:	609a      	str	r2, [r3, #8]
    }
    return tocopy + btr;
 80014be:	697a      	ldr	r2, [r7, #20]
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	4413      	add	r3, r2
}
 80014c4:	4618      	mov	r0, r3
 80014c6:	3720      	adds	r7, #32
 80014c8:	46bd      	mov	sp, r7
 80014ca:	bd80      	pop	{r7, pc}

080014cc <ringbuff_get_free>:
 * \brief           Get number of bytes in buffer available to write
 * \param[in]       buff: Buffer handle
 * \return          Number of free bytes in memory
 */
size_t
BUF_PREF(buff_get_free)(BUF_PREF(buff_t)* buff) {
 80014cc:	b480      	push	{r7}
 80014ce:	b087      	sub	sp, #28
 80014d0:	af00      	add	r7, sp, #0
 80014d2:	6078      	str	r0, [r7, #4]
    size_t size, w, r;

    if (!BUF_IS_VALID(buff)) {
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d007      	beq.n	80014ea <ringbuff_get_free+0x1e>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	681b      	ldr	r3, [r3, #0]
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d003      	beq.n	80014ea <ringbuff_get_free+0x1e>
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	2b00      	cmp	r3, #0
 80014e8:	d101      	bne.n	80014ee <ringbuff_get_free+0x22>
        return 0;
 80014ea:	2300      	movs	r3, #0
 80014ec:	e01f      	b.n	800152e <ringbuff_get_free+0x62>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	68db      	ldr	r3, [r3, #12]
 80014f2:	613b      	str	r3, [r7, #16]
    r = buff->r;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	429a      	cmp	r2, r3
 8001500:	d103      	bne.n	800150a <ringbuff_get_free+0x3e>
        size = buff->size;
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	617b      	str	r3, [r7, #20]
 8001508:	e00f      	b.n	800152a <ringbuff_get_free+0x5e>
    } else if (r > w) {
 800150a:	68fa      	ldr	r2, [r7, #12]
 800150c:	693b      	ldr	r3, [r7, #16]
 800150e:	429a      	cmp	r2, r3
 8001510:	d904      	bls.n	800151c <ringbuff_get_free+0x50>
        size = r - w;
 8001512:	68fa      	ldr	r2, [r7, #12]
 8001514:	693b      	ldr	r3, [r7, #16]
 8001516:	1ad3      	subs	r3, r2, r3
 8001518:	617b      	str	r3, [r7, #20]
 800151a:	e006      	b.n	800152a <ringbuff_get_free+0x5e>
    } else {
        size = buff->size - (w - r);
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	685a      	ldr	r2, [r3, #4]
 8001520:	68f9      	ldr	r1, [r7, #12]
 8001522:	693b      	ldr	r3, [r7, #16]
 8001524:	1acb      	subs	r3, r1, r3
 8001526:	4413      	add	r3, r2
 8001528:	617b      	str	r3, [r7, #20]
    }

    /* Buffer free size is always 1 less than actual size */
    return size - 1;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	3b01      	subs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	371c      	adds	r7, #28
 8001532:	46bd      	mov	sp, r7
 8001534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001538:	4770      	bx	lr

0800153a <ringbuff_get_full>:
 * \brief           Get number of bytes in buffer available to read
 * \param[in]       buff: Buffer handle
 * \return          Number of bytes ready to be read
 */
size_t
BUF_PREF(buff_get_full)(BUF_PREF(buff_t)* buff) {
 800153a:	b480      	push	{r7}
 800153c:	b087      	sub	sp, #28
 800153e:	af00      	add	r7, sp, #0
 8001540:	6078      	str	r0, [r7, #4]
    size_t w, r, size;

    if (!BUF_IS_VALID(buff)) {
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d007      	beq.n	8001558 <ringbuff_get_full+0x1e>
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	2b00      	cmp	r3, #0
 800154e:	d003      	beq.n	8001558 <ringbuff_get_full+0x1e>
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	2b00      	cmp	r3, #0
 8001556:	d101      	bne.n	800155c <ringbuff_get_full+0x22>
        return 0;
 8001558:	2300      	movs	r3, #0
 800155a:	e01d      	b.n	8001598 <ringbuff_get_full+0x5e>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 800155c:	687b      	ldr	r3, [r7, #4]
 800155e:	68db      	ldr	r3, [r3, #12]
 8001560:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	60fb      	str	r3, [r7, #12]
    if (w == r) {
 8001568:	693a      	ldr	r2, [r7, #16]
 800156a:	68fb      	ldr	r3, [r7, #12]
 800156c:	429a      	cmp	r2, r3
 800156e:	d102      	bne.n	8001576 <ringbuff_get_full+0x3c>
        size = 0;
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	e00f      	b.n	8001596 <ringbuff_get_full+0x5c>
    } else if (w > r) {
 8001576:	693a      	ldr	r2, [r7, #16]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	429a      	cmp	r2, r3
 800157c:	d904      	bls.n	8001588 <ringbuff_get_full+0x4e>
        size = w - r;
 800157e:	693a      	ldr	r2, [r7, #16]
 8001580:	68fb      	ldr	r3, [r7, #12]
 8001582:	1ad3      	subs	r3, r2, r3
 8001584:	617b      	str	r3, [r7, #20]
 8001586:	e006      	b.n	8001596 <ringbuff_get_full+0x5c>
    } else {
        size = buff->size - (r - w);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	6939      	ldr	r1, [r7, #16]
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	1acb      	subs	r3, r1, r3
 8001592:	4413      	add	r3, r2
 8001594:	617b      	str	r3, [r7, #20]
    }
    return size;
 8001596:	697b      	ldr	r3, [r7, #20]
}
 8001598:	4618      	mov	r0, r3
 800159a:	371c      	adds	r7, #28
 800159c:	46bd      	mov	sp, r7
 800159e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a2:	4770      	bx	lr

080015a4 <ringbuff_get_linear_block_read_address>:
 * \brief           Get linear address for buffer for fast read
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer start address
 */
void *
BUF_PREF(buff_get_linear_block_read_address)(BUF_PREF(buff_t)* buff) {
 80015a4:	b480      	push	{r7}
 80015a6:	b083      	sub	sp, #12
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
    if (!BUF_IS_VALID(buff)) {
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d007      	beq.n	80015c2 <ringbuff_get_linear_block_read_address+0x1e>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	2b00      	cmp	r3, #0
 80015b8:	d003      	beq.n	80015c2 <ringbuff_get_linear_block_read_address+0x1e>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d101      	bne.n	80015c6 <ringbuff_get_linear_block_read_address+0x22>
        return NULL;
 80015c2:	2300      	movs	r3, #0
 80015c4:	e004      	b.n	80015d0 <ringbuff_get_linear_block_read_address+0x2c>
    }
    return &buff->buff[buff->r];
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	681a      	ldr	r2, [r3, #0]
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	4413      	add	r3, r2
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	370c      	adds	r7, #12
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr

080015dc <ringbuff_get_linear_block_read_length>:
 * \brief           Get length of linear block address before it overflows for read operation
 * \param[in]       buff: Buffer handle
 * \return          Linear buffer size in units of bytes for read operation
 */
size_t
BUF_PREF(buff_get_linear_block_read_length)(BUF_PREF(buff_t)* buff) {
 80015dc:	b480      	push	{r7}
 80015de:	b087      	sub	sp, #28
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
    size_t w, r, len;

    if (!BUF_IS_VALID(buff)) {
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d007      	beq.n	80015fa <ringbuff_get_linear_block_read_length+0x1e>
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d003      	beq.n	80015fa <ringbuff_get_linear_block_read_length+0x1e>
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d101      	bne.n	80015fe <ringbuff_get_linear_block_read_length+0x22>
        return 0;
 80015fa:	2300      	movs	r3, #0
 80015fc:	e01b      	b.n	8001636 <ringbuff_get_linear_block_read_length+0x5a>
    }

    /* Use temporary values in case they are changed during operations */
    w = buff->w;
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	68db      	ldr	r3, [r3, #12]
 8001602:	613b      	str	r3, [r7, #16]
    r = buff->r;
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	689b      	ldr	r3, [r3, #8]
 8001608:	60fb      	str	r3, [r7, #12]
    if (w > r) {
 800160a:	693a      	ldr	r2, [r7, #16]
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	429a      	cmp	r2, r3
 8001610:	d904      	bls.n	800161c <ringbuff_get_linear_block_read_length+0x40>
        len = w - r;
 8001612:	693a      	ldr	r2, [r7, #16]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	1ad3      	subs	r3, r2, r3
 8001618:	617b      	str	r3, [r7, #20]
 800161a:	e00b      	b.n	8001634 <ringbuff_get_linear_block_read_length+0x58>
    } else if (r > w) {
 800161c:	68fa      	ldr	r2, [r7, #12]
 800161e:	693b      	ldr	r3, [r7, #16]
 8001620:	429a      	cmp	r2, r3
 8001622:	d905      	bls.n	8001630 <ringbuff_get_linear_block_read_length+0x54>
        len = buff->size - r;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	685a      	ldr	r2, [r3, #4]
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	1ad3      	subs	r3, r2, r3
 800162c:	617b      	str	r3, [r7, #20]
 800162e:	e001      	b.n	8001634 <ringbuff_get_linear_block_read_length+0x58>
    } else {
        len = 0;
 8001630:	2300      	movs	r3, #0
 8001632:	617b      	str	r3, [r7, #20]
    }
    return len;
 8001634:	697b      	ldr	r3, [r7, #20]
}
 8001636:	4618      	mov	r0, r3
 8001638:	371c      	adds	r7, #28
 800163a:	46bd      	mov	sp, r7
 800163c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001640:	4770      	bx	lr

08001642 <ringbuff_skip>:
 * \param[in]       buff: Buffer handle
 * \param[in]       len: Number of bytes to skip and mark as read
 * \return          Number of bytes skipped
 */
size_t
BUF_PREF(buff_skip)(BUF_PREF(buff_t)* buff, size_t len) {
 8001642:	b580      	push	{r7, lr}
 8001644:	b084      	sub	sp, #16
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
 800164a:	6039      	str	r1, [r7, #0]
    size_t full;

    if (!BUF_IS_VALID(buff) || len == 0) {
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	2b00      	cmp	r3, #0
 8001650:	d00a      	beq.n	8001668 <ringbuff_skip+0x26>
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d006      	beq.n	8001668 <ringbuff_skip+0x26>
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	685b      	ldr	r3, [r3, #4]
 800165e:	2b00      	cmp	r3, #0
 8001660:	d002      	beq.n	8001668 <ringbuff_skip+0x26>
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d101      	bne.n	800166c <ringbuff_skip+0x2a>
        return 0;
 8001668:	2300      	movs	r3, #0
 800166a:	e01b      	b.n	80016a4 <ringbuff_skip+0x62>
    }

    full = BUF_PREF(buff_get_full)(buff);       /* Get buffer used length */
 800166c:	6878      	ldr	r0, [r7, #4]
 800166e:	f7ff ff64 	bl	800153a <ringbuff_get_full>
 8001672:	60f8      	str	r0, [r7, #12]
    buff->r += BUF_MIN(len, full);              /* Advance read pointer */
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689a      	ldr	r2, [r3, #8]
 8001678:	68f9      	ldr	r1, [r7, #12]
 800167a:	683b      	ldr	r3, [r7, #0]
 800167c:	428b      	cmp	r3, r1
 800167e:	bf28      	it	cs
 8001680:	460b      	movcs	r3, r1
 8001682:	441a      	add	r2, r3
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	609a      	str	r2, [r3, #8]
    if (buff->r >= buff->size) {                /* Subtract possible overflow */
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	689a      	ldr	r2, [r3, #8]
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	685b      	ldr	r3, [r3, #4]
 8001690:	429a      	cmp	r2, r3
 8001692:	d306      	bcc.n	80016a2 <ringbuff_skip+0x60>
        buff->r -= buff->size;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	689a      	ldr	r2, [r3, #8]
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	685b      	ldr	r3, [r3, #4]
 800169c:	1ad2      	subs	r2, r2, r3
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	609a      	str	r2, [r3, #8]
    }
    return len;
 80016a2:	683b      	ldr	r3, [r7, #0]
}
 80016a4:	4618      	mov	r0, r3
 80016a6:	3710      	adds	r7, #16
 80016a8:	46bd      	mov	sp, r7
 80016aa:	bd80      	pop	{r7, pc}

080016ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80016b2:	4b11      	ldr	r3, [pc, #68]	; (80016f8 <HAL_MspInit+0x4c>)
 80016b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016b6:	4a10      	ldr	r2, [pc, #64]	; (80016f8 <HAL_MspInit+0x4c>)
 80016b8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80016bc:	6413      	str	r3, [r2, #64]	; 0x40
 80016be:	4b0e      	ldr	r3, [pc, #56]	; (80016f8 <HAL_MspInit+0x4c>)
 80016c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016c6:	607b      	str	r3, [r7, #4]
 80016c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016ca:	4b0b      	ldr	r3, [pc, #44]	; (80016f8 <HAL_MspInit+0x4c>)
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	4a0a      	ldr	r2, [pc, #40]	; (80016f8 <HAL_MspInit+0x4c>)
 80016d0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80016d4:	6453      	str	r3, [r2, #68]	; 0x44
 80016d6:	4b08      	ldr	r3, [pc, #32]	; (80016f8 <HAL_MspInit+0x4c>)
 80016d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016da:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80016de:	603b      	str	r3, [r7, #0]
 80016e0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80016e2:	2200      	movs	r2, #0
 80016e4:	210f      	movs	r1, #15
 80016e6:	f06f 0001 	mvn.w	r0, #1
 80016ea:	f000 fd49 	bl	8002180 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016ee:	bf00      	nop
 80016f0:	3708      	adds	r7, #8
 80016f2:	46bd      	mov	sp, r7
 80016f4:	bd80      	pop	{r7, pc}
 80016f6:	bf00      	nop
 80016f8:	40023800 	.word	0x40023800

080016fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b08c      	sub	sp, #48	; 0x30
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001704:	2300      	movs	r3, #0
 8001706:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001708:	2300      	movs	r3, #0
 800170a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 800170c:	2200      	movs	r2, #0
 800170e:	6879      	ldr	r1, [r7, #4]
 8001710:	2036      	movs	r0, #54	; 0x36
 8001712:	f000 fd35 	bl	8002180 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8001716:	2036      	movs	r0, #54	; 0x36
 8001718:	f000 fd4e 	bl	80021b8 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 800171c:	4b1f      	ldr	r3, [pc, #124]	; (800179c <HAL_InitTick+0xa0>)
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	4a1e      	ldr	r2, [pc, #120]	; (800179c <HAL_InitTick+0xa0>)
 8001722:	f043 0310 	orr.w	r3, r3, #16
 8001726:	6413      	str	r3, [r2, #64]	; 0x40
 8001728:	4b1c      	ldr	r3, [pc, #112]	; (800179c <HAL_InitTick+0xa0>)
 800172a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800172c:	f003 0310 	and.w	r3, r3, #16
 8001730:	60fb      	str	r3, [r7, #12]
 8001732:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001734:	f107 0210 	add.w	r2, r7, #16
 8001738:	f107 0314 	add.w	r3, r7, #20
 800173c:	4611      	mov	r1, r2
 800173e:	4618      	mov	r0, r3
 8001740:	f001 fb6c 	bl	8002e1c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8001744:	f001 fb56 	bl	8002df4 <HAL_RCC_GetPCLK1Freq>
 8001748:	4603      	mov	r3, r0
 800174a:	005b      	lsls	r3, r3, #1
 800174c:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 800174e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001750:	4a13      	ldr	r2, [pc, #76]	; (80017a0 <HAL_InitTick+0xa4>)
 8001752:	fba2 2303 	umull	r2, r3, r2, r3
 8001756:	0c9b      	lsrs	r3, r3, #18
 8001758:	3b01      	subs	r3, #1
 800175a:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800175c:	4b11      	ldr	r3, [pc, #68]	; (80017a4 <HAL_InitTick+0xa8>)
 800175e:	4a12      	ldr	r2, [pc, #72]	; (80017a8 <HAL_InitTick+0xac>)
 8001760:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8001762:	4b10      	ldr	r3, [pc, #64]	; (80017a4 <HAL_InitTick+0xa8>)
 8001764:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001768:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800176a:	4a0e      	ldr	r2, [pc, #56]	; (80017a4 <HAL_InitTick+0xa8>)
 800176c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800176e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001770:	4b0c      	ldr	r3, [pc, #48]	; (80017a4 <HAL_InitTick+0xa8>)
 8001772:	2200      	movs	r2, #0
 8001774:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001776:	4b0b      	ldr	r3, [pc, #44]	; (80017a4 <HAL_InitTick+0xa8>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 800177c:	4809      	ldr	r0, [pc, #36]	; (80017a4 <HAL_InitTick+0xa8>)
 800177e:	f001 ff6d 	bl	800365c <HAL_TIM_Base_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d104      	bne.n	8001792 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8001788:	4806      	ldr	r0, [pc, #24]	; (80017a4 <HAL_InitTick+0xa8>)
 800178a:	f001 ff9d 	bl	80036c8 <HAL_TIM_Base_Start_IT>
 800178e:	4603      	mov	r3, r0
 8001790:	e000      	b.n	8001794 <HAL_InitTick+0x98>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
}
 8001794:	4618      	mov	r0, r3
 8001796:	3730      	adds	r7, #48	; 0x30
 8001798:	46bd      	mov	sp, r7
 800179a:	bd80      	pop	{r7, pc}
 800179c:	40023800 	.word	0x40023800
 80017a0:	431bde83 	.word	0x431bde83
 80017a4:	20004f44 	.word	0x20004f44
 80017a8:	40001000 	.word	0x40001000

080017ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80017b0:	bf00      	nop
 80017b2:	46bd      	mov	sp, r7
 80017b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017b8:	4770      	bx	lr

080017ba <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ba:	b480      	push	{r7}
 80017bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017be:	e7fe      	b.n	80017be <HardFault_Handler+0x4>

080017c0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017c0:	b480      	push	{r7}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017c4:	e7fe      	b.n	80017c4 <MemManage_Handler+0x4>

080017c6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017c6:	b480      	push	{r7}
 80017c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017ca:	e7fe      	b.n	80017ca <BusFault_Handler+0x4>

080017cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017d0:	e7fe      	b.n	80017d0 <UsageFault_Handler+0x4>

080017d2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017d2:	b480      	push	{r7}
 80017d4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d6:	bf00      	nop
 80017d8:	46bd      	mov	sp, r7
 80017da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017de:	4770      	bx	lr

080017e0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */
	 DMA1_Stream4_IRQHandlerX();
 80017e4:	f7ff fc48 	bl	8001078 <DMA1_Stream4_IRQHandlerX>
  /* USER CODE END DMA1_Stream4_IRQn 0 */
  
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80017e8:	bf00      	nop
 80017ea:	bd80      	pop	{r7, pc}

080017ec <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	DMA1_Stream5_IRQHandlerX();
 80017f0:	f7ff fc06 	bl	8001000 <DMA1_Stream5_IRQHandlerX>
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80017f4:	bf00      	nop
 80017f6:	bd80      	pop	{r7, pc}

080017f8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	 USART2_IRQHandlerX();
 80017fc:	f7ff fc62 	bl	80010c4 <USART2_IRQHandlerX>
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001800:	bf00      	nop
 8001802:	bd80      	pop	{r7, pc}

08001804 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001804:	b480      	push	{r7}
 8001806:	af00      	add	r7, sp, #0

  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001808:	bf00      	nop
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr
	...

08001814 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001814:	b580      	push	{r7, lr}
 8001816:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001818:	4802      	ldr	r0, [pc, #8]	; (8001824 <TIM6_DAC_IRQHandler+0x10>)
 800181a:	f001 ff7f 	bl	800371c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800181e:	bf00      	nop
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	20004f44 	.word	0x20004f44

08001828 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001828:	b480      	push	{r7}
 800182a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800182c:	4b15      	ldr	r3, [pc, #84]	; (8001884 <SystemInit+0x5c>)
 800182e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001832:	4a14      	ldr	r2, [pc, #80]	; (8001884 <SystemInit+0x5c>)
 8001834:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001838:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800183c:	4b12      	ldr	r3, [pc, #72]	; (8001888 <SystemInit+0x60>)
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	4a11      	ldr	r2, [pc, #68]	; (8001888 <SystemInit+0x60>)
 8001842:	f043 0301 	orr.w	r3, r3, #1
 8001846:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001848:	4b0f      	ldr	r3, [pc, #60]	; (8001888 <SystemInit+0x60>)
 800184a:	2200      	movs	r2, #0
 800184c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800184e:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <SystemInit+0x60>)
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	490d      	ldr	r1, [pc, #52]	; (8001888 <SystemInit+0x60>)
 8001854:	4b0d      	ldr	r3, [pc, #52]	; (800188c <SystemInit+0x64>)
 8001856:	4013      	ands	r3, r2
 8001858:	600b      	str	r3, [r1, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 800185a:	4b0b      	ldr	r3, [pc, #44]	; (8001888 <SystemInit+0x60>)
 800185c:	4a0c      	ldr	r2, [pc, #48]	; (8001890 <SystemInit+0x68>)
 800185e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001860:	4b09      	ldr	r3, [pc, #36]	; (8001888 <SystemInit+0x60>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a08      	ldr	r2, [pc, #32]	; (8001888 <SystemInit+0x60>)
 8001866:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800186a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 800186c:	4b06      	ldr	r3, [pc, #24]	; (8001888 <SystemInit+0x60>)
 800186e:	2200      	movs	r2, #0
 8001870:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001872:	4b04      	ldr	r3, [pc, #16]	; (8001884 <SystemInit+0x5c>)
 8001874:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001878:	609a      	str	r2, [r3, #8]
#endif
}
 800187a:	bf00      	nop
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr
 8001884:	e000ed00 	.word	0xe000ed00
 8001888:	40023800 	.word	0x40023800
 800188c:	fef6ffff 	.word	0xfef6ffff
 8001890:	24003010 	.word	0x24003010

08001894 <__NVIC_GetPriorityGrouping>:
{
 8001894:	b480      	push	{r7}
 8001896:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001898:	4b04      	ldr	r3, [pc, #16]	; (80018ac <__NVIC_GetPriorityGrouping+0x18>)
 800189a:	68db      	ldr	r3, [r3, #12]
 800189c:	0a1b      	lsrs	r3, r3, #8
 800189e:	f003 0307 	and.w	r3, r3, #7
}
 80018a2:	4618      	mov	r0, r3
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	e000ed00 	.word	0xe000ed00

080018b0 <__NVIC_EnableIRQ>:
{
 80018b0:	b480      	push	{r7}
 80018b2:	b083      	sub	sp, #12
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018be:	2b00      	cmp	r3, #0
 80018c0:	db0b      	blt.n	80018da <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c2:	79fb      	ldrb	r3, [r7, #7]
 80018c4:	f003 021f 	and.w	r2, r3, #31
 80018c8:	4907      	ldr	r1, [pc, #28]	; (80018e8 <__NVIC_EnableIRQ+0x38>)
 80018ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018ce:	095b      	lsrs	r3, r3, #5
 80018d0:	2001      	movs	r0, #1
 80018d2:	fa00 f202 	lsl.w	r2, r0, r2
 80018d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80018da:	bf00      	nop
 80018dc:	370c      	adds	r7, #12
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	e000e100 	.word	0xe000e100

080018ec <__NVIC_SetPriority>:
{
 80018ec:	b480      	push	{r7}
 80018ee:	b083      	sub	sp, #12
 80018f0:	af00      	add	r7, sp, #0
 80018f2:	4603      	mov	r3, r0
 80018f4:	6039      	str	r1, [r7, #0]
 80018f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	db0a      	blt.n	8001916 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	b2da      	uxtb	r2, r3
 8001904:	490c      	ldr	r1, [pc, #48]	; (8001938 <__NVIC_SetPriority+0x4c>)
 8001906:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190a:	0112      	lsls	r2, r2, #4
 800190c:	b2d2      	uxtb	r2, r2
 800190e:	440b      	add	r3, r1
 8001910:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001914:	e00a      	b.n	800192c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	b2da      	uxtb	r2, r3
 800191a:	4908      	ldr	r1, [pc, #32]	; (800193c <__NVIC_SetPriority+0x50>)
 800191c:	79fb      	ldrb	r3, [r7, #7]
 800191e:	f003 030f 	and.w	r3, r3, #15
 8001922:	3b04      	subs	r3, #4
 8001924:	0112      	lsls	r2, r2, #4
 8001926:	b2d2      	uxtb	r2, r2
 8001928:	440b      	add	r3, r1
 800192a:	761a      	strb	r2, [r3, #24]
}
 800192c:	bf00      	nop
 800192e:	370c      	adds	r7, #12
 8001930:	46bd      	mov	sp, r7
 8001932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001936:	4770      	bx	lr
 8001938:	e000e100 	.word	0xe000e100
 800193c:	e000ed00 	.word	0xe000ed00

08001940 <NVIC_EncodePriority>:
{
 8001940:	b480      	push	{r7}
 8001942:	b089      	sub	sp, #36	; 0x24
 8001944:	af00      	add	r7, sp, #0
 8001946:	60f8      	str	r0, [r7, #12]
 8001948:	60b9      	str	r1, [r7, #8]
 800194a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	f003 0307 	and.w	r3, r3, #7
 8001952:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001954:	69fb      	ldr	r3, [r7, #28]
 8001956:	f1c3 0307 	rsb	r3, r3, #7
 800195a:	2b04      	cmp	r3, #4
 800195c:	bf28      	it	cs
 800195e:	2304      	movcs	r3, #4
 8001960:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001962:	69fb      	ldr	r3, [r7, #28]
 8001964:	3304      	adds	r3, #4
 8001966:	2b06      	cmp	r3, #6
 8001968:	d902      	bls.n	8001970 <NVIC_EncodePriority+0x30>
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	3b03      	subs	r3, #3
 800196e:	e000      	b.n	8001972 <NVIC_EncodePriority+0x32>
 8001970:	2300      	movs	r3, #0
 8001972:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001974:	f04f 32ff 	mov.w	r2, #4294967295
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	fa02 f303 	lsl.w	r3, r2, r3
 800197e:	43da      	mvns	r2, r3
 8001980:	68bb      	ldr	r3, [r7, #8]
 8001982:	401a      	ands	r2, r3
 8001984:	697b      	ldr	r3, [r7, #20]
 8001986:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001988:	f04f 31ff 	mov.w	r1, #4294967295
 800198c:	697b      	ldr	r3, [r7, #20]
 800198e:	fa01 f303 	lsl.w	r3, r1, r3
 8001992:	43d9      	mvns	r1, r3
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001998:	4313      	orrs	r3, r2
}
 800199a:	4618      	mov	r0, r3
 800199c:	3724      	adds	r7, #36	; 0x24
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_USART_Enable>:
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	f043 0201 	orr.w	r2, r3, #1
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	601a      	str	r2, [r3, #0]
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr

080019c6 <LL_USART_ConfigAsyncMode>:
{
 80019c6:	b480      	push	{r7}
 80019c8:	b083      	sub	sp, #12
 80019ca:	af00      	add	r7, sp, #0
 80019cc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	685b      	ldr	r3, [r3, #4]
 80019d2:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	689b      	ldr	r3, [r3, #8]
 80019de:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	609a      	str	r2, [r3, #8]
}
 80019e6:	bf00      	nop
 80019e8:	370c      	adds	r7, #12
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr
	...

080019f4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80019f4:	b480      	push	{r7}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80019fc:	4b08      	ldr	r3, [pc, #32]	; (8001a20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019fe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a00:	4907      	ldr	r1, [pc, #28]	; (8001a20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	4313      	orrs	r3, r2
 8001a06:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001a08:	4b05      	ldr	r3, [pc, #20]	; (8001a20 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001a0a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	4013      	ands	r3, r2
 8001a10:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a12:	68fb      	ldr	r3, [r7, #12]
}
 8001a14:	bf00      	nop
 8001a16:	3714      	adds	r7, #20
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1e:	4770      	bx	lr
 8001a20:	40023800 	.word	0x40023800

08001a24 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001a24:	b480      	push	{r7}
 8001a26:	b085      	sub	sp, #20
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001a2c:	4b08      	ldr	r3, [pc, #32]	; (8001a50 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a30:	4907      	ldr	r1, [pc, #28]	; (8001a50 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	4313      	orrs	r3, r2
 8001a36:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001a38:	4b05      	ldr	r3, [pc, #20]	; (8001a50 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001a3a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	4013      	ands	r3, r2
 8001a40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a42:	68fb      	ldr	r3, [r7, #12]
}
 8001a44:	bf00      	nop
 8001a46:	3714      	adds	r7, #20
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4e:	4770      	bx	lr
 8001a50:	40023800 	.word	0x40023800

08001a54 <LL_DMA_SetDataTransferDirection>:
{
 8001a54:	b480      	push	{r7}
 8001a56:	b085      	sub	sp, #20
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	60f8      	str	r0, [r7, #12]
 8001a5c:	60b9      	str	r1, [r7, #8]
 8001a5e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_DIR, Direction);
 8001a60:	4a0d      	ldr	r2, [pc, #52]	; (8001a98 <LL_DMA_SetDataTransferDirection+0x44>)
 8001a62:	68bb      	ldr	r3, [r7, #8]
 8001a64:	4413      	add	r3, r2
 8001a66:	781b      	ldrb	r3, [r3, #0]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	68fb      	ldr	r3, [r7, #12]
 8001a6c:	4413      	add	r3, r2
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8001a74:	4908      	ldr	r1, [pc, #32]	; (8001a98 <LL_DMA_SetDataTransferDirection+0x44>)
 8001a76:	68bb      	ldr	r3, [r7, #8]
 8001a78:	440b      	add	r3, r1
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	4619      	mov	r1, r3
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	440b      	add	r3, r1
 8001a82:	4619      	mov	r1, r3
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	4313      	orrs	r3, r2
 8001a88:	600b      	str	r3, [r1, #0]
}
 8001a8a:	bf00      	nop
 8001a8c:	3714      	adds	r7, #20
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a94:	4770      	bx	lr
 8001a96:	bf00      	nop
 8001a98:	080077c0 	.word	0x080077c0

08001a9c <LL_DMA_SetMode>:
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b085      	sub	sp, #20
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	60f8      	str	r0, [r7, #12]
 8001aa4:	60b9      	str	r1, [r7, #8]
 8001aa6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CIRC | DMA_SxCR_PFCTRL, Mode);
 8001aa8:	4a0d      	ldr	r2, [pc, #52]	; (8001ae0 <LL_DMA_SetMode+0x44>)
 8001aaa:	68bb      	ldr	r3, [r7, #8]
 8001aac:	4413      	add	r3, r2
 8001aae:	781b      	ldrb	r3, [r3, #0]
 8001ab0:	461a      	mov	r2, r3
 8001ab2:	68fb      	ldr	r3, [r7, #12]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f423 7290 	bic.w	r2, r3, #288	; 0x120
 8001abc:	4908      	ldr	r1, [pc, #32]	; (8001ae0 <LL_DMA_SetMode+0x44>)
 8001abe:	68bb      	ldr	r3, [r7, #8]
 8001ac0:	440b      	add	r3, r1
 8001ac2:	781b      	ldrb	r3, [r3, #0]
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	440b      	add	r3, r1
 8001aca:	4619      	mov	r1, r3
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	4313      	orrs	r3, r2
 8001ad0:	600b      	str	r3, [r1, #0]
}
 8001ad2:	bf00      	nop
 8001ad4:	3714      	adds	r7, #20
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001adc:	4770      	bx	lr
 8001ade:	bf00      	nop
 8001ae0:	080077c0 	.word	0x080077c0

08001ae4 <LL_DMA_SetPeriphIncMode>:
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	b085      	sub	sp, #20
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	60f8      	str	r0, [r7, #12]
 8001aec:	60b9      	str	r1, [r7, #8]
 8001aee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PINC, IncrementMode);
 8001af0:	4a0d      	ldr	r2, [pc, #52]	; (8001b28 <LL_DMA_SetPeriphIncMode+0x44>)
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	4413      	add	r3, r2
 8001af6:	781b      	ldrb	r3, [r3, #0]
 8001af8:	461a      	mov	r2, r3
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	4413      	add	r3, r2
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8001b04:	4908      	ldr	r1, [pc, #32]	; (8001b28 <LL_DMA_SetPeriphIncMode+0x44>)
 8001b06:	68bb      	ldr	r3, [r7, #8]
 8001b08:	440b      	add	r3, r1
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	4619      	mov	r1, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	440b      	add	r3, r1
 8001b12:	4619      	mov	r1, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4313      	orrs	r3, r2
 8001b18:	600b      	str	r3, [r1, #0]
}
 8001b1a:	bf00      	nop
 8001b1c:	3714      	adds	r7, #20
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr
 8001b26:	bf00      	nop
 8001b28:	080077c0 	.word	0x080077c0

08001b2c <LL_DMA_SetMemoryIncMode>:
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	60f8      	str	r0, [r7, #12]
 8001b34:	60b9      	str	r1, [r7, #8]
 8001b36:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MINC, IncrementMode);
 8001b38:	4a0d      	ldr	r2, [pc, #52]	; (8001b70 <LL_DMA_SetMemoryIncMode+0x44>)
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	4413      	add	r3, r2
 8001b3e:	781b      	ldrb	r3, [r3, #0]
 8001b40:	461a      	mov	r2, r3
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	4413      	add	r3, r2
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001b4c:	4908      	ldr	r1, [pc, #32]	; (8001b70 <LL_DMA_SetMemoryIncMode+0x44>)
 8001b4e:	68bb      	ldr	r3, [r7, #8]
 8001b50:	440b      	add	r3, r1
 8001b52:	781b      	ldrb	r3, [r3, #0]
 8001b54:	4619      	mov	r1, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	440b      	add	r3, r1
 8001b5a:	4619      	mov	r1, r3
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	600b      	str	r3, [r1, #0]
}
 8001b62:	bf00      	nop
 8001b64:	3714      	adds	r7, #20
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	080077c0 	.word	0x080077c0

08001b74 <LL_DMA_SetPeriphSize>:
{
 8001b74:	b480      	push	{r7}
 8001b76:	b085      	sub	sp, #20
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PSIZE, Size);
 8001b80:	4a0d      	ldr	r2, [pc, #52]	; (8001bb8 <LL_DMA_SetPeriphSize+0x44>)
 8001b82:	68bb      	ldr	r3, [r7, #8]
 8001b84:	4413      	add	r3, r2
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	461a      	mov	r2, r3
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	4413      	add	r3, r2
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	f423 52c0 	bic.w	r2, r3, #6144	; 0x1800
 8001b94:	4908      	ldr	r1, [pc, #32]	; (8001bb8 <LL_DMA_SetPeriphSize+0x44>)
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	440b      	add	r3, r1
 8001b9a:	781b      	ldrb	r3, [r3, #0]
 8001b9c:	4619      	mov	r1, r3
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	440b      	add	r3, r1
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	4313      	orrs	r3, r2
 8001ba8:	600b      	str	r3, [r1, #0]
}
 8001baa:	bf00      	nop
 8001bac:	3714      	adds	r7, #20
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bb4:	4770      	bx	lr
 8001bb6:	bf00      	nop
 8001bb8:	080077c0 	.word	0x080077c0

08001bbc <LL_DMA_SetMemorySize>:
{
 8001bbc:	b480      	push	{r7}
 8001bbe:	b085      	sub	sp, #20
 8001bc0:	af00      	add	r7, sp, #0
 8001bc2:	60f8      	str	r0, [r7, #12]
 8001bc4:	60b9      	str	r1, [r7, #8]
 8001bc6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_MSIZE, Size);
 8001bc8:	4a0d      	ldr	r2, [pc, #52]	; (8001c00 <LL_DMA_SetMemorySize+0x44>)
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	4413      	add	r3, r2
 8001bce:	781b      	ldrb	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	68fb      	ldr	r3, [r7, #12]
 8001bd4:	4413      	add	r3, r2
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f423 42c0 	bic.w	r2, r3, #24576	; 0x6000
 8001bdc:	4908      	ldr	r1, [pc, #32]	; (8001c00 <LL_DMA_SetMemorySize+0x44>)
 8001bde:	68bb      	ldr	r3, [r7, #8]
 8001be0:	440b      	add	r3, r1
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	4619      	mov	r1, r3
 8001be6:	68fb      	ldr	r3, [r7, #12]
 8001be8:	440b      	add	r3, r1
 8001bea:	4619      	mov	r1, r3
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	4313      	orrs	r3, r2
 8001bf0:	600b      	str	r3, [r1, #0]
}
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	080077c0 	.word	0x080077c0

08001c04 <LL_DMA_SetStreamPriorityLevel>:
{
 8001c04:	b480      	push	{r7}
 8001c06:	b085      	sub	sp, #20
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	60f8      	str	r0, [r7, #12]
 8001c0c:	60b9      	str	r1, [r7, #8]
 8001c0e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_PL, Priority);
 8001c10:	4a0d      	ldr	r2, [pc, #52]	; (8001c48 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001c12:	68bb      	ldr	r3, [r7, #8]
 8001c14:	4413      	add	r3, r2
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	461a      	mov	r2, r3
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	4413      	add	r3, r2
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001c24:	4908      	ldr	r1, [pc, #32]	; (8001c48 <LL_DMA_SetStreamPriorityLevel+0x44>)
 8001c26:	68bb      	ldr	r3, [r7, #8]
 8001c28:	440b      	add	r3, r1
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	440b      	add	r3, r1
 8001c32:	4619      	mov	r1, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	4313      	orrs	r3, r2
 8001c38:	600b      	str	r3, [r1, #0]
}
 8001c3a:	bf00      	nop
 8001c3c:	3714      	adds	r7, #20
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c44:	4770      	bx	lr
 8001c46:	bf00      	nop
 8001c48:	080077c0 	.word	0x080077c0

08001c4c <LL_DMA_SetChannelSelection>:
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Stream_TypeDef*)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->CR, DMA_SxCR_CHSEL, Channel);
 8001c58:	4a0d      	ldr	r2, [pc, #52]	; (8001c90 <LL_DMA_SetChannelSelection+0x44>)
 8001c5a:	68bb      	ldr	r3, [r7, #8]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	781b      	ldrb	r3, [r3, #0]
 8001c60:	461a      	mov	r2, r3
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	4413      	add	r3, r2
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 8001c6c:	4908      	ldr	r1, [pc, #32]	; (8001c90 <LL_DMA_SetChannelSelection+0x44>)
 8001c6e:	68bb      	ldr	r3, [r7, #8]
 8001c70:	440b      	add	r3, r1
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	4619      	mov	r1, r3
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	440b      	add	r3, r1
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	600b      	str	r3, [r1, #0]
}
 8001c82:	bf00      	nop
 8001c84:	3714      	adds	r7, #20
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	080077c0 	.word	0x080077c0

08001c94 <LL_DMA_DisableFifoMode>:
{
 8001c94:	b480      	push	{r7}
 8001c96:	b083      	sub	sp, #12
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Stream_TypeDef *)((uint32_t)((uint32_t)DMAx + STREAM_OFFSET_TAB[Stream])))->FCR, DMA_SxFCR_DMDIS);
 8001c9e:	4a0c      	ldr	r2, [pc, #48]	; (8001cd0 <LL_DMA_DisableFifoMode+0x3c>)
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	4413      	add	r3, r2
 8001cac:	695b      	ldr	r3, [r3, #20]
 8001cae:	4908      	ldr	r1, [pc, #32]	; (8001cd0 <LL_DMA_DisableFifoMode+0x3c>)
 8001cb0:	683a      	ldr	r2, [r7, #0]
 8001cb2:	440a      	add	r2, r1
 8001cb4:	7812      	ldrb	r2, [r2, #0]
 8001cb6:	4611      	mov	r1, r2
 8001cb8:	687a      	ldr	r2, [r7, #4]
 8001cba:	440a      	add	r2, r1
 8001cbc:	f023 0304 	bic.w	r3, r3, #4
 8001cc0:	6153      	str	r3, [r2, #20]
}
 8001cc2:	bf00      	nop
 8001cc4:	370c      	adds	r7, #12
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	080077c0 	.word	0x080077c0

08001cd4 <MX_UART4_Init>:

/* USER CODE END 0 */

/* UART4 init function */
void MX_UART4_Init(void)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b08e      	sub	sp, #56	; 0x38
 8001cd8:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001cda:	f107 031c 	add.w	r3, r7, #28
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]
 8001ce4:	609a      	str	r2, [r3, #8]
 8001ce6:	60da      	str	r2, [r3, #12]
 8001ce8:	611a      	str	r2, [r3, #16]
 8001cea:	615a      	str	r2, [r3, #20]
 8001cec:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cee:	1d3b      	adds	r3, r7, #4
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	601a      	str	r2, [r3, #0]
 8001cf4:	605a      	str	r2, [r3, #4]
 8001cf6:	609a      	str	r2, [r3, #8]
 8001cf8:	60da      	str	r2, [r3, #12]
 8001cfa:	611a      	str	r2, [r3, #16]
 8001cfc:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 8001cfe:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8001d02:	f7ff fe8f 	bl	8001a24 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001d06:	2004      	movs	r0, #4
 8001d08:	f7ff fe74 	bl	80019f4 <LL_AHB1_GRP1_EnableClock>
  /**UART4 GPIO Configuration  
  PC10   ------> UART4_TX
  PC11   ------> UART4_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 8001d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001d10:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d12:	2302      	movs	r3, #2
 8001d14:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d16:	2303      	movs	r3, #3
 8001d18:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d1a:	2300      	movs	r3, #0
 8001d1c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001d22:	2308      	movs	r3, #8
 8001d24:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d26:	1d3b      	adds	r3, r7, #4
 8001d28:	4619      	mov	r1, r3
 8001d2a:	4839      	ldr	r0, [pc, #228]	; (8001e10 <MX_UART4_Init+0x13c>)
 8001d2c:	f002 f801 	bl	8003d32 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_11;
 8001d30:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001d34:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d36:	2302      	movs	r3, #2
 8001d38:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d3e:	2300      	movs	r3, #0
 8001d40:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d42:	2300      	movs	r3, #0
 8001d44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 8001d46:	2308      	movs	r3, #8
 8001d48:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d4a:	1d3b      	adds	r3, r7, #4
 8001d4c:	4619      	mov	r1, r3
 8001d4e:	4830      	ldr	r0, [pc, #192]	; (8001e10 <MX_UART4_Init+0x13c>)
 8001d50:	f001 ffef 	bl	8003d32 <LL_GPIO_Init>

  /* UART4 DMA Init */
  
  /* UART4_TX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_4, LL_DMA_CHANNEL_4);
 8001d54:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d58:	2104      	movs	r1, #4
 8001d5a:	482e      	ldr	r0, [pc, #184]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d5c:	f7ff ff76 	bl	8001c4c <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001d60:	2240      	movs	r2, #64	; 0x40
 8001d62:	2104      	movs	r1, #4
 8001d64:	482b      	ldr	r0, [pc, #172]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d66:	f7ff fe75 	bl	8001a54 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_4, LL_DMA_PRIORITY_LOW);
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	2104      	movs	r1, #4
 8001d6e:	4829      	ldr	r0, [pc, #164]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d70:	f7ff ff48 	bl	8001c04 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MODE_NORMAL);
 8001d74:	2200      	movs	r2, #0
 8001d76:	2104      	movs	r1, #4
 8001d78:	4826      	ldr	r0, [pc, #152]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d7a:	f7ff fe8f 	bl	8001a9c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_PERIPH_NOINCREMENT);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2104      	movs	r1, #4
 8001d82:	4824      	ldr	r0, [pc, #144]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d84:	f7ff feae 	bl	8001ae4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_4, LL_DMA_MEMORY_INCREMENT);
 8001d88:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001d8c:	2104      	movs	r1, #4
 8001d8e:	4821      	ldr	r0, [pc, #132]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d90:	f7ff fecc 	bl	8001b2c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_4, LL_DMA_PDATAALIGN_BYTE);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2104      	movs	r1, #4
 8001d98:	481e      	ldr	r0, [pc, #120]	; (8001e14 <MX_UART4_Init+0x140>)
 8001d9a:	f7ff feeb 	bl	8001b74 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_4, LL_DMA_MDATAALIGN_BYTE);
 8001d9e:	2200      	movs	r2, #0
 8001da0:	2104      	movs	r1, #4
 8001da2:	481c      	ldr	r0, [pc, #112]	; (8001e14 <MX_UART4_Init+0x140>)
 8001da4:	f7ff ff0a 	bl	8001bbc <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_4);
 8001da8:	2104      	movs	r1, #4
 8001daa:	481a      	ldr	r0, [pc, #104]	; (8001e14 <MX_UART4_Init+0x140>)
 8001dac:	f7ff ff72 	bl	8001c94 <LL_DMA_DisableFifoMode>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),6, 0));
 8001db0:	f7ff fd70 	bl	8001894 <__NVIC_GetPriorityGrouping>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2200      	movs	r2, #0
 8001db8:	2106      	movs	r1, #6
 8001dba:	4618      	mov	r0, r3
 8001dbc:	f7ff fdc0 	bl	8001940 <NVIC_EncodePriority>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	2034      	movs	r0, #52	; 0x34
 8001dc6:	f7ff fd91 	bl	80018ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 8001dca:	2034      	movs	r0, #52	; 0x34
 8001dcc:	f7ff fd70 	bl	80018b0 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8001dd0:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001dd4:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001de2:	230c      	movs	r3, #12
 8001de4:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001de6:	2300      	movs	r3, #0
 8001de8:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001dea:	2300      	movs	r3, #0
 8001dec:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(UART4, &USART_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4808      	ldr	r0, [pc, #32]	; (8001e18 <MX_UART4_Init+0x144>)
 8001df6:	f002 fbcd 	bl	8004594 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(UART4);
 8001dfa:	4807      	ldr	r0, [pc, #28]	; (8001e18 <MX_UART4_Init+0x144>)
 8001dfc:	f7ff fde3 	bl	80019c6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(UART4);
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <MX_UART4_Init+0x144>)
 8001e02:	f7ff fdd0 	bl	80019a6 <LL_USART_Enable>

}
 8001e06:	bf00      	nop
 8001e08:	3738      	adds	r7, #56	; 0x38
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop
 8001e10:	40020800 	.word	0x40020800
 8001e14:	40026000 	.word	0x40026000
 8001e18:	40004c00 	.word	0x40004c00

08001e1c <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	b08e      	sub	sp, #56	; 0x38
 8001e20:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001e22:	f107 031c 	add.w	r3, r7, #28
 8001e26:	2200      	movs	r2, #0
 8001e28:	601a      	str	r2, [r3, #0]
 8001e2a:	605a      	str	r2, [r3, #4]
 8001e2c:	609a      	str	r2, [r3, #8]
 8001e2e:	60da      	str	r2, [r3, #12]
 8001e30:	611a      	str	r2, [r3, #16]
 8001e32:	615a      	str	r2, [r3, #20]
 8001e34:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e36:	1d3b      	adds	r3, r7, #4
 8001e38:	2200      	movs	r2, #0
 8001e3a:	601a      	str	r2, [r3, #0]
 8001e3c:	605a      	str	r2, [r3, #4]
 8001e3e:	609a      	str	r2, [r3, #8]
 8001e40:	60da      	str	r2, [r3, #12]
 8001e42:	611a      	str	r2, [r3, #16]
 8001e44:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001e46:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001e4a:	f7ff fdeb 	bl	8001a24 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOD);
 8001e4e:	2008      	movs	r0, #8
 8001e50:	f7ff fdd0 	bl	80019f4 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PD5   ------> USART2_TX
  PD6   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 8001e54:	2320      	movs	r3, #32
 8001e56:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e58:	2302      	movs	r3, #2
 8001e5a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e5c:	2303      	movs	r3, #3
 8001e5e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e60:	2300      	movs	r3, #0
 8001e62:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e64:	2300      	movs	r3, #0
 8001e66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001e68:	2307      	movs	r3, #7
 8001e6a:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e6c:	1d3b      	adds	r3, r7, #4
 8001e6e:	4619      	mov	r1, r3
 8001e70:	4839      	ldr	r0, [pc, #228]	; (8001f58 <MX_USART2_UART_Init+0x13c>)
 8001e72:	f001 ff5e 	bl	8003d32 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 8001e76:	2340      	movs	r3, #64	; 0x40
 8001e78:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001e7e:	2303      	movs	r3, #3
 8001e80:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e82:	2300      	movs	r3, #0
 8001e84:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e86:	2300      	movs	r3, #0
 8001e88:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001e8a:	2307      	movs	r3, #7
 8001e8c:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e8e:	1d3b      	adds	r3, r7, #4
 8001e90:	4619      	mov	r1, r3
 8001e92:	4831      	ldr	r0, [pc, #196]	; (8001f58 <MX_USART2_UART_Init+0x13c>)
 8001e94:	f001 ff4d 	bl	8003d32 <LL_GPIO_Init>

  /* USART2 DMA Init */
  
  /* USART2_RX Init */
  LL_DMA_SetChannelSelection(DMA1, LL_DMA_STREAM_5, LL_DMA_CHANNEL_4);
 8001e98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001e9c:	2105      	movs	r1, #5
 8001e9e:	482f      	ldr	r0, [pc, #188]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ea0:	f7ff fed4 	bl	8001c4c <LL_DMA_SetChannelSelection>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_STREAM_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	2105      	movs	r1, #5
 8001ea8:	482c      	ldr	r0, [pc, #176]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001eaa:	f7ff fdd3 	bl	8001a54 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetStreamPriorityLevel(DMA1, LL_DMA_STREAM_5, LL_DMA_PRIORITY_HIGH);
 8001eae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001eb2:	2105      	movs	r1, #5
 8001eb4:	4829      	ldr	r0, [pc, #164]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001eb6:	f7ff fea5 	bl	8001c04 <LL_DMA_SetStreamPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MODE_CIRCULAR);
 8001eba:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ebe:	2105      	movs	r1, #5
 8001ec0:	4826      	ldr	r0, [pc, #152]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ec2:	f7ff fdeb 	bl	8001a9c <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_PERIPH_NOINCREMENT);
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	2105      	movs	r1, #5
 8001eca:	4824      	ldr	r0, [pc, #144]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ecc:	f7ff fe0a 	bl	8001ae4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_STREAM_5, LL_DMA_MEMORY_INCREMENT);
 8001ed0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001ed4:	2105      	movs	r1, #5
 8001ed6:	4821      	ldr	r0, [pc, #132]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ed8:	f7ff fe28 	bl	8001b2c <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_STREAM_5, LL_DMA_PDATAALIGN_BYTE);
 8001edc:	2200      	movs	r2, #0
 8001ede:	2105      	movs	r1, #5
 8001ee0:	481e      	ldr	r0, [pc, #120]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ee2:	f7ff fe47 	bl	8001b74 <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_STREAM_5, LL_DMA_MDATAALIGN_BYTE);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2105      	movs	r1, #5
 8001eea:	481c      	ldr	r0, [pc, #112]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001eec:	f7ff fe66 	bl	8001bbc <LL_DMA_SetMemorySize>

  LL_DMA_DisableFifoMode(DMA1, LL_DMA_STREAM_5);
 8001ef0:	2105      	movs	r1, #5
 8001ef2:	481a      	ldr	r0, [pc, #104]	; (8001f5c <MX_USART2_UART_Init+0x140>)
 8001ef4:	f7ff fece 	bl	8001c94 <LL_DMA_DisableFifoMode>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),5, 0));
 8001ef8:	f7ff fccc 	bl	8001894 <__NVIC_GetPriorityGrouping>
 8001efc:	4603      	mov	r3, r0
 8001efe:	2200      	movs	r2, #0
 8001f00:	2105      	movs	r1, #5
 8001f02:	4618      	mov	r0, r3
 8001f04:	f7ff fd1c 	bl	8001940 <NVIC_EncodePriority>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	2026      	movs	r0, #38	; 0x26
 8001f0e:	f7ff fced 	bl	80018ec <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001f12:	2026      	movs	r0, #38	; 0x26
 8001f14:	f7ff fccc 	bl	80018b0 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 9600;
 8001f18:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 8001f1c:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001f22:	2300      	movs	r3, #0
 8001f24:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001f2a:	230c      	movs	r3, #12
 8001f2c:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001f2e:	2300      	movs	r3, #0
 8001f30:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001f32:	2300      	movs	r3, #0
 8001f34:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001f36:	f107 031c 	add.w	r3, r7, #28
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4808      	ldr	r0, [pc, #32]	; (8001f60 <MX_USART2_UART_Init+0x144>)
 8001f3e:	f002 fb29 	bl	8004594 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001f42:	4807      	ldr	r0, [pc, #28]	; (8001f60 <MX_USART2_UART_Init+0x144>)
 8001f44:	f7ff fd3f 	bl	80019c6 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001f48:	4805      	ldr	r0, [pc, #20]	; (8001f60 <MX_USART2_UART_Init+0x144>)
 8001f4a:	f7ff fd2c 	bl	80019a6 <LL_USART_Enable>

}
 8001f4e:	bf00      	nop
 8001f50:	3738      	adds	r7, #56	; 0x38
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}
 8001f56:	bf00      	nop
 8001f58:	40020c00 	.word	0x40020c00
 8001f5c:	40026000 	.word	0x40026000
 8001f60:	40004400 	.word	0x40004400

08001f64 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f64:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f9c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001f68:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001f6a:	e003      	b.n	8001f74 <LoopCopyDataInit>

08001f6c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001f6c:	4b0c      	ldr	r3, [pc, #48]	; (8001fa0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001f6e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001f70:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001f72:	3104      	adds	r1, #4

08001f74 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001f74:	480b      	ldr	r0, [pc, #44]	; (8001fa4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001f76:	4b0c      	ldr	r3, [pc, #48]	; (8001fa8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001f78:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001f7a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001f7c:	d3f6      	bcc.n	8001f6c <CopyDataInit>
  ldr  r2, =_sbss
 8001f7e:	4a0b      	ldr	r2, [pc, #44]	; (8001fac <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001f80:	e002      	b.n	8001f88 <LoopFillZerobss>

08001f82 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001f82:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001f84:	f842 3b04 	str.w	r3, [r2], #4

08001f88 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001f88:	4b09      	ldr	r3, [pc, #36]	; (8001fb0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001f8a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001f8c:	d3f9      	bcc.n	8001f82 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f8e:	f7ff fc4b 	bl	8001828 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f92:	f005 fb1b 	bl	80075cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f96:	f7fe ff35 	bl	8000e04 <main>
  bx  lr    
 8001f9a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f9c:	20050000 	.word	0x20050000
  ldr  r3, =_sidata
 8001fa0:	080077d8 	.word	0x080077d8
  ldr  r0, =_sdata
 8001fa4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001fa8:	2000000c 	.word	0x2000000c
  ldr  r2, =_sbss
 8001fac:	2000000c 	.word	0x2000000c
  ldr  r3, = _ebss
 8001fb0:	20004fc8 	.word	0x20004fc8

08001fb4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001fb4:	e7fe      	b.n	8001fb4 <ADC_IRQHandler>

08001fb6 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fba:	2003      	movs	r0, #3
 8001fbc:	f000 f8d5 	bl	800216a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001fc0:	2000      	movs	r0, #0
 8001fc2:	f7ff fb9b 	bl	80016fc <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 8001fc6:	f7ff fb71 	bl	80016ac <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 8001fca:	2300      	movs	r3, #0
}
 8001fcc:	4618      	mov	r0, r3
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001fd4:	4b06      	ldr	r3, [pc, #24]	; (8001ff0 <HAL_IncTick+0x20>)
 8001fd6:	781b      	ldrb	r3, [r3, #0]
 8001fd8:	461a      	mov	r2, r3
 8001fda:	4b06      	ldr	r3, [pc, #24]	; (8001ff4 <HAL_IncTick+0x24>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	4413      	add	r3, r2
 8001fe0:	4a04      	ldr	r2, [pc, #16]	; (8001ff4 <HAL_IncTick+0x24>)
 8001fe2:	6013      	str	r3, [r2, #0]
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	20000004 	.word	0x20000004
 8001ff4:	20004f84 	.word	0x20004f84

08001ff8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	af00      	add	r7, sp, #0
  return uwTick;
 8001ffc:	4b03      	ldr	r3, [pc, #12]	; (800200c <HAL_GetTick+0x14>)
 8001ffe:	681b      	ldr	r3, [r3, #0]
}
 8002000:	4618      	mov	r0, r3
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr
 800200a:	bf00      	nop
 800200c:	20004f84 	.word	0x20004f84

08002010 <__NVIC_SetPriorityGrouping>:
{
 8002010:	b480      	push	{r7}
 8002012:	b085      	sub	sp, #20
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002020:	4b0b      	ldr	r3, [pc, #44]	; (8002050 <__NVIC_SetPriorityGrouping+0x40>)
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002026:	68ba      	ldr	r2, [r7, #8]
 8002028:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800202c:	4013      	ands	r3, r2
 800202e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002034:	68bb      	ldr	r3, [r7, #8]
 8002036:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002038:	4b06      	ldr	r3, [pc, #24]	; (8002054 <__NVIC_SetPriorityGrouping+0x44>)
 800203a:	4313      	orrs	r3, r2
 800203c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800203e:	4a04      	ldr	r2, [pc, #16]	; (8002050 <__NVIC_SetPriorityGrouping+0x40>)
 8002040:	68bb      	ldr	r3, [r7, #8]
 8002042:	60d3      	str	r3, [r2, #12]
}
 8002044:	bf00      	nop
 8002046:	3714      	adds	r7, #20
 8002048:	46bd      	mov	sp, r7
 800204a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204e:	4770      	bx	lr
 8002050:	e000ed00 	.word	0xe000ed00
 8002054:	05fa0000 	.word	0x05fa0000

08002058 <__NVIC_GetPriorityGrouping>:
{
 8002058:	b480      	push	{r7}
 800205a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800205c:	4b04      	ldr	r3, [pc, #16]	; (8002070 <__NVIC_GetPriorityGrouping+0x18>)
 800205e:	68db      	ldr	r3, [r3, #12]
 8002060:	0a1b      	lsrs	r3, r3, #8
 8002062:	f003 0307 	and.w	r3, r3, #7
}
 8002066:	4618      	mov	r0, r3
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	e000ed00 	.word	0xe000ed00

08002074 <__NVIC_EnableIRQ>:
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	4603      	mov	r3, r0
 800207c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800207e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002082:	2b00      	cmp	r3, #0
 8002084:	db0b      	blt.n	800209e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	f003 021f 	and.w	r2, r3, #31
 800208c:	4907      	ldr	r1, [pc, #28]	; (80020ac <__NVIC_EnableIRQ+0x38>)
 800208e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002092:	095b      	lsrs	r3, r3, #5
 8002094:	2001      	movs	r0, #1
 8002096:	fa00 f202 	lsl.w	r2, r0, r2
 800209a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800209e:	bf00      	nop
 80020a0:	370c      	adds	r7, #12
 80020a2:	46bd      	mov	sp, r7
 80020a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a8:	4770      	bx	lr
 80020aa:	bf00      	nop
 80020ac:	e000e100 	.word	0xe000e100

080020b0 <__NVIC_SetPriority>:
{
 80020b0:	b480      	push	{r7}
 80020b2:	b083      	sub	sp, #12
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	4603      	mov	r3, r0
 80020b8:	6039      	str	r1, [r7, #0]
 80020ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80020bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020c0:	2b00      	cmp	r3, #0
 80020c2:	db0a      	blt.n	80020da <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	b2da      	uxtb	r2, r3
 80020c8:	490c      	ldr	r1, [pc, #48]	; (80020fc <__NVIC_SetPriority+0x4c>)
 80020ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020ce:	0112      	lsls	r2, r2, #4
 80020d0:	b2d2      	uxtb	r2, r2
 80020d2:	440b      	add	r3, r1
 80020d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80020d8:	e00a      	b.n	80020f0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	4908      	ldr	r1, [pc, #32]	; (8002100 <__NVIC_SetPriority+0x50>)
 80020e0:	79fb      	ldrb	r3, [r7, #7]
 80020e2:	f003 030f 	and.w	r3, r3, #15
 80020e6:	3b04      	subs	r3, #4
 80020e8:	0112      	lsls	r2, r2, #4
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	440b      	add	r3, r1
 80020ee:	761a      	strb	r2, [r3, #24]
}
 80020f0:	bf00      	nop
 80020f2:	370c      	adds	r7, #12
 80020f4:	46bd      	mov	sp, r7
 80020f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020fa:	4770      	bx	lr
 80020fc:	e000e100 	.word	0xe000e100
 8002100:	e000ed00 	.word	0xe000ed00

08002104 <NVIC_EncodePriority>:
{
 8002104:	b480      	push	{r7}
 8002106:	b089      	sub	sp, #36	; 0x24
 8002108:	af00      	add	r7, sp, #0
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	60b9      	str	r1, [r7, #8]
 800210e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	f003 0307 	and.w	r3, r3, #7
 8002116:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002118:	69fb      	ldr	r3, [r7, #28]
 800211a:	f1c3 0307 	rsb	r3, r3, #7
 800211e:	2b04      	cmp	r3, #4
 8002120:	bf28      	it	cs
 8002122:	2304      	movcs	r3, #4
 8002124:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002126:	69fb      	ldr	r3, [r7, #28]
 8002128:	3304      	adds	r3, #4
 800212a:	2b06      	cmp	r3, #6
 800212c:	d902      	bls.n	8002134 <NVIC_EncodePriority+0x30>
 800212e:	69fb      	ldr	r3, [r7, #28]
 8002130:	3b03      	subs	r3, #3
 8002132:	e000      	b.n	8002136 <NVIC_EncodePriority+0x32>
 8002134:	2300      	movs	r3, #0
 8002136:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002138:	f04f 32ff 	mov.w	r2, #4294967295
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	fa02 f303 	lsl.w	r3, r2, r3
 8002142:	43da      	mvns	r2, r3
 8002144:	68bb      	ldr	r3, [r7, #8]
 8002146:	401a      	ands	r2, r3
 8002148:	697b      	ldr	r3, [r7, #20]
 800214a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800214c:	f04f 31ff 	mov.w	r1, #4294967295
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	fa01 f303 	lsl.w	r3, r1, r3
 8002156:	43d9      	mvns	r1, r3
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800215c:	4313      	orrs	r3, r2
}
 800215e:	4618      	mov	r0, r3
 8002160:	3724      	adds	r7, #36	; 0x24
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr

0800216a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800216a:	b580      	push	{r7, lr}
 800216c:	b082      	sub	sp, #8
 800216e:	af00      	add	r7, sp, #0
 8002170:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002172:	6878      	ldr	r0, [r7, #4]
 8002174:	f7ff ff4c 	bl	8002010 <__NVIC_SetPriorityGrouping>
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}

08002180 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002180:	b580      	push	{r7, lr}
 8002182:	b086      	sub	sp, #24
 8002184:	af00      	add	r7, sp, #0
 8002186:	4603      	mov	r3, r0
 8002188:	60b9      	str	r1, [r7, #8]
 800218a:	607a      	str	r2, [r7, #4]
 800218c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800218e:	2300      	movs	r3, #0
 8002190:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002192:	f7ff ff61 	bl	8002058 <__NVIC_GetPriorityGrouping>
 8002196:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002198:	687a      	ldr	r2, [r7, #4]
 800219a:	68b9      	ldr	r1, [r7, #8]
 800219c:	6978      	ldr	r0, [r7, #20]
 800219e:	f7ff ffb1 	bl	8002104 <NVIC_EncodePriority>
 80021a2:	4602      	mov	r2, r0
 80021a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a8:	4611      	mov	r1, r2
 80021aa:	4618      	mov	r0, r3
 80021ac:	f7ff ff80 	bl	80020b0 <__NVIC_SetPriority>
}
 80021b0:	bf00      	nop
 80021b2:	3718      	adds	r7, #24
 80021b4:	46bd      	mov	sp, r7
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b082      	sub	sp, #8
 80021bc:	af00      	add	r7, sp, #0
 80021be:	4603      	mov	r3, r0
 80021c0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021c6:	4618      	mov	r0, r3
 80021c8:	f7ff ff54 	bl	8002074 <__NVIC_EnableIRQ>
}
 80021cc:	bf00      	nop
 80021ce:	3708      	adds	r7, #8
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}

080021d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b089      	sub	sp, #36	; 0x24
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
 80021dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 80021de:	2300      	movs	r3, #0
 80021e0:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 80021e2:	2300      	movs	r3, #0
 80021e4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 80021e6:	2300      	movs	r3, #0
 80021e8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 80021ea:	2300      	movs	r3, #0
 80021ec:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 80021ee:	2300      	movs	r3, #0
 80021f0:	61fb      	str	r3, [r7, #28]
 80021f2:	e175      	b.n	80024e0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 80021f4:	2201      	movs	r2, #1
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	fa02 f303 	lsl.w	r3, r2, r3
 80021fc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	697a      	ldr	r2, [r7, #20]
 8002204:	4013      	ands	r3, r2
 8002206:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002208:	693a      	ldr	r2, [r7, #16]
 800220a:	697b      	ldr	r3, [r7, #20]
 800220c:	429a      	cmp	r2, r3
 800220e:	f040 8164 	bne.w	80024da <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002212:	683b      	ldr	r3, [r7, #0]
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	2b02      	cmp	r3, #2
 8002218:	d003      	beq.n	8002222 <HAL_GPIO_Init+0x4e>
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b12      	cmp	r3, #18
 8002220:	d123      	bne.n	800226a <HAL_GPIO_Init+0x96>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8002222:	69fb      	ldr	r3, [r7, #28]
 8002224:	08da      	lsrs	r2, r3, #3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	3208      	adds	r2, #8
 800222a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800222e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	f003 0307 	and.w	r3, r3, #7
 8002236:	009b      	lsls	r3, r3, #2
 8002238:	220f      	movs	r2, #15
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	43db      	mvns	r3, r3
 8002240:	69ba      	ldr	r2, [r7, #24]
 8002242:	4013      	ands	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8002246:	683b      	ldr	r3, [r7, #0]
 8002248:	691a      	ldr	r2, [r3, #16]
 800224a:	69fb      	ldr	r3, [r7, #28]
 800224c:	f003 0307 	and.w	r3, r3, #7
 8002250:	009b      	lsls	r3, r3, #2
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4313      	orrs	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800225c:	69fb      	ldr	r3, [r7, #28]
 800225e:	08da      	lsrs	r2, r3, #3
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	3208      	adds	r2, #8
 8002264:	69b9      	ldr	r1, [r7, #24]
 8002266:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	005b      	lsls	r3, r3, #1
 8002274:	2203      	movs	r2, #3
 8002276:	fa02 f303 	lsl.w	r3, r2, r3
 800227a:	43db      	mvns	r3, r3
 800227c:	69ba      	ldr	r2, [r7, #24]
 800227e:	4013      	ands	r3, r2
 8002280:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 0203 	and.w	r2, r3, #3
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	fa02 f303 	lsl.w	r3, r2, r3
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	4313      	orrs	r3, r2
 8002296:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	69ba      	ldr	r2, [r7, #24]
 800229c:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	2b01      	cmp	r3, #1
 80022a4:	d00b      	beq.n	80022be <HAL_GPIO_Init+0xea>
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	2b02      	cmp	r3, #2
 80022ac:	d007      	beq.n	80022be <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80022b2:	2b11      	cmp	r3, #17
 80022b4:	d003      	beq.n	80022be <HAL_GPIO_Init+0xea>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	2b12      	cmp	r3, #18
 80022bc:	d130      	bne.n	8002320 <HAL_GPIO_Init+0x14c>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	2203      	movs	r2, #3
 80022ca:	fa02 f303 	lsl.w	r3, r2, r3
 80022ce:	43db      	mvns	r3, r3
 80022d0:	69ba      	ldr	r2, [r7, #24]
 80022d2:	4013      	ands	r3, r2
 80022d4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80022d6:	683b      	ldr	r3, [r7, #0]
 80022d8:	68da      	ldr	r2, [r3, #12]
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	005b      	lsls	r3, r3, #1
 80022de:	fa02 f303 	lsl.w	r3, r2, r3
 80022e2:	69ba      	ldr	r2, [r7, #24]
 80022e4:	4313      	orrs	r3, r2
 80022e6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022f4:	2201      	movs	r2, #1
 80022f6:	69fb      	ldr	r3, [r7, #28]
 80022f8:	fa02 f303 	lsl.w	r3, r2, r3
 80022fc:	43db      	mvns	r3, r3
 80022fe:	69ba      	ldr	r2, [r7, #24]
 8002300:	4013      	ands	r3, r2
 8002302:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	685b      	ldr	r3, [r3, #4]
 8002308:	091b      	lsrs	r3, r3, #4
 800230a:	f003 0201 	and.w	r2, r3, #1
 800230e:	69fb      	ldr	r3, [r7, #28]
 8002310:	fa02 f303 	lsl.w	r3, r2, r3
 8002314:	69ba      	ldr	r2, [r7, #24]
 8002316:	4313      	orrs	r3, r2
 8002318:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	68db      	ldr	r3, [r3, #12]
 8002324:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	005b      	lsls	r3, r3, #1
 800232a:	2203      	movs	r2, #3
 800232c:	fa02 f303 	lsl.w	r3, r2, r3
 8002330:	43db      	mvns	r3, r3
 8002332:	69ba      	ldr	r2, [r7, #24]
 8002334:	4013      	ands	r3, r2
 8002336:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 8002338:	683b      	ldr	r3, [r7, #0]
 800233a:	689a      	ldr	r2, [r3, #8]
 800233c:	69fb      	ldr	r3, [r7, #28]
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	4313      	orrs	r3, r2
 8002348:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69ba      	ldr	r2, [r7, #24]
 800234e:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002350:	683b      	ldr	r3, [r7, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002358:	2b00      	cmp	r3, #0
 800235a:	f000 80be 	beq.w	80024da <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800235e:	4b65      	ldr	r3, [pc, #404]	; (80024f4 <HAL_GPIO_Init+0x320>)
 8002360:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002362:	4a64      	ldr	r2, [pc, #400]	; (80024f4 <HAL_GPIO_Init+0x320>)
 8002364:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002368:	6453      	str	r3, [r2, #68]	; 0x44
 800236a:	4b62      	ldr	r3, [pc, #392]	; (80024f4 <HAL_GPIO_Init+0x320>)
 800236c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800236e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002372:	60fb      	str	r3, [r7, #12]
 8002374:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8002376:	4a60      	ldr	r2, [pc, #384]	; (80024f8 <HAL_GPIO_Init+0x324>)
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	3302      	adds	r3, #2
 800237e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002382:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8002384:	69fb      	ldr	r3, [r7, #28]
 8002386:	f003 0303 	and.w	r3, r3, #3
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	220f      	movs	r2, #15
 800238e:	fa02 f303 	lsl.w	r3, r2, r3
 8002392:	43db      	mvns	r3, r3
 8002394:	69ba      	ldr	r2, [r7, #24]
 8002396:	4013      	ands	r3, r2
 8002398:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4a57      	ldr	r2, [pc, #348]	; (80024fc <HAL_GPIO_Init+0x328>)
 800239e:	4293      	cmp	r3, r2
 80023a0:	d037      	beq.n	8002412 <HAL_GPIO_Init+0x23e>
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	4a56      	ldr	r2, [pc, #344]	; (8002500 <HAL_GPIO_Init+0x32c>)
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d031      	beq.n	800240e <HAL_GPIO_Init+0x23a>
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	4a55      	ldr	r2, [pc, #340]	; (8002504 <HAL_GPIO_Init+0x330>)
 80023ae:	4293      	cmp	r3, r2
 80023b0:	d02b      	beq.n	800240a <HAL_GPIO_Init+0x236>
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	4a54      	ldr	r2, [pc, #336]	; (8002508 <HAL_GPIO_Init+0x334>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d025      	beq.n	8002406 <HAL_GPIO_Init+0x232>
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	4a53      	ldr	r2, [pc, #332]	; (800250c <HAL_GPIO_Init+0x338>)
 80023be:	4293      	cmp	r3, r2
 80023c0:	d01f      	beq.n	8002402 <HAL_GPIO_Init+0x22e>
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	4a52      	ldr	r2, [pc, #328]	; (8002510 <HAL_GPIO_Init+0x33c>)
 80023c6:	4293      	cmp	r3, r2
 80023c8:	d019      	beq.n	80023fe <HAL_GPIO_Init+0x22a>
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	4a51      	ldr	r2, [pc, #324]	; (8002514 <HAL_GPIO_Init+0x340>)
 80023ce:	4293      	cmp	r3, r2
 80023d0:	d013      	beq.n	80023fa <HAL_GPIO_Init+0x226>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	4a50      	ldr	r2, [pc, #320]	; (8002518 <HAL_GPIO_Init+0x344>)
 80023d6:	4293      	cmp	r3, r2
 80023d8:	d00d      	beq.n	80023f6 <HAL_GPIO_Init+0x222>
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	4a4f      	ldr	r2, [pc, #316]	; (800251c <HAL_GPIO_Init+0x348>)
 80023de:	4293      	cmp	r3, r2
 80023e0:	d007      	beq.n	80023f2 <HAL_GPIO_Init+0x21e>
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4a4e      	ldr	r2, [pc, #312]	; (8002520 <HAL_GPIO_Init+0x34c>)
 80023e6:	4293      	cmp	r3, r2
 80023e8:	d101      	bne.n	80023ee <HAL_GPIO_Init+0x21a>
 80023ea:	2309      	movs	r3, #9
 80023ec:	e012      	b.n	8002414 <HAL_GPIO_Init+0x240>
 80023ee:	230a      	movs	r3, #10
 80023f0:	e010      	b.n	8002414 <HAL_GPIO_Init+0x240>
 80023f2:	2308      	movs	r3, #8
 80023f4:	e00e      	b.n	8002414 <HAL_GPIO_Init+0x240>
 80023f6:	2307      	movs	r3, #7
 80023f8:	e00c      	b.n	8002414 <HAL_GPIO_Init+0x240>
 80023fa:	2306      	movs	r3, #6
 80023fc:	e00a      	b.n	8002414 <HAL_GPIO_Init+0x240>
 80023fe:	2305      	movs	r3, #5
 8002400:	e008      	b.n	8002414 <HAL_GPIO_Init+0x240>
 8002402:	2304      	movs	r3, #4
 8002404:	e006      	b.n	8002414 <HAL_GPIO_Init+0x240>
 8002406:	2303      	movs	r3, #3
 8002408:	e004      	b.n	8002414 <HAL_GPIO_Init+0x240>
 800240a:	2302      	movs	r3, #2
 800240c:	e002      	b.n	8002414 <HAL_GPIO_Init+0x240>
 800240e:	2301      	movs	r3, #1
 8002410:	e000      	b.n	8002414 <HAL_GPIO_Init+0x240>
 8002412:	2300      	movs	r3, #0
 8002414:	69fa      	ldr	r2, [r7, #28]
 8002416:	f002 0203 	and.w	r2, r2, #3
 800241a:	0092      	lsls	r2, r2, #2
 800241c:	4093      	lsls	r3, r2
 800241e:	69ba      	ldr	r2, [r7, #24]
 8002420:	4313      	orrs	r3, r2
 8002422:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8002424:	4934      	ldr	r1, [pc, #208]	; (80024f8 <HAL_GPIO_Init+0x324>)
 8002426:	69fb      	ldr	r3, [r7, #28]
 8002428:	089b      	lsrs	r3, r3, #2
 800242a:	3302      	adds	r3, #2
 800242c:	69ba      	ldr	r2, [r7, #24]
 800242e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002432:	4b3c      	ldr	r3, [pc, #240]	; (8002524 <HAL_GPIO_Init+0x350>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002438:	693b      	ldr	r3, [r7, #16]
 800243a:	43db      	mvns	r3, r3
 800243c:	69ba      	ldr	r2, [r7, #24]
 800243e:	4013      	ands	r3, r2
 8002440:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	685b      	ldr	r3, [r3, #4]
 8002446:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800244a:	2b00      	cmp	r3, #0
 800244c:	d003      	beq.n	8002456 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800244e:	69ba      	ldr	r2, [r7, #24]
 8002450:	693b      	ldr	r3, [r7, #16]
 8002452:	4313      	orrs	r3, r2
 8002454:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002456:	4a33      	ldr	r2, [pc, #204]	; (8002524 <HAL_GPIO_Init+0x350>)
 8002458:	69bb      	ldr	r3, [r7, #24]
 800245a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800245c:	4b31      	ldr	r3, [pc, #196]	; (8002524 <HAL_GPIO_Init+0x350>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	43db      	mvns	r3, r3
 8002466:	69ba      	ldr	r2, [r7, #24]
 8002468:	4013      	ands	r3, r2
 800246a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	685b      	ldr	r3, [r3, #4]
 8002470:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002478:	69ba      	ldr	r2, [r7, #24]
 800247a:	693b      	ldr	r3, [r7, #16]
 800247c:	4313      	orrs	r3, r2
 800247e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002480:	4a28      	ldr	r2, [pc, #160]	; (8002524 <HAL_GPIO_Init+0x350>)
 8002482:	69bb      	ldr	r3, [r7, #24]
 8002484:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002486:	4b27      	ldr	r3, [pc, #156]	; (8002524 <HAL_GPIO_Init+0x350>)
 8002488:	689b      	ldr	r3, [r3, #8]
 800248a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248c:	693b      	ldr	r3, [r7, #16]
 800248e:	43db      	mvns	r3, r3
 8002490:	69ba      	ldr	r2, [r7, #24]
 8002492:	4013      	ands	r3, r2
 8002494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d003      	beq.n	80024aa <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80024a2:	69ba      	ldr	r2, [r7, #24]
 80024a4:	693b      	ldr	r3, [r7, #16]
 80024a6:	4313      	orrs	r3, r2
 80024a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024aa:	4a1e      	ldr	r2, [pc, #120]	; (8002524 <HAL_GPIO_Init+0x350>)
 80024ac:	69bb      	ldr	r3, [r7, #24]
 80024ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024b0:	4b1c      	ldr	r3, [pc, #112]	; (8002524 <HAL_GPIO_Init+0x350>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	43db      	mvns	r3, r3
 80024ba:	69ba      	ldr	r2, [r7, #24]
 80024bc:	4013      	ands	r3, r2
 80024be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80024c0:	683b      	ldr	r3, [r7, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024c8:	2b00      	cmp	r3, #0
 80024ca:	d003      	beq.n	80024d4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80024cc:	69ba      	ldr	r2, [r7, #24]
 80024ce:	693b      	ldr	r3, [r7, #16]
 80024d0:	4313      	orrs	r3, r2
 80024d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024d4:	4a13      	ldr	r2, [pc, #76]	; (8002524 <HAL_GPIO_Init+0x350>)
 80024d6:	69bb      	ldr	r3, [r7, #24]
 80024d8:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 80024da:	69fb      	ldr	r3, [r7, #28]
 80024dc:	3301      	adds	r3, #1
 80024de:	61fb      	str	r3, [r7, #28]
 80024e0:	69fb      	ldr	r3, [r7, #28]
 80024e2:	2b0f      	cmp	r3, #15
 80024e4:	f67f ae86 	bls.w	80021f4 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 80024e8:	bf00      	nop
 80024ea:	3724      	adds	r7, #36	; 0x24
 80024ec:	46bd      	mov	sp, r7
 80024ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f2:	4770      	bx	lr
 80024f4:	40023800 	.word	0x40023800
 80024f8:	40013800 	.word	0x40013800
 80024fc:	40020000 	.word	0x40020000
 8002500:	40020400 	.word	0x40020400
 8002504:	40020800 	.word	0x40020800
 8002508:	40020c00 	.word	0x40020c00
 800250c:	40021000 	.word	0x40021000
 8002510:	40021400 	.word	0x40021400
 8002514:	40021800 	.word	0x40021800
 8002518:	40021c00 	.word	0x40021c00
 800251c:	40022000 	.word	0x40022000
 8002520:	40022400 	.word	0x40022400
 8002524:	40013c00 	.word	0x40013c00

08002528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	807b      	strh	r3, [r7, #2]
 8002534:	4613      	mov	r3, r2
 8002536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002538:	787b      	ldrb	r3, [r7, #1]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800253e:	887a      	ldrh	r2, [r7, #2]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002544:	e003      	b.n	800254e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002546:	887b      	ldrh	r3, [r7, #2]
 8002548:	041a      	lsls	r2, r3, #16
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	619a      	str	r2, [r3, #24]
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800255c:	b480      	push	{r7}
 800255e:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002560:	4b05      	ldr	r3, [pc, #20]	; (8002578 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	4a04      	ldr	r2, [pc, #16]	; (8002578 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002566:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800256a:	6013      	str	r3, [r2, #0]
}
 800256c:	bf00      	nop
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	40007000 	.word	0x40007000

0800257c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b086      	sub	sp, #24
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  FlagStatus pwrclkchanged = RESET;
 8002584:	2300      	movs	r3, #0
 8002586:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	e25c      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 0301 	and.w	r3, r3, #1
 800259a:	2b00      	cmp	r3, #0
 800259c:	f000 8087 	beq.w	80026ae <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80025a0:	4b96      	ldr	r3, [pc, #600]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025a2:	689b      	ldr	r3, [r3, #8]
 80025a4:	f003 030c 	and.w	r3, r3, #12
 80025a8:	2b04      	cmp	r3, #4
 80025aa:	d00c      	beq.n	80025c6 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80025ac:	4b93      	ldr	r3, [pc, #588]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025ae:	689b      	ldr	r3, [r3, #8]
 80025b0:	f003 030c 	and.w	r3, r3, #12
 80025b4:	2b08      	cmp	r3, #8
 80025b6:	d112      	bne.n	80025de <HAL_RCC_OscConfig+0x62>
 80025b8:	4b90      	ldr	r3, [pc, #576]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025ba:	685b      	ldr	r3, [r3, #4]
 80025bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80025c0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80025c4:	d10b      	bne.n	80025de <HAL_RCC_OscConfig+0x62>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80025c6:	4b8d      	ldr	r3, [pc, #564]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d06c      	beq.n	80026ac <HAL_RCC_OscConfig+0x130>
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d168      	bne.n	80026ac <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80025da:	2301      	movs	r3, #1
 80025dc:	e236      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80025e6:	d106      	bne.n	80025f6 <HAL_RCC_OscConfig+0x7a>
 80025e8:	4b84      	ldr	r3, [pc, #528]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a83      	ldr	r2, [pc, #524]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80025ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025f2:	6013      	str	r3, [r2, #0]
 80025f4:	e02e      	b.n	8002654 <HAL_RCC_OscConfig+0xd8>
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d10c      	bne.n	8002618 <HAL_RCC_OscConfig+0x9c>
 80025fe:	4b7f      	ldr	r3, [pc, #508]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4a7e      	ldr	r2, [pc, #504]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002604:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002608:	6013      	str	r3, [r2, #0]
 800260a:	4b7c      	ldr	r3, [pc, #496]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a7b      	ldr	r2, [pc, #492]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002610:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002614:	6013      	str	r3, [r2, #0]
 8002616:	e01d      	b.n	8002654 <HAL_RCC_OscConfig+0xd8>
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	685b      	ldr	r3, [r3, #4]
 800261c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002620:	d10c      	bne.n	800263c <HAL_RCC_OscConfig+0xc0>
 8002622:	4b76      	ldr	r3, [pc, #472]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	4a75      	ldr	r2, [pc, #468]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002628:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800262c:	6013      	str	r3, [r2, #0]
 800262e:	4b73      	ldr	r3, [pc, #460]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	4a72      	ldr	r2, [pc, #456]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002634:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002638:	6013      	str	r3, [r2, #0]
 800263a:	e00b      	b.n	8002654 <HAL_RCC_OscConfig+0xd8>
 800263c:	4b6f      	ldr	r3, [pc, #444]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a6e      	ldr	r2, [pc, #440]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002642:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002646:	6013      	str	r3, [r2, #0]
 8002648:	4b6c      	ldr	r3, [pc, #432]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	4a6b      	ldr	r2, [pc, #428]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800264e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002652:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	685b      	ldr	r3, [r3, #4]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d013      	beq.n	8002684 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800265c:	f7ff fccc 	bl	8001ff8 <HAL_GetTick>
 8002660:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002662:	e008      	b.n	8002676 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002664:	f7ff fcc8 	bl	8001ff8 <HAL_GetTick>
 8002668:	4602      	mov	r2, r0
 800266a:	693b      	ldr	r3, [r7, #16]
 800266c:	1ad3      	subs	r3, r2, r3
 800266e:	2b64      	cmp	r3, #100	; 0x64
 8002670:	d901      	bls.n	8002676 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002672:	2303      	movs	r3, #3
 8002674:	e1ea      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002676:	4b61      	ldr	r3, [pc, #388]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800267e:	2b00      	cmp	r3, #0
 8002680:	d0f0      	beq.n	8002664 <HAL_RCC_OscConfig+0xe8>
 8002682:	e014      	b.n	80026ae <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002684:	f7ff fcb8 	bl	8001ff8 <HAL_GetTick>
 8002688:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800268a:	e008      	b.n	800269e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800268c:	f7ff fcb4 	bl	8001ff8 <HAL_GetTick>
 8002690:	4602      	mov	r2, r0
 8002692:	693b      	ldr	r3, [r7, #16]
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	2b64      	cmp	r3, #100	; 0x64
 8002698:	d901      	bls.n	800269e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800269a:	2303      	movs	r3, #3
 800269c:	e1d6      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800269e:	4b57      	ldr	r3, [pc, #348]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d1f0      	bne.n	800268c <HAL_RCC_OscConfig+0x110>
 80026aa:	e000      	b.n	80026ae <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f003 0302 	and.w	r3, r3, #2
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d069      	beq.n	800278e <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80026ba:	4b50      	ldr	r3, [pc, #320]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026bc:	689b      	ldr	r3, [r3, #8]
 80026be:	f003 030c 	and.w	r3, r3, #12
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d00b      	beq.n	80026de <HAL_RCC_OscConfig+0x162>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80026c6:	4b4d      	ldr	r3, [pc, #308]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026c8:	689b      	ldr	r3, [r3, #8]
 80026ca:	f003 030c 	and.w	r3, r3, #12
 80026ce:	2b08      	cmp	r3, #8
 80026d0:	d11c      	bne.n	800270c <HAL_RCC_OscConfig+0x190>
 80026d2:	4b4a      	ldr	r3, [pc, #296]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026d4:	685b      	ldr	r3, [r3, #4]
 80026d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80026da:	2b00      	cmp	r3, #0
 80026dc:	d116      	bne.n	800270c <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80026de:	4b47      	ldr	r3, [pc, #284]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d005      	beq.n	80026f6 <HAL_RCC_OscConfig+0x17a>
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	68db      	ldr	r3, [r3, #12]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d001      	beq.n	80026f6 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e1aa      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026f6:	4b41      	ldr	r3, [pc, #260]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	691b      	ldr	r3, [r3, #16]
 8002702:	00db      	lsls	r3, r3, #3
 8002704:	493d      	ldr	r1, [pc, #244]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002706:	4313      	orrs	r3, r2
 8002708:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800270a:	e040      	b.n	800278e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d023      	beq.n	800275c <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002714:	4b39      	ldr	r3, [pc, #228]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a38      	ldr	r2, [pc, #224]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800271a:	f043 0301 	orr.w	r3, r3, #1
 800271e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002720:	f7ff fc6a 	bl	8001ff8 <HAL_GetTick>
 8002724:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002726:	e008      	b.n	800273a <HAL_RCC_OscConfig+0x1be>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002728:	f7ff fc66 	bl	8001ff8 <HAL_GetTick>
 800272c:	4602      	mov	r2, r0
 800272e:	693b      	ldr	r3, [r7, #16]
 8002730:	1ad3      	subs	r3, r2, r3
 8002732:	2b02      	cmp	r3, #2
 8002734:	d901      	bls.n	800273a <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002736:	2303      	movs	r3, #3
 8002738:	e188      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800273a:	4b30      	ldr	r3, [pc, #192]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f003 0302 	and.w	r3, r3, #2
 8002742:	2b00      	cmp	r3, #0
 8002744:	d0f0      	beq.n	8002728 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002746:	4b2d      	ldr	r3, [pc, #180]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	691b      	ldr	r3, [r3, #16]
 8002752:	00db      	lsls	r3, r3, #3
 8002754:	4929      	ldr	r1, [pc, #164]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002756:	4313      	orrs	r3, r2
 8002758:	600b      	str	r3, [r1, #0]
 800275a:	e018      	b.n	800278e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800275c:	4b27      	ldr	r3, [pc, #156]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a26      	ldr	r2, [pc, #152]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002762:	f023 0301 	bic.w	r3, r3, #1
 8002766:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002768:	f7ff fc46 	bl	8001ff8 <HAL_GetTick>
 800276c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800276e:	e008      	b.n	8002782 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002770:	f7ff fc42 	bl	8001ff8 <HAL_GetTick>
 8002774:	4602      	mov	r2, r0
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	1ad3      	subs	r3, r2, r3
 800277a:	2b02      	cmp	r3, #2
 800277c:	d901      	bls.n	8002782 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800277e:	2303      	movs	r3, #3
 8002780:	e164      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002782:	4b1e      	ldr	r3, [pc, #120]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	f003 0302 	and.w	r3, r3, #2
 800278a:	2b00      	cmp	r3, #0
 800278c:	d1f0      	bne.n	8002770 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	f003 0308 	and.w	r3, r3, #8
 8002796:	2b00      	cmp	r3, #0
 8002798:	d038      	beq.n	800280c <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	695b      	ldr	r3, [r3, #20]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d019      	beq.n	80027d6 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80027a2:	4b16      	ldr	r3, [pc, #88]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80027a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027a6:	4a15      	ldr	r2, [pc, #84]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80027a8:	f043 0301 	orr.w	r3, r3, #1
 80027ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027ae:	f7ff fc23 	bl	8001ff8 <HAL_GetTick>
 80027b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027b4:	e008      	b.n	80027c8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027b6:	f7ff fc1f 	bl	8001ff8 <HAL_GetTick>
 80027ba:	4602      	mov	r2, r0
 80027bc:	693b      	ldr	r3, [r7, #16]
 80027be:	1ad3      	subs	r3, r2, r3
 80027c0:	2b02      	cmp	r3, #2
 80027c2:	d901      	bls.n	80027c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80027c4:	2303      	movs	r3, #3
 80027c6:	e141      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80027c8:	4b0c      	ldr	r3, [pc, #48]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80027ca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027cc:	f003 0302 	and.w	r3, r3, #2
 80027d0:	2b00      	cmp	r3, #0
 80027d2:	d0f0      	beq.n	80027b6 <HAL_RCC_OscConfig+0x23a>
 80027d4:	e01a      	b.n	800280c <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80027d6:	4b09      	ldr	r3, [pc, #36]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80027d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80027da:	4a08      	ldr	r2, [pc, #32]	; (80027fc <HAL_RCC_OscConfig+0x280>)
 80027dc:	f023 0301 	bic.w	r3, r3, #1
 80027e0:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80027e2:	f7ff fc09 	bl	8001ff8 <HAL_GetTick>
 80027e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80027e8:	e00a      	b.n	8002800 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80027ea:	f7ff fc05 	bl	8001ff8 <HAL_GetTick>
 80027ee:	4602      	mov	r2, r0
 80027f0:	693b      	ldr	r3, [r7, #16]
 80027f2:	1ad3      	subs	r3, r2, r3
 80027f4:	2b02      	cmp	r3, #2
 80027f6:	d903      	bls.n	8002800 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80027f8:	2303      	movs	r3, #3
 80027fa:	e127      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
 80027fc:	40023800 	.word	0x40023800
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002800:	4b94      	ldr	r3, [pc, #592]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002802:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002804:	f003 0302 	and.w	r3, r3, #2
 8002808:	2b00      	cmp	r3, #0
 800280a:	d1ee      	bne.n	80027ea <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f003 0304 	and.w	r3, r3, #4
 8002814:	2b00      	cmp	r3, #0
 8002816:	f000 80a4 	beq.w	8002962 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800281a:	4b8e      	ldr	r3, [pc, #568]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800281c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800281e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d10d      	bne.n	8002842 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8002826:	4b8b      	ldr	r3, [pc, #556]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800282a:	4a8a      	ldr	r2, [pc, #552]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800282c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002830:	6413      	str	r3, [r2, #64]	; 0x40
 8002832:	4b88      	ldr	r3, [pc, #544]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002834:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002836:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800283a:	60fb      	str	r3, [r7, #12]
 800283c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800283e:	2301      	movs	r3, #1
 8002840:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002842:	4b85      	ldr	r3, [pc, #532]	; (8002a58 <HAL_RCC_OscConfig+0x4dc>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800284a:	2b00      	cmp	r3, #0
 800284c:	d118      	bne.n	8002880 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800284e:	4b82      	ldr	r3, [pc, #520]	; (8002a58 <HAL_RCC_OscConfig+0x4dc>)
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	4a81      	ldr	r2, [pc, #516]	; (8002a58 <HAL_RCC_OscConfig+0x4dc>)
 8002854:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002858:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800285a:	f7ff fbcd 	bl	8001ff8 <HAL_GetTick>
 800285e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002860:	e008      	b.n	8002874 <HAL_RCC_OscConfig+0x2f8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8002862:	f7ff fbc9 	bl	8001ff8 <HAL_GetTick>
 8002866:	4602      	mov	r2, r0
 8002868:	693b      	ldr	r3, [r7, #16]
 800286a:	1ad3      	subs	r3, r2, r3
 800286c:	2b64      	cmp	r3, #100	; 0x64
 800286e:	d901      	bls.n	8002874 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8002870:	2303      	movs	r3, #3
 8002872:	e0eb      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002874:	4b78      	ldr	r3, [pc, #480]	; (8002a58 <HAL_RCC_OscConfig+0x4dc>)
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800287c:	2b00      	cmp	r3, #0
 800287e:	d0f0      	beq.n	8002862 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	689b      	ldr	r3, [r3, #8]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d106      	bne.n	8002896 <HAL_RCC_OscConfig+0x31a>
 8002888:	4b72      	ldr	r3, [pc, #456]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800288a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800288c:	4a71      	ldr	r2, [pc, #452]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800288e:	f043 0301 	orr.w	r3, r3, #1
 8002892:	6713      	str	r3, [r2, #112]	; 0x70
 8002894:	e02d      	b.n	80028f2 <HAL_RCC_OscConfig+0x376>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	689b      	ldr	r3, [r3, #8]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d10c      	bne.n	80028b8 <HAL_RCC_OscConfig+0x33c>
 800289e:	4b6d      	ldr	r3, [pc, #436]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028a2:	4a6c      	ldr	r2, [pc, #432]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028a4:	f023 0301 	bic.w	r3, r3, #1
 80028a8:	6713      	str	r3, [r2, #112]	; 0x70
 80028aa:	4b6a      	ldr	r3, [pc, #424]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ae:	4a69      	ldr	r2, [pc, #420]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028b0:	f023 0304 	bic.w	r3, r3, #4
 80028b4:	6713      	str	r3, [r2, #112]	; 0x70
 80028b6:	e01c      	b.n	80028f2 <HAL_RCC_OscConfig+0x376>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	689b      	ldr	r3, [r3, #8]
 80028bc:	2b05      	cmp	r3, #5
 80028be:	d10c      	bne.n	80028da <HAL_RCC_OscConfig+0x35e>
 80028c0:	4b64      	ldr	r3, [pc, #400]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028c2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028c4:	4a63      	ldr	r2, [pc, #396]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028c6:	f043 0304 	orr.w	r3, r3, #4
 80028ca:	6713      	str	r3, [r2, #112]	; 0x70
 80028cc:	4b61      	ldr	r3, [pc, #388]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028d0:	4a60      	ldr	r2, [pc, #384]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028d2:	f043 0301 	orr.w	r3, r3, #1
 80028d6:	6713      	str	r3, [r2, #112]	; 0x70
 80028d8:	e00b      	b.n	80028f2 <HAL_RCC_OscConfig+0x376>
 80028da:	4b5e      	ldr	r3, [pc, #376]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028dc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028de:	4a5d      	ldr	r2, [pc, #372]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028e0:	f023 0301 	bic.w	r3, r3, #1
 80028e4:	6713      	str	r3, [r2, #112]	; 0x70
 80028e6:	4b5b      	ldr	r3, [pc, #364]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80028ea:	4a5a      	ldr	r2, [pc, #360]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80028ec:	f023 0304 	bic.w	r3, r3, #4
 80028f0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	689b      	ldr	r3, [r3, #8]
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d015      	beq.n	8002926 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80028fa:	f7ff fb7d 	bl	8001ff8 <HAL_GetTick>
 80028fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002900:	e00a      	b.n	8002918 <HAL_RCC_OscConfig+0x39c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002902:	f7ff fb79 	bl	8001ff8 <HAL_GetTick>
 8002906:	4602      	mov	r2, r0
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	1ad3      	subs	r3, r2, r3
 800290c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002910:	4293      	cmp	r3, r2
 8002912:	d901      	bls.n	8002918 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002914:	2303      	movs	r3, #3
 8002916:	e099      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002918:	4b4e      	ldr	r3, [pc, #312]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800291a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800291c:	f003 0302 	and.w	r3, r3, #2
 8002920:	2b00      	cmp	r3, #0
 8002922:	d0ee      	beq.n	8002902 <HAL_RCC_OscConfig+0x386>
 8002924:	e014      	b.n	8002950 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002926:	f7ff fb67 	bl	8001ff8 <HAL_GetTick>
 800292a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800292c:	e00a      	b.n	8002944 <HAL_RCC_OscConfig+0x3c8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800292e:	f7ff fb63 	bl	8001ff8 <HAL_GetTick>
 8002932:	4602      	mov	r2, r0
 8002934:	693b      	ldr	r3, [r7, #16]
 8002936:	1ad3      	subs	r3, r2, r3
 8002938:	f241 3288 	movw	r2, #5000	; 0x1388
 800293c:	4293      	cmp	r3, r2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e083      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002944:	4b43      	ldr	r3, [pc, #268]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002948:	f003 0302 	and.w	r3, r3, #2
 800294c:	2b00      	cmp	r3, #0
 800294e:	d1ee      	bne.n	800292e <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002950:	7dfb      	ldrb	r3, [r7, #23]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d105      	bne.n	8002962 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002956:	4b3f      	ldr	r3, [pc, #252]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800295a:	4a3e      	ldr	r2, [pc, #248]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800295c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002960:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	699b      	ldr	r3, [r3, #24]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d06f      	beq.n	8002a4a <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800296a:	4b3a      	ldr	r3, [pc, #232]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 030c 	and.w	r3, r3, #12
 8002972:	2b08      	cmp	r3, #8
 8002974:	d067      	beq.n	8002a46 <HAL_RCC_OscConfig+0x4ca>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	2b02      	cmp	r3, #2
 800297c:	d149      	bne.n	8002a12 <HAL_RCC_OscConfig+0x496>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800297e:	4b35      	ldr	r3, [pc, #212]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4a34      	ldr	r2, [pc, #208]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002984:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002988:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800298a:	f7ff fb35 	bl	8001ff8 <HAL_GetTick>
 800298e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002990:	e008      	b.n	80029a4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002992:	f7ff fb31 	bl	8001ff8 <HAL_GetTick>
 8002996:	4602      	mov	r2, r0
 8002998:	693b      	ldr	r3, [r7, #16]
 800299a:	1ad3      	subs	r3, r2, r3
 800299c:	2b02      	cmp	r3, #2
 800299e:	d901      	bls.n	80029a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80029a0:	2303      	movs	r3, #3
 80029a2:	e053      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80029a4:	4b2b      	ldr	r3, [pc, #172]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d1f0      	bne.n	8002992 <HAL_RCC_OscConfig+0x416>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69da      	ldr	r2, [r3, #28]
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a1b      	ldr	r3, [r3, #32]
 80029b8:	431a      	orrs	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029be:	019b      	lsls	r3, r3, #6
 80029c0:	431a      	orrs	r2, r3
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029c6:	085b      	lsrs	r3, r3, #1
 80029c8:	3b01      	subs	r3, #1
 80029ca:	041b      	lsls	r3, r3, #16
 80029cc:	431a      	orrs	r2, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029d2:	061b      	lsls	r3, r3, #24
 80029d4:	4313      	orrs	r3, r2
 80029d6:	4a1f      	ldr	r2, [pc, #124]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80029d8:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80029dc:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80029de:	4b1d      	ldr	r3, [pc, #116]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4a1c      	ldr	r2, [pc, #112]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 80029e4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80029e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029ea:	f7ff fb05 	bl	8001ff8 <HAL_GetTick>
 80029ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80029f0:	e008      	b.n	8002a04 <HAL_RCC_OscConfig+0x488>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80029f2:	f7ff fb01 	bl	8001ff8 <HAL_GetTick>
 80029f6:	4602      	mov	r2, r0
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	1ad3      	subs	r3, r2, r3
 80029fc:	2b02      	cmp	r3, #2
 80029fe:	d901      	bls.n	8002a04 <HAL_RCC_OscConfig+0x488>
          {
            return HAL_TIMEOUT;
 8002a00:	2303      	movs	r3, #3
 8002a02:	e023      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002a04:	4b13      	ldr	r3, [pc, #76]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d0f0      	beq.n	80029f2 <HAL_RCC_OscConfig+0x476>
 8002a10:	e01b      	b.n	8002a4a <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a12:	4b10      	ldr	r3, [pc, #64]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a0f      	ldr	r2, [pc, #60]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002a18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002a1c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a1e:	f7ff faeb 	bl	8001ff8 <HAL_GetTick>
 8002a22:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a24:	e008      	b.n	8002a38 <HAL_RCC_OscConfig+0x4bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002a26:	f7ff fae7 	bl	8001ff8 <HAL_GetTick>
 8002a2a:	4602      	mov	r2, r0
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	2b02      	cmp	r3, #2
 8002a32:	d901      	bls.n	8002a38 <HAL_RCC_OscConfig+0x4bc>
          {
            return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e009      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002a38:	4b06      	ldr	r3, [pc, #24]	; (8002a54 <HAL_RCC_OscConfig+0x4d8>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d1f0      	bne.n	8002a26 <HAL_RCC_OscConfig+0x4aa>
 8002a44:	e001      	b.n	8002a4a <HAL_RCC_OscConfig+0x4ce>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8002a46:	2301      	movs	r3, #1
 8002a48:	e000      	b.n	8002a4c <HAL_RCC_OscConfig+0x4d0>
    }
  }
  return HAL_OK;
 8002a4a:	2300      	movs	r3, #0
}
 8002a4c:	4618      	mov	r0, r3
 8002a4e:	3718      	adds	r7, #24
 8002a50:	46bd      	mov	sp, r7
 8002a52:	bd80      	pop	{r7, pc}
 8002a54:	40023800 	.word	0x40023800
 8002a58:	40007000 	.word	0x40007000

08002a5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a5c:	b580      	push	{r7, lr}
 8002a5e:	b084      	sub	sp, #16
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002a66:	2300      	movs	r3, #0
 8002a68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d101      	bne.n	8002a74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e0ce      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a74:	4b69      	ldr	r3, [pc, #420]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f003 030f 	and.w	r3, r3, #15
 8002a7c:	683a      	ldr	r2, [r7, #0]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d910      	bls.n	8002aa4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a82:	4b66      	ldr	r3, [pc, #408]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f023 020f 	bic.w	r2, r3, #15
 8002a8a:	4964      	ldr	r1, [pc, #400]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a92:	4b62      	ldr	r3, [pc, #392]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	683a      	ldr	r2, [r7, #0]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d001      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e0b6      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0302 	and.w	r3, r3, #2
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d020      	beq.n	8002af2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0304 	and.w	r3, r3, #4
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d005      	beq.n	8002ac8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002abc:	4b58      	ldr	r3, [pc, #352]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002abe:	689b      	ldr	r3, [r3, #8]
 8002ac0:	4a57      	ldr	r2, [pc, #348]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002ac2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002ac6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f003 0308 	and.w	r3, r3, #8
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d005      	beq.n	8002ae0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ad4:	4b52      	ldr	r3, [pc, #328]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002ad6:	689b      	ldr	r3, [r3, #8]
 8002ad8:	4a51      	ldr	r2, [pc, #324]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002ada:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002ade:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ae0:	4b4f      	ldr	r3, [pc, #316]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	494c      	ldr	r1, [pc, #304]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	f003 0301 	and.w	r3, r3, #1
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d040      	beq.n	8002b80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	685b      	ldr	r3, [r3, #4]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d107      	bne.n	8002b16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	4b46      	ldr	r3, [pc, #280]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d115      	bne.n	8002b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e07d      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b02      	cmp	r3, #2
 8002b1c:	d107      	bne.n	8002b2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002b1e:	4b40      	ldr	r3, [pc, #256]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d109      	bne.n	8002b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b2a:	2301      	movs	r3, #1
 8002b2c:	e071      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b2e:	4b3c      	ldr	r3, [pc, #240]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d101      	bne.n	8002b3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002b3a:	2301      	movs	r3, #1
 8002b3c:	e069      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002b3e:	4b38      	ldr	r3, [pc, #224]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b40:	689b      	ldr	r3, [r3, #8]
 8002b42:	f023 0203 	bic.w	r2, r3, #3
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	685b      	ldr	r3, [r3, #4]
 8002b4a:	4935      	ldr	r1, [pc, #212]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b4c:	4313      	orrs	r3, r2
 8002b4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b50:	f7ff fa52 	bl	8001ff8 <HAL_GetTick>
 8002b54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b56:	e00a      	b.n	8002b6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b58:	f7ff fa4e 	bl	8001ff8 <HAL_GetTick>
 8002b5c:	4602      	mov	r2, r0
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	1ad3      	subs	r3, r2, r3
 8002b62:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d901      	bls.n	8002b6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8002b6a:	2303      	movs	r3, #3
 8002b6c:	e051      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6e:	4b2c      	ldr	r3, [pc, #176]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	f003 020c 	and.w	r2, r3, #12
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	009b      	lsls	r3, r3, #2
 8002b7c:	429a      	cmp	r2, r3
 8002b7e:	d1eb      	bne.n	8002b58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b80:	4b26      	ldr	r3, [pc, #152]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f003 030f 	and.w	r3, r3, #15
 8002b88:	683a      	ldr	r2, [r7, #0]
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d210      	bcs.n	8002bb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b8e:	4b23      	ldr	r3, [pc, #140]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f023 020f 	bic.w	r2, r3, #15
 8002b96:	4921      	ldr	r1, [pc, #132]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002b98:	683b      	ldr	r3, [r7, #0]
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b9e:	4b1f      	ldr	r3, [pc, #124]	; (8002c1c <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 030f 	and.w	r3, r3, #15
 8002ba6:	683a      	ldr	r2, [r7, #0]
 8002ba8:	429a      	cmp	r2, r3
 8002baa:	d001      	beq.n	8002bb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8002bac:	2301      	movs	r3, #1
 8002bae:	e030      	b.n	8002c12 <HAL_RCC_ClockConfig+0x1b6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f003 0304 	and.w	r3, r3, #4
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d008      	beq.n	8002bce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002bbc:	4b18      	ldr	r3, [pc, #96]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002bbe:	689b      	ldr	r3, [r3, #8]
 8002bc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	68db      	ldr	r3, [r3, #12]
 8002bc8:	4915      	ldr	r1, [pc, #84]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002bca:	4313      	orrs	r3, r2
 8002bcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	f003 0308 	and.w	r3, r3, #8
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d009      	beq.n	8002bee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002bda:	4b11      	ldr	r3, [pc, #68]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002bdc:	689b      	ldr	r3, [r3, #8]
 8002bde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	691b      	ldr	r3, [r3, #16]
 8002be6:	00db      	lsls	r3, r3, #3
 8002be8:	490d      	ldr	r1, [pc, #52]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002bea:	4313      	orrs	r3, r2
 8002bec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002bee:	f000 f81d 	bl	8002c2c <HAL_RCC_GetSysClockFreq>
 8002bf2:	4601      	mov	r1, r0
 8002bf4:	4b0a      	ldr	r3, [pc, #40]	; (8002c20 <HAL_RCC_ClockConfig+0x1c4>)
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	091b      	lsrs	r3, r3, #4
 8002bfa:	f003 030f 	and.w	r3, r3, #15
 8002bfe:	4a09      	ldr	r2, [pc, #36]	; (8002c24 <HAL_RCC_ClockConfig+0x1c8>)
 8002c00:	5cd3      	ldrb	r3, [r2, r3]
 8002c02:	fa21 f303 	lsr.w	r3, r1, r3
 8002c06:	4a08      	ldr	r2, [pc, #32]	; (8002c28 <HAL_RCC_ClockConfig+0x1cc>)
 8002c08:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002c0a:	2000      	movs	r0, #0
 8002c0c:	f7fe fd76 	bl	80016fc <HAL_InitTick>

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3710      	adds	r7, #16
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	40023c00 	.word	0x40023c00
 8002c20:	40023800 	.word	0x40023800
 8002c24:	080077a8 	.word	0x080077a8
 8002c28:	20000000 	.word	0x20000000

08002c2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002c2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c2e:	b085      	sub	sp, #20
 8002c30:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002c32:	2300      	movs	r3, #0
 8002c34:	607b      	str	r3, [r7, #4]
 8002c36:	2300      	movs	r3, #0
 8002c38:	60fb      	str	r3, [r7, #12]
 8002c3a:	2300      	movs	r3, #0
 8002c3c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 8002c3e:	2300      	movs	r3, #0
 8002c40:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002c42:	4b63      	ldr	r3, [pc, #396]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c44:	689b      	ldr	r3, [r3, #8]
 8002c46:	f003 030c 	and.w	r3, r3, #12
 8002c4a:	2b04      	cmp	r3, #4
 8002c4c:	d007      	beq.n	8002c5e <HAL_RCC_GetSysClockFreq+0x32>
 8002c4e:	2b08      	cmp	r3, #8
 8002c50:	d008      	beq.n	8002c64 <HAL_RCC_GetSysClockFreq+0x38>
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	f040 80b4 	bne.w	8002dc0 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002c58:	4b5e      	ldr	r3, [pc, #376]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002c5a:	60bb      	str	r3, [r7, #8]
       break;
 8002c5c:	e0b3      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002c5e:	4b5e      	ldr	r3, [pc, #376]	; (8002dd8 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002c60:	60bb      	str	r3, [r7, #8]
      break;
 8002c62:	e0b0      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002c64:	4b5a      	ldr	r3, [pc, #360]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002c6c:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 8002c6e:	4b58      	ldr	r3, [pc, #352]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d04a      	beq.n	8002d10 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002c7a:	4b55      	ldr	r3, [pc, #340]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002c7c:	685b      	ldr	r3, [r3, #4]
 8002c7e:	099b      	lsrs	r3, r3, #6
 8002c80:	f04f 0400 	mov.w	r4, #0
 8002c84:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002c88:	f04f 0200 	mov.w	r2, #0
 8002c8c:	ea03 0501 	and.w	r5, r3, r1
 8002c90:	ea04 0602 	and.w	r6, r4, r2
 8002c94:	4629      	mov	r1, r5
 8002c96:	4632      	mov	r2, r6
 8002c98:	f04f 0300 	mov.w	r3, #0
 8002c9c:	f04f 0400 	mov.w	r4, #0
 8002ca0:	0154      	lsls	r4, r2, #5
 8002ca2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002ca6:	014b      	lsls	r3, r1, #5
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4622      	mov	r2, r4
 8002cac:	1b49      	subs	r1, r1, r5
 8002cae:	eb62 0206 	sbc.w	r2, r2, r6
 8002cb2:	f04f 0300 	mov.w	r3, #0
 8002cb6:	f04f 0400 	mov.w	r4, #0
 8002cba:	0194      	lsls	r4, r2, #6
 8002cbc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002cc0:	018b      	lsls	r3, r1, #6
 8002cc2:	1a5b      	subs	r3, r3, r1
 8002cc4:	eb64 0402 	sbc.w	r4, r4, r2
 8002cc8:	f04f 0100 	mov.w	r1, #0
 8002ccc:	f04f 0200 	mov.w	r2, #0
 8002cd0:	00e2      	lsls	r2, r4, #3
 8002cd2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002cd6:	00d9      	lsls	r1, r3, #3
 8002cd8:	460b      	mov	r3, r1
 8002cda:	4614      	mov	r4, r2
 8002cdc:	195b      	adds	r3, r3, r5
 8002cde:	eb44 0406 	adc.w	r4, r4, r6
 8002ce2:	f04f 0100 	mov.w	r1, #0
 8002ce6:	f04f 0200 	mov.w	r2, #0
 8002cea:	0262      	lsls	r2, r4, #9
 8002cec:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002cf0:	0259      	lsls	r1, r3, #9
 8002cf2:	460b      	mov	r3, r1
 8002cf4:	4614      	mov	r4, r2
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	4621      	mov	r1, r4
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	f04f 0400 	mov.w	r4, #0
 8002d00:	461a      	mov	r2, r3
 8002d02:	4623      	mov	r3, r4
 8002d04:	f7fd fa8c 	bl	8000220 <__aeabi_uldivmod>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	460c      	mov	r4, r1
 8002d0c:	60fb      	str	r3, [r7, #12]
 8002d0e:	e049      	b.n	8002da4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d10:	4b2f      	ldr	r3, [pc, #188]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	099b      	lsrs	r3, r3, #6
 8002d16:	f04f 0400 	mov.w	r4, #0
 8002d1a:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002d1e:	f04f 0200 	mov.w	r2, #0
 8002d22:	ea03 0501 	and.w	r5, r3, r1
 8002d26:	ea04 0602 	and.w	r6, r4, r2
 8002d2a:	4629      	mov	r1, r5
 8002d2c:	4632      	mov	r2, r6
 8002d2e:	f04f 0300 	mov.w	r3, #0
 8002d32:	f04f 0400 	mov.w	r4, #0
 8002d36:	0154      	lsls	r4, r2, #5
 8002d38:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002d3c:	014b      	lsls	r3, r1, #5
 8002d3e:	4619      	mov	r1, r3
 8002d40:	4622      	mov	r2, r4
 8002d42:	1b49      	subs	r1, r1, r5
 8002d44:	eb62 0206 	sbc.w	r2, r2, r6
 8002d48:	f04f 0300 	mov.w	r3, #0
 8002d4c:	f04f 0400 	mov.w	r4, #0
 8002d50:	0194      	lsls	r4, r2, #6
 8002d52:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002d56:	018b      	lsls	r3, r1, #6
 8002d58:	1a5b      	subs	r3, r3, r1
 8002d5a:	eb64 0402 	sbc.w	r4, r4, r2
 8002d5e:	f04f 0100 	mov.w	r1, #0
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	00e2      	lsls	r2, r4, #3
 8002d68:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002d6c:	00d9      	lsls	r1, r3, #3
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4614      	mov	r4, r2
 8002d72:	195b      	adds	r3, r3, r5
 8002d74:	eb44 0406 	adc.w	r4, r4, r6
 8002d78:	f04f 0100 	mov.w	r1, #0
 8002d7c:	f04f 0200 	mov.w	r2, #0
 8002d80:	02a2      	lsls	r2, r4, #10
 8002d82:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8002d86:	0299      	lsls	r1, r3, #10
 8002d88:	460b      	mov	r3, r1
 8002d8a:	4614      	mov	r4, r2
 8002d8c:	4618      	mov	r0, r3
 8002d8e:	4621      	mov	r1, r4
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	f04f 0400 	mov.w	r4, #0
 8002d96:	461a      	mov	r2, r3
 8002d98:	4623      	mov	r3, r4
 8002d9a:	f7fd fa41 	bl	8000220 <__aeabi_uldivmod>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	460c      	mov	r4, r1
 8002da2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1 ) *2);
 8002da4:	4b0a      	ldr	r3, [pc, #40]	; (8002dd0 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	0c1b      	lsrs	r3, r3, #16
 8002daa:	f003 0303 	and.w	r3, r3, #3
 8002dae:	3301      	adds	r3, #1
 8002db0:	005b      	lsls	r3, r3, #1
 8002db2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8002db4:	68fa      	ldr	r2, [r7, #12]
 8002db6:	683b      	ldr	r3, [r7, #0]
 8002db8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dbc:	60bb      	str	r3, [r7, #8]
      break;
 8002dbe:	e002      	b.n	8002dc6 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002dc0:	4b04      	ldr	r3, [pc, #16]	; (8002dd4 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002dc2:	60bb      	str	r3, [r7, #8]
      break;
 8002dc4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002dc6:	68bb      	ldr	r3, [r7, #8]
}
 8002dc8:	4618      	mov	r0, r3
 8002dca:	3714      	adds	r7, #20
 8002dcc:	46bd      	mov	sp, r7
 8002dce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	00f42400 	.word	0x00f42400
 8002dd8:	007a1200 	.word	0x007a1200

08002ddc <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002de0:	4b03      	ldr	r3, [pc, #12]	; (8002df0 <HAL_RCC_GetHCLKFreq+0x14>)
 8002de2:	681b      	ldr	r3, [r3, #0]
}
 8002de4:	4618      	mov	r0, r3
 8002de6:	46bd      	mov	sp, r7
 8002de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dec:	4770      	bx	lr
 8002dee:	bf00      	nop
 8002df0:	20000000 	.word	0x20000000

08002df4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002df8:	f7ff fff0 	bl	8002ddc <HAL_RCC_GetHCLKFreq>
 8002dfc:	4601      	mov	r1, r0
 8002dfe:	4b05      	ldr	r3, [pc, #20]	; (8002e14 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002e00:	689b      	ldr	r3, [r3, #8]
 8002e02:	0a9b      	lsrs	r3, r3, #10
 8002e04:	f003 0307 	and.w	r3, r3, #7
 8002e08:	4a03      	ldr	r2, [pc, #12]	; (8002e18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e0a:	5cd3      	ldrb	r3, [r2, r3]
 8002e0c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	40023800 	.word	0x40023800
 8002e18:	080077b8 	.word	0x080077b8

08002e1c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
 8002e24:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	220f      	movs	r2, #15
 8002e2a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002e2c:	4b12      	ldr	r3, [pc, #72]	; (8002e78 <HAL_RCC_GetClockConfig+0x5c>)
 8002e2e:	689b      	ldr	r3, [r3, #8]
 8002e30:	f003 0203 	and.w	r2, r3, #3
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002e38:	4b0f      	ldr	r3, [pc, #60]	; (8002e78 <HAL_RCC_GetClockConfig+0x5c>)
 8002e3a:	689b      	ldr	r3, [r3, #8]
 8002e3c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002e44:	4b0c      	ldr	r3, [pc, #48]	; (8002e78 <HAL_RCC_GetClockConfig+0x5c>)
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <HAL_RCC_GetClockConfig+0x5c>)
 8002e52:	689b      	ldr	r3, [r3, #8]
 8002e54:	08db      	lsrs	r3, r3, #3
 8002e56:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002e5e:	4b07      	ldr	r3, [pc, #28]	; (8002e7c <HAL_RCC_GetClockConfig+0x60>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	f003 020f 	and.w	r2, r3, #15
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	601a      	str	r2, [r3, #0]
}
 8002e6a:	bf00      	nop
 8002e6c:	370c      	adds	r7, #12
 8002e6e:	46bd      	mov	sp, r7
 8002e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e74:	4770      	bx	lr
 8002e76:	bf00      	nop
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	40023c00 	.word	0x40023c00

08002e80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 8002e90:	2300      	movs	r3, #0
 8002e92:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002e94:	2300      	movs	r3, #0
 8002e96:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002e98:	2300      	movs	r3, #0
 8002e9a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	f003 0301 	and.w	r3, r3, #1
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d012      	beq.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002ea8:	4b69      	ldr	r3, [pc, #420]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eaa:	689b      	ldr	r3, [r3, #8]
 8002eac:	4a68      	ldr	r2, [pc, #416]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eae:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002eb2:	6093      	str	r3, [r2, #8]
 8002eb4:	4b66      	ldr	r3, [pc, #408]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ebc:	4964      	ldr	r1, [pc, #400]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ebe:	4313      	orrs	r3, r2
 8002ec0:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d101      	bne.n	8002ece <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d017      	beq.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002eda:	4b5d      	ldr	r3, [pc, #372]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002edc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ee0:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ee8:	4959      	ldr	r1, [pc, #356]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002eea:	4313      	orrs	r3, r2
 8002eec:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ef4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002ef8:	d101      	bne.n	8002efe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002efa:	2301      	movs	r3, #1
 8002efc:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d101      	bne.n	8002f0a <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002f06:	2301      	movs	r3, #1
 8002f08:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d017      	beq.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002f16:	4b4e      	ldr	r3, [pc, #312]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f18:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002f1c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f24:	494a      	ldr	r1, [pc, #296]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f30:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f34:	d101      	bne.n	8002f3a <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002f36:	2301      	movs	r3, #1
 8002f38:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d101      	bne.n	8002f46 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002f42:	2301      	movs	r3, #1
 8002f44:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f4e:	2b00      	cmp	r3, #0
 8002f50:	d001      	beq.n	8002f56 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002f52:	2301      	movs	r3, #1
 8002f54:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0320 	and.w	r3, r3, #32
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f000 808b 	beq.w	800307a <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002f64:	4b3a      	ldr	r3, [pc, #232]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f68:	4a39      	ldr	r2, [pc, #228]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f6e:	6413      	str	r3, [r2, #64]	; 0x40
 8002f70:	4b37      	ldr	r3, [pc, #220]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002f72:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f74:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f78:	60bb      	str	r3, [r7, #8]
 8002f7a:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002f7c:	4b35      	ldr	r3, [pc, #212]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	4a34      	ldr	r2, [pc, #208]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002f82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f86:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002f88:	f7ff f836 	bl	8001ff8 <HAL_GetTick>
 8002f8c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002f8e:	e008      	b.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f90:	f7ff f832 	bl	8001ff8 <HAL_GetTick>
 8002f94:	4602      	mov	r2, r0
 8002f96:	697b      	ldr	r3, [r7, #20]
 8002f98:	1ad3      	subs	r3, r2, r3
 8002f9a:	2b64      	cmp	r3, #100	; 0x64
 8002f9c:	d901      	bls.n	8002fa2 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002f9e:	2303      	movs	r3, #3
 8002fa0:	e355      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002fa2:	4b2c      	ldr	r3, [pc, #176]	; (8003054 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d0f0      	beq.n	8002f90 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002fae:	4b28      	ldr	r3, [pc, #160]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fb6:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002fb8:	693b      	ldr	r3, [r7, #16]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d035      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fc2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d02e      	beq.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002fcc:	4b20      	ldr	r3, [pc, #128]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002fd4:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fda:	4a1d      	ldr	r2, [pc, #116]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fdc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fe0:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fe6:	4a1a      	ldr	r2, [pc, #104]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002fe8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fec:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002fee:	4a18      	ldr	r2, [pc, #96]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ff0:	693b      	ldr	r3, [r7, #16]
 8002ff2:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002ff4:	4b16      	ldr	r3, [pc, #88]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ff6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002ff8:	f003 0301 	and.w	r3, r3, #1
 8002ffc:	2b01      	cmp	r3, #1
 8002ffe:	d114      	bne.n	800302a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003000:	f7fe fffa 	bl	8001ff8 <HAL_GetTick>
 8003004:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003006:	e00a      	b.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003008:	f7fe fff6 	bl	8001ff8 <HAL_GetTick>
 800300c:	4602      	mov	r2, r0
 800300e:	697b      	ldr	r3, [r7, #20]
 8003010:	1ad3      	subs	r3, r2, r3
 8003012:	f241 3288 	movw	r2, #5000	; 0x1388
 8003016:	4293      	cmp	r3, r2
 8003018:	d901      	bls.n	800301e <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800301a:	2303      	movs	r3, #3
 800301c:	e317      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800301e:	4b0c      	ldr	r3, [pc, #48]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003020:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003022:	f003 0302 	and.w	r3, r3, #2
 8003026:	2b00      	cmp	r3, #0
 8003028:	d0ee      	beq.n	8003008 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800302e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003032:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003036:	d111      	bne.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8003038:	4b05      	ldr	r3, [pc, #20]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800303a:	689b      	ldr	r3, [r3, #8]
 800303c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003044:	4b04      	ldr	r3, [pc, #16]	; (8003058 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8003046:	400b      	ands	r3, r1
 8003048:	4901      	ldr	r1, [pc, #4]	; (8003050 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800304a:	4313      	orrs	r3, r2
 800304c:	608b      	str	r3, [r1, #8]
 800304e:	e00b      	b.n	8003068 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8003050:	40023800 	.word	0x40023800
 8003054:	40007000 	.word	0x40007000
 8003058:	0ffffcff 	.word	0x0ffffcff
 800305c:	4bb0      	ldr	r3, [pc, #704]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800305e:	689b      	ldr	r3, [r3, #8]
 8003060:	4aaf      	ldr	r2, [pc, #700]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003062:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8003066:	6093      	str	r3, [r2, #8]
 8003068:	4bad      	ldr	r3, [pc, #692]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800306a:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003074:	49aa      	ldr	r1, [pc, #680]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003076:	4313      	orrs	r3, r2
 8003078:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0310 	and.w	r3, r3, #16
 8003082:	2b00      	cmp	r3, #0
 8003084:	d010      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003086:	4ba6      	ldr	r3, [pc, #664]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003088:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800308c:	4aa4      	ldr	r2, [pc, #656]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800308e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003092:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8003096:	4ba2      	ldr	r3, [pc, #648]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003098:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80030a0:	499f      	ldr	r1, [pc, #636]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030a2:	4313      	orrs	r3, r2
 80030a4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030b0:	2b00      	cmp	r3, #0
 80030b2:	d00a      	beq.n	80030ca <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80030b4:	4b9a      	ldr	r3, [pc, #616]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030ba:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80030c2:	4997      	ldr	r1, [pc, #604]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d00a      	beq.n	80030ec <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80030d6:	4b92      	ldr	r3, [pc, #584]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030dc:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80030e4:	498e      	ldr	r1, [pc, #568]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030e6:	4313      	orrs	r3, r2
 80030e8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d00a      	beq.n	800310e <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80030f8:	4b89      	ldr	r3, [pc, #548]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80030fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80030fe:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003106:	4986      	ldr	r1, [pc, #536]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003108:	4313      	orrs	r3, r2
 800310a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003116:	2b00      	cmp	r3, #0
 8003118:	d00a      	beq.n	8003130 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800311a:	4b81      	ldr	r3, [pc, #516]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800311c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003120:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003128:	497d      	ldr	r1, [pc, #500]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800312a:	4313      	orrs	r3, r2
 800312c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003138:	2b00      	cmp	r3, #0
 800313a:	d00a      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800313c:	4b78      	ldr	r3, [pc, #480]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800313e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003142:	f023 0203 	bic.w	r2, r3, #3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800314a:	4975      	ldr	r1, [pc, #468]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800314c:	4313      	orrs	r3, r2
 800314e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800315a:	2b00      	cmp	r3, #0
 800315c:	d00a      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800315e:	4b70      	ldr	r3, [pc, #448]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003160:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003164:	f023 020c 	bic.w	r2, r3, #12
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800316c:	496c      	ldr	r1, [pc, #432]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800316e:	4313      	orrs	r3, r2
 8003170:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800317c:	2b00      	cmp	r3, #0
 800317e:	d00a      	beq.n	8003196 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003180:	4b67      	ldr	r3, [pc, #412]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003186:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318e:	4964      	ldr	r1, [pc, #400]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003190:	4313      	orrs	r3, r2
 8003192:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d00a      	beq.n	80031b8 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80031a2:	4b5f      	ldr	r3, [pc, #380]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031a4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031a8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80031b0:	495b      	ldr	r1, [pc, #364]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031b2:	4313      	orrs	r3, r2
 80031b4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00a      	beq.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80031c4:	4b56      	ldr	r3, [pc, #344]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ca:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80031d2:	4953      	ldr	r1, [pc, #332]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031d4:	4313      	orrs	r3, r2
 80031d6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d00a      	beq.n	80031fc <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 80031e6:	4b4e      	ldr	r3, [pc, #312]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031ec:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f4:	494a      	ldr	r1, [pc, #296]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80031f6:	4313      	orrs	r3, r2
 80031f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003204:	2b00      	cmp	r3, #0
 8003206:	d00a      	beq.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003208:	4b45      	ldr	r3, [pc, #276]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800320a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800320e:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003216:	4942      	ldr	r1, [pc, #264]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003218:	4313      	orrs	r3, r2
 800321a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003226:	2b00      	cmp	r3, #0
 8003228:	d00a      	beq.n	8003240 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800322a:	4b3d      	ldr	r3, [pc, #244]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800322c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003230:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003238:	4939      	ldr	r1, [pc, #228]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800323a:	4313      	orrs	r3, r2
 800323c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003248:	2b00      	cmp	r3, #0
 800324a:	d00a      	beq.n	8003262 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800324c:	4b34      	ldr	r3, [pc, #208]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800324e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003252:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800325a:	4931      	ldr	r1, [pc, #196]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800325c:	4313      	orrs	r3, r2
 800325e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d011      	beq.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800326e:	4b2c      	ldr	r3, [pc, #176]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003270:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003274:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800327c:	4928      	ldr	r1, [pc, #160]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 800327e:	4313      	orrs	r3, r2
 8003280:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003288:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800328c:	d101      	bne.n	8003292 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800328e:	2301      	movs	r3, #1
 8003290:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 0308 	and.w	r3, r3, #8
 800329a:	2b00      	cmp	r3, #0
 800329c:	d001      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800329e:	2301      	movs	r3, #1
 80032a0:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032ae:	4b1c      	ldr	r3, [pc, #112]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80032b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032b4:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80032bc:	4918      	ldr	r1, [pc, #96]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00b      	beq.n	80032e8 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80032d0:	4b13      	ldr	r3, [pc, #76]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80032d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80032d6:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80032e0:	490f      	ldr	r1, [pc, #60]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80032e2:	4313      	orrs	r3, r2
 80032e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80032e8:	69fb      	ldr	r3, [r7, #28]
 80032ea:	2b01      	cmp	r3, #1
 80032ec:	d005      	beq.n	80032fa <HAL_RCCEx_PeriphCLKConfig+0x47a>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80032f6:	f040 80d8 	bne.w	80034aa <HAL_RCCEx_PeriphCLKConfig+0x62a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80032fa:	4b09      	ldr	r3, [pc, #36]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	4a08      	ldr	r2, [pc, #32]	; (8003320 <HAL_RCCEx_PeriphCLKConfig+0x4a0>)
 8003300:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003304:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003306:	f7fe fe77 	bl	8001ff8 <HAL_GetTick>
 800330a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800330c:	e00a      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800330e:	f7fe fe73 	bl	8001ff8 <HAL_GetTick>
 8003312:	4602      	mov	r2, r0
 8003314:	697b      	ldr	r3, [r7, #20]
 8003316:	1ad3      	subs	r3, r2, r3
 8003318:	2b64      	cmp	r3, #100	; 0x64
 800331a:	d903      	bls.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800331c:	2303      	movs	r3, #3
 800331e:	e196      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 8003320:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003324:	4b6c      	ldr	r3, [pc, #432]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d1ee      	bne.n	800330e <HAL_RCCEx_PeriphCLKConfig+0x48e>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	f003 0301 	and.w	r3, r3, #1
 8003338:	2b00      	cmp	r3, #0
 800333a:	d021      	beq.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x500>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003340:	2b00      	cmp	r3, #0
 8003342:	d11d      	bne.n	8003380 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8003344:	4b64      	ldr	r3, [pc, #400]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003346:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800334a:	0c1b      	lsrs	r3, r3, #16
 800334c:	f003 0303 	and.w	r3, r3, #3
 8003350:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003352:	4b61      	ldr	r3, [pc, #388]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003354:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003358:	0e1b      	lsrs	r3, r3, #24
 800335a:	f003 030f 	and.w	r3, r3, #15
 800335e:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	019a      	lsls	r2, r3, #6
 8003366:	693b      	ldr	r3, [r7, #16]
 8003368:	041b      	lsls	r3, r3, #16
 800336a:	431a      	orrs	r2, r3
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	061b      	lsls	r3, r3, #24
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	689b      	ldr	r3, [r3, #8]
 8003376:	071b      	lsls	r3, r3, #28
 8003378:	4957      	ldr	r1, [pc, #348]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800337a:	4313      	orrs	r3, r2
 800337c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d004      	beq.n	8003396 <HAL_RCCEx_PeriphCLKConfig+0x516>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003390:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003394:	d00a      	beq.n	80033ac <HAL_RCCEx_PeriphCLKConfig+0x52c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d02e      	beq.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x580>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80033aa:	d129      	bne.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x580>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80033ac:	4b4a      	ldr	r3, [pc, #296]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033b2:	0c1b      	lsrs	r3, r3, #16
 80033b4:	f003 0303 	and.w	r3, r3, #3
 80033b8:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80033ba:	4b47      	ldr	r3, [pc, #284]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033bc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033c0:	0f1b      	lsrs	r3, r3, #28
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	685b      	ldr	r3, [r3, #4]
 80033cc:	019a      	lsls	r2, r3, #6
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	041b      	lsls	r3, r3, #16
 80033d2:	431a      	orrs	r2, r3
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	68db      	ldr	r3, [r3, #12]
 80033d8:	061b      	lsls	r3, r3, #24
 80033da:	431a      	orrs	r2, r3
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	071b      	lsls	r3, r3, #28
 80033e0:	493d      	ldr	r1, [pc, #244]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033e2:	4313      	orrs	r3, r2
 80033e4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 80033e8:	4b3b      	ldr	r3, [pc, #236]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80033ee:	f023 021f 	bic.w	r2, r3, #31
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f6:	3b01      	subs	r3, #1
 80033f8:	4937      	ldr	r1, [pc, #220]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80033fa:	4313      	orrs	r3, r2
 80033fc:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003408:	2b00      	cmp	r3, #0
 800340a:	d01d      	beq.n	8003448 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800340c:	4b32      	ldr	r3, [pc, #200]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800340e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003412:	0e1b      	lsrs	r3, r3, #24
 8003414:	f003 030f 	and.w	r3, r3, #15
 8003418:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800341a:	4b2f      	ldr	r3, [pc, #188]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800341c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003420:	0f1b      	lsrs	r3, r3, #28
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	685b      	ldr	r3, [r3, #4]
 800342c:	019a      	lsls	r2, r3, #6
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	691b      	ldr	r3, [r3, #16]
 8003432:	041b      	lsls	r3, r3, #16
 8003434:	431a      	orrs	r2, r3
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	061b      	lsls	r3, r3, #24
 800343a:	431a      	orrs	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	071b      	lsls	r3, r3, #28
 8003440:	4925      	ldr	r1, [pc, #148]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003442:	4313      	orrs	r3, r2
 8003444:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d011      	beq.n	8003478 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	019a      	lsls	r2, r3, #6
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	691b      	ldr	r3, [r3, #16]
 800345e:	041b      	lsls	r3, r3, #16
 8003460:	431a      	orrs	r2, r3
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	68db      	ldr	r3, [r3, #12]
 8003466:	061b      	lsls	r3, r3, #24
 8003468:	431a      	orrs	r2, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	071b      	lsls	r3, r3, #28
 8003470:	4919      	ldr	r1, [pc, #100]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 8003472:	4313      	orrs	r3, r2
 8003474:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003478:	4b17      	ldr	r3, [pc, #92]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	4a16      	ldr	r2, [pc, #88]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 800347e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003482:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003484:	f7fe fdb8 	bl	8001ff8 <HAL_GetTick>
 8003488:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800348a:	e008      	b.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x61e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800348c:	f7fe fdb4 	bl	8001ff8 <HAL_GetTick>
 8003490:	4602      	mov	r2, r0
 8003492:	697b      	ldr	r3, [r7, #20]
 8003494:	1ad3      	subs	r3, r2, r3
 8003496:	2b64      	cmp	r3, #100	; 0x64
 8003498:	d901      	bls.n	800349e <HAL_RCCEx_PeriphCLKConfig+0x61e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e0d7      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800349e:	4b0e      	ldr	r3, [pc, #56]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d0f0      	beq.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x60c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 80034aa:	69bb      	ldr	r3, [r7, #24]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	f040 80cd 	bne.w	800364c <HAL_RCCEx_PeriphCLKConfig+0x7cc>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80034b2:	4b09      	ldr	r3, [pc, #36]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a08      	ldr	r2, [pc, #32]	; (80034d8 <HAL_RCCEx_PeriphCLKConfig+0x658>)
 80034b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80034bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80034be:	f7fe fd9b 	bl	8001ff8 <HAL_GetTick>
 80034c2:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034c4:	e00a      	b.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x65c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80034c6:	f7fe fd97 	bl	8001ff8 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	697b      	ldr	r3, [r7, #20]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b64      	cmp	r3, #100	; 0x64
 80034d2:	d903      	bls.n	80034dc <HAL_RCCEx_PeriphCLKConfig+0x65c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e0ba      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
 80034d8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80034dc:	4b5e      	ldr	r3, [pc, #376]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80034e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034e8:	d0ed      	beq.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x646>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d003      	beq.n	80034fe <HAL_RCCEx_PeriphCLKConfig+0x67e>
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d009      	beq.n	8003512 <HAL_RCCEx_PeriphCLKConfig+0x692>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003506:	2b00      	cmp	r3, #0
 8003508:	d02e      	beq.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800350e:	2b00      	cmp	r3, #0
 8003510:	d12a      	bne.n	8003568 <HAL_RCCEx_PeriphCLKConfig+0x6e8>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003512:	4b51      	ldr	r3, [pc, #324]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003514:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003518:	0c1b      	lsrs	r3, r3, #16
 800351a:	f003 0303 	and.w	r3, r3, #3
 800351e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003520:	4b4d      	ldr	r3, [pc, #308]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003522:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003526:	0f1b      	lsrs	r3, r3, #28
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	695b      	ldr	r3, [r3, #20]
 8003532:	019a      	lsls	r2, r3, #6
 8003534:	693b      	ldr	r3, [r7, #16]
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	431a      	orrs	r2, r3
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	061b      	lsls	r3, r3, #24
 8003540:	431a      	orrs	r2, r3
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	071b      	lsls	r3, r3, #28
 8003546:	4944      	ldr	r1, [pc, #272]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003548:	4313      	orrs	r3, r2
 800354a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800354e:	4b42      	ldr	r3, [pc, #264]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003554:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	3b01      	subs	r3, #1
 800355e:	021b      	lsls	r3, r3, #8
 8003560:	493d      	ldr	r1, [pc, #244]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003562:	4313      	orrs	r3, r2
 8003564:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003570:	2b00      	cmp	r3, #0
 8003572:	d022      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x73a>
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003578:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800357c:	d11d      	bne.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x73a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800357e:	4b36      	ldr	r3, [pc, #216]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003580:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003584:	0e1b      	lsrs	r3, r3, #24
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800358c:	4b32      	ldr	r3, [pc, #200]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800358e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003592:	0f1b      	lsrs	r3, r3, #28
 8003594:	f003 0307 	and.w	r3, r3, #7
 8003598:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	695b      	ldr	r3, [r3, #20]
 800359e:	019a      	lsls	r2, r3, #6
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a1b      	ldr	r3, [r3, #32]
 80035a4:	041b      	lsls	r3, r3, #16
 80035a6:	431a      	orrs	r2, r3
 80035a8:	693b      	ldr	r3, [r7, #16]
 80035aa:	061b      	lsls	r3, r3, #24
 80035ac:	431a      	orrs	r2, r3
 80035ae:	68fb      	ldr	r3, [r7, #12]
 80035b0:	071b      	lsls	r3, r3, #28
 80035b2:	4929      	ldr	r1, [pc, #164]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0308 	and.w	r3, r3, #8
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d028      	beq.n	8003618 <HAL_RCCEx_PeriphCLKConfig+0x798>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80035c6:	4b24      	ldr	r3, [pc, #144]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80035c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035cc:	0e1b      	lsrs	r3, r3, #24
 80035ce:	f003 030f 	and.w	r3, r3, #15
 80035d2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80035d4:	4b20      	ldr	r3, [pc, #128]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80035da:	0c1b      	lsrs	r3, r3, #16
 80035dc:	f003 0303 	and.w	r3, r3, #3
 80035e0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	695b      	ldr	r3, [r3, #20]
 80035e6:	019a      	lsls	r2, r3, #6
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	041b      	lsls	r3, r3, #16
 80035ec:	431a      	orrs	r2, r3
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	061b      	lsls	r3, r3, #24
 80035f2:	431a      	orrs	r2, r3
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	69db      	ldr	r3, [r3, #28]
 80035f8:	071b      	lsls	r3, r3, #28
 80035fa:	4917      	ldr	r1, [pc, #92]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 80035fc:	4313      	orrs	r3, r2
 80035fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8003602:	4b15      	ldr	r3, [pc, #84]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003604:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003608:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003610:	4911      	ldr	r1, [pc, #68]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003618:	4b0f      	ldr	r3, [pc, #60]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a0e      	ldr	r2, [pc, #56]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 800361e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003622:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003624:	f7fe fce8 	bl	8001ff8 <HAL_GetTick>
 8003628:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800362a:	e008      	b.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x7be>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800362c:	f7fe fce4 	bl	8001ff8 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	2b64      	cmp	r3, #100	; 0x64
 8003638:	d901      	bls.n	800363e <HAL_RCCEx_PeriphCLKConfig+0x7be>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800363a:	2303      	movs	r3, #3
 800363c:	e007      	b.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800363e:	4b06      	ldr	r3, [pc, #24]	; (8003658 <HAL_RCCEx_PeriphCLKConfig+0x7d8>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003646:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800364a:	d1ef      	bne.n	800362c <HAL_RCCEx_PeriphCLKConfig+0x7ac>
      }
    }
  }
  return HAL_OK;
 800364c:	2300      	movs	r3, #0
}
 800364e:	4618      	mov	r0, r3
 8003650:	3720      	adds	r7, #32
 8003652:	46bd      	mov	sp, r7
 8003654:	bd80      	pop	{r7, pc}
 8003656:	bf00      	nop
 8003658:	40023800 	.word	0x40023800

0800365c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800365c:	b580      	push	{r7, lr}
 800365e:	b082      	sub	sp, #8
 8003660:	af00      	add	r7, sp, #0
 8003662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d101      	bne.n	800366e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800366a:	2301      	movs	r3, #1
 800366c:	e01d      	b.n	80036aa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003674:	b2db      	uxtb	r3, r3
 8003676:	2b00      	cmp	r3, #0
 8003678:	d106      	bne.n	8003688 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003682:	6878      	ldr	r0, [r7, #4]
 8003684:	f000 f815 	bl	80036b2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2202      	movs	r2, #2
 800368c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681a      	ldr	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	3304      	adds	r3, #4
 8003698:	4619      	mov	r1, r3
 800369a:	4610      	mov	r0, r2
 800369c:	f000 f986 	bl	80039ac <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2201      	movs	r2, #1
 80036a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80036a8:	2300      	movs	r3, #0
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	3708      	adds	r7, #8
 80036ae:	46bd      	mov	sp, r7
 80036b0:	bd80      	pop	{r7, pc}

080036b2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80036b2:	b480      	push	{r7}
 80036b4:	b083      	sub	sp, #12
 80036b6:	af00      	add	r7, sp, #0
 80036b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80036ba:	bf00      	nop
 80036bc:	370c      	adds	r7, #12
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
	...

080036c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80036c8:	b480      	push	{r7}
 80036ca:	b085      	sub	sp, #20
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	68da      	ldr	r2, [r3, #12]
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	f042 0201 	orr.w	r2, r2, #1
 80036de:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	689a      	ldr	r2, [r3, #8]
 80036e6:	4b0c      	ldr	r3, [pc, #48]	; (8003718 <HAL_TIM_Base_Start_IT+0x50>)
 80036e8:	4013      	ands	r3, r2
 80036ea:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	2b06      	cmp	r3, #6
 80036f0:	d00b      	beq.n	800370a <HAL_TIM_Base_Start_IT+0x42>
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036f8:	d007      	beq.n	800370a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	681a      	ldr	r2, [r3, #0]
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	f042 0201 	orr.w	r2, r2, #1
 8003708:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800370a:	2300      	movs	r3, #0
}
 800370c:	4618      	mov	r0, r3
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr
 8003718:	00010007 	.word	0x00010007

0800371c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800371c:	b580      	push	{r7, lr}
 800371e:	b082      	sub	sp, #8
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	691b      	ldr	r3, [r3, #16]
 800372a:	f003 0302 	and.w	r3, r3, #2
 800372e:	2b02      	cmp	r3, #2
 8003730:	d122      	bne.n	8003778 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	68db      	ldr	r3, [r3, #12]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b02      	cmp	r3, #2
 800373e:	d11b      	bne.n	8003778 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f06f 0202 	mvn.w	r2, #2
 8003748:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	2201      	movs	r2, #1
 800374e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f003 0303 	and.w	r3, r3, #3
 800375a:	2b00      	cmp	r3, #0
 800375c:	d003      	beq.n	8003766 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 f905 	bl	800396e <HAL_TIM_IC_CaptureCallback>
 8003764:	e005      	b.n	8003772 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f000 f8f7 	bl	800395a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800376c:	6878      	ldr	r0, [r7, #4]
 800376e:	f000 f908 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	2200      	movs	r2, #0
 8003776:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	691b      	ldr	r3, [r3, #16]
 800377e:	f003 0304 	and.w	r3, r3, #4
 8003782:	2b04      	cmp	r3, #4
 8003784:	d122      	bne.n	80037cc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f003 0304 	and.w	r3, r3, #4
 8003790:	2b04      	cmp	r3, #4
 8003792:	d11b      	bne.n	80037cc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f06f 0204 	mvn.w	r2, #4
 800379c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	2202      	movs	r2, #2
 80037a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	699b      	ldr	r3, [r3, #24]
 80037aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d003      	beq.n	80037ba <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80037b2:	6878      	ldr	r0, [r7, #4]
 80037b4:	f000 f8db 	bl	800396e <HAL_TIM_IC_CaptureCallback>
 80037b8:	e005      	b.n	80037c6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f000 f8cd 	bl	800395a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80037c0:	6878      	ldr	r0, [r7, #4]
 80037c2:	f000 f8de 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	691b      	ldr	r3, [r3, #16]
 80037d2:	f003 0308 	and.w	r3, r3, #8
 80037d6:	2b08      	cmp	r3, #8
 80037d8:	d122      	bne.n	8003820 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	68db      	ldr	r3, [r3, #12]
 80037e0:	f003 0308 	and.w	r3, r3, #8
 80037e4:	2b08      	cmp	r3, #8
 80037e6:	d11b      	bne.n	8003820 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f06f 0208 	mvn.w	r2, #8
 80037f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2204      	movs	r2, #4
 80037f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	f003 0303 	and.w	r3, r3, #3
 8003802:	2b00      	cmp	r3, #0
 8003804:	d003      	beq.n	800380e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f000 f8b1 	bl	800396e <HAL_TIM_IC_CaptureCallback>
 800380c:	e005      	b.n	800381a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800380e:	6878      	ldr	r0, [r7, #4]
 8003810:	f000 f8a3 	bl	800395a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003814:	6878      	ldr	r0, [r7, #4]
 8003816:	f000 f8b4 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	2200      	movs	r2, #0
 800381e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	691b      	ldr	r3, [r3, #16]
 8003826:	f003 0310 	and.w	r3, r3, #16
 800382a:	2b10      	cmp	r3, #16
 800382c:	d122      	bne.n	8003874 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	68db      	ldr	r3, [r3, #12]
 8003834:	f003 0310 	and.w	r3, r3, #16
 8003838:	2b10      	cmp	r3, #16
 800383a:	d11b      	bne.n	8003874 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f06f 0210 	mvn.w	r2, #16
 8003844:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2208      	movs	r2, #8
 800384a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	69db      	ldr	r3, [r3, #28]
 8003852:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003856:	2b00      	cmp	r3, #0
 8003858:	d003      	beq.n	8003862 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800385a:	6878      	ldr	r0, [r7, #4]
 800385c:	f000 f887 	bl	800396e <HAL_TIM_IC_CaptureCallback>
 8003860:	e005      	b.n	800386e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f000 f879 	bl	800395a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003868:	6878      	ldr	r0, [r7, #4]
 800386a:	f000 f88a 	bl	8003982 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	2200      	movs	r2, #0
 8003872:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	691b      	ldr	r3, [r3, #16]
 800387a:	f003 0301 	and.w	r3, r3, #1
 800387e:	2b01      	cmp	r3, #1
 8003880:	d10e      	bne.n	80038a0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	68db      	ldr	r3, [r3, #12]
 8003888:	f003 0301 	and.w	r3, r3, #1
 800388c:	2b01      	cmp	r3, #1
 800388e:	d107      	bne.n	80038a0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f06f 0201 	mvn.w	r2, #1
 8003898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f7fd fd14 	bl	80012c8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	691b      	ldr	r3, [r3, #16]
 80038a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038aa:	2b80      	cmp	r3, #128	; 0x80
 80038ac:	d10e      	bne.n	80038cc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	68db      	ldr	r3, [r3, #12]
 80038b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b8:	2b80      	cmp	r3, #128	; 0x80
 80038ba:	d107      	bne.n	80038cc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80038c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80038c6:	6878      	ldr	r0, [r7, #4]
 80038c8:	f000 f91a 	bl	8003b00 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	691b      	ldr	r3, [r3, #16]
 80038d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80038d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80038da:	d10e      	bne.n	80038fa <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038e6:	2b80      	cmp	r3, #128	; 0x80
 80038e8:	d107      	bne.n	80038fa <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80038f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80038f4:	6878      	ldr	r0, [r7, #4]
 80038f6:	f000 f90d 	bl	8003b14 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	691b      	ldr	r3, [r3, #16]
 8003900:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003904:	2b40      	cmp	r3, #64	; 0x40
 8003906:	d10e      	bne.n	8003926 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	68db      	ldr	r3, [r3, #12]
 800390e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003912:	2b40      	cmp	r3, #64	; 0x40
 8003914:	d107      	bne.n	8003926 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800391e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f000 f838 	bl	8003996 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	691b      	ldr	r3, [r3, #16]
 800392c:	f003 0320 	and.w	r3, r3, #32
 8003930:	2b20      	cmp	r3, #32
 8003932:	d10e      	bne.n	8003952 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	f003 0320 	and.w	r3, r3, #32
 800393e:	2b20      	cmp	r3, #32
 8003940:	d107      	bne.n	8003952 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	f06f 0220 	mvn.w	r2, #32
 800394a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800394c:	6878      	ldr	r0, [r7, #4]
 800394e:	f000 f8cd 	bl	8003aec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003952:	bf00      	nop
 8003954:	3708      	adds	r7, #8
 8003956:	46bd      	mov	sp, r7
 8003958:	bd80      	pop	{r7, pc}

0800395a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800395a:	b480      	push	{r7}
 800395c:	b083      	sub	sp, #12
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003962:	bf00      	nop
 8003964:	370c      	adds	r7, #12
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800396e:	b480      	push	{r7}
 8003970:	b083      	sub	sp, #12
 8003972:	af00      	add	r7, sp, #0
 8003974:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003976:	bf00      	nop
 8003978:	370c      	adds	r7, #12
 800397a:	46bd      	mov	sp, r7
 800397c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003980:	4770      	bx	lr

08003982 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003982:	b480      	push	{r7}
 8003984:	b083      	sub	sp, #12
 8003986:	af00      	add	r7, sp, #0
 8003988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr

08003996 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003996:	b480      	push	{r7}
 8003998:	b083      	sub	sp, #12
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800399e:	bf00      	nop
 80039a0:	370c      	adds	r7, #12
 80039a2:	46bd      	mov	sp, r7
 80039a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a8:	4770      	bx	lr
	...

080039ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80039ac:	b480      	push	{r7}
 80039ae:	b085      	sub	sp, #20
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	6078      	str	r0, [r7, #4]
 80039b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	4a40      	ldr	r2, [pc, #256]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 80039c0:	4293      	cmp	r3, r2
 80039c2:	d013      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ca:	d00f      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4a3d      	ldr	r2, [pc, #244]	; (8003ac4 <TIM_Base_SetConfig+0x118>)
 80039d0:	4293      	cmp	r3, r2
 80039d2:	d00b      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	4a3c      	ldr	r2, [pc, #240]	; (8003ac8 <TIM_Base_SetConfig+0x11c>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d007      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	4a3b      	ldr	r2, [pc, #236]	; (8003acc <TIM_Base_SetConfig+0x120>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d003      	beq.n	80039ec <TIM_Base_SetConfig+0x40>
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	4a3a      	ldr	r2, [pc, #232]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 80039e8:	4293      	cmp	r3, r2
 80039ea:	d108      	bne.n	80039fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	68fa      	ldr	r2, [r7, #12]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a2f      	ldr	r2, [pc, #188]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d02b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a0c:	d027      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	4a2c      	ldr	r2, [pc, #176]	; (8003ac4 <TIM_Base_SetConfig+0x118>)
 8003a12:	4293      	cmp	r3, r2
 8003a14:	d023      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	4a2b      	ldr	r2, [pc, #172]	; (8003ac8 <TIM_Base_SetConfig+0x11c>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d01f      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	4a2a      	ldr	r2, [pc, #168]	; (8003acc <TIM_Base_SetConfig+0x120>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d01b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	4a29      	ldr	r2, [pc, #164]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 8003a2a:	4293      	cmp	r3, r2
 8003a2c:	d017      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	4a28      	ldr	r2, [pc, #160]	; (8003ad4 <TIM_Base_SetConfig+0x128>)
 8003a32:	4293      	cmp	r3, r2
 8003a34:	d013      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	4a27      	ldr	r2, [pc, #156]	; (8003ad8 <TIM_Base_SetConfig+0x12c>)
 8003a3a:	4293      	cmp	r3, r2
 8003a3c:	d00f      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	4a26      	ldr	r2, [pc, #152]	; (8003adc <TIM_Base_SetConfig+0x130>)
 8003a42:	4293      	cmp	r3, r2
 8003a44:	d00b      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	4a25      	ldr	r2, [pc, #148]	; (8003ae0 <TIM_Base_SetConfig+0x134>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d007      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	4a24      	ldr	r2, [pc, #144]	; (8003ae4 <TIM_Base_SetConfig+0x138>)
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d003      	beq.n	8003a5e <TIM_Base_SetConfig+0xb2>
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	4a23      	ldr	r2, [pc, #140]	; (8003ae8 <TIM_Base_SetConfig+0x13c>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d108      	bne.n	8003a70 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a64:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003a66:	683b      	ldr	r3, [r7, #0]
 8003a68:	68db      	ldr	r3, [r3, #12]
 8003a6a:	68fa      	ldr	r2, [r7, #12]
 8003a6c:	4313      	orrs	r3, r2
 8003a6e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	695b      	ldr	r3, [r3, #20]
 8003a7a:	4313      	orrs	r3, r2
 8003a7c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	68fa      	ldr	r2, [r7, #12]
 8003a82:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	689a      	ldr	r2, [r3, #8]
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	681a      	ldr	r2, [r3, #0]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	4a0a      	ldr	r2, [pc, #40]	; (8003ac0 <TIM_Base_SetConfig+0x114>)
 8003a98:	4293      	cmp	r3, r2
 8003a9a:	d003      	beq.n	8003aa4 <TIM_Base_SetConfig+0xf8>
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	4a0c      	ldr	r2, [pc, #48]	; (8003ad0 <TIM_Base_SetConfig+0x124>)
 8003aa0:	4293      	cmp	r3, r2
 8003aa2:	d103      	bne.n	8003aac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003aa4:	683b      	ldr	r3, [r7, #0]
 8003aa6:	691a      	ldr	r2, [r3, #16]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	615a      	str	r2, [r3, #20]
}
 8003ab2:	bf00      	nop
 8003ab4:	3714      	adds	r7, #20
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	40010000 	.word	0x40010000
 8003ac4:	40000400 	.word	0x40000400
 8003ac8:	40000800 	.word	0x40000800
 8003acc:	40000c00 	.word	0x40000c00
 8003ad0:	40010400 	.word	0x40010400
 8003ad4:	40014000 	.word	0x40014000
 8003ad8:	40014400 	.word	0x40014400
 8003adc:	40014800 	.word	0x40014800
 8003ae0:	40001800 	.word	0x40001800
 8003ae4:	40001c00 	.word	0x40001c00
 8003ae8:	40002000 	.word	0x40002000

08003aec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003aec:	b480      	push	{r7}
 8003aee:	b083      	sub	sp, #12
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003af4:	bf00      	nop
 8003af6:	370c      	adds	r7, #12
 8003af8:	46bd      	mov	sp, r7
 8003afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afe:	4770      	bx	lr

08003b00 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b08:	bf00      	nop
 8003b0a:	370c      	adds	r7, #12
 8003b0c:	46bd      	mov	sp, r7
 8003b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b12:	4770      	bx	lr

08003b14 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8003b14:	b480      	push	{r7}
 8003b16:	b083      	sub	sp, #12
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8003b1c:	bf00      	nop
 8003b1e:	370c      	adds	r7, #12
 8003b20:	46bd      	mov	sp, r7
 8003b22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b26:	4770      	bx	lr

08003b28 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8003b28:	b480      	push	{r7}
 8003b2a:	b089      	sub	sp, #36	; 0x24
 8003b2c:	af00      	add	r7, sp, #0
 8003b2e:	60f8      	str	r0, [r7, #12]
 8003b30:	60b9      	str	r1, [r7, #8]
 8003b32:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	681a      	ldr	r2, [r3, #0]
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b3c:	697b      	ldr	r3, [r7, #20]
 8003b3e:	fa93 f3a3 	rbit	r3, r3
 8003b42:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	fab3 f383 	clz	r3, r3
 8003b4a:	b2db      	uxtb	r3, r3
 8003b4c:	005b      	lsls	r3, r3, #1
 8003b4e:	2103      	movs	r1, #3
 8003b50:	fa01 f303 	lsl.w	r3, r1, r3
 8003b54:	43db      	mvns	r3, r3
 8003b56:	401a      	ands	r2, r3
 8003b58:	68bb      	ldr	r3, [r7, #8]
 8003b5a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b5c:	69fb      	ldr	r3, [r7, #28]
 8003b5e:	fa93 f3a3 	rbit	r3, r3
 8003b62:	61bb      	str	r3, [r7, #24]
  return result;
 8003b64:	69bb      	ldr	r3, [r7, #24]
 8003b66:	fab3 f383 	clz	r3, r3
 8003b6a:	b2db      	uxtb	r3, r3
 8003b6c:	005b      	lsls	r3, r3, #1
 8003b6e:	6879      	ldr	r1, [r7, #4]
 8003b70:	fa01 f303 	lsl.w	r3, r1, r3
 8003b74:	431a      	orrs	r2, r3
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	601a      	str	r2, [r3, #0]
}
 8003b7a:	bf00      	nop
 8003b7c:	3724      	adds	r7, #36	; 0x24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b84:	4770      	bx	lr

08003b86 <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 8003b86:	b480      	push	{r7}
 8003b88:	b085      	sub	sp, #20
 8003b8a:	af00      	add	r7, sp, #0
 8003b8c:	60f8      	str	r0, [r7, #12]
 8003b8e:	60b9      	str	r1, [r7, #8]
 8003b90:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	685a      	ldr	r2, [r3, #4]
 8003b96:	68bb      	ldr	r3, [r7, #8]
 8003b98:	43db      	mvns	r3, r3
 8003b9a:	401a      	ands	r2, r3
 8003b9c:	68bb      	ldr	r3, [r7, #8]
 8003b9e:	6879      	ldr	r1, [r7, #4]
 8003ba0:	fb01 f303 	mul.w	r3, r1, r3
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	68fb      	ldr	r3, [r7, #12]
 8003ba8:	605a      	str	r2, [r3, #4]
}
 8003baa:	bf00      	nop
 8003bac:	3714      	adds	r7, #20
 8003bae:	46bd      	mov	sp, r7
 8003bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb4:	4770      	bx	lr

08003bb6 <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 8003bb6:	b480      	push	{r7}
 8003bb8:	b089      	sub	sp, #36	; 0x24
 8003bba:	af00      	add	r7, sp, #0
 8003bbc:	60f8      	str	r0, [r7, #12]
 8003bbe:	60b9      	str	r1, [r7, #8]
 8003bc0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	689a      	ldr	r2, [r3, #8]
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bca:	697b      	ldr	r3, [r7, #20]
 8003bcc:	fa93 f3a3 	rbit	r3, r3
 8003bd0:	613b      	str	r3, [r7, #16]
  return result;
 8003bd2:	693b      	ldr	r3, [r7, #16]
 8003bd4:	fab3 f383 	clz	r3, r3
 8003bd8:	b2db      	uxtb	r3, r3
 8003bda:	005b      	lsls	r3, r3, #1
 8003bdc:	2103      	movs	r1, #3
 8003bde:	fa01 f303 	lsl.w	r3, r1, r3
 8003be2:	43db      	mvns	r3, r3
 8003be4:	401a      	ands	r2, r3
 8003be6:	68bb      	ldr	r3, [r7, #8]
 8003be8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	69fb      	ldr	r3, [r7, #28]
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	61bb      	str	r3, [r7, #24]
  return result;
 8003bf2:	69bb      	ldr	r3, [r7, #24]
 8003bf4:	fab3 f383 	clz	r3, r3
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	005b      	lsls	r3, r3, #1
 8003bfc:	6879      	ldr	r1, [r7, #4]
 8003bfe:	fa01 f303 	lsl.w	r3, r1, r3
 8003c02:	431a      	orrs	r2, r3
 8003c04:	68fb      	ldr	r3, [r7, #12]
 8003c06:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 8003c08:	bf00      	nop
 8003c0a:	3724      	adds	r7, #36	; 0x24
 8003c0c:	46bd      	mov	sp, r7
 8003c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c12:	4770      	bx	lr

08003c14 <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b089      	sub	sp, #36	; 0x24
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	60f8      	str	r0, [r7, #12]
 8003c1c:	60b9      	str	r1, [r7, #8]
 8003c1e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	68da      	ldr	r2, [r3, #12]
 8003c24:	68bb      	ldr	r3, [r7, #8]
 8003c26:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c28:	697b      	ldr	r3, [r7, #20]
 8003c2a:	fa93 f3a3 	rbit	r3, r3
 8003c2e:	613b      	str	r3, [r7, #16]
  return result;
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	fab3 f383 	clz	r3, r3
 8003c36:	b2db      	uxtb	r3, r3
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	2103      	movs	r1, #3
 8003c3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c40:	43db      	mvns	r3, r3
 8003c42:	401a      	ands	r2, r3
 8003c44:	68bb      	ldr	r3, [r7, #8]
 8003c46:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	fa93 f3a3 	rbit	r3, r3
 8003c4e:	61bb      	str	r3, [r7, #24]
  return result;
 8003c50:	69bb      	ldr	r3, [r7, #24]
 8003c52:	fab3 f383 	clz	r3, r3
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	005b      	lsls	r3, r3, #1
 8003c5a:	6879      	ldr	r1, [r7, #4]
 8003c5c:	fa01 f303 	lsl.w	r3, r1, r3
 8003c60:	431a      	orrs	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	60da      	str	r2, [r3, #12]
}
 8003c66:	bf00      	nop
 8003c68:	3724      	adds	r7, #36	; 0x24
 8003c6a:	46bd      	mov	sp, r7
 8003c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c70:	4770      	bx	lr

08003c72 <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003c72:	b480      	push	{r7}
 8003c74:	b089      	sub	sp, #36	; 0x24
 8003c76:	af00      	add	r7, sp, #0
 8003c78:	60f8      	str	r0, [r7, #12]
 8003c7a:	60b9      	str	r1, [r7, #8]
 8003c7c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	6a1a      	ldr	r2, [r3, #32]
 8003c82:	68bb      	ldr	r3, [r7, #8]
 8003c84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	fa93 f3a3 	rbit	r3, r3
 8003c8c:	613b      	str	r3, [r7, #16]
  return result;
 8003c8e:	693b      	ldr	r3, [r7, #16]
 8003c90:	fab3 f383 	clz	r3, r3
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	009b      	lsls	r3, r3, #2
 8003c98:	210f      	movs	r1, #15
 8003c9a:	fa01 f303 	lsl.w	r3, r1, r3
 8003c9e:	43db      	mvns	r3, r3
 8003ca0:	401a      	ands	r2, r3
 8003ca2:	68bb      	ldr	r3, [r7, #8]
 8003ca4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	69fb      	ldr	r3, [r7, #28]
 8003ca8:	fa93 f3a3 	rbit	r3, r3
 8003cac:	61bb      	str	r3, [r7, #24]
  return result;
 8003cae:	69bb      	ldr	r3, [r7, #24]
 8003cb0:	fab3 f383 	clz	r3, r3
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	009b      	lsls	r3, r3, #2
 8003cb8:	6879      	ldr	r1, [r7, #4]
 8003cba:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbe:	431a      	orrs	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8003cc4:	bf00      	nop
 8003cc6:	3724      	adds	r7, #36	; 0x24
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cce:	4770      	bx	lr

08003cd0 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	b089      	sub	sp, #36	; 0x24
 8003cd4:	af00      	add	r7, sp, #0
 8003cd6:	60f8      	str	r0, [r7, #12]
 8003cd8:	60b9      	str	r1, [r7, #8]
 8003cda:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	0a1b      	lsrs	r3, r3, #8
 8003ce4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	fa93 f3a3 	rbit	r3, r3
 8003cec:	613b      	str	r3, [r7, #16]
  return result;
 8003cee:	693b      	ldr	r3, [r7, #16]
 8003cf0:	fab3 f383 	clz	r3, r3
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	009b      	lsls	r3, r3, #2
 8003cf8:	210f      	movs	r1, #15
 8003cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8003cfe:	43db      	mvns	r3, r3
 8003d00:	401a      	ands	r2, r3
 8003d02:	68bb      	ldr	r3, [r7, #8]
 8003d04:	0a1b      	lsrs	r3, r3, #8
 8003d06:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d08:	69fb      	ldr	r3, [r7, #28]
 8003d0a:	fa93 f3a3 	rbit	r3, r3
 8003d0e:	61bb      	str	r3, [r7, #24]
  return result;
 8003d10:	69bb      	ldr	r3, [r7, #24]
 8003d12:	fab3 f383 	clz	r3, r3
 8003d16:	b2db      	uxtb	r3, r3
 8003d18:	009b      	lsls	r3, r3, #2
 8003d1a:	6879      	ldr	r1, [r7, #4]
 8003d1c:	fa01 f303 	lsl.w	r3, r1, r3
 8003d20:	431a      	orrs	r2, r3
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8003d26:	bf00      	nop
 8003d28:	3724      	adds	r7, #36	; 0x24
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d30:	4770      	bx	lr

08003d32 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003d32:	b580      	push	{r7, lr}
 8003d34:	b088      	sub	sp, #32
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
 8003d3a:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 8003d3c:	2300      	movs	r3, #0
 8003d3e:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 8003d40:	2300      	movs	r3, #0
 8003d42:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003d44:	683b      	ldr	r3, [r7, #0]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d4a:	697b      	ldr	r3, [r7, #20]
 8003d4c:	fa93 f3a3 	rbit	r3, r3
 8003d50:	613b      	str	r3, [r7, #16]
  return result;
 8003d52:	693b      	ldr	r3, [r7, #16]
 8003d54:	fab3 f383 	clz	r3, r3
 8003d58:	b2db      	uxtb	r3, r3
 8003d5a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003d5c:	e049      	b.n	8003df2 <LL_GPIO_Init+0xc0>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 8003d5e:	683b      	ldr	r3, [r7, #0]
 8003d60:	681a      	ldr	r2, [r3, #0]
 8003d62:	2101      	movs	r1, #1
 8003d64:	69fb      	ldr	r3, [r7, #28]
 8003d66:	fa01 f303 	lsl.w	r3, r1, r3
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	61bb      	str	r3, [r7, #24]

    if (currentpin)
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d03b      	beq.n	8003dec <LL_GPIO_Init+0xba>
    {
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	685b      	ldr	r3, [r3, #4]
 8003d78:	461a      	mov	r2, r3
 8003d7a:	69b9      	ldr	r1, [r7, #24]
 8003d7c:	6878      	ldr	r0, [r7, #4]
 8003d7e:	f7ff fed3 	bl	8003b28 <LL_GPIO_SetPinMode>

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	2b01      	cmp	r3, #1
 8003d88:	d003      	beq.n	8003d92 <LL_GPIO_Init+0x60>
 8003d8a:	683b      	ldr	r3, [r7, #0]
 8003d8c:	685b      	ldr	r3, [r3, #4]
 8003d8e:	2b02      	cmp	r3, #2
 8003d90:	d106      	bne.n	8003da0 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	689b      	ldr	r3, [r3, #8]
 8003d96:	461a      	mov	r2, r3
 8003d98:	69b9      	ldr	r1, [r7, #24]
 8003d9a:	6878      	ldr	r0, [r7, #4]
 8003d9c:	f7ff ff0b 	bl	8003bb6 <LL_GPIO_SetPinSpeed>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	691b      	ldr	r3, [r3, #16]
 8003da4:	461a      	mov	r2, r3
 8003da6:	69b9      	ldr	r1, [r7, #24]
 8003da8:	6878      	ldr	r0, [r7, #4]
 8003daa:	f7ff ff33 	bl	8003c14 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003dae:	683b      	ldr	r3, [r7, #0]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	2b02      	cmp	r3, #2
 8003db4:	d11a      	bne.n	8003dec <LL_GPIO_Init+0xba>
 8003db6:	69bb      	ldr	r3, [r7, #24]
 8003db8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	fa93 f3a3 	rbit	r3, r3
 8003dc0:	60bb      	str	r3, [r7, #8]
  return result;
 8003dc2:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003dc4:	fab3 f383 	clz	r3, r3
 8003dc8:	b2db      	uxtb	r3, r3
 8003dca:	2b07      	cmp	r3, #7
 8003dcc:	d807      	bhi.n	8003dde <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003dce:	683b      	ldr	r3, [r7, #0]
 8003dd0:	695b      	ldr	r3, [r3, #20]
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	69b9      	ldr	r1, [r7, #24]
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f7ff ff4b 	bl	8003c72 <LL_GPIO_SetAFPin_0_7>
 8003ddc:	e006      	b.n	8003dec <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	695b      	ldr	r3, [r3, #20]
 8003de2:	461a      	mov	r2, r3
 8003de4:	69b9      	ldr	r1, [r7, #24]
 8003de6:	6878      	ldr	r0, [r7, #4]
 8003de8:	f7ff ff72 	bl	8003cd0 <LL_GPIO_SetAFPin_8_15>
        }
      }
    }
    pinpos++;
 8003dec:	69fb      	ldr	r3, [r7, #28]
 8003dee:	3301      	adds	r3, #1
 8003df0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8003df2:	683b      	ldr	r3, [r7, #0]
 8003df4:	681a      	ldr	r2, [r3, #0]
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	fa22 f303 	lsr.w	r3, r2, r3
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1ae      	bne.n	8003d5e <LL_GPIO_Init+0x2c>
  }

  if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d003      	beq.n	8003e10 <LL_GPIO_Init+0xde>
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685b      	ldr	r3, [r3, #4]
 8003e0c:	2b02      	cmp	r3, #2
 8003e0e:	d107      	bne.n	8003e20 <LL_GPIO_Init+0xee>
  {
    /* Check Output mode parameters */
    assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

    /* Output mode configuration*/
    LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	6819      	ldr	r1, [r3, #0]
 8003e14:	683b      	ldr	r3, [r7, #0]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	461a      	mov	r2, r3
 8003e1a:	6878      	ldr	r0, [r7, #4]
 8003e1c:	f7ff feb3 	bl	8003b86 <LL_GPIO_SetPinOutputType>

  }
  return (SUCCESS);
 8003e20:	2300      	movs	r3, #0
}
 8003e22:	4618      	mov	r0, r3
 8003e24:	3720      	adds	r7, #32
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bd80      	pop	{r7, pc}
	...

08003e2c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003e30:	4b06      	ldr	r3, [pc, #24]	; (8003e4c <LL_RCC_HSI_IsReady+0x20>)
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f003 0302 	and.w	r3, r3, #2
 8003e38:	2b02      	cmp	r3, #2
 8003e3a:	bf0c      	ite	eq
 8003e3c:	2301      	moveq	r3, #1
 8003e3e:	2300      	movne	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	46bd      	mov	sp, r7
 8003e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4a:	4770      	bx	lr
 8003e4c:	40023800 	.word	0x40023800

08003e50 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 8003e50:	b480      	push	{r7}
 8003e52:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8003e54:	4b06      	ldr	r3, [pc, #24]	; (8003e70 <LL_RCC_LSE_IsReady+0x20>)
 8003e56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e58:	f003 0302 	and.w	r3, r3, #2
 8003e5c:	2b02      	cmp	r3, #2
 8003e5e:	bf0c      	ite	eq
 8003e60:	2301      	moveq	r3, #1
 8003e62:	2300      	movne	r3, #0
 8003e64:	b2db      	uxtb	r3, r3
}
 8003e66:	4618      	mov	r0, r3
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e6e:	4770      	bx	lr
 8003e70:	40023800 	.word	0x40023800

08003e74 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8003e74:	b480      	push	{r7}
 8003e76:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003e78:	4b04      	ldr	r3, [pc, #16]	; (8003e8c <LL_RCC_GetSysClkSource+0x18>)
 8003e7a:	689b      	ldr	r3, [r3, #8]
 8003e7c:	f003 030c 	and.w	r3, r3, #12
}
 8003e80:	4618      	mov	r0, r3
 8003e82:	46bd      	mov	sp, r7
 8003e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e88:	4770      	bx	lr
 8003e8a:	bf00      	nop
 8003e8c:	40023800 	.word	0x40023800

08003e90 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003e90:	b480      	push	{r7}
 8003e92:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003e94:	4b04      	ldr	r3, [pc, #16]	; (8003ea8 <LL_RCC_GetAHBPrescaler+0x18>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	40023800 	.word	0x40023800

08003eac <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003eac:	b480      	push	{r7}
 8003eae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003eb0:	4b04      	ldr	r3, [pc, #16]	; (8003ec4 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8003eb8:	4618      	mov	r0, r3
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec0:	4770      	bx	lr
 8003ec2:	bf00      	nop
 8003ec4:	40023800 	.word	0x40023800

08003ec8 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003ec8:	b480      	push	{r7}
 8003eca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003ecc:	4b04      	ldr	r3, [pc, #16]	; (8003ee0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003ece:	689b      	ldr	r3, [r3, #8]
 8003ed0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	46bd      	mov	sp, r7
 8003ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003edc:	4770      	bx	lr
 8003ede:	bf00      	nop
 8003ee0:	40023800 	.word	0x40023800

08003ee4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART6_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, USARTx) | (USARTx << 16U));
 8003eec:	4b06      	ldr	r3, [pc, #24]	; (8003f08 <LL_RCC_GetUSARTClockSource+0x24>)
 8003eee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	401a      	ands	r2, r3
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	041b      	lsls	r3, r3, #16
 8003efa:	4313      	orrs	r3, r2
}
 8003efc:	4618      	mov	r0, r3
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f06:	4770      	bx	lr
 8003f08:	40023800 	.word	0x40023800

08003f0c <LL_RCC_GetUARTClockSource>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_SYSCLK
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_UART8_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUARTClockSource(uint32_t UARTx)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
 8003f12:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->DCKCFGR2, UARTx) | (UARTx << 16U));
 8003f14:	4b06      	ldr	r3, [pc, #24]	; (8003f30 <LL_RCC_GetUARTClockSource+0x24>)
 8003f16:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	401a      	ands	r2, r3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	041b      	lsls	r3, r3, #16
 8003f22:	4313      	orrs	r3, r2
}
 8003f24:	4618      	mov	r0, r3
 8003f26:	370c      	adds	r7, #12
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40023800 	.word	0x40023800

08003f34 <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8003f38:	4b04      	ldr	r3, [pc, #16]	; (8003f4c <LL_RCC_PLL_GetMainSource+0x18>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8003f40:	4618      	mov	r0, r3
 8003f42:	46bd      	mov	sp, r7
 8003f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f48:	4770      	bx	lr
 8003f4a:	bf00      	nop
 8003f4c:	40023800 	.word	0x40023800

08003f50 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 50 and 432
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8003f54:	4b04      	ldr	r3, [pc, #16]	; (8003f68 <LL_RCC_PLL_GetN+0x18>)
 8003f56:	685b      	ldr	r3, [r3, #4]
 8003f58:	099b      	lsrs	r3, r3, #6
 8003f5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr
 8003f68:	40023800 	.word	0x40023800

08003f6c <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8003f70:	4b04      	ldr	r3, [pc, #16]	; (8003f84 <LL_RCC_PLL_GetP+0x18>)
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	40023800 	.word	0x40023800

08003f88 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8003f8c:	4b04      	ldr	r3, [pc, #16]	; (8003fa0 <LL_RCC_PLL_GetDivider+0x18>)
 8003f8e:	685b      	ldr	r3, [r3, #4]
 8003f90:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr
 8003f9e:	bf00      	nop
 8003fa0:	40023800 	.word	0x40023800

08003fa4 <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART6_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b084      	sub	sp, #16
 8003fa8:	af00      	add	r7, sp, #0
 8003faa:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003fac:	2300      	movs	r3, #0
 8003fae:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	2b03      	cmp	r3, #3
 8003fb4:	d130      	bne.n	8004018 <LL_RCC_GetUSARTClockFreq+0x74>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f7ff ff94 	bl	8003ee4 <LL_RCC_GetUSARTClockSource>
 8003fbc:	4603      	mov	r3, r0
 8003fbe:	4a6d      	ldr	r2, [pc, #436]	; (8004174 <LL_RCC_GetUSARTClockFreq+0x1d0>)
 8003fc0:	4293      	cmp	r3, r2
 8003fc2:	d009      	beq.n	8003fd8 <LL_RCC_GetUSARTClockFreq+0x34>
 8003fc4:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 8003fc8:	d00f      	beq.n	8003fea <LL_RCC_GetUSARTClockFreq+0x46>
 8003fca:	4a6b      	ldr	r2, [pc, #428]	; (8004178 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 8003fcc:	4293      	cmp	r3, r2
 8003fce:	d116      	bne.n	8003ffe <LL_RCC_GetUSARTClockFreq+0x5a>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003fd0:	f000 f9de 	bl	8004390 <RCC_GetSystemClockFreq>
 8003fd4:	60f8      	str	r0, [r7, #12]
        break;
 8003fd6:	e0c7      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003fd8:	f7ff ff28 	bl	8003e2c <LL_RCC_HSI_IsReady>
 8003fdc:	4603      	mov	r3, r0
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	f000 80b1 	beq.w	8004146 <LL_RCC_GetUSARTClockFreq+0x1a2>
        {
          usart_frequency = HSI_VALUE;
 8003fe4:	4b65      	ldr	r3, [pc, #404]	; (800417c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8003fe6:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003fe8:	e0ad      	b.n	8004146 <LL_RCC_GetUSARTClockFreq+0x1a2>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003fea:	f7ff ff31 	bl	8003e50 <LL_RCC_LSE_IsReady>
 8003fee:	4603      	mov	r3, r0
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	f000 80aa 	beq.w	800414a <LL_RCC_GetUSARTClockFreq+0x1a6>
        {
          usart_frequency = LSE_VALUE;
 8003ff6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003ffa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003ffc:	e0a5      	b.n	800414a <LL_RCC_GetUSARTClockFreq+0x1a6>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003ffe:	f000 f9c7 	bl	8004390 <RCC_GetSystemClockFreq>
 8004002:	4603      	mov	r3, r0
 8004004:	4618      	mov	r0, r3
 8004006:	f000 f9e7 	bl	80043d8 <RCC_GetHCLKClockFreq>
 800400a:	4603      	mov	r3, r0
 800400c:	4618      	mov	r0, r3
 800400e:	f000 fa0d 	bl	800442c <RCC_GetPCLK2ClockFreq>
 8004012:	60f8      	str	r0, [r7, #12]
        break;
 8004014:	bf00      	nop
 8004016:	e0a7      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b0c      	cmp	r3, #12
 800401c:	d12f      	bne.n	800407e <LL_RCC_GetUSARTClockFreq+0xda>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f7ff ff60 	bl	8003ee4 <LL_RCC_GetUSARTClockSource>
 8004024:	4603      	mov	r3, r0
 8004026:	4a56      	ldr	r2, [pc, #344]	; (8004180 <LL_RCC_GetUSARTClockFreq+0x1dc>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d009      	beq.n	8004040 <LL_RCC_GetUSARTClockFreq+0x9c>
 800402c:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8004030:	d00f      	beq.n	8004052 <LL_RCC_GetUSARTClockFreq+0xae>
 8004032:	4a54      	ldr	r2, [pc, #336]	; (8004184 <LL_RCC_GetUSARTClockFreq+0x1e0>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d115      	bne.n	8004064 <LL_RCC_GetUSARTClockFreq+0xc0>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8004038:	f000 f9aa 	bl	8004390 <RCC_GetSystemClockFreq>
 800403c:	60f8      	str	r0, [r7, #12]
        break;
 800403e:	e093      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8004040:	f7ff fef4 	bl	8003e2c <LL_RCC_HSI_IsReady>
 8004044:	4603      	mov	r3, r0
 8004046:	2b00      	cmp	r3, #0
 8004048:	f000 8081 	beq.w	800414e <LL_RCC_GetUSARTClockFreq+0x1aa>
        {
          usart_frequency = HSI_VALUE;
 800404c:	4b4b      	ldr	r3, [pc, #300]	; (800417c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 800404e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004050:	e07d      	b.n	800414e <LL_RCC_GetUSARTClockFreq+0x1aa>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8004052:	f7ff fefd 	bl	8003e50 <LL_RCC_LSE_IsReady>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	d07a      	beq.n	8004152 <LL_RCC_GetUSARTClockFreq+0x1ae>
        {
          usart_frequency = LSE_VALUE;
 800405c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004060:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004062:	e076      	b.n	8004152 <LL_RCC_GetUSARTClockFreq+0x1ae>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004064:	f000 f994 	bl	8004390 <RCC_GetSystemClockFreq>
 8004068:	4603      	mov	r3, r0
 800406a:	4618      	mov	r0, r3
 800406c:	f000 f9b4 	bl	80043d8 <RCC_GetHCLKClockFreq>
 8004070:	4603      	mov	r3, r0
 8004072:	4618      	mov	r0, r3
 8004074:	f000 f9c6 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 8004078:	60f8      	str	r0, [r7, #12]
        break;
 800407a:	bf00      	nop
 800407c:	e074      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
    }
  }
  else if (USARTxSource == LL_RCC_USART6_CLKSOURCE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004084:	d12e      	bne.n	80040e4 <LL_RCC_GetUSARTClockFreq+0x140>
  {
    /* USART6CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f7ff ff2c 	bl	8003ee4 <LL_RCC_GetUSARTClockSource>
 800408c:	4603      	mov	r3, r0
 800408e:	4a3e      	ldr	r2, [pc, #248]	; (8004188 <LL_RCC_GetUSARTClockFreq+0x1e4>)
 8004090:	4293      	cmp	r3, r2
 8004092:	d009      	beq.n	80040a8 <LL_RCC_GetUSARTClockFreq+0x104>
 8004094:	f1b3 2f0c 	cmp.w	r3, #201329664	; 0xc000c00
 8004098:	d00e      	beq.n	80040b8 <LL_RCC_GetUSARTClockFreq+0x114>
 800409a:	4a3c      	ldr	r2, [pc, #240]	; (800418c <LL_RCC_GetUSARTClockFreq+0x1e8>)
 800409c:	4293      	cmp	r3, r2
 800409e:	d114      	bne.n	80040ca <LL_RCC_GetUSARTClockFreq+0x126>
    {
      case LL_RCC_USART6_CLKSOURCE_SYSCLK: /* USART6 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80040a0:	f000 f976 	bl	8004390 <RCC_GetSystemClockFreq>
 80040a4:	60f8      	str	r0, [r7, #12]
        break;
 80040a6:	e05f      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>

      case LL_RCC_USART6_CLKSOURCE_HSI:    /* USART6 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80040a8:	f7ff fec0 	bl	8003e2c <LL_RCC_HSI_IsReady>
 80040ac:	4603      	mov	r3, r0
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d051      	beq.n	8004156 <LL_RCC_GetUSARTClockFreq+0x1b2>
        {
          usart_frequency = HSI_VALUE;
 80040b2:	4b32      	ldr	r3, [pc, #200]	; (800417c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80040b4:	60fb      	str	r3, [r7, #12]
        }
        break;
 80040b6:	e04e      	b.n	8004156 <LL_RCC_GetUSARTClockFreq+0x1b2>

      case LL_RCC_USART6_CLKSOURCE_LSE:    /* USART6 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80040b8:	f7ff feca 	bl	8003e50 <LL_RCC_LSE_IsReady>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d04b      	beq.n	800415a <LL_RCC_GetUSARTClockFreq+0x1b6>
        {
          usart_frequency = LSE_VALUE;
 80040c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80040c6:	60fb      	str	r3, [r7, #12]
        }
        break;
 80040c8:	e047      	b.n	800415a <LL_RCC_GetUSARTClockFreq+0x1b6>

      case LL_RCC_USART6_CLKSOURCE_PCLK2:  /* USART6 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80040ca:	f000 f961 	bl	8004390 <RCC_GetSystemClockFreq>
 80040ce:	4603      	mov	r3, r0
 80040d0:	4618      	mov	r0, r3
 80040d2:	f000 f981 	bl	80043d8 <RCC_GetHCLKClockFreq>
 80040d6:	4603      	mov	r3, r0
 80040d8:	4618      	mov	r0, r3
 80040da:	f000 f9a7 	bl	800442c <RCC_GetPCLK2ClockFreq>
 80040de:	60f8      	str	r0, [r7, #12]
        break;
 80040e0:	bf00      	nop
 80040e2:	e041      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2b30      	cmp	r3, #48	; 0x30
 80040e8:	d139      	bne.n	800415e <LL_RCC_GetUSARTClockFreq+0x1ba>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80040ea:	6878      	ldr	r0, [r7, #4]
 80040ec:	f7ff fefa 	bl	8003ee4 <LL_RCC_GetUSARTClockSource>
 80040f0:	4603      	mov	r3, r0
 80040f2:	4a27      	ldr	r2, [pc, #156]	; (8004190 <LL_RCC_GetUSARTClockFreq+0x1ec>)
 80040f4:	4293      	cmp	r3, r2
 80040f6:	d009      	beq.n	800410c <LL_RCC_GetUSARTClockFreq+0x168>
 80040f8:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 80040fc:	d00e      	beq.n	800411c <LL_RCC_GetUSARTClockFreq+0x178>
 80040fe:	4a25      	ldr	r2, [pc, #148]	; (8004194 <LL_RCC_GetUSARTClockFreq+0x1f0>)
 8004100:	4293      	cmp	r3, r2
 8004102:	d114      	bne.n	800412e <LL_RCC_GetUSARTClockFreq+0x18a>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8004104:	f000 f944 	bl	8004390 <RCC_GetSystemClockFreq>
 8004108:	60f8      	str	r0, [r7, #12]
          break;
 800410a:	e02d      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 800410c:	f7ff fe8e 	bl	8003e2c <LL_RCC_HSI_IsReady>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d025      	beq.n	8004162 <LL_RCC_GetUSARTClockFreq+0x1be>
          {
            usart_frequency = HSI_VALUE;
 8004116:	4b19      	ldr	r3, [pc, #100]	; (800417c <LL_RCC_GetUSARTClockFreq+0x1d8>)
 8004118:	60fb      	str	r3, [r7, #12]
          }
          break;
 800411a:	e022      	b.n	8004162 <LL_RCC_GetUSARTClockFreq+0x1be>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 800411c:	f7ff fe98 	bl	8003e50 <LL_RCC_LSE_IsReady>
 8004120:	4603      	mov	r3, r0
 8004122:	2b00      	cmp	r3, #0
 8004124:	d01f      	beq.n	8004166 <LL_RCC_GetUSARTClockFreq+0x1c2>
          {
            usart_frequency = LSE_VALUE;
 8004126:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800412a:	60fb      	str	r3, [r7, #12]
          }
          break;
 800412c:	e01b      	b.n	8004166 <LL_RCC_GetUSARTClockFreq+0x1c2>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800412e:	f000 f92f 	bl	8004390 <RCC_GetSystemClockFreq>
 8004132:	4603      	mov	r3, r0
 8004134:	4618      	mov	r0, r3
 8004136:	f000 f94f 	bl	80043d8 <RCC_GetHCLKClockFreq>
 800413a:	4603      	mov	r3, r0
 800413c:	4618      	mov	r0, r3
 800413e:	f000 f961 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 8004142:	60f8      	str	r0, [r7, #12]
          break;
 8004144:	e010      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 8004146:	bf00      	nop
 8004148:	e00e      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 800414a:	bf00      	nop
 800414c:	e00c      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 800414e:	bf00      	nop
 8004150:	e00a      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 8004152:	bf00      	nop
 8004154:	e008      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 8004156:	bf00      	nop
 8004158:	e006      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
        break;
 800415a:	bf00      	nop
 800415c:	e004      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
      }
    }
 800415e:	bf00      	nop
 8004160:	e002      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
          break;
 8004162:	bf00      	nop
 8004164:	e000      	b.n	8004168 <LL_RCC_GetUSARTClockFreq+0x1c4>
          break;
 8004166:	bf00      	nop
  }
  return usart_frequency;
 8004168:	68fb      	ldr	r3, [r7, #12]
}
 800416a:	4618      	mov	r0, r3
 800416c:	3710      	adds	r7, #16
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	00030002 	.word	0x00030002
 8004178:	00030001 	.word	0x00030001
 800417c:	00f42400 	.word	0x00f42400
 8004180:	000c0008 	.word	0x000c0008
 8004184:	000c0004 	.word	0x000c0004
 8004188:	0c000800 	.word	0x0c000800
 800418c:	0c000400 	.word	0x0c000400
 8004190:	00300020 	.word	0x00300020
 8004194:	00300010 	.word	0x00300010

08004198 <LL_RCC_GetUARTClockFreq>:
  *         @arg @ref LL_RCC_UART8_CLKSOURCE
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80041a0:	2300      	movs	r3, #0
 80041a2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	2bc0      	cmp	r3, #192	; 0xc0
 80041a8:	d130      	bne.n	800420c <LL_RCC_GetUARTClockFreq+0x74>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80041aa:	6878      	ldr	r0, [r7, #4]
 80041ac:	f7ff feae 	bl	8003f0c <LL_RCC_GetUARTClockSource>
 80041b0:	4603      	mov	r3, r0
 80041b2:	4a6e      	ldr	r2, [pc, #440]	; (800436c <LL_RCC_GetUARTClockFreq+0x1d4>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d009      	beq.n	80041cc <LL_RCC_GetUARTClockFreq+0x34>
 80041b8:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 80041bc:	d00f      	beq.n	80041de <LL_RCC_GetUARTClockFreq+0x46>
 80041be:	4a6c      	ldr	r2, [pc, #432]	; (8004370 <LL_RCC_GetUARTClockFreq+0x1d8>)
 80041c0:	4293      	cmp	r3, r2
 80041c2:	d116      	bne.n	80041f2 <LL_RCC_GetUARTClockFreq+0x5a>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 80041c4:	f000 f8e4 	bl	8004390 <RCC_GetSystemClockFreq>
 80041c8:	60f8      	str	r0, [r7, #12]
        break;
 80041ca:	e0c9      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 80041cc:	f7ff fe2e 	bl	8003e2c <LL_RCC_HSI_IsReady>
 80041d0:	4603      	mov	r3, r0
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	f000 80b3 	beq.w	800433e <LL_RCC_GetUARTClockFreq+0x1a6>
        {
          uart_frequency = HSI_VALUE;
 80041d8:	4b66      	ldr	r3, [pc, #408]	; (8004374 <LL_RCC_GetUARTClockFreq+0x1dc>)
 80041da:	60fb      	str	r3, [r7, #12]
        }
        break;
 80041dc:	e0af      	b.n	800433e <LL_RCC_GetUARTClockFreq+0x1a6>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80041de:	f7ff fe37 	bl	8003e50 <LL_RCC_LSE_IsReady>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	f000 80ac 	beq.w	8004342 <LL_RCC_GetUARTClockFreq+0x1aa>
        {
          uart_frequency = LSE_VALUE;
 80041ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80041ee:	60fb      	str	r3, [r7, #12]
        }
        break;
 80041f0:	e0a7      	b.n	8004342 <LL_RCC_GetUARTClockFreq+0x1aa>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80041f2:	f000 f8cd 	bl	8004390 <RCC_GetSystemClockFreq>
 80041f6:	4603      	mov	r3, r0
 80041f8:	4618      	mov	r0, r3
 80041fa:	f000 f8ed 	bl	80043d8 <RCC_GetHCLKClockFreq>
 80041fe:	4603      	mov	r3, r0
 8004200:	4618      	mov	r0, r3
 8004202:	f000 f8ff 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 8004206:	60f8      	str	r0, [r7, #12]
        break;
 8004208:	bf00      	nop
 800420a:	e0a9      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
    }
  }
  else if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004212:	d12f      	bne.n	8004274 <LL_RCC_GetUARTClockFreq+0xdc>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	f7ff fe79 	bl	8003f0c <LL_RCC_GetUARTClockSource>
 800421a:	4603      	mov	r3, r0
 800421c:	4a56      	ldr	r2, [pc, #344]	; (8004378 <LL_RCC_GetUARTClockFreq+0x1e0>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d009      	beq.n	8004236 <LL_RCC_GetUARTClockFreq+0x9e>
 8004222:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8004226:	d00f      	beq.n	8004248 <LL_RCC_GetUARTClockFreq+0xb0>
 8004228:	4a54      	ldr	r2, [pc, #336]	; (800437c <LL_RCC_GetUARTClockFreq+0x1e4>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d115      	bne.n	800425a <LL_RCC_GetUARTClockFreq+0xc2>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 800422e:	f000 f8af 	bl	8004390 <RCC_GetSystemClockFreq>
 8004232:	60f8      	str	r0, [r7, #12]
        break;
 8004234:	e094      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8004236:	f7ff fdf9 	bl	8003e2c <LL_RCC_HSI_IsReady>
 800423a:	4603      	mov	r3, r0
 800423c:	2b00      	cmp	r3, #0
 800423e:	f000 8082 	beq.w	8004346 <LL_RCC_GetUARTClockFreq+0x1ae>
        {
          uart_frequency = HSI_VALUE;
 8004242:	4b4c      	ldr	r3, [pc, #304]	; (8004374 <LL_RCC_GetUARTClockFreq+0x1dc>)
 8004244:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004246:	e07e      	b.n	8004346 <LL_RCC_GetUARTClockFreq+0x1ae>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8004248:	f7ff fe02 	bl	8003e50 <LL_RCC_LSE_IsReady>
 800424c:	4603      	mov	r3, r0
 800424e:	2b00      	cmp	r3, #0
 8004250:	d07b      	beq.n	800434a <LL_RCC_GetUARTClockFreq+0x1b2>
        {
          uart_frequency = LSE_VALUE;
 8004252:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004256:	60fb      	str	r3, [r7, #12]
        }
        break;
 8004258:	e077      	b.n	800434a <LL_RCC_GetUARTClockFreq+0x1b2>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 800425a:	f000 f899 	bl	8004390 <RCC_GetSystemClockFreq>
 800425e:	4603      	mov	r3, r0
 8004260:	4618      	mov	r0, r3
 8004262:	f000 f8b9 	bl	80043d8 <RCC_GetHCLKClockFreq>
 8004266:	4603      	mov	r3, r0
 8004268:	4618      	mov	r0, r3
 800426a:	f000 f8cb 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 800426e:	60f8      	str	r0, [r7, #12]
        break;
 8004270:	bf00      	nop
 8004272:	e075      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
    }
  }
  else if (UARTxSource == LL_RCC_UART7_CLKSOURCE)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800427a:	d12e      	bne.n	80042da <LL_RCC_GetUARTClockFreq+0x142>
  {
    /* UART7CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 800427c:	6878      	ldr	r0, [r7, #4]
 800427e:	f7ff fe45 	bl	8003f0c <LL_RCC_GetUARTClockSource>
 8004282:	4603      	mov	r3, r0
 8004284:	4a3e      	ldr	r2, [pc, #248]	; (8004380 <LL_RCC_GetUARTClockFreq+0x1e8>)
 8004286:	4293      	cmp	r3, r2
 8004288:	d009      	beq.n	800429e <LL_RCC_GetUARTClockFreq+0x106>
 800428a:	f1b3 2f30 	cmp.w	r3, #805318656	; 0x30003000
 800428e:	d00e      	beq.n	80042ae <LL_RCC_GetUARTClockFreq+0x116>
 8004290:	4a3c      	ldr	r2, [pc, #240]	; (8004384 <LL_RCC_GetUARTClockFreq+0x1ec>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d114      	bne.n	80042c0 <LL_RCC_GetUARTClockFreq+0x128>
    {
      case LL_RCC_UART7_CLKSOURCE_SYSCLK: /* UART7 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8004296:	f000 f87b 	bl	8004390 <RCC_GetSystemClockFreq>
 800429a:	60f8      	str	r0, [r7, #12]
        break;
 800429c:	e060      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>

      case LL_RCC_UART7_CLKSOURCE_HSI:    /* UART7 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 800429e:	f7ff fdc5 	bl	8003e2c <LL_RCC_HSI_IsReady>
 80042a2:	4603      	mov	r3, r0
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d052      	beq.n	800434e <LL_RCC_GetUARTClockFreq+0x1b6>
        {
          uart_frequency = HSI_VALUE;
 80042a8:	4b32      	ldr	r3, [pc, #200]	; (8004374 <LL_RCC_GetUARTClockFreq+0x1dc>)
 80042aa:	60fb      	str	r3, [r7, #12]
        }
        break;
 80042ac:	e04f      	b.n	800434e <LL_RCC_GetUARTClockFreq+0x1b6>

      case LL_RCC_UART7_CLKSOURCE_LSE:    /* UART7 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 80042ae:	f7ff fdcf 	bl	8003e50 <LL_RCC_LSE_IsReady>
 80042b2:	4603      	mov	r3, r0
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d04c      	beq.n	8004352 <LL_RCC_GetUARTClockFreq+0x1ba>
        {
          uart_frequency = LSE_VALUE;
 80042b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80042bc:	60fb      	str	r3, [r7, #12]
        }
        break;
 80042be:	e048      	b.n	8004352 <LL_RCC_GetUARTClockFreq+0x1ba>

      case LL_RCC_UART7_CLKSOURCE_PCLK1:  /* UART7 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 80042c0:	f000 f866 	bl	8004390 <RCC_GetSystemClockFreq>
 80042c4:	4603      	mov	r3, r0
 80042c6:	4618      	mov	r0, r3
 80042c8:	f000 f886 	bl	80043d8 <RCC_GetHCLKClockFreq>
 80042cc:	4603      	mov	r3, r0
 80042ce:	4618      	mov	r0, r3
 80042d0:	f000 f898 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 80042d4:	60f8      	str	r0, [r7, #12]
        break;
 80042d6:	bf00      	nop
 80042d8:	e042      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
    }
  }
  else
  {
    if (UARTxSource == LL_RCC_UART8_CLKSOURCE)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042e0:	d139      	bne.n	8004356 <LL_RCC_GetUARTClockFreq+0x1be>
    {
      /* UART8CLK clock frequency */
      switch (LL_RCC_GetUARTClockSource(UARTxSource))
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f7ff fe12 	bl	8003f0c <LL_RCC_GetUARTClockSource>
 80042e8:	4603      	mov	r3, r0
 80042ea:	4a27      	ldr	r2, [pc, #156]	; (8004388 <LL_RCC_GetUARTClockFreq+0x1f0>)
 80042ec:	4293      	cmp	r3, r2
 80042ee:	d009      	beq.n	8004304 <LL_RCC_GetUARTClockFreq+0x16c>
 80042f0:	f1b3 2fc0 	cmp.w	r3, #3221274624	; 0xc000c000
 80042f4:	d00e      	beq.n	8004314 <LL_RCC_GetUARTClockFreq+0x17c>
 80042f6:	4a25      	ldr	r2, [pc, #148]	; (800438c <LL_RCC_GetUARTClockFreq+0x1f4>)
 80042f8:	4293      	cmp	r3, r2
 80042fa:	d114      	bne.n	8004326 <LL_RCC_GetUARTClockFreq+0x18e>
      {
        case LL_RCC_UART8_CLKSOURCE_SYSCLK: /* UART8 Clock is System Clock */
          uart_frequency = RCC_GetSystemClockFreq();
 80042fc:	f000 f848 	bl	8004390 <RCC_GetSystemClockFreq>
 8004300:	60f8      	str	r0, [r7, #12]
          break;
 8004302:	e02d      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>

        case LL_RCC_UART8_CLKSOURCE_HSI:    /* UART8 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady())
 8004304:	f7ff fd92 	bl	8003e2c <LL_RCC_HSI_IsReady>
 8004308:	4603      	mov	r3, r0
 800430a:	2b00      	cmp	r3, #0
 800430c:	d025      	beq.n	800435a <LL_RCC_GetUARTClockFreq+0x1c2>
          {
            uart_frequency = HSI_VALUE;
 800430e:	4b19      	ldr	r3, [pc, #100]	; (8004374 <LL_RCC_GetUARTClockFreq+0x1dc>)
 8004310:	60fb      	str	r3, [r7, #12]
          }
          break;
 8004312:	e022      	b.n	800435a <LL_RCC_GetUARTClockFreq+0x1c2>

        case LL_RCC_UART8_CLKSOURCE_LSE:    /* UART8 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady())
 8004314:	f7ff fd9c 	bl	8003e50 <LL_RCC_LSE_IsReady>
 8004318:	4603      	mov	r3, r0
 800431a:	2b00      	cmp	r3, #0
 800431c:	d01f      	beq.n	800435e <LL_RCC_GetUARTClockFreq+0x1c6>
          {
            uart_frequency = LSE_VALUE;
 800431e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004322:	60fb      	str	r3, [r7, #12]
          }
          break;
 8004324:	e01b      	b.n	800435e <LL_RCC_GetUARTClockFreq+0x1c6>

        case LL_RCC_UART8_CLKSOURCE_PCLK1:  /* UART8 Clock is PCLK1 */
        default:
          uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8004326:	f000 f833 	bl	8004390 <RCC_GetSystemClockFreq>
 800432a:	4603      	mov	r3, r0
 800432c:	4618      	mov	r0, r3
 800432e:	f000 f853 	bl	80043d8 <RCC_GetHCLKClockFreq>
 8004332:	4603      	mov	r3, r0
 8004334:	4618      	mov	r0, r3
 8004336:	f000 f865 	bl	8004404 <RCC_GetPCLK1ClockFreq>
 800433a:	60f8      	str	r0, [r7, #12]
          break;
 800433c:	e010      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 800433e:	bf00      	nop
 8004340:	e00e      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 8004342:	bf00      	nop
 8004344:	e00c      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 8004346:	bf00      	nop
 8004348:	e00a      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 800434a:	bf00      	nop
 800434c:	e008      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 800434e:	bf00      	nop
 8004350:	e006      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
        break;
 8004352:	bf00      	nop
 8004354:	e004      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
      }
    }
 8004356:	bf00      	nop
 8004358:	e002      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
          break;
 800435a:	bf00      	nop
 800435c:	e000      	b.n	8004360 <LL_RCC_GetUARTClockFreq+0x1c8>
          break;
 800435e:	bf00      	nop
  }
  return uart_frequency;
 8004360:	68fb      	ldr	r3, [r7, #12]
}
 8004362:	4618      	mov	r0, r3
 8004364:	3710      	adds	r7, #16
 8004366:	46bd      	mov	sp, r7
 8004368:	bd80      	pop	{r7, pc}
 800436a:	bf00      	nop
 800436c:	00c00080 	.word	0x00c00080
 8004370:	00c00040 	.word	0x00c00040
 8004374:	00f42400 	.word	0x00f42400
 8004378:	03000200 	.word	0x03000200
 800437c:	03000100 	.word	0x03000100
 8004380:	30002000 	.word	0x30002000
 8004384:	30001000 	.word	0x30001000
 8004388:	c0008000 	.word	0xc0008000
 800438c:	c0004000 	.word	0xc0004000

08004390 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8004390:	b580      	push	{r7, lr}
 8004392:	b082      	sub	sp, #8
 8004394:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8004396:	2300      	movs	r3, #0
 8004398:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 800439a:	f7ff fd6b 	bl	8003e74 <LL_RCC_GetSysClkSource>
 800439e:	4603      	mov	r3, r0
 80043a0:	2b04      	cmp	r3, #4
 80043a2:	d006      	beq.n	80043b2 <RCC_GetSystemClockFreq+0x22>
 80043a4:	2b08      	cmp	r3, #8
 80043a6:	d007      	beq.n	80043b8 <RCC_GetSystemClockFreq+0x28>
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d109      	bne.n	80043c0 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 80043ac:	4b08      	ldr	r3, [pc, #32]	; (80043d0 <RCC_GetSystemClockFreq+0x40>)
 80043ae:	607b      	str	r3, [r7, #4]
      break;
 80043b0:	e009      	b.n	80043c6 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <RCC_GetSystemClockFreq+0x44>)
 80043b4:	607b      	str	r3, [r7, #4]
      break;
 80043b6:	e006      	b.n	80043c6 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 80043b8:	f000 f84c 	bl	8004454 <RCC_PLL_GetFreqDomain_SYS>
 80043bc:	6078      	str	r0, [r7, #4]
      break;
 80043be:	e002      	b.n	80043c6 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 80043c0:	4b03      	ldr	r3, [pc, #12]	; (80043d0 <RCC_GetSystemClockFreq+0x40>)
 80043c2:	607b      	str	r3, [r7, #4]
      break;
 80043c4:	bf00      	nop
  }

  return frequency;
 80043c6:	687b      	ldr	r3, [r7, #4]
}
 80043c8:	4618      	mov	r0, r3
 80043ca:	3708      	adds	r7, #8
 80043cc:	46bd      	mov	sp, r7
 80043ce:	bd80      	pop	{r7, pc}
 80043d0:	00f42400 	.word	0x00f42400
 80043d4:	007a1200 	.word	0x007a1200

080043d8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
 80043de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 80043e0:	f7ff fd56 	bl	8003e90 <LL_RCC_GetAHBPrescaler>
 80043e4:	4603      	mov	r3, r0
 80043e6:	091b      	lsrs	r3, r3, #4
 80043e8:	f003 030f 	and.w	r3, r3, #15
 80043ec:	4a04      	ldr	r2, [pc, #16]	; (8004400 <RCC_GetHCLKClockFreq+0x28>)
 80043ee:	5cd3      	ldrb	r3, [r2, r3]
 80043f0:	461a      	mov	r2, r3
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	40d3      	lsrs	r3, r2
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3708      	adds	r7, #8
 80043fa:	46bd      	mov	sp, r7
 80043fc:	bd80      	pop	{r7, pc}
 80043fe:	bf00      	nop
 8004400:	080077a8 	.word	0x080077a8

08004404 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 800440c:	f7ff fd4e 	bl	8003eac <LL_RCC_GetAPB1Prescaler>
 8004410:	4603      	mov	r3, r0
 8004412:	0a9b      	lsrs	r3, r3, #10
 8004414:	4a04      	ldr	r2, [pc, #16]	; (8004428 <RCC_GetPCLK1ClockFreq+0x24>)
 8004416:	5cd3      	ldrb	r3, [r2, r3]
 8004418:	461a      	mov	r2, r3
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	40d3      	lsrs	r3, r2
}
 800441e:	4618      	mov	r0, r3
 8004420:	3708      	adds	r7, #8
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}
 8004426:	bf00      	nop
 8004428:	080077b8 	.word	0x080077b8

0800442c <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	b082      	sub	sp, #8
 8004430:	af00      	add	r7, sp, #0
 8004432:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8004434:	f7ff fd48 	bl	8003ec8 <LL_RCC_GetAPB2Prescaler>
 8004438:	4603      	mov	r3, r0
 800443a:	0b5b      	lsrs	r3, r3, #13
 800443c:	4a04      	ldr	r2, [pc, #16]	; (8004450 <RCC_GetPCLK2ClockFreq+0x24>)
 800443e:	5cd3      	ldrb	r3, [r2, r3]
 8004440:	461a      	mov	r2, r3
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	40d3      	lsrs	r3, r2
}
 8004446:	4618      	mov	r0, r3
 8004448:	3708      	adds	r7, #8
 800444a:	46bd      	mov	sp, r7
 800444c:	bd80      	pop	{r7, pc}
 800444e:	bf00      	nop
 8004450:	080077b8 	.word	0x080077b8

08004454 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8004454:	b590      	push	{r4, r7, lr}
 8004456:	b083      	sub	sp, #12
 8004458:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 800445a:	2300      	movs	r3, #0
 800445c:	607b      	str	r3, [r7, #4]
 800445e:	2300      	movs	r3, #0
 8004460:	603b      	str	r3, [r7, #0]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8004462:	f7ff fd67 	bl	8003f34 <LL_RCC_PLL_GetMainSource>
 8004466:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8004468:	683b      	ldr	r3, [r7, #0]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d003      	beq.n	8004476 <RCC_PLL_GetFreqDomain_SYS+0x22>
 800446e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004472:	d003      	beq.n	800447c <RCC_PLL_GetFreqDomain_SYS+0x28>
 8004474:	e005      	b.n	8004482 <RCC_PLL_GetFreqDomain_SYS+0x2e>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8004476:	4b10      	ldr	r3, [pc, #64]	; (80044b8 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8004478:	607b      	str	r3, [r7, #4]
      break;
 800447a:	e005      	b.n	8004488 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 800447c:	4b0f      	ldr	r3, [pc, #60]	; (80044bc <RCC_PLL_GetFreqDomain_SYS+0x68>)
 800447e:	607b      	str	r3, [r7, #4]
      break;
 8004480:	e002      	b.n	8004488 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
      pllinputfreq = HSI_VALUE;
 8004482:	4b0d      	ldr	r3, [pc, #52]	; (80044b8 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8004484:	607b      	str	r3, [r7, #4]
      break;
 8004486:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8004488:	f7ff fd7e 	bl	8003f88 <LL_RCC_PLL_GetDivider>
 800448c:	4602      	mov	r2, r0
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	fbb3 f4f2 	udiv	r4, r3, r2
 8004494:	f7ff fd5c 	bl	8003f50 <LL_RCC_PLL_GetN>
 8004498:	4603      	mov	r3, r0
 800449a:	fb03 f404 	mul.w	r4, r3, r4
 800449e:	f7ff fd65 	bl	8003f6c <LL_RCC_PLL_GetP>
 80044a2:	4603      	mov	r3, r0
 80044a4:	0c1b      	lsrs	r3, r3, #16
 80044a6:	3301      	adds	r3, #1
 80044a8:	005b      	lsls	r3, r3, #1
 80044aa:	fbb4 f3f3 	udiv	r3, r4, r3
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetP());
}
 80044ae:	4618      	mov	r0, r3
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	bd90      	pop	{r4, r7, pc}
 80044b6:	bf00      	nop
 80044b8:	00f42400 	.word	0x00f42400
 80044bc:	007a1200 	.word	0x007a1200

080044c0 <LL_USART_IsEnabled>:
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	f003 0301 	and.w	r3, r3, #1
 80044d0:	2b01      	cmp	r3, #1
 80044d2:	d101      	bne.n	80044d8 <LL_USART_IsEnabled+0x18>
 80044d4:	2301      	movs	r3, #1
 80044d6:	e000      	b.n	80044da <LL_USART_IsEnabled+0x1a>
 80044d8:	2300      	movs	r3, #0
}
 80044da:	4618      	mov	r0, r3
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <LL_USART_SetStopBitsLength>:
{
 80044e6:	b480      	push	{r7}
 80044e8:	b083      	sub	sp, #12
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
 80044ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	431a      	orrs	r2, r3
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	605a      	str	r2, [r3, #4]
}
 8004500:	bf00      	nop
 8004502:	370c      	adds	r7, #12
 8004504:	46bd      	mov	sp, r7
 8004506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800450a:	4770      	bx	lr

0800450c <LL_USART_SetHWFlowCtrl>:
{
 800450c:	b480      	push	{r7}
 800450e:	b083      	sub	sp, #12
 8004510:	af00      	add	r7, sp, #0
 8004512:	6078      	str	r0, [r7, #4]
 8004514:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800451e:	683b      	ldr	r3, [r7, #0]
 8004520:	431a      	orrs	r2, r3
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	609a      	str	r2, [r3, #8]
}
 8004526:	bf00      	nop
 8004528:	370c      	adds	r7, #12
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr

08004532 <LL_USART_SetBaudRate>:
{
 8004532:	b4b0      	push	{r4, r5, r7}
 8004534:	b085      	sub	sp, #20
 8004536:	af00      	add	r7, sp, #0
 8004538:	60f8      	str	r0, [r7, #12]
 800453a:	60b9      	str	r1, [r7, #8]
 800453c:	607a      	str	r2, [r7, #4]
 800453e:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004546:	d114      	bne.n	8004572 <LL_USART_SetBaudRate+0x40>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	005a      	lsls	r2, r3, #1
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	085b      	lsrs	r3, r3, #1
 8004550:	441a      	add	r2, r3
 8004552:	683b      	ldr	r3, [r7, #0]
 8004554:	fbb2 f3f3 	udiv	r3, r2, r3
 8004558:	b29b      	uxth	r3, r3
 800455a:	461d      	mov	r5, r3
    brrtemp = usartdiv & 0xFFF0U;
 800455c:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8004560:	402c      	ands	r4, r5
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004562:	086b      	lsrs	r3, r5, #1
 8004564:	b29b      	uxth	r3, r3
 8004566:	f003 0307 	and.w	r3, r3, #7
 800456a:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	60dc      	str	r4, [r3, #12]
}
 8004570:	e00a      	b.n	8004588 <LL_USART_SetBaudRate+0x56>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	085a      	lsrs	r2, r3, #1
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	441a      	add	r2, r3
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004580:	b29b      	uxth	r3, r3
 8004582:	461a      	mov	r2, r3
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	60da      	str	r2, [r3, #12]
}
 8004588:	bf00      	nop
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	bcb0      	pop	{r4, r5, r7}
 8004590:	4770      	bx	lr
	...

08004594 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b084      	sub	sp, #16
 8004598:	af00      	add	r7, sp, #0
 800459a:	6078      	str	r0, [r7, #4]
 800459c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80045a2:	2300      	movs	r3, #0
 80045a4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80045a6:	6878      	ldr	r0, [r7, #4]
 80045a8:	f7ff ff8a 	bl	80044c0 <LL_USART_IsEnabled>
 80045ac:	4603      	mov	r3, r0
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d179      	bne.n	80046a6 <LL_USART_Init+0x112>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681a      	ldr	r2, [r3, #0]
 80045b6:	4b3e      	ldr	r3, [pc, #248]	; (80046b0 <LL_USART_Init+0x11c>)
 80045b8:	4013      	ands	r3, r2
 80045ba:	683a      	ldr	r2, [r7, #0]
 80045bc:	6851      	ldr	r1, [r2, #4]
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	68d2      	ldr	r2, [r2, #12]
 80045c2:	4311      	orrs	r1, r2
 80045c4:	683a      	ldr	r2, [r7, #0]
 80045c6:	6912      	ldr	r2, [r2, #16]
 80045c8:	4311      	orrs	r1, r2
 80045ca:	683a      	ldr	r2, [r7, #0]
 80045cc:	6992      	ldr	r2, [r2, #24]
 80045ce:	430a      	orrs	r2, r1
 80045d0:	431a      	orrs	r2, r3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 80045d6:	683b      	ldr	r3, [r7, #0]
 80045d8:	689b      	ldr	r3, [r3, #8]
 80045da:	4619      	mov	r1, r3
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f7ff ff82 	bl	80044e6 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 80045e2:	683b      	ldr	r3, [r7, #0]
 80045e4:	695b      	ldr	r3, [r3, #20]
 80045e6:	4619      	mov	r1, r3
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f7ff ff8f 	bl	800450c <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	4a30      	ldr	r2, [pc, #192]	; (80046b4 <LL_USART_Init+0x120>)
 80045f2:	4293      	cmp	r3, r2
 80045f4:	d104      	bne.n	8004600 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 80045f6:	2003      	movs	r0, #3
 80045f8:	f7ff fcd4 	bl	8003fa4 <LL_RCC_GetUSARTClockFreq>
 80045fc:	60b8      	str	r0, [r7, #8]
 80045fe:	e041      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART2)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	4a2d      	ldr	r2, [pc, #180]	; (80046b8 <LL_USART_Init+0x124>)
 8004604:	4293      	cmp	r3, r2
 8004606:	d104      	bne.n	8004612 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8004608:	200c      	movs	r0, #12
 800460a:	f7ff fccb 	bl	8003fa4 <LL_RCC_GetUSARTClockFreq>
 800460e:	60b8      	str	r0, [r7, #8]
 8004610:	e038      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART3)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a29      	ldr	r2, [pc, #164]	; (80046bc <LL_USART_Init+0x128>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d104      	bne.n	8004624 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 800461a:	2030      	movs	r0, #48	; 0x30
 800461c:	f7ff fcc2 	bl	8003fa4 <LL_RCC_GetUSARTClockFreq>
 8004620:	60b8      	str	r0, [r7, #8]
 8004622:	e02f      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART4)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	4a26      	ldr	r2, [pc, #152]	; (80046c0 <LL_USART_Init+0x12c>)
 8004628:	4293      	cmp	r3, r2
 800462a:	d104      	bne.n	8004636 <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 800462c:	20c0      	movs	r0, #192	; 0xc0
 800462e:	f7ff fdb3 	bl	8004198 <LL_RCC_GetUARTClockFreq>
 8004632:	60b8      	str	r0, [r7, #8]
 8004634:	e026      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART5)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a22      	ldr	r2, [pc, #136]	; (80046c4 <LL_USART_Init+0x130>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d105      	bne.n	800464a <LL_USART_Init+0xb6>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 800463e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8004642:	f7ff fda9 	bl	8004198 <LL_RCC_GetUARTClockFreq>
 8004646:	60b8      	str	r0, [r7, #8]
 8004648:	e01c      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == USART6)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a1e      	ldr	r2, [pc, #120]	; (80046c8 <LL_USART_Init+0x134>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d105      	bne.n	800465e <LL_USART_Init+0xca>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART6_CLKSOURCE);
 8004652:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8004656:	f7ff fca5 	bl	8003fa4 <LL_RCC_GetUSARTClockFreq>
 800465a:	60b8      	str	r0, [r7, #8]
 800465c:	e012      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART7)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	4a1a      	ldr	r2, [pc, #104]	; (80046cc <LL_USART_Init+0x138>)
 8004662:	4293      	cmp	r3, r2
 8004664:	d105      	bne.n	8004672 <LL_USART_Init+0xde>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART7_CLKSOURCE);
 8004666:	f44f 5040 	mov.w	r0, #12288	; 0x3000
 800466a:	f7ff fd95 	bl	8004198 <LL_RCC_GetUARTClockFreq>
 800466e:	60b8      	str	r0, [r7, #8]
 8004670:	e008      	b.n	8004684 <LL_USART_Init+0xf0>
    }
    else if (USARTx == UART8)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a16      	ldr	r2, [pc, #88]	; (80046d0 <LL_USART_Init+0x13c>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d104      	bne.n	8004684 <LL_USART_Init+0xf0>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART8_CLKSOURCE);
 800467a:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 800467e:	f7ff fd8b 	bl	8004198 <LL_RCC_GetUARTClockFreq>
 8004682:	60b8      	str	r0, [r7, #8]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8004684:	68bb      	ldr	r3, [r7, #8]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d00d      	beq.n	80046a6 <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d009      	beq.n	80046a6 <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 8004692:	2300      	movs	r3, #0
 8004694:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8004696:	683b      	ldr	r3, [r7, #0]
 8004698:	699a      	ldr	r2, [r3, #24]
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	68b9      	ldr	r1, [r7, #8]
 80046a0:	6878      	ldr	r0, [r7, #4]
 80046a2:	f7ff ff46 	bl	8004532 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80046a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80046a8:	4618      	mov	r0, r3
 80046aa:	3710      	adds	r7, #16
 80046ac:	46bd      	mov	sp, r7
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	efff69f3 	.word	0xefff69f3
 80046b4:	40011000 	.word	0x40011000
 80046b8:	40004400 	.word	0x40004400
 80046bc:	40004800 	.word	0x40004800
 80046c0:	40004c00 	.word	0x40004c00
 80046c4:	40005000 	.word	0x40005000
 80046c8:	40011400 	.word	0x40011400
 80046cc:	40007800 	.word	0x40007800
 80046d0:	40007c00 	.word	0x40007c00

080046d4 <osKernelInitialize>:
}
#endif /* SysTick */

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80046d4:	b480      	push	{r7}
 80046d6:	b085      	sub	sp, #20
 80046d8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046da:	f3ef 8305 	mrs	r3, IPSR
 80046de:	60bb      	str	r3, [r7, #8]
  return(result);
 80046e0:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d10f      	bne.n	8004706 <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80046e6:	f3ef 8310 	mrs	r3, PRIMASK
 80046ea:	607b      	str	r3, [r7, #4]
  return(result);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d109      	bne.n	8004706 <osKernelInitialize+0x32>
 80046f2:	4b11      	ldr	r3, [pc, #68]	; (8004738 <osKernelInitialize+0x64>)
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	2b02      	cmp	r3, #2
 80046f8:	d109      	bne.n	800470e <osKernelInitialize+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80046fa:	f3ef 8311 	mrs	r3, BASEPRI
 80046fe:	603b      	str	r3, [r7, #0]
  return(result);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <osKernelInitialize+0x3a>
    stat = osErrorISR;
 8004706:	f06f 0305 	mvn.w	r3, #5
 800470a:	60fb      	str	r3, [r7, #12]
 800470c:	e00c      	b.n	8004728 <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 800470e:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <osKernelInitialize+0x64>)
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2b00      	cmp	r3, #0
 8004714:	d105      	bne.n	8004722 <osKernelInitialize+0x4e>
      #if defined(USE_FreeRTOS_HEAP_5)
        vPortDefineHeapRegions (xHeapRegions);
      #endif
      KernelState = osKernelReady;
 8004716:	4b08      	ldr	r3, [pc, #32]	; (8004738 <osKernelInitialize+0x64>)
 8004718:	2201      	movs	r2, #1
 800471a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800471c:	2300      	movs	r3, #0
 800471e:	60fb      	str	r3, [r7, #12]
 8004720:	e002      	b.n	8004728 <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8004722:	f04f 33ff 	mov.w	r3, #4294967295
 8004726:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004728:	68fb      	ldr	r3, [r7, #12]
}
 800472a:	4618      	mov	r0, r3
 800472c:	3714      	adds	r7, #20
 800472e:	46bd      	mov	sp, r7
 8004730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	20000224 	.word	0x20000224

0800473c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004742:	f3ef 8305 	mrs	r3, IPSR
 8004746:	60bb      	str	r3, [r7, #8]
  return(result);
 8004748:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800474a:	2b00      	cmp	r3, #0
 800474c:	d10f      	bne.n	800476e <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800474e:	f3ef 8310 	mrs	r3, PRIMASK
 8004752:	607b      	str	r3, [r7, #4]
  return(result);
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2b00      	cmp	r3, #0
 8004758:	d109      	bne.n	800476e <osKernelStart+0x32>
 800475a:	4b11      	ldr	r3, [pc, #68]	; (80047a0 <osKernelStart+0x64>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b02      	cmp	r3, #2
 8004760:	d109      	bne.n	8004776 <osKernelStart+0x3a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004762:	f3ef 8311 	mrs	r3, BASEPRI
 8004766:	603b      	str	r3, [r7, #0]
  return(result);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d003      	beq.n	8004776 <osKernelStart+0x3a>
    stat = osErrorISR;
 800476e:	f06f 0305 	mvn.w	r3, #5
 8004772:	60fb      	str	r3, [r7, #12]
 8004774:	e00e      	b.n	8004794 <osKernelStart+0x58>
  }
  else {
    if (KernelState == osKernelReady) {
 8004776:	4b0a      	ldr	r3, [pc, #40]	; (80047a0 <osKernelStart+0x64>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	2b01      	cmp	r3, #1
 800477c:	d107      	bne.n	800478e <osKernelStart+0x52>
      KernelState = osKernelRunning;
 800477e:	4b08      	ldr	r3, [pc, #32]	; (80047a0 <osKernelStart+0x64>)
 8004780:	2202      	movs	r2, #2
 8004782:	601a      	str	r2, [r3, #0]
      vTaskStartScheduler();
 8004784:	f001 fac4 	bl	8005d10 <vTaskStartScheduler>
      stat = osOK;
 8004788:	2300      	movs	r3, #0
 800478a:	60fb      	str	r3, [r7, #12]
 800478c:	e002      	b.n	8004794 <osKernelStart+0x58>
    } else {
      stat = osError;
 800478e:	f04f 33ff 	mov.w	r3, #4294967295
 8004792:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 8004794:	68fb      	ldr	r3, [r7, #12]
}
 8004796:	4618      	mov	r0, r3
 8004798:	3710      	adds	r7, #16
 800479a:	46bd      	mov	sp, r7
 800479c:	bd80      	pop	{r7, pc}
 800479e:	bf00      	nop
 80047a0:	20000224 	.word	0x20000224

080047a4 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b092      	sub	sp, #72	; 0x48
 80047a8:	af04      	add	r7, sp, #16
 80047aa:	60f8      	str	r0, [r7, #12]
 80047ac:	60b9      	str	r1, [r7, #8]
 80047ae:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80047b0:	2300      	movs	r3, #0
 80047b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80047b4:	f3ef 8305 	mrs	r3, IPSR
 80047b8:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80047ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  if (!IS_IRQ() && (func != NULL)) {
 80047bc:	2b00      	cmp	r3, #0
 80047be:	f040 8094 	bne.w	80048ea <osThreadNew+0x146>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80047c2:	f3ef 8310 	mrs	r3, PRIMASK
 80047c6:	623b      	str	r3, [r7, #32]
  return(result);
 80047c8:	6a3b      	ldr	r3, [r7, #32]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	f040 808d 	bne.w	80048ea <osThreadNew+0x146>
 80047d0:	4b48      	ldr	r3, [pc, #288]	; (80048f4 <osThreadNew+0x150>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	2b02      	cmp	r3, #2
 80047d6:	d106      	bne.n	80047e6 <osThreadNew+0x42>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80047d8:	f3ef 8311 	mrs	r3, BASEPRI
 80047dc:	61fb      	str	r3, [r7, #28]
  return(result);
 80047de:	69fb      	ldr	r3, [r7, #28]
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f040 8082 	bne.w	80048ea <osThreadNew+0x146>
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d07e      	beq.n	80048ea <osThreadNew+0x146>
    stack = configMINIMAL_STACK_SIZE;
 80047ec:	2380      	movs	r3, #128	; 0x80
 80047ee:	633b      	str	r3, [r7, #48]	; 0x30
    prio  = (UBaseType_t)osPriorityNormal;
 80047f0:	2318      	movs	r3, #24
 80047f2:	62fb      	str	r3, [r7, #44]	; 0x2c

    empty = '\0';
 80047f4:	2300      	movs	r3, #0
 80047f6:	76fb      	strb	r3, [r7, #27]
    name  = &empty;
 80047f8:	f107 031b 	add.w	r3, r7, #27
 80047fc:	637b      	str	r3, [r7, #52]	; 0x34
    mem   = -1;
 80047fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004802:	62bb      	str	r3, [r7, #40]	; 0x28

    if (attr != NULL) {
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2b00      	cmp	r3, #0
 8004808:	d045      	beq.n	8004896 <osThreadNew+0xf2>
      if (attr->name != NULL) {
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	2b00      	cmp	r3, #0
 8004810:	d002      	beq.n	8004818 <osThreadNew+0x74>
        name = attr->name;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	637b      	str	r3, [r7, #52]	; 0x34
      }
      if (attr->priority != osPriorityNone) {
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	699b      	ldr	r3, [r3, #24]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d002      	beq.n	8004826 <osThreadNew+0x82>
        prio = (UBaseType_t)attr->priority;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	699b      	ldr	r3, [r3, #24]
 8004824:	62fb      	str	r3, [r7, #44]	; 0x2c
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004826:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004828:	2b00      	cmp	r3, #0
 800482a:	d008      	beq.n	800483e <osThreadNew+0x9a>
 800482c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800482e:	2b38      	cmp	r3, #56	; 0x38
 8004830:	d805      	bhi.n	800483e <osThreadNew+0x9a>
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f003 0301 	and.w	r3, r3, #1
 800483a:	2b00      	cmp	r3, #0
 800483c:	d001      	beq.n	8004842 <osThreadNew+0x9e>
        return (NULL);
 800483e:	2300      	movs	r3, #0
 8004840:	e054      	b.n	80048ec <osThreadNew+0x148>
      }

      if (attr->stack_size > 0U) {
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d003      	beq.n	8004852 <osThreadNew+0xae>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	695b      	ldr	r3, [r3, #20]
 800484e:	089b      	lsrs	r3, r3, #2
 8004850:	633b      	str	r3, [r7, #48]	; 0x30
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d00e      	beq.n	8004878 <osThreadNew+0xd4>
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	68db      	ldr	r3, [r3, #12]
 800485e:	2b5b      	cmp	r3, #91	; 0x5b
 8004860:	d90a      	bls.n	8004878 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004866:	2b00      	cmp	r3, #0
 8004868:	d006      	beq.n	8004878 <osThreadNew+0xd4>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	695b      	ldr	r3, [r3, #20]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <osThreadNew+0xd4>
        mem = 1;
 8004872:	2301      	movs	r3, #1
 8004874:	62bb      	str	r3, [r7, #40]	; 0x28
 8004876:	e010      	b.n	800489a <osThreadNew+0xf6>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d10c      	bne.n	800489a <osThreadNew+0xf6>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d108      	bne.n	800489a <osThreadNew+0xf6>
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d104      	bne.n	800489a <osThreadNew+0xf6>
          mem = 0;
 8004890:	2300      	movs	r3, #0
 8004892:	62bb      	str	r3, [r7, #40]	; 0x28
 8004894:	e001      	b.n	800489a <osThreadNew+0xf6>
        }
      }
    }
    else {
      mem = 0;
 8004896:	2300      	movs	r3, #0
 8004898:	62bb      	str	r3, [r7, #40]	; 0x28
    }

    if (mem == 1) {
 800489a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800489c:	2b01      	cmp	r3, #1
 800489e:	d110      	bne.n	80048c2 <osThreadNew+0x11e>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80048a4:	687a      	ldr	r2, [r7, #4]
 80048a6:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80048a8:	9202      	str	r2, [sp, #8]
 80048aa:	9301      	str	r3, [sp, #4]
 80048ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048ae:	9300      	str	r3, [sp, #0]
 80048b0:	68bb      	ldr	r3, [r7, #8]
 80048b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048b4:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048b6:	68f8      	ldr	r0, [r7, #12]
 80048b8:	f001 f858 	bl	800596c <xTaskCreateStatic>
 80048bc:	4603      	mov	r3, r0
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	e013      	b.n	80048ea <osThreadNew+0x146>
    }
    else {
      if (mem == 0) {
 80048c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d110      	bne.n	80048ea <osThreadNew+0x146>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80048c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	f107 0314 	add.w	r3, r7, #20
 80048d0:	9301      	str	r3, [sp, #4]
 80048d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048d4:	9300      	str	r3, [sp, #0]
 80048d6:	68bb      	ldr	r3, [r7, #8]
 80048d8:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80048da:	68f8      	ldr	r0, [r7, #12]
 80048dc:	f001 f8a5 	bl	8005a2a <xTaskCreate>
 80048e0:	4603      	mov	r3, r0
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	d001      	beq.n	80048ea <osThreadNew+0x146>
          hTask = NULL;
 80048e6:	2300      	movs	r3, #0
 80048e8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 80048ea:	697b      	ldr	r3, [r7, #20]
}
 80048ec:	4618      	mov	r0, r3
 80048ee:	3738      	adds	r7, #56	; 0x38
 80048f0:	46bd      	mov	sp, r7
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	20000224 	.word	0x20000224

080048f8 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b086      	sub	sp, #24
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004900:	f3ef 8305 	mrs	r3, IPSR
 8004904:	613b      	str	r3, [r7, #16]
  return(result);
 8004906:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004908:	2b00      	cmp	r3, #0
 800490a:	d10f      	bne.n	800492c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800490c:	f3ef 8310 	mrs	r3, PRIMASK
 8004910:	60fb      	str	r3, [r7, #12]
  return(result);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d109      	bne.n	800492c <osDelay+0x34>
 8004918:	4b0d      	ldr	r3, [pc, #52]	; (8004950 <osDelay+0x58>)
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2b02      	cmp	r3, #2
 800491e:	d109      	bne.n	8004934 <osDelay+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004920:	f3ef 8311 	mrs	r3, BASEPRI
 8004924:	60bb      	str	r3, [r7, #8]
  return(result);
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	2b00      	cmp	r3, #0
 800492a:	d003      	beq.n	8004934 <osDelay+0x3c>
    stat = osErrorISR;
 800492c:	f06f 0305 	mvn.w	r3, #5
 8004930:	617b      	str	r3, [r7, #20]
 8004932:	e007      	b.n	8004944 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8004934:	2300      	movs	r3, #0
 8004936:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2b00      	cmp	r3, #0
 800493c:	d002      	beq.n	8004944 <osDelay+0x4c>
      vTaskDelay(ticks);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f001 f9b0 	bl	8005ca4 <vTaskDelay>
    }
  }

  return (stat);
 8004944:	697b      	ldr	r3, [r7, #20]
}
 8004946:	4618      	mov	r0, r3
 8004948:	3718      	adds	r7, #24
 800494a:	46bd      	mov	sp, r7
 800494c:	bd80      	pop	{r7, pc}
 800494e:	bf00      	nop
 8004950:	20000224 	.word	0x20000224

08004954 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 8004954:	b580      	push	{r7, lr}
 8004956:	b08c      	sub	sp, #48	; 0x30
 8004958:	af02      	add	r7, sp, #8
 800495a:	60f8      	str	r0, [r7, #12]
 800495c:	60b9      	str	r1, [r7, #8]
 800495e:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8004960:	2300      	movs	r3, #0
 8004962:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004964:	f3ef 8305 	mrs	r3, IPSR
 8004968:	61bb      	str	r3, [r7, #24]
  return(result);
 800496a:	69bb      	ldr	r3, [r7, #24]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800496c:	2b00      	cmp	r3, #0
 800496e:	d170      	bne.n	8004a52 <osMessageQueueNew+0xfe>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004970:	f3ef 8310 	mrs	r3, PRIMASK
 8004974:	617b      	str	r3, [r7, #20]
  return(result);
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	2b00      	cmp	r3, #0
 800497a:	d16a      	bne.n	8004a52 <osMessageQueueNew+0xfe>
 800497c:	4b37      	ldr	r3, [pc, #220]	; (8004a5c <osMessageQueueNew+0x108>)
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2b02      	cmp	r3, #2
 8004982:	d105      	bne.n	8004990 <osMessageQueueNew+0x3c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004984:	f3ef 8311 	mrs	r3, BASEPRI
 8004988:	613b      	str	r3, [r7, #16]
  return(result);
 800498a:	693b      	ldr	r3, [r7, #16]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d160      	bne.n	8004a52 <osMessageQueueNew+0xfe>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d05d      	beq.n	8004a52 <osMessageQueueNew+0xfe>
 8004996:	68bb      	ldr	r3, [r7, #8]
 8004998:	2b00      	cmp	r3, #0
 800499a:	d05a      	beq.n	8004a52 <osMessageQueueNew+0xfe>
    mem = -1;
 800499c:	f04f 33ff 	mov.w	r3, #4294967295
 80049a0:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d029      	beq.n	80049fc <osMessageQueueNew+0xa8>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	689b      	ldr	r3, [r3, #8]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d012      	beq.n	80049d6 <osMessageQueueNew+0x82>
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	2b4f      	cmp	r3, #79	; 0x4f
 80049b6:	d90e      	bls.n	80049d6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d00a      	beq.n	80049d6 <osMessageQueueNew+0x82>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	695a      	ldr	r2, [r3, #20]
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	68b9      	ldr	r1, [r7, #8]
 80049c8:	fb01 f303 	mul.w	r3, r1, r3
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d302      	bcc.n	80049d6 <osMessageQueueNew+0x82>
        mem = 1;
 80049d0:	2301      	movs	r3, #1
 80049d2:	623b      	str	r3, [r7, #32]
 80049d4:	e014      	b.n	8004a00 <osMessageQueueNew+0xac>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	689b      	ldr	r3, [r3, #8]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d110      	bne.n	8004a00 <osMessageQueueNew+0xac>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d10c      	bne.n	8004a00 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d108      	bne.n	8004a00 <osMessageQueueNew+0xac>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	695b      	ldr	r3, [r3, #20]
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d104      	bne.n	8004a00 <osMessageQueueNew+0xac>
          mem = 0;
 80049f6:	2300      	movs	r3, #0
 80049f8:	623b      	str	r3, [r7, #32]
 80049fa:	e001      	b.n	8004a00 <osMessageQueueNew+0xac>
        }
      }
    }
    else {
      mem = 0;
 80049fc:	2300      	movs	r3, #0
 80049fe:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 8004a00:	6a3b      	ldr	r3, [r7, #32]
 8004a02:	2b01      	cmp	r3, #1
 8004a04:	d10c      	bne.n	8004a20 <osMessageQueueNew+0xcc>
      hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	691a      	ldr	r2, [r3, #16]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	6899      	ldr	r1, [r3, #8]
 8004a0e:	2300      	movs	r3, #0
 8004a10:	9300      	str	r3, [sp, #0]
 8004a12:	460b      	mov	r3, r1
 8004a14:	68b9      	ldr	r1, [r7, #8]
 8004a16:	68f8      	ldr	r0, [r7, #12]
 8004a18:	f000 fa5a 	bl	8004ed0 <xQueueGenericCreateStatic>
 8004a1c:	6278      	str	r0, [r7, #36]	; 0x24
 8004a1e:	e008      	b.n	8004a32 <osMessageQueueNew+0xde>
    }
    else {
      if (mem == 0) {
 8004a20:	6a3b      	ldr	r3, [r7, #32]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d105      	bne.n	8004a32 <osMessageQueueNew+0xde>
        hQueue = xQueueCreate (msg_count, msg_size);
 8004a26:	2200      	movs	r2, #0
 8004a28:	68b9      	ldr	r1, [r7, #8]
 8004a2a:	68f8      	ldr	r0, [r7, #12]
 8004a2c:	f000 facc 	bl	8004fc8 <xQueueGenericCreate>
 8004a30:	6278      	str	r0, [r7, #36]	; 0x24
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8004a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d00c      	beq.n	8004a52 <osMessageQueueNew+0xfe>
      if (attr != NULL) {
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <osMessageQueueNew+0xf2>
        name = attr->name;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	61fb      	str	r3, [r7, #28]
 8004a44:	e001      	b.n	8004a4a <osMessageQueueNew+0xf6>
      } else {
        name = NULL;
 8004a46:	2300      	movs	r3, #0
 8004a48:	61fb      	str	r3, [r7, #28]
      }
      vQueueAddToRegistry (hQueue, name);
 8004a4a:	69f9      	ldr	r1, [r7, #28]
 8004a4c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004a4e:	f000 ff31 	bl	80058b4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8004a52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004a54:	4618      	mov	r0, r3
 8004a56:	3728      	adds	r7, #40	; 0x28
 8004a58:	46bd      	mov	sp, r7
 8004a5a:	bd80      	pop	{r7, pc}
 8004a5c:	20000224 	.word	0x20000224

08004a60 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b08a      	sub	sp, #40	; 0x28
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	60f8      	str	r0, [r7, #12]
 8004a68:	60b9      	str	r1, [r7, #8]
 8004a6a:	603b      	str	r3, [r7, #0]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004a74:	2300      	movs	r3, #0
 8004a76:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004a78:	f3ef 8305 	mrs	r3, IPSR
 8004a7c:	61fb      	str	r3, [r7, #28]
  return(result);
 8004a7e:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004a80:	2b00      	cmp	r3, #0
 8004a82:	d10f      	bne.n	8004aa4 <osMessageQueuePut+0x44>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004a84:	f3ef 8310 	mrs	r3, PRIMASK
 8004a88:	61bb      	str	r3, [r7, #24]
  return(result);
 8004a8a:	69bb      	ldr	r3, [r7, #24]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d109      	bne.n	8004aa4 <osMessageQueuePut+0x44>
 8004a90:	4b2b      	ldr	r3, [pc, #172]	; (8004b40 <osMessageQueuePut+0xe0>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	2b02      	cmp	r3, #2
 8004a96:	d12e      	bne.n	8004af6 <osMessageQueuePut+0x96>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004a98:	f3ef 8311 	mrs	r3, BASEPRI
 8004a9c:	617b      	str	r3, [r7, #20]
  return(result);
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d028      	beq.n	8004af6 <osMessageQueuePut+0x96>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004aa4:	6a3b      	ldr	r3, [r7, #32]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d005      	beq.n	8004ab6 <osMessageQueuePut+0x56>
 8004aaa:	68bb      	ldr	r3, [r7, #8]
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d002      	beq.n	8004ab6 <osMessageQueuePut+0x56>
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d003      	beq.n	8004abe <osMessageQueuePut+0x5e>
      stat = osErrorParameter;
 8004ab6:	f06f 0303 	mvn.w	r3, #3
 8004aba:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004abc:	e039      	b.n	8004b32 <osMessageQueuePut+0xd2>
    }
    else {
      yield = pdFALSE;
 8004abe:	2300      	movs	r3, #0
 8004ac0:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8004ac2:	f107 0210 	add.w	r2, r7, #16
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	6a38      	ldr	r0, [r7, #32]
 8004acc:	f000 fbe0 	bl	8005290 <xQueueGenericSendFromISR>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b01      	cmp	r3, #1
 8004ad4:	d003      	beq.n	8004ade <osMessageQueuePut+0x7e>
        stat = osErrorResource;
 8004ad6:	f06f 0302 	mvn.w	r3, #2
 8004ada:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004adc:	e029      	b.n	8004b32 <osMessageQueuePut+0xd2>
      } else {
        portYIELD_FROM_ISR (yield);
 8004ade:	693b      	ldr	r3, [r7, #16]
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d026      	beq.n	8004b32 <osMessageQueuePut+0xd2>
 8004ae4:	4b17      	ldr	r3, [pc, #92]	; (8004b44 <osMessageQueuePut+0xe4>)
 8004ae6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aea:	601a      	str	r2, [r3, #0]
 8004aec:	f3bf 8f4f 	dsb	sy
 8004af0:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004af4:	e01d      	b.n	8004b32 <osMessageQueuePut+0xd2>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004af6:	6a3b      	ldr	r3, [r7, #32]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d002      	beq.n	8004b02 <osMessageQueuePut+0xa2>
 8004afc:	68bb      	ldr	r3, [r7, #8]
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d103      	bne.n	8004b0a <osMessageQueuePut+0xaa>
      stat = osErrorParameter;
 8004b02:	f06f 0303 	mvn.w	r3, #3
 8004b06:	627b      	str	r3, [r7, #36]	; 0x24
 8004b08:	e014      	b.n	8004b34 <osMessageQueuePut+0xd4>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	683a      	ldr	r2, [r7, #0]
 8004b0e:	68b9      	ldr	r1, [r7, #8]
 8004b10:	6a38      	ldr	r0, [r7, #32]
 8004b12:	f000 fabb 	bl	800508c <xQueueGenericSend>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b01      	cmp	r3, #1
 8004b1a:	d00b      	beq.n	8004b34 <osMessageQueuePut+0xd4>
        if (timeout != 0U) {
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d003      	beq.n	8004b2a <osMessageQueuePut+0xca>
          stat = osErrorTimeout;
 8004b22:	f06f 0301 	mvn.w	r3, #1
 8004b26:	627b      	str	r3, [r7, #36]	; 0x24
 8004b28:	e004      	b.n	8004b34 <osMessageQueuePut+0xd4>
        } else {
          stat = osErrorResource;
 8004b2a:	f06f 0302 	mvn.w	r3, #2
 8004b2e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b30:	e000      	b.n	8004b34 <osMessageQueuePut+0xd4>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b32:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8004b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	3728      	adds	r7, #40	; 0x28
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bd80      	pop	{r7, pc}
 8004b3e:	bf00      	nop
 8004b40:	20000224 	.word	0x20000224
 8004b44:	e000ed04 	.word	0xe000ed04

08004b48 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b08a      	sub	sp, #40	; 0x28
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	60f8      	str	r0, [r7, #12]
 8004b50:	60b9      	str	r1, [r7, #8]
 8004b52:	607a      	str	r2, [r7, #4]
 8004b54:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	623b      	str	r3, [r7, #32]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8004b5a:	2300      	movs	r3, #0
 8004b5c:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004b5e:	f3ef 8305 	mrs	r3, IPSR
 8004b62:	61fb      	str	r3, [r7, #28]
  return(result);
 8004b64:	69fb      	ldr	r3, [r7, #28]

  if (IS_IRQ()) {
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d10f      	bne.n	8004b8a <osMessageQueueGet+0x42>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004b6a:	f3ef 8310 	mrs	r3, PRIMASK
 8004b6e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004b70:	69bb      	ldr	r3, [r7, #24]
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d109      	bne.n	8004b8a <osMessageQueueGet+0x42>
 8004b76:	4b2b      	ldr	r3, [pc, #172]	; (8004c24 <osMessageQueueGet+0xdc>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	2b02      	cmp	r3, #2
 8004b7c:	d12e      	bne.n	8004bdc <osMessageQueueGet+0x94>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8004b7e:	f3ef 8311 	mrs	r3, BASEPRI
 8004b82:	617b      	str	r3, [r7, #20]
  return(result);
 8004b84:	697b      	ldr	r3, [r7, #20]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d028      	beq.n	8004bdc <osMessageQueueGet+0x94>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004b8a:	6a3b      	ldr	r3, [r7, #32]
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d005      	beq.n	8004b9c <osMessageQueueGet+0x54>
 8004b90:	68bb      	ldr	r3, [r7, #8]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d002      	beq.n	8004b9c <osMessageQueueGet+0x54>
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d003      	beq.n	8004ba4 <osMessageQueueGet+0x5c>
      stat = osErrorParameter;
 8004b9c:	f06f 0303 	mvn.w	r3, #3
 8004ba0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004ba2:	e038      	b.n	8004c16 <osMessageQueueGet+0xce>
    }
    else {
      yield = pdFALSE;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8004ba8:	f107 0310 	add.w	r3, r7, #16
 8004bac:	461a      	mov	r2, r3
 8004bae:	68b9      	ldr	r1, [r7, #8]
 8004bb0:	6a38      	ldr	r0, [r7, #32]
 8004bb2:	f000 fceb 	bl	800558c <xQueueReceiveFromISR>
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d003      	beq.n	8004bc4 <osMessageQueueGet+0x7c>
        stat = osErrorResource;
 8004bbc:	f06f 0302 	mvn.w	r3, #2
 8004bc0:	627b      	str	r3, [r7, #36]	; 0x24
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004bc2:	e028      	b.n	8004c16 <osMessageQueueGet+0xce>
      } else {
        portYIELD_FROM_ISR (yield);
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d025      	beq.n	8004c16 <osMessageQueueGet+0xce>
 8004bca:	4b17      	ldr	r3, [pc, #92]	; (8004c28 <osMessageQueueGet+0xe0>)
 8004bcc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	f3bf 8f4f 	dsb	sy
 8004bd6:	f3bf 8f6f 	isb	sy
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004bda:	e01c      	b.n	8004c16 <osMessageQueueGet+0xce>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8004bdc:	6a3b      	ldr	r3, [r7, #32]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d002      	beq.n	8004be8 <osMessageQueueGet+0xa0>
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	2b00      	cmp	r3, #0
 8004be6:	d103      	bne.n	8004bf0 <osMessageQueueGet+0xa8>
      stat = osErrorParameter;
 8004be8:	f06f 0303 	mvn.w	r3, #3
 8004bec:	627b      	str	r3, [r7, #36]	; 0x24
 8004bee:	e013      	b.n	8004c18 <osMessageQueueGet+0xd0>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	68b9      	ldr	r1, [r7, #8]
 8004bf4:	6a38      	ldr	r0, [r7, #32]
 8004bf6:	f000 fbe7 	bl	80053c8 <xQueueReceive>
 8004bfa:	4603      	mov	r3, r0
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d00b      	beq.n	8004c18 <osMessageQueueGet+0xd0>
        if (timeout != 0U) {
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d003      	beq.n	8004c0e <osMessageQueueGet+0xc6>
          stat = osErrorTimeout;
 8004c06:	f06f 0301 	mvn.w	r3, #1
 8004c0a:	627b      	str	r3, [r7, #36]	; 0x24
 8004c0c:	e004      	b.n	8004c18 <osMessageQueueGet+0xd0>
        } else {
          stat = osErrorResource;
 8004c0e:	f06f 0302 	mvn.w	r3, #2
 8004c12:	627b      	str	r3, [r7, #36]	; 0x24
 8004c14:	e000      	b.n	8004c18 <osMessageQueueGet+0xd0>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8004c16:	bf00      	nop
        }
      }
    }
  }

  return (stat);
 8004c18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	3728      	adds	r7, #40	; 0x28
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bd80      	pop	{r7, pc}
 8004c22:	bf00      	nop
 8004c24:	20000224 	.word	0x20000224
 8004c28:	e000ed04 	.word	0xe000ed04

08004c2c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8004c2c:	b480      	push	{r7}
 8004c2e:	b085      	sub	sp, #20
 8004c30:	af00      	add	r7, sp, #0
 8004c32:	60f8      	str	r0, [r7, #12]
 8004c34:	60b9      	str	r1, [r7, #8]
 8004c36:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	4a07      	ldr	r2, [pc, #28]	; (8004c58 <vApplicationGetIdleTaskMemory+0x2c>)
 8004c3c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8004c3e:	68bb      	ldr	r3, [r7, #8]
 8004c40:	4a06      	ldr	r2, [pc, #24]	; (8004c5c <vApplicationGetIdleTaskMemory+0x30>)
 8004c42:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2280      	movs	r2, #128	; 0x80
 8004c48:	601a      	str	r2, [r3, #0]
}
 8004c4a:	bf00      	nop
 8004c4c:	3714      	adds	r7, #20
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c54:	4770      	bx	lr
 8004c56:	bf00      	nop
 8004c58:	20000228 	.word	0x20000228
 8004c5c:	20000284 	.word	0x20000284

08004c60 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8004c60:	b480      	push	{r7}
 8004c62:	b085      	sub	sp, #20
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	60f8      	str	r0, [r7, #12]
 8004c68:	60b9      	str	r1, [r7, #8]
 8004c6a:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8004c6c:	68fb      	ldr	r3, [r7, #12]
 8004c6e:	4a07      	ldr	r2, [pc, #28]	; (8004c8c <vApplicationGetTimerTaskMemory+0x2c>)
 8004c70:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8004c72:	68bb      	ldr	r3, [r7, #8]
 8004c74:	4a06      	ldr	r2, [pc, #24]	; (8004c90 <vApplicationGetTimerTaskMemory+0x30>)
 8004c76:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004c7e:	601a      	str	r2, [r3, #0]
}
 8004c80:	bf00      	nop
 8004c82:	3714      	adds	r7, #20
 8004c84:	46bd      	mov	sp, r7
 8004c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c8a:	4770      	bx	lr
 8004c8c:	20000484 	.word	0x20000484
 8004c90:	200004e0 	.word	0x200004e0

08004c94 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004c94:	b480      	push	{r7}
 8004c96:	b083      	sub	sp, #12
 8004c98:	af00      	add	r7, sp, #0
 8004c9a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	f103 0208 	add.w	r2, r3, #8
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	f04f 32ff 	mov.w	r2, #4294967295
 8004cac:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	f103 0208 	add.w	r2, r3, #8
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	f103 0208 	add.w	r2, r3, #8
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004ce2:	bf00      	nop
 8004ce4:	370c      	adds	r7, #12
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cec:	4770      	bx	lr

08004cee <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004cee:	b480      	push	{r7}
 8004cf0:	b085      	sub	sp, #20
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
 8004cf6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	689a      	ldr	r2, [r3, #8]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	683a      	ldr	r2, [r7, #0]
 8004d12:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	683a      	ldr	r2, [r7, #0]
 8004d18:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	1c5a      	adds	r2, r3, #1
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	601a      	str	r2, [r3, #0]
}
 8004d2a:	bf00      	nop
 8004d2c:	3714      	adds	r7, #20
 8004d2e:	46bd      	mov	sp, r7
 8004d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d34:	4770      	bx	lr

08004d36 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004d36:	b480      	push	{r7}
 8004d38:	b085      	sub	sp, #20
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
 8004d3e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004d40:	683b      	ldr	r3, [r7, #0]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d4c:	d103      	bne.n	8004d56 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	691b      	ldr	r3, [r3, #16]
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	e00c      	b.n	8004d70 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	3308      	adds	r3, #8
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	e002      	b.n	8004d64 <vListInsert+0x2e>
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	685b      	ldr	r3, [r3, #4]
 8004d62:	60fb      	str	r3, [r7, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d2f6      	bcs.n	8004d5e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	685a      	ldr	r2, [r3, #4]
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	685b      	ldr	r3, [r3, #4]
 8004d7c:	683a      	ldr	r2, [r7, #0]
 8004d7e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	68fa      	ldr	r2, [r7, #12]
 8004d84:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	683a      	ldr	r2, [r7, #0]
 8004d8a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	687a      	ldr	r2, [r7, #4]
 8004d90:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	1c5a      	adds	r2, r3, #1
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	601a      	str	r2, [r3, #0]
}
 8004d9c:	bf00      	nop
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	691b      	ldr	r3, [r3, #16]
 8004db4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	685b      	ldr	r3, [r3, #4]
 8004dba:	687a      	ldr	r2, [r7, #4]
 8004dbc:	6892      	ldr	r2, [r2, #8]
 8004dbe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	689b      	ldr	r3, [r3, #8]
 8004dc4:	687a      	ldr	r2, [r7, #4]
 8004dc6:	6852      	ldr	r2, [r2, #4]
 8004dc8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	429a      	cmp	r2, r3
 8004dd2:	d103      	bne.n	8004ddc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	689a      	ldr	r2, [r3, #8]
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	2200      	movs	r2, #0
 8004de0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	1e5a      	subs	r2, r3, #1
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681b      	ldr	r3, [r3, #0]
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b084      	sub	sp, #16
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d10b      	bne.n	8004e28 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004e10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e14:	b672      	cpsid	i
 8004e16:	f383 8811 	msr	BASEPRI, r3
 8004e1a:	f3bf 8f6f 	isb	sy
 8004e1e:	f3bf 8f4f 	dsb	sy
 8004e22:	b662      	cpsie	i
 8004e24:	60bb      	str	r3, [r7, #8]
 8004e26:	e7fe      	b.n	8004e26 <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 8004e28:	f002 f8ce 	bl	8006fc8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e34:	68f9      	ldr	r1, [r7, #12]
 8004e36:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e38:	fb01 f303 	mul.w	r3, r1, r3
 8004e3c:	441a      	add	r2, r3
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	2200      	movs	r2, #0
 8004e46:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681a      	ldr	r2, [r3, #0]
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004e58:	3b01      	subs	r3, #1
 8004e5a:	68f9      	ldr	r1, [r7, #12]
 8004e5c:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004e5e:	fb01 f303 	mul.w	r3, r1, r3
 8004e62:	441a      	add	r2, r3
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	22ff      	movs	r2, #255	; 0xff
 8004e6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	22ff      	movs	r2, #255	; 0xff
 8004e74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d114      	bne.n	8004ea8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	691b      	ldr	r3, [r3, #16]
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d01a      	beq.n	8004ebc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	3310      	adds	r3, #16
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	f001 f9d4 	bl	8006238 <xTaskRemoveFromEventList>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d012      	beq.n	8004ebc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004e96:	4b0d      	ldr	r3, [pc, #52]	; (8004ecc <xQueueGenericReset+0xd0>)
 8004e98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	f3bf 8f4f 	dsb	sy
 8004ea2:	f3bf 8f6f 	isb	sy
 8004ea6:	e009      	b.n	8004ebc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	3310      	adds	r3, #16
 8004eac:	4618      	mov	r0, r3
 8004eae:	f7ff fef1 	bl	8004c94 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	3324      	adds	r3, #36	; 0x24
 8004eb6:	4618      	mov	r0, r3
 8004eb8:	f7ff feec 	bl	8004c94 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004ebc:	f002 f8b6 	bl	800702c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004ec0:	2301      	movs	r3, #1
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3710      	adds	r7, #16
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	e000ed04 	.word	0xe000ed04

08004ed0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b08e      	sub	sp, #56	; 0x38
 8004ed4:	af02      	add	r7, sp, #8
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
 8004edc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2b00      	cmp	r3, #0
 8004ee2:	d10b      	bne.n	8004efc <xQueueGenericCreateStatic+0x2c>
 8004ee4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ee8:	b672      	cpsid	i
 8004eea:	f383 8811 	msr	BASEPRI, r3
 8004eee:	f3bf 8f6f 	isb	sy
 8004ef2:	f3bf 8f4f 	dsb	sy
 8004ef6:	b662      	cpsie	i
 8004ef8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004efa:	e7fe      	b.n	8004efa <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10b      	bne.n	8004f1a <xQueueGenericCreateStatic+0x4a>
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	b672      	cpsid	i
 8004f08:	f383 8811 	msr	BASEPRI, r3
 8004f0c:	f3bf 8f6f 	isb	sy
 8004f10:	f3bf 8f4f 	dsb	sy
 8004f14:	b662      	cpsie	i
 8004f16:	627b      	str	r3, [r7, #36]	; 0x24
 8004f18:	e7fe      	b.n	8004f18 <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d002      	beq.n	8004f26 <xQueueGenericCreateStatic+0x56>
 8004f20:	68bb      	ldr	r3, [r7, #8]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d001      	beq.n	8004f2a <xQueueGenericCreateStatic+0x5a>
 8004f26:	2301      	movs	r3, #1
 8004f28:	e000      	b.n	8004f2c <xQueueGenericCreateStatic+0x5c>
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d10b      	bne.n	8004f48 <xQueueGenericCreateStatic+0x78>
 8004f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f34:	b672      	cpsid	i
 8004f36:	f383 8811 	msr	BASEPRI, r3
 8004f3a:	f3bf 8f6f 	isb	sy
 8004f3e:	f3bf 8f4f 	dsb	sy
 8004f42:	b662      	cpsie	i
 8004f44:	623b      	str	r3, [r7, #32]
 8004f46:	e7fe      	b.n	8004f46 <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d102      	bne.n	8004f54 <xQueueGenericCreateStatic+0x84>
 8004f4e:	68bb      	ldr	r3, [r7, #8]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d101      	bne.n	8004f58 <xQueueGenericCreateStatic+0x88>
 8004f54:	2301      	movs	r3, #1
 8004f56:	e000      	b.n	8004f5a <xQueueGenericCreateStatic+0x8a>
 8004f58:	2300      	movs	r3, #0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d10b      	bne.n	8004f76 <xQueueGenericCreateStatic+0xa6>
 8004f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f62:	b672      	cpsid	i
 8004f64:	f383 8811 	msr	BASEPRI, r3
 8004f68:	f3bf 8f6f 	isb	sy
 8004f6c:	f3bf 8f4f 	dsb	sy
 8004f70:	b662      	cpsie	i
 8004f72:	61fb      	str	r3, [r7, #28]
 8004f74:	e7fe      	b.n	8004f74 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004f76:	2350      	movs	r3, #80	; 0x50
 8004f78:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004f7a:	697b      	ldr	r3, [r7, #20]
 8004f7c:	2b50      	cmp	r3, #80	; 0x50
 8004f7e:	d00b      	beq.n	8004f98 <xQueueGenericCreateStatic+0xc8>
 8004f80:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f84:	b672      	cpsid	i
 8004f86:	f383 8811 	msr	BASEPRI, r3
 8004f8a:	f3bf 8f6f 	isb	sy
 8004f8e:	f3bf 8f4f 	dsb	sy
 8004f92:	b662      	cpsie	i
 8004f94:	61bb      	str	r3, [r7, #24]
 8004f96:	e7fe      	b.n	8004f96 <xQueueGenericCreateStatic+0xc6>
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8004f9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d00d      	beq.n	8004fbe <xQueueGenericCreateStatic+0xee>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004fa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fa4:	2201      	movs	r2, #1
 8004fa6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004faa:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8004fae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	4613      	mov	r3, r2
 8004fb4:	687a      	ldr	r2, [r7, #4]
 8004fb6:	68b9      	ldr	r1, [r7, #8]
 8004fb8:	68f8      	ldr	r0, [r7, #12]
 8004fba:	f000 f844 	bl	8005046 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 8004fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	3730      	adds	r7, #48	; 0x30
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	bd80      	pop	{r7, pc}

08004fc8 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	b08a      	sub	sp, #40	; 0x28
 8004fcc:	af02      	add	r7, sp, #8
 8004fce:	60f8      	str	r0, [r7, #12]
 8004fd0:	60b9      	str	r1, [r7, #8]
 8004fd2:	4613      	mov	r3, r2
 8004fd4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d10b      	bne.n	8004ff4 <xQueueGenericCreate+0x2c>
 8004fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fe0:	b672      	cpsid	i
 8004fe2:	f383 8811 	msr	BASEPRI, r3
 8004fe6:	f3bf 8f6f 	isb	sy
 8004fea:	f3bf 8f4f 	dsb	sy
 8004fee:	b662      	cpsie	i
 8004ff0:	613b      	str	r3, [r7, #16]
 8004ff2:	e7fe      	b.n	8004ff2 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d102      	bne.n	8005000 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	61fb      	str	r3, [r7, #28]
 8004ffe:	e004      	b.n	800500a <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	68ba      	ldr	r2, [r7, #8]
 8005004:	fb02 f303 	mul.w	r3, r2, r3
 8005008:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	3350      	adds	r3, #80	; 0x50
 800500e:	4618      	mov	r0, r3
 8005010:	f002 f8fc 	bl	800720c <pvPortMalloc>
 8005014:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8005016:	69bb      	ldr	r3, [r7, #24]
 8005018:	2b00      	cmp	r3, #0
 800501a:	d00f      	beq.n	800503c <xQueueGenericCreate+0x74>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 800501c:	69bb      	ldr	r3, [r7, #24]
 800501e:	3350      	adds	r3, #80	; 0x50
 8005020:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8005022:	69bb      	ldr	r3, [r7, #24]
 8005024:	2200      	movs	r2, #0
 8005026:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800502a:	79fa      	ldrb	r2, [r7, #7]
 800502c:	69bb      	ldr	r3, [r7, #24]
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	4613      	mov	r3, r2
 8005032:	697a      	ldr	r2, [r7, #20]
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f000 f805 	bl	8005046 <prvInitialiseNewQueue>
		else
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
		}

		return pxNewQueue;
 800503c:	69bb      	ldr	r3, [r7, #24]
	}
 800503e:	4618      	mov	r0, r3
 8005040:	3720      	adds	r7, #32
 8005042:	46bd      	mov	sp, r7
 8005044:	bd80      	pop	{r7, pc}

08005046 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005046:	b580      	push	{r7, lr}
 8005048:	b084      	sub	sp, #16
 800504a:	af00      	add	r7, sp, #0
 800504c:	60f8      	str	r0, [r7, #12]
 800504e:	60b9      	str	r1, [r7, #8]
 8005050:	607a      	str	r2, [r7, #4]
 8005052:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	2b00      	cmp	r3, #0
 8005058:	d103      	bne.n	8005062 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800505a:	69bb      	ldr	r3, [r7, #24]
 800505c:	69ba      	ldr	r2, [r7, #24]
 800505e:	601a      	str	r2, [r3, #0]
 8005060:	e002      	b.n	8005068 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	687a      	ldr	r2, [r7, #4]
 8005066:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	68fa      	ldr	r2, [r7, #12]
 800506c:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	68ba      	ldr	r2, [r7, #8]
 8005072:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005074:	2101      	movs	r1, #1
 8005076:	69b8      	ldr	r0, [r7, #24]
 8005078:	f7ff fec0 	bl	8004dfc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 800507c:	69bb      	ldr	r3, [r7, #24]
 800507e:	78fa      	ldrb	r2, [r7, #3]
 8005080:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005084:	bf00      	nop
 8005086:	3710      	adds	r7, #16
 8005088:	46bd      	mov	sp, r7
 800508a:	bd80      	pop	{r7, pc}

0800508c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b08e      	sub	sp, #56	; 0x38
 8005090:	af00      	add	r7, sp, #0
 8005092:	60f8      	str	r0, [r7, #12]
 8005094:	60b9      	str	r1, [r7, #8]
 8005096:	607a      	str	r2, [r7, #4]
 8005098:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800509a:	2300      	movs	r3, #0
 800509c:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80050a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d10b      	bne.n	80050c0 <xQueueGenericSend+0x34>
 80050a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050ac:	b672      	cpsid	i
 80050ae:	f383 8811 	msr	BASEPRI, r3
 80050b2:	f3bf 8f6f 	isb	sy
 80050b6:	f3bf 8f4f 	dsb	sy
 80050ba:	b662      	cpsie	i
 80050bc:	62bb      	str	r3, [r7, #40]	; 0x28
 80050be:	e7fe      	b.n	80050be <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80050c0:	68bb      	ldr	r3, [r7, #8]
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d103      	bne.n	80050ce <xQueueGenericSend+0x42>
 80050c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d101      	bne.n	80050d2 <xQueueGenericSend+0x46>
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <xQueueGenericSend+0x48>
 80050d2:	2300      	movs	r3, #0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10b      	bne.n	80050f0 <xQueueGenericSend+0x64>
 80050d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050dc:	b672      	cpsid	i
 80050de:	f383 8811 	msr	BASEPRI, r3
 80050e2:	f3bf 8f6f 	isb	sy
 80050e6:	f3bf 8f4f 	dsb	sy
 80050ea:	b662      	cpsie	i
 80050ec:	627b      	str	r3, [r7, #36]	; 0x24
 80050ee:	e7fe      	b.n	80050ee <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	2b02      	cmp	r3, #2
 80050f4:	d103      	bne.n	80050fe <xQueueGenericSend+0x72>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80050fa:	2b01      	cmp	r3, #1
 80050fc:	d101      	bne.n	8005102 <xQueueGenericSend+0x76>
 80050fe:	2301      	movs	r3, #1
 8005100:	e000      	b.n	8005104 <xQueueGenericSend+0x78>
 8005102:	2300      	movs	r3, #0
 8005104:	2b00      	cmp	r3, #0
 8005106:	d10b      	bne.n	8005120 <xQueueGenericSend+0x94>
 8005108:	f04f 0350 	mov.w	r3, #80	; 0x50
 800510c:	b672      	cpsid	i
 800510e:	f383 8811 	msr	BASEPRI, r3
 8005112:	f3bf 8f6f 	isb	sy
 8005116:	f3bf 8f4f 	dsb	sy
 800511a:	b662      	cpsie	i
 800511c:	623b      	str	r3, [r7, #32]
 800511e:	e7fe      	b.n	800511e <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005120:	f001 fa4e 	bl	80065c0 <xTaskGetSchedulerState>
 8005124:	4603      	mov	r3, r0
 8005126:	2b00      	cmp	r3, #0
 8005128:	d102      	bne.n	8005130 <xQueueGenericSend+0xa4>
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	2b00      	cmp	r3, #0
 800512e:	d101      	bne.n	8005134 <xQueueGenericSend+0xa8>
 8005130:	2301      	movs	r3, #1
 8005132:	e000      	b.n	8005136 <xQueueGenericSend+0xaa>
 8005134:	2300      	movs	r3, #0
 8005136:	2b00      	cmp	r3, #0
 8005138:	d10b      	bne.n	8005152 <xQueueGenericSend+0xc6>
 800513a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800513e:	b672      	cpsid	i
 8005140:	f383 8811 	msr	BASEPRI, r3
 8005144:	f3bf 8f6f 	isb	sy
 8005148:	f3bf 8f4f 	dsb	sy
 800514c:	b662      	cpsie	i
 800514e:	61fb      	str	r3, [r7, #28]
 8005150:	e7fe      	b.n	8005150 <xQueueGenericSend+0xc4>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005152:	f001 ff39 	bl	8006fc8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005158:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800515a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800515c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800515e:	429a      	cmp	r2, r3
 8005160:	d302      	bcc.n	8005168 <xQueueGenericSend+0xdc>
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d129      	bne.n	80051bc <xQueueGenericSend+0x130>
			{
				traceQUEUE_SEND( pxQueue );
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005168:	683a      	ldr	r2, [r7, #0]
 800516a:	68b9      	ldr	r1, [r7, #8]
 800516c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800516e:	f000 fa90 	bl	8005692 <prvCopyDataToQueue>
 8005172:	62f8      	str	r0, [r7, #44]	; 0x2c
				}
				#else /* configUSE_QUEUE_SETS */
				{
					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005178:	2b00      	cmp	r3, #0
 800517a:	d010      	beq.n	800519e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800517c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517e:	3324      	adds	r3, #36	; 0x24
 8005180:	4618      	mov	r0, r3
 8005182:	f001 f859 	bl	8006238 <xTaskRemoveFromEventList>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d013      	beq.n	80051b4 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800518c:	4b3f      	ldr	r3, [pc, #252]	; (800528c <xQueueGenericSend+0x200>)
 800518e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005192:	601a      	str	r2, [r3, #0]
 8005194:	f3bf 8f4f 	dsb	sy
 8005198:	f3bf 8f6f 	isb	sy
 800519c:	e00a      	b.n	80051b4 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800519e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d007      	beq.n	80051b4 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80051a4:	4b39      	ldr	r3, [pc, #228]	; (800528c <xQueueGenericSend+0x200>)
 80051a6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80051aa:	601a      	str	r2, [r3, #0]
 80051ac:	f3bf 8f4f 	dsb	sy
 80051b0:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80051b4:	f001 ff3a 	bl	800702c <vPortExitCritical>
				return pdPASS;
 80051b8:	2301      	movs	r3, #1
 80051ba:	e063      	b.n	8005284 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d103      	bne.n	80051ca <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80051c2:	f001 ff33 	bl	800702c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	e05c      	b.n	8005284 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80051ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d106      	bne.n	80051de <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80051d0:	f107 0314 	add.w	r3, r7, #20
 80051d4:	4618      	mov	r0, r3
 80051d6:	f001 f893 	bl	8006300 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80051da:	2301      	movs	r3, #1
 80051dc:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80051de:	f001 ff25 	bl	800702c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80051e2:	f000 fdfd 	bl	8005de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80051e6:	f001 feef 	bl	8006fc8 <vPortEnterCritical>
 80051ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051ec:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80051f0:	b25b      	sxtb	r3, r3
 80051f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051f6:	d103      	bne.n	8005200 <xQueueGenericSend+0x174>
 80051f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051fa:	2200      	movs	r2, #0
 80051fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005200:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005202:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005206:	b25b      	sxtb	r3, r3
 8005208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800520c:	d103      	bne.n	8005216 <xQueueGenericSend+0x18a>
 800520e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005216:	f001 ff09 	bl	800702c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800521a:	1d3a      	adds	r2, r7, #4
 800521c:	f107 0314 	add.w	r3, r7, #20
 8005220:	4611      	mov	r1, r2
 8005222:	4618      	mov	r0, r3
 8005224:	f001 f882 	bl	800632c <xTaskCheckForTimeOut>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d124      	bne.n	8005278 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800522e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005230:	f000 fb27 	bl	8005882 <prvIsQueueFull>
 8005234:	4603      	mov	r3, r0
 8005236:	2b00      	cmp	r3, #0
 8005238:	d018      	beq.n	800526c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800523a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800523c:	3310      	adds	r3, #16
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	4611      	mov	r1, r2
 8005242:	4618      	mov	r0, r3
 8005244:	f000 ffa6 	bl	8006194 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005248:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800524a:	f000 fab2 	bl	80057b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800524e:	f000 fdd5 	bl	8005dfc <xTaskResumeAll>
 8005252:	4603      	mov	r3, r0
 8005254:	2b00      	cmp	r3, #0
 8005256:	f47f af7c 	bne.w	8005152 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800525a:	4b0c      	ldr	r3, [pc, #48]	; (800528c <xQueueGenericSend+0x200>)
 800525c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005260:	601a      	str	r2, [r3, #0]
 8005262:	f3bf 8f4f 	dsb	sy
 8005266:	f3bf 8f6f 	isb	sy
 800526a:	e772      	b.n	8005152 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 800526c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800526e:	f000 faa0 	bl	80057b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005272:	f000 fdc3 	bl	8005dfc <xTaskResumeAll>
 8005276:	e76c      	b.n	8005152 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005278:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800527a:	f000 fa9a 	bl	80057b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800527e:	f000 fdbd 	bl	8005dfc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005282:	2300      	movs	r3, #0
		}
	}
}
 8005284:	4618      	mov	r0, r3
 8005286:	3738      	adds	r7, #56	; 0x38
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}
 800528c:	e000ed04 	.word	0xe000ed04

08005290 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005290:	b580      	push	{r7, lr}
 8005292:	b08e      	sub	sp, #56	; 0x38
 8005294:	af00      	add	r7, sp, #0
 8005296:	60f8      	str	r0, [r7, #12]
 8005298:	60b9      	str	r1, [r7, #8]
 800529a:	607a      	str	r2, [r7, #4]
 800529c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80052a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d10b      	bne.n	80052c0 <xQueueGenericSendFromISR+0x30>
 80052a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ac:	b672      	cpsid	i
 80052ae:	f383 8811 	msr	BASEPRI, r3
 80052b2:	f3bf 8f6f 	isb	sy
 80052b6:	f3bf 8f4f 	dsb	sy
 80052ba:	b662      	cpsie	i
 80052bc:	627b      	str	r3, [r7, #36]	; 0x24
 80052be:	e7fe      	b.n	80052be <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80052c0:	68bb      	ldr	r3, [r7, #8]
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d103      	bne.n	80052ce <xQueueGenericSendFromISR+0x3e>
 80052c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052ca:	2b00      	cmp	r3, #0
 80052cc:	d101      	bne.n	80052d2 <xQueueGenericSendFromISR+0x42>
 80052ce:	2301      	movs	r3, #1
 80052d0:	e000      	b.n	80052d4 <xQueueGenericSendFromISR+0x44>
 80052d2:	2300      	movs	r3, #0
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10b      	bne.n	80052f0 <xQueueGenericSendFromISR+0x60>
 80052d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052dc:	b672      	cpsid	i
 80052de:	f383 8811 	msr	BASEPRI, r3
 80052e2:	f3bf 8f6f 	isb	sy
 80052e6:	f3bf 8f4f 	dsb	sy
 80052ea:	b662      	cpsie	i
 80052ec:	623b      	str	r3, [r7, #32]
 80052ee:	e7fe      	b.n	80052ee <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80052f0:	683b      	ldr	r3, [r7, #0]
 80052f2:	2b02      	cmp	r3, #2
 80052f4:	d103      	bne.n	80052fe <xQueueGenericSendFromISR+0x6e>
 80052f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80052f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	d101      	bne.n	8005302 <xQueueGenericSendFromISR+0x72>
 80052fe:	2301      	movs	r3, #1
 8005300:	e000      	b.n	8005304 <xQueueGenericSendFromISR+0x74>
 8005302:	2300      	movs	r3, #0
 8005304:	2b00      	cmp	r3, #0
 8005306:	d10b      	bne.n	8005320 <xQueueGenericSendFromISR+0x90>
 8005308:	f04f 0350 	mov.w	r3, #80	; 0x50
 800530c:	b672      	cpsid	i
 800530e:	f383 8811 	msr	BASEPRI, r3
 8005312:	f3bf 8f6f 	isb	sy
 8005316:	f3bf 8f4f 	dsb	sy
 800531a:	b662      	cpsie	i
 800531c:	61fb      	str	r3, [r7, #28]
 800531e:	e7fe      	b.n	800531e <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005320:	f001 ff32 	bl	8007188 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005324:	f3ef 8211 	mrs	r2, BASEPRI
 8005328:	f04f 0350 	mov.w	r3, #80	; 0x50
 800532c:	b672      	cpsid	i
 800532e:	f383 8811 	msr	BASEPRI, r3
 8005332:	f3bf 8f6f 	isb	sy
 8005336:	f3bf 8f4f 	dsb	sy
 800533a:	b662      	cpsie	i
 800533c:	61ba      	str	r2, [r7, #24]
 800533e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005340:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005342:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005346:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005348:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800534a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800534c:	429a      	cmp	r2, r3
 800534e:	d302      	bcc.n	8005356 <xQueueGenericSendFromISR+0xc6>
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	2b02      	cmp	r3, #2
 8005354:	d12c      	bne.n	80053b0 <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005356:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005358:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800535c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005360:	683a      	ldr	r2, [r7, #0]
 8005362:	68b9      	ldr	r1, [r7, #8]
 8005364:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005366:	f000 f994 	bl	8005692 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800536a:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 800536e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005372:	d112      	bne.n	800539a <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005374:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005376:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005378:	2b00      	cmp	r3, #0
 800537a:	d016      	beq.n	80053aa <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800537c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800537e:	3324      	adds	r3, #36	; 0x24
 8005380:	4618      	mov	r0, r3
 8005382:	f000 ff59 	bl	8006238 <xTaskRemoveFromEventList>
 8005386:	4603      	mov	r3, r0
 8005388:	2b00      	cmp	r3, #0
 800538a:	d00e      	beq.n	80053aa <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00b      	beq.n	80053aa <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2201      	movs	r2, #1
 8005396:	601a      	str	r2, [r3, #0]
 8005398:	e007      	b.n	80053aa <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800539a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800539e:	3301      	adds	r3, #1
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	b25a      	sxtb	r2, r3
 80053a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80053a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80053aa:	2301      	movs	r3, #1
 80053ac:	637b      	str	r3, [r7, #52]	; 0x34
		{
 80053ae:	e001      	b.n	80053b4 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80053b0:	2300      	movs	r3, #0
 80053b2:	637b      	str	r3, [r7, #52]	; 0x34
 80053b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80053b8:	693b      	ldr	r3, [r7, #16]
 80053ba:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80053be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	3738      	adds	r7, #56	; 0x38
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bd80      	pop	{r7, pc}

080053c8 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b08c      	sub	sp, #48	; 0x30
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80053d4:	2300      	movs	r3, #0
 80053d6:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80053dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d10b      	bne.n	80053fa <xQueueReceive+0x32>
	__asm volatile
 80053e2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053e6:	b672      	cpsid	i
 80053e8:	f383 8811 	msr	BASEPRI, r3
 80053ec:	f3bf 8f6f 	isb	sy
 80053f0:	f3bf 8f4f 	dsb	sy
 80053f4:	b662      	cpsie	i
 80053f6:	623b      	str	r3, [r7, #32]
 80053f8:	e7fe      	b.n	80053f8 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d103      	bne.n	8005408 <xQueueReceive+0x40>
 8005400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005402:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <xQueueReceive+0x44>
 8005408:	2301      	movs	r3, #1
 800540a:	e000      	b.n	800540e <xQueueReceive+0x46>
 800540c:	2300      	movs	r3, #0
 800540e:	2b00      	cmp	r3, #0
 8005410:	d10b      	bne.n	800542a <xQueueReceive+0x62>
 8005412:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005416:	b672      	cpsid	i
 8005418:	f383 8811 	msr	BASEPRI, r3
 800541c:	f3bf 8f6f 	isb	sy
 8005420:	f3bf 8f4f 	dsb	sy
 8005424:	b662      	cpsie	i
 8005426:	61fb      	str	r3, [r7, #28]
 8005428:	e7fe      	b.n	8005428 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800542a:	f001 f8c9 	bl	80065c0 <xTaskGetSchedulerState>
 800542e:	4603      	mov	r3, r0
 8005430:	2b00      	cmp	r3, #0
 8005432:	d102      	bne.n	800543a <xQueueReceive+0x72>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d101      	bne.n	800543e <xQueueReceive+0x76>
 800543a:	2301      	movs	r3, #1
 800543c:	e000      	b.n	8005440 <xQueueReceive+0x78>
 800543e:	2300      	movs	r3, #0
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <xQueueReceive+0x94>
 8005444:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005448:	b672      	cpsid	i
 800544a:	f383 8811 	msr	BASEPRI, r3
 800544e:	f3bf 8f6f 	isb	sy
 8005452:	f3bf 8f4f 	dsb	sy
 8005456:	b662      	cpsie	i
 8005458:	61bb      	str	r3, [r7, #24]
 800545a:	e7fe      	b.n	800545a <xQueueReceive+0x92>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 800545c:	f001 fdb4 	bl	8006fc8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005460:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005462:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005464:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005468:	2b00      	cmp	r3, #0
 800546a:	d01f      	beq.n	80054ac <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800546c:	68b9      	ldr	r1, [r7, #8]
 800546e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005470:	f000 f979 	bl	8005766 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005474:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005476:	1e5a      	subs	r2, r3, #1
 8005478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800547c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800547e:	691b      	ldr	r3, [r3, #16]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d00f      	beq.n	80054a4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005484:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005486:	3310      	adds	r3, #16
 8005488:	4618      	mov	r0, r3
 800548a:	f000 fed5 	bl	8006238 <xTaskRemoveFromEventList>
 800548e:	4603      	mov	r3, r0
 8005490:	2b00      	cmp	r3, #0
 8005492:	d007      	beq.n	80054a4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005494:	4b3c      	ldr	r3, [pc, #240]	; (8005588 <xQueueReceive+0x1c0>)
 8005496:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800549a:	601a      	str	r2, [r3, #0]
 800549c:	f3bf 8f4f 	dsb	sy
 80054a0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80054a4:	f001 fdc2 	bl	800702c <vPortExitCritical>
				return pdPASS;
 80054a8:	2301      	movs	r3, #1
 80054aa:	e069      	b.n	8005580 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d103      	bne.n	80054ba <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80054b2:	f001 fdbb 	bl	800702c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80054b6:	2300      	movs	r3, #0
 80054b8:	e062      	b.n	8005580 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80054ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d106      	bne.n	80054ce <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80054c0:	f107 0310 	add.w	r3, r7, #16
 80054c4:	4618      	mov	r0, r3
 80054c6:	f000 ff1b 	bl	8006300 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80054ca:	2301      	movs	r3, #1
 80054cc:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80054ce:	f001 fdad 	bl	800702c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80054d2:	f000 fc85 	bl	8005de0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80054d6:	f001 fd77 	bl	8006fc8 <vPortEnterCritical>
 80054da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054dc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80054e0:	b25b      	sxtb	r3, r3
 80054e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054e6:	d103      	bne.n	80054f0 <xQueueReceive+0x128>
 80054e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80054f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80054f2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80054f6:	b25b      	sxtb	r3, r3
 80054f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fc:	d103      	bne.n	8005506 <xQueueReceive+0x13e>
 80054fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005500:	2200      	movs	r2, #0
 8005502:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005506:	f001 fd91 	bl	800702c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800550a:	1d3a      	adds	r2, r7, #4
 800550c:	f107 0310 	add.w	r3, r7, #16
 8005510:	4611      	mov	r1, r2
 8005512:	4618      	mov	r0, r3
 8005514:	f000 ff0a 	bl	800632c <xTaskCheckForTimeOut>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d123      	bne.n	8005566 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800551e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005520:	f000 f999 	bl	8005856 <prvIsQueueEmpty>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d017      	beq.n	800555a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800552a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800552c:	3324      	adds	r3, #36	; 0x24
 800552e:	687a      	ldr	r2, [r7, #4]
 8005530:	4611      	mov	r1, r2
 8005532:	4618      	mov	r0, r3
 8005534:	f000 fe2e 	bl	8006194 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005538:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800553a:	f000 f93a 	bl	80057b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800553e:	f000 fc5d 	bl	8005dfc <xTaskResumeAll>
 8005542:	4603      	mov	r3, r0
 8005544:	2b00      	cmp	r3, #0
 8005546:	d189      	bne.n	800545c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005548:	4b0f      	ldr	r3, [pc, #60]	; (8005588 <xQueueReceive+0x1c0>)
 800554a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800554e:	601a      	str	r2, [r3, #0]
 8005550:	f3bf 8f4f 	dsb	sy
 8005554:	f3bf 8f6f 	isb	sy
 8005558:	e780      	b.n	800545c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800555a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800555c:	f000 f929 	bl	80057b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005560:	f000 fc4c 	bl	8005dfc <xTaskResumeAll>
 8005564:	e77a      	b.n	800545c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005566:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005568:	f000 f923 	bl	80057b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800556c:	f000 fc46 	bl	8005dfc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005570:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005572:	f000 f970 	bl	8005856 <prvIsQueueEmpty>
 8005576:	4603      	mov	r3, r0
 8005578:	2b00      	cmp	r3, #0
 800557a:	f43f af6f 	beq.w	800545c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800557e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 8005580:	4618      	mov	r0, r3
 8005582:	3730      	adds	r7, #48	; 0x30
 8005584:	46bd      	mov	sp, r7
 8005586:	bd80      	pop	{r7, pc}
 8005588:	e000ed04 	.word	0xe000ed04

0800558c <xQueueReceiveFromISR>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b08e      	sub	sp, #56	; 0x38
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 800559c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d10b      	bne.n	80055ba <xQueueReceiveFromISR+0x2e>
 80055a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055a6:	b672      	cpsid	i
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	b662      	cpsie	i
 80055b6:	623b      	str	r3, [r7, #32]
 80055b8:	e7fe      	b.n	80055b8 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d103      	bne.n	80055c8 <xQueueReceiveFromISR+0x3c>
 80055c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80055c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d101      	bne.n	80055cc <xQueueReceiveFromISR+0x40>
 80055c8:	2301      	movs	r3, #1
 80055ca:	e000      	b.n	80055ce <xQueueReceiveFromISR+0x42>
 80055cc:	2300      	movs	r3, #0
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d10b      	bne.n	80055ea <xQueueReceiveFromISR+0x5e>
 80055d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055d6:	b672      	cpsid	i
 80055d8:	f383 8811 	msr	BASEPRI, r3
 80055dc:	f3bf 8f6f 	isb	sy
 80055e0:	f3bf 8f4f 	dsb	sy
 80055e4:	b662      	cpsie	i
 80055e6:	61fb      	str	r3, [r7, #28]
 80055e8:	e7fe      	b.n	80055e8 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80055ea:	f001 fdcd 	bl	8007188 <vPortValidateInterruptPriority>
	__asm volatile
 80055ee:	f3ef 8211 	mrs	r2, BASEPRI
 80055f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80055f6:	b672      	cpsid	i
 80055f8:	f383 8811 	msr	BASEPRI, r3
 80055fc:	f3bf 8f6f 	isb	sy
 8005600:	f3bf 8f4f 	dsb	sy
 8005604:	b662      	cpsie	i
 8005606:	61ba      	str	r2, [r7, #24]
 8005608:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 800560a:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800560c:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800560e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005610:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005612:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005614:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005616:	2b00      	cmp	r3, #0
 8005618:	d02f      	beq.n	800567a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 800561a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800561c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005620:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005624:	68b9      	ldr	r1, [r7, #8]
 8005626:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8005628:	f000 f89d 	bl	8005766 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800562c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800562e:	1e5a      	subs	r2, r3, #1
 8005630:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005632:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8005634:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005638:	f1b3 3fff 	cmp.w	r3, #4294967295
 800563c:	d112      	bne.n	8005664 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800563e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005640:	691b      	ldr	r3, [r3, #16]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d016      	beq.n	8005674 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005648:	3310      	adds	r3, #16
 800564a:	4618      	mov	r0, r3
 800564c:	f000 fdf4 	bl	8006238 <xTaskRemoveFromEventList>
 8005650:	4603      	mov	r3, r0
 8005652:	2b00      	cmp	r3, #0
 8005654:	d00e      	beq.n	8005674 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2b00      	cmp	r3, #0
 800565a:	d00b      	beq.n	8005674 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2201      	movs	r2, #1
 8005660:	601a      	str	r2, [r3, #0]
 8005662:	e007      	b.n	8005674 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8005664:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8005668:	3301      	adds	r3, #1
 800566a:	b2db      	uxtb	r3, r3
 800566c:	b25a      	sxtb	r2, r3
 800566e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8005674:	2301      	movs	r3, #1
 8005676:	637b      	str	r3, [r7, #52]	; 0x34
 8005678:	e001      	b.n	800567e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 800567a:	2300      	movs	r3, #0
 800567c:	637b      	str	r3, [r7, #52]	; 0x34
 800567e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005680:	613b      	str	r3, [r7, #16]
	__asm volatile
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005688:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 800568a:	4618      	mov	r0, r3
 800568c:	3738      	adds	r7, #56	; 0x38
 800568e:	46bd      	mov	sp, r7
 8005690:	bd80      	pop	{r7, pc}

08005692 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005692:	b580      	push	{r7, lr}
 8005694:	b086      	sub	sp, #24
 8005696:	af00      	add	r7, sp, #0
 8005698:	60f8      	str	r0, [r7, #12]
 800569a:	60b9      	str	r1, [r7, #8]
 800569c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800569e:	2300      	movs	r3, #0
 80056a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80056a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10d      	bne.n	80056cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d14d      	bne.n	8005754 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	4618      	mov	r0, r3
 80056be:	f000 ff9d 	bl	80065fc <xTaskPriorityDisinherit>
 80056c2:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	2200      	movs	r2, #0
 80056c8:	605a      	str	r2, [r3, #4]
 80056ca:	e043      	b.n	8005754 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	d119      	bne.n	8005706 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6898      	ldr	r0, [r3, #8]
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056da:	461a      	mov	r2, r3
 80056dc:	68b9      	ldr	r1, [r7, #8]
 80056de:	f001 ff99 	bl	8007614 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	689a      	ldr	r2, [r3, #8]
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056ea:	441a      	add	r2, r3
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	689a      	ldr	r2, [r3, #8]
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	429a      	cmp	r2, r3
 80056fa:	d32b      	bcc.n	8005754 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681a      	ldr	r2, [r3, #0]
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	609a      	str	r2, [r3, #8]
 8005704:	e026      	b.n	8005754 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	68d8      	ldr	r0, [r3, #12]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800570e:	461a      	mov	r2, r3
 8005710:	68b9      	ldr	r1, [r7, #8]
 8005712:	f001 ff7f 	bl	8007614 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8005716:	68fb      	ldr	r3, [r7, #12]
 8005718:	68da      	ldr	r2, [r3, #12]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800571e:	425b      	negs	r3, r3
 8005720:	441a      	add	r2, r3
 8005722:	68fb      	ldr	r3, [r7, #12]
 8005724:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	68da      	ldr	r2, [r3, #12]
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	429a      	cmp	r2, r3
 8005730:	d207      	bcs.n	8005742 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	685a      	ldr	r2, [r3, #4]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800573a:	425b      	negs	r3, r3
 800573c:	441a      	add	r2, r3
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	2b02      	cmp	r3, #2
 8005746:	d105      	bne.n	8005754 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005748:	693b      	ldr	r3, [r7, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d002      	beq.n	8005754 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	3b01      	subs	r3, #1
 8005752:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005754:	693b      	ldr	r3, [r7, #16]
 8005756:	1c5a      	adds	r2, r3, #1
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800575c:	697b      	ldr	r3, [r7, #20]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}

08005766 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005766:	b580      	push	{r7, lr}
 8005768:	b082      	sub	sp, #8
 800576a:	af00      	add	r7, sp, #0
 800576c:	6078      	str	r0, [r7, #4]
 800576e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005774:	2b00      	cmp	r3, #0
 8005776:	d018      	beq.n	80057aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	68da      	ldr	r2, [r3, #12]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005780:	441a      	add	r2, r3
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	68da      	ldr	r2, [r3, #12]
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	685b      	ldr	r3, [r3, #4]
 800578e:	429a      	cmp	r2, r3
 8005790:	d303      	bcc.n	800579a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681a      	ldr	r2, [r3, #0]
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	68d9      	ldr	r1, [r3, #12]
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057a2:	461a      	mov	r2, r3
 80057a4:	6838      	ldr	r0, [r7, #0]
 80057a6:	f001 ff35 	bl	8007614 <memcpy>
	}
}
 80057aa:	bf00      	nop
 80057ac:	3708      	adds	r7, #8
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80057b2:	b580      	push	{r7, lr}
 80057b4:	b084      	sub	sp, #16
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80057ba:	f001 fc05 	bl	8006fc8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80057c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057c6:	e011      	b.n	80057ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d012      	beq.n	80057f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3324      	adds	r3, #36	; 0x24
 80057d4:	4618      	mov	r0, r3
 80057d6:	f000 fd2f 	bl	8006238 <xTaskRemoveFromEventList>
 80057da:	4603      	mov	r3, r0
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d001      	beq.n	80057e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80057e0:	f000 fe08 	bl	80063f4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80057e4:	7bfb      	ldrb	r3, [r7, #15]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	b2db      	uxtb	r3, r3
 80057ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80057ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	dce9      	bgt.n	80057c8 <prvUnlockQueue+0x16>
 80057f4:	e000      	b.n	80057f8 <prvUnlockQueue+0x46>
					break;
 80057f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	22ff      	movs	r2, #255	; 0xff
 80057fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8005800:	f001 fc14 	bl	800702c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005804:	f001 fbe0 	bl	8006fc8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800580e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005810:	e011      	b.n	8005836 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	691b      	ldr	r3, [r3, #16]
 8005816:	2b00      	cmp	r3, #0
 8005818:	d012      	beq.n	8005840 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	3310      	adds	r3, #16
 800581e:	4618      	mov	r0, r3
 8005820:	f000 fd0a 	bl	8006238 <xTaskRemoveFromEventList>
 8005824:	4603      	mov	r3, r0
 8005826:	2b00      	cmp	r3, #0
 8005828:	d001      	beq.n	800582e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800582a:	f000 fde3 	bl	80063f4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800582e:	7bbb      	ldrb	r3, [r7, #14]
 8005830:	3b01      	subs	r3, #1
 8005832:	b2db      	uxtb	r3, r3
 8005834:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005836:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800583a:	2b00      	cmp	r3, #0
 800583c:	dce9      	bgt.n	8005812 <prvUnlockQueue+0x60>
 800583e:	e000      	b.n	8005842 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005840:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	22ff      	movs	r2, #255	; 0xff
 8005846:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 800584a:	f001 fbef 	bl	800702c <vPortExitCritical>
}
 800584e:	bf00      	nop
 8005850:	3710      	adds	r7, #16
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b084      	sub	sp, #16
 800585a:	af00      	add	r7, sp, #0
 800585c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800585e:	f001 fbb3 	bl	8006fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005866:	2b00      	cmp	r3, #0
 8005868:	d102      	bne.n	8005870 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800586a:	2301      	movs	r3, #1
 800586c:	60fb      	str	r3, [r7, #12]
 800586e:	e001      	b.n	8005874 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005870:	2300      	movs	r3, #0
 8005872:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005874:	f001 fbda 	bl	800702c <vPortExitCritical>

	return xReturn;
 8005878:	68fb      	ldr	r3, [r7, #12]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3710      	adds	r7, #16
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}

08005882 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005882:	b580      	push	{r7, lr}
 8005884:	b084      	sub	sp, #16
 8005886:	af00      	add	r7, sp, #0
 8005888:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800588a:	f001 fb9d 	bl	8006fc8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005896:	429a      	cmp	r2, r3
 8005898:	d102      	bne.n	80058a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800589a:	2301      	movs	r3, #1
 800589c:	60fb      	str	r3, [r7, #12]
 800589e:	e001      	b.n	80058a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80058a0:	2300      	movs	r3, #0
 80058a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80058a4:	f001 fbc2 	bl	800702c <vPortExitCritical>

	return xReturn;
 80058a8:	68fb      	ldr	r3, [r7, #12]
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	3710      	adds	r7, #16
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bd80      	pop	{r7, pc}
	...

080058b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058be:	2300      	movs	r3, #0
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	e014      	b.n	80058ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80058c4:	4a0e      	ldr	r2, [pc, #56]	; (8005900 <vQueueAddToRegistry+0x4c>)
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d10b      	bne.n	80058e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80058d0:	490b      	ldr	r1, [pc, #44]	; (8005900 <vQueueAddToRegistry+0x4c>)
 80058d2:	68fb      	ldr	r3, [r7, #12]
 80058d4:	683a      	ldr	r2, [r7, #0]
 80058d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80058da:	4a09      	ldr	r2, [pc, #36]	; (8005900 <vQueueAddToRegistry+0x4c>)
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	00db      	lsls	r3, r3, #3
 80058e0:	4413      	add	r3, r2
 80058e2:	687a      	ldr	r2, [r7, #4]
 80058e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80058e6:	e005      	b.n	80058f4 <vQueueAddToRegistry+0x40>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	3301      	adds	r3, #1
 80058ec:	60fb      	str	r3, [r7, #12]
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	2b07      	cmp	r3, #7
 80058f2:	d9e7      	bls.n	80058c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80058f4:	bf00      	nop
 80058f6:	3714      	adds	r7, #20
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr
 8005900:	20004f88 	.word	0x20004f88

08005904 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005914:	f001 fb58 	bl	8006fc8 <vPortEnterCritical>
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800591e:	b25b      	sxtb	r3, r3
 8005920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005924:	d103      	bne.n	800592e <vQueueWaitForMessageRestricted+0x2a>
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	2200      	movs	r2, #0
 800592a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005934:	b25b      	sxtb	r3, r3
 8005936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800593a:	d103      	bne.n	8005944 <vQueueWaitForMessageRestricted+0x40>
 800593c:	697b      	ldr	r3, [r7, #20]
 800593e:	2200      	movs	r2, #0
 8005940:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8005944:	f001 fb72 	bl	800702c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800594c:	2b00      	cmp	r3, #0
 800594e:	d106      	bne.n	800595e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005950:	697b      	ldr	r3, [r7, #20]
 8005952:	3324      	adds	r3, #36	; 0x24
 8005954:	687a      	ldr	r2, [r7, #4]
 8005956:	68b9      	ldr	r1, [r7, #8]
 8005958:	4618      	mov	r0, r3
 800595a:	f000 fc41 	bl	80061e0 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800595e:	6978      	ldr	r0, [r7, #20]
 8005960:	f7ff ff27 	bl	80057b2 <prvUnlockQueue>
	}
 8005964:	bf00      	nop
 8005966:	3718      	adds	r7, #24
 8005968:	46bd      	mov	sp, r7
 800596a:	bd80      	pop	{r7, pc}

0800596c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800596c:	b580      	push	{r7, lr}
 800596e:	b08e      	sub	sp, #56	; 0x38
 8005970:	af04      	add	r7, sp, #16
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	60b9      	str	r1, [r7, #8]
 8005976:	607a      	str	r2, [r7, #4]
 8005978:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800597a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800597c:	2b00      	cmp	r3, #0
 800597e:	d10b      	bne.n	8005998 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005980:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005984:	b672      	cpsid	i
 8005986:	f383 8811 	msr	BASEPRI, r3
 800598a:	f3bf 8f6f 	isb	sy
 800598e:	f3bf 8f4f 	dsb	sy
 8005992:	b662      	cpsie	i
 8005994:	623b      	str	r3, [r7, #32]
 8005996:	e7fe      	b.n	8005996 <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8005998:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800599a:	2b00      	cmp	r3, #0
 800599c:	d10b      	bne.n	80059b6 <xTaskCreateStatic+0x4a>
 800599e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059a2:	b672      	cpsid	i
 80059a4:	f383 8811 	msr	BASEPRI, r3
 80059a8:	f3bf 8f6f 	isb	sy
 80059ac:	f3bf 8f4f 	dsb	sy
 80059b0:	b662      	cpsie	i
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	e7fe      	b.n	80059b4 <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80059b6:	235c      	movs	r3, #92	; 0x5c
 80059b8:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80059ba:	693b      	ldr	r3, [r7, #16]
 80059bc:	2b5c      	cmp	r3, #92	; 0x5c
 80059be:	d00b      	beq.n	80059d8 <xTaskCreateStatic+0x6c>
 80059c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80059c4:	b672      	cpsid	i
 80059c6:	f383 8811 	msr	BASEPRI, r3
 80059ca:	f3bf 8f6f 	isb	sy
 80059ce:	f3bf 8f4f 	dsb	sy
 80059d2:	b662      	cpsie	i
 80059d4:	61bb      	str	r3, [r7, #24]
 80059d6:	e7fe      	b.n	80059d6 <xTaskCreateStatic+0x6a>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80059d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d01e      	beq.n	8005a1c <xTaskCreateStatic+0xb0>
 80059de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d01b      	beq.n	8005a1c <xTaskCreateStatic+0xb0>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80059e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059e6:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80059e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059ec:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80059ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059f0:	2202      	movs	r2, #2
 80059f2:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80059f6:	2300      	movs	r3, #0
 80059f8:	9303      	str	r3, [sp, #12]
 80059fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80059fc:	9302      	str	r3, [sp, #8]
 80059fe:	f107 0314 	add.w	r3, r7, #20
 8005a02:	9301      	str	r3, [sp, #4]
 8005a04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a06:	9300      	str	r3, [sp, #0]
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	687a      	ldr	r2, [r7, #4]
 8005a0c:	68b9      	ldr	r1, [r7, #8]
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f000 f850 	bl	8005ab4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a14:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005a16:	f000 f8d5 	bl	8005bc4 <prvAddNewTaskToReadyList>
 8005a1a:	e001      	b.n	8005a20 <xTaskCreateStatic+0xb4>
		}
		else
		{
			xReturn = NULL;
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005a20:	697b      	ldr	r3, [r7, #20]
	}
 8005a22:	4618      	mov	r0, r3
 8005a24:	3728      	adds	r7, #40	; 0x28
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bd80      	pop	{r7, pc}

08005a2a <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b08c      	sub	sp, #48	; 0x30
 8005a2e:	af04      	add	r7, sp, #16
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	603b      	str	r3, [r7, #0]
 8005a36:	4613      	mov	r3, r2
 8005a38:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005a3a:	88fb      	ldrh	r3, [r7, #6]
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f001 fbe4 	bl	800720c <pvPortMalloc>
 8005a44:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d00e      	beq.n	8005a6a <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005a4c:	205c      	movs	r0, #92	; 0x5c
 8005a4e:	f001 fbdd 	bl	800720c <pvPortMalloc>
 8005a52:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005a54:	69fb      	ldr	r3, [r7, #28]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d003      	beq.n	8005a62 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005a5a:	69fb      	ldr	r3, [r7, #28]
 8005a5c:	697a      	ldr	r2, [r7, #20]
 8005a5e:	631a      	str	r2, [r3, #48]	; 0x30
 8005a60:	e005      	b.n	8005a6e <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005a62:	6978      	ldr	r0, [r7, #20]
 8005a64:	f001 fc9a 	bl	800739c <vPortFree>
 8005a68:	e001      	b.n	8005a6e <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005a6e:	69fb      	ldr	r3, [r7, #28]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d017      	beq.n	8005aa4 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005a74:	69fb      	ldr	r3, [r7, #28]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005a7c:	88fa      	ldrh	r2, [r7, #6]
 8005a7e:	2300      	movs	r3, #0
 8005a80:	9303      	str	r3, [sp, #12]
 8005a82:	69fb      	ldr	r3, [r7, #28]
 8005a84:	9302      	str	r3, [sp, #8]
 8005a86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005a88:	9301      	str	r3, [sp, #4]
 8005a8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005a8c:	9300      	str	r3, [sp, #0]
 8005a8e:	683b      	ldr	r3, [r7, #0]
 8005a90:	68b9      	ldr	r1, [r7, #8]
 8005a92:	68f8      	ldr	r0, [r7, #12]
 8005a94:	f000 f80e 	bl	8005ab4 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005a98:	69f8      	ldr	r0, [r7, #28]
 8005a9a:	f000 f893 	bl	8005bc4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005a9e:	2301      	movs	r3, #1
 8005aa0:	61bb      	str	r3, [r7, #24]
 8005aa2:	e002      	b.n	8005aaa <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005aa4:	f04f 33ff 	mov.w	r3, #4294967295
 8005aa8:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005aaa:	69bb      	ldr	r3, [r7, #24]
	}
 8005aac:	4618      	mov	r0, r3
 8005aae:	3720      	adds	r7, #32
 8005ab0:	46bd      	mov	sp, r7
 8005ab2:	bd80      	pop	{r7, pc}

08005ab4 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005ab4:	b580      	push	{r7, lr}
 8005ab6:	b088      	sub	sp, #32
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	60f8      	str	r0, [r7, #12]
 8005abc:	60b9      	str	r1, [r7, #8]
 8005abe:	607a      	str	r2, [r7, #4]
 8005ac0:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005ac2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ac4:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	461a      	mov	r2, r3
 8005acc:	21a5      	movs	r1, #165	; 0xa5
 8005ace:	f001 fdac 	bl	800762a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005ad2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ad4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005ad6:	6879      	ldr	r1, [r7, #4]
 8005ad8:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8005adc:	440b      	add	r3, r1
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4413      	add	r3, r2
 8005ae2:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	f023 0307 	bic.w	r3, r3, #7
 8005aea:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005aec:	69bb      	ldr	r3, [r7, #24]
 8005aee:	f003 0307 	and.w	r3, r3, #7
 8005af2:	2b00      	cmp	r3, #0
 8005af4:	d00b      	beq.n	8005b0e <prvInitialiseNewTask+0x5a>
 8005af6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005afa:	b672      	cpsid	i
 8005afc:	f383 8811 	msr	BASEPRI, r3
 8005b00:	f3bf 8f6f 	isb	sy
 8005b04:	f3bf 8f4f 	dsb	sy
 8005b08:	b662      	cpsie	i
 8005b0a:	617b      	str	r3, [r7, #20]
 8005b0c:	e7fe      	b.n	8005b0c <prvInitialiseNewTask+0x58>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b0e:	2300      	movs	r3, #0
 8005b10:	61fb      	str	r3, [r7, #28]
 8005b12:	e012      	b.n	8005b3a <prvInitialiseNewTask+0x86>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005b14:	68ba      	ldr	r2, [r7, #8]
 8005b16:	69fb      	ldr	r3, [r7, #28]
 8005b18:	4413      	add	r3, r2
 8005b1a:	7819      	ldrb	r1, [r3, #0]
 8005b1c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	4413      	add	r3, r2
 8005b22:	3334      	adds	r3, #52	; 0x34
 8005b24:	460a      	mov	r2, r1
 8005b26:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005b28:	68ba      	ldr	r2, [r7, #8]
 8005b2a:	69fb      	ldr	r3, [r7, #28]
 8005b2c:	4413      	add	r3, r2
 8005b2e:	781b      	ldrb	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d006      	beq.n	8005b42 <prvInitialiseNewTask+0x8e>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005b34:	69fb      	ldr	r3, [r7, #28]
 8005b36:	3301      	adds	r3, #1
 8005b38:	61fb      	str	r3, [r7, #28]
 8005b3a:	69fb      	ldr	r3, [r7, #28]
 8005b3c:	2b0f      	cmp	r3, #15
 8005b3e:	d9e9      	bls.n	8005b14 <prvInitialiseNewTask+0x60>
 8005b40:	e000      	b.n	8005b44 <prvInitialiseNewTask+0x90>
		{
			break;
 8005b42:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005b44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b46:	2200      	movs	r2, #0
 8005b48:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005b4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b4e:	2b37      	cmp	r3, #55	; 0x37
 8005b50:	d901      	bls.n	8005b56 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005b52:	2337      	movs	r3, #55	; 0x37
 8005b54:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005b56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b5a:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005b5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005b60:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b64:	2200      	movs	r2, #0
 8005b66:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b6a:	3304      	adds	r3, #4
 8005b6c:	4618      	mov	r0, r3
 8005b6e:	f7ff f8b1 	bl	8004cd4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005b72:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b74:	3318      	adds	r3, #24
 8005b76:	4618      	mov	r0, r3
 8005b78:	f7ff f8ac 	bl	8004cd4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005b7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b7e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b80:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b84:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8005b88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8a:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005b8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b8e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005b90:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005b92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b94:	2200      	movs	r2, #0
 8005b96:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005b98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005ba0:	683a      	ldr	r2, [r7, #0]
 8005ba2:	68f9      	ldr	r1, [r7, #12]
 8005ba4:	69b8      	ldr	r0, [r7, #24]
 8005ba6:	f001 f905 	bl	8006db4 <pxPortInitialiseStack>
 8005baa:	4602      	mov	r2, r0
 8005bac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005bae:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005bb0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d002      	beq.n	8005bbc <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005bb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005bb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005bba:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005bbc:	bf00      	nop
 8005bbe:	3720      	adds	r7, #32
 8005bc0:	46bd      	mov	sp, r7
 8005bc2:	bd80      	pop	{r7, pc}

08005bc4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b082      	sub	sp, #8
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005bcc:	f001 f9fc 	bl	8006fc8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005bd0:	4b2d      	ldr	r3, [pc, #180]	; (8005c88 <prvAddNewTaskToReadyList+0xc4>)
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	3301      	adds	r3, #1
 8005bd6:	4a2c      	ldr	r2, [pc, #176]	; (8005c88 <prvAddNewTaskToReadyList+0xc4>)
 8005bd8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005bda:	4b2c      	ldr	r3, [pc, #176]	; (8005c8c <prvAddNewTaskToReadyList+0xc8>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d109      	bne.n	8005bf6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005be2:	4a2a      	ldr	r2, [pc, #168]	; (8005c8c <prvAddNewTaskToReadyList+0xc8>)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005be8:	4b27      	ldr	r3, [pc, #156]	; (8005c88 <prvAddNewTaskToReadyList+0xc4>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	2b01      	cmp	r3, #1
 8005bee:	d110      	bne.n	8005c12 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005bf0:	f000 fc24 	bl	800643c <prvInitialiseTaskLists>
 8005bf4:	e00d      	b.n	8005c12 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005bf6:	4b26      	ldr	r3, [pc, #152]	; (8005c90 <prvAddNewTaskToReadyList+0xcc>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d109      	bne.n	8005c12 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005bfe:	4b23      	ldr	r3, [pc, #140]	; (8005c8c <prvAddNewTaskToReadyList+0xc8>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d802      	bhi.n	8005c12 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005c0c:	4a1f      	ldr	r2, [pc, #124]	; (8005c8c <prvAddNewTaskToReadyList+0xc8>)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005c12:	4b20      	ldr	r3, [pc, #128]	; (8005c94 <prvAddNewTaskToReadyList+0xd0>)
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	3301      	adds	r3, #1
 8005c18:	4a1e      	ldr	r2, [pc, #120]	; (8005c94 <prvAddNewTaskToReadyList+0xd0>)
 8005c1a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005c1c:	4b1d      	ldr	r3, [pc, #116]	; (8005c94 <prvAddNewTaskToReadyList+0xd0>)
 8005c1e:	681a      	ldr	r2, [r3, #0]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c28:	4b1b      	ldr	r3, [pc, #108]	; (8005c98 <prvAddNewTaskToReadyList+0xd4>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	429a      	cmp	r2, r3
 8005c2e:	d903      	bls.n	8005c38 <prvAddNewTaskToReadyList+0x74>
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c34:	4a18      	ldr	r2, [pc, #96]	; (8005c98 <prvAddNewTaskToReadyList+0xd4>)
 8005c36:	6013      	str	r3, [r2, #0]
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	4413      	add	r3, r2
 8005c42:	009b      	lsls	r3, r3, #2
 8005c44:	4a15      	ldr	r2, [pc, #84]	; (8005c9c <prvAddNewTaskToReadyList+0xd8>)
 8005c46:	441a      	add	r2, r3
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3304      	adds	r3, #4
 8005c4c:	4619      	mov	r1, r3
 8005c4e:	4610      	mov	r0, r2
 8005c50:	f7ff f84d 	bl	8004cee <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005c54:	f001 f9ea 	bl	800702c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005c58:	4b0d      	ldr	r3, [pc, #52]	; (8005c90 <prvAddNewTaskToReadyList+0xcc>)
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d00e      	beq.n	8005c7e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005c60:	4b0a      	ldr	r3, [pc, #40]	; (8005c8c <prvAddNewTaskToReadyList+0xc8>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d207      	bcs.n	8005c7e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005c6e:	4b0c      	ldr	r3, [pc, #48]	; (8005ca0 <prvAddNewTaskToReadyList+0xdc>)
 8005c70:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005c74:	601a      	str	r2, [r3, #0]
 8005c76:	f3bf 8f4f 	dsb	sy
 8005c7a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005c7e:	bf00      	nop
 8005c80:	3708      	adds	r7, #8
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	20000db4 	.word	0x20000db4
 8005c8c:	200008e0 	.word	0x200008e0
 8005c90:	20000dc0 	.word	0x20000dc0
 8005c94:	20000dd0 	.word	0x20000dd0
 8005c98:	20000dbc 	.word	0x20000dbc
 8005c9c:	200008e4 	.word	0x200008e4
 8005ca0:	e000ed04 	.word	0xe000ed04

08005ca4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005ca4:	b580      	push	{r7, lr}
 8005ca6:	b084      	sub	sp, #16
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005cac:	2300      	movs	r3, #0
 8005cae:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d018      	beq.n	8005ce8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005cb6:	4b14      	ldr	r3, [pc, #80]	; (8005d08 <vTaskDelay+0x64>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d00b      	beq.n	8005cd6 <vTaskDelay+0x32>
 8005cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005cc2:	b672      	cpsid	i
 8005cc4:	f383 8811 	msr	BASEPRI, r3
 8005cc8:	f3bf 8f6f 	isb	sy
 8005ccc:	f3bf 8f4f 	dsb	sy
 8005cd0:	b662      	cpsie	i
 8005cd2:	60bb      	str	r3, [r7, #8]
 8005cd4:	e7fe      	b.n	8005cd4 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8005cd6:	f000 f883 	bl	8005de0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005cda:	2100      	movs	r1, #0
 8005cdc:	6878      	ldr	r0, [r7, #4]
 8005cde:	f000 fcfd 	bl	80066dc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005ce2:	f000 f88b 	bl	8005dfc <xTaskResumeAll>
 8005ce6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d107      	bne.n	8005cfe <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005cee:	4b07      	ldr	r3, [pc, #28]	; (8005d0c <vTaskDelay+0x68>)
 8005cf0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005cf4:	601a      	str	r2, [r3, #0]
 8005cf6:	f3bf 8f4f 	dsb	sy
 8005cfa:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005cfe:	bf00      	nop
 8005d00:	3710      	adds	r7, #16
 8005d02:	46bd      	mov	sp, r7
 8005d04:	bd80      	pop	{r7, pc}
 8005d06:	bf00      	nop
 8005d08:	20000ddc 	.word	0x20000ddc
 8005d0c:	e000ed04 	.word	0xe000ed04

08005d10 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b08a      	sub	sp, #40	; 0x28
 8005d14:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005d16:	2300      	movs	r3, #0
 8005d18:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005d1a:	2300      	movs	r3, #0
 8005d1c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005d1e:	463a      	mov	r2, r7
 8005d20:	1d39      	adds	r1, r7, #4
 8005d22:	f107 0308 	add.w	r3, r7, #8
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7fe ff80 	bl	8004c2c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005d2c:	6839      	ldr	r1, [r7, #0]
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	68ba      	ldr	r2, [r7, #8]
 8005d32:	9202      	str	r2, [sp, #8]
 8005d34:	9301      	str	r3, [sp, #4]
 8005d36:	2300      	movs	r3, #0
 8005d38:	9300      	str	r3, [sp, #0]
 8005d3a:	2300      	movs	r3, #0
 8005d3c:	460a      	mov	r2, r1
 8005d3e:	4922      	ldr	r1, [pc, #136]	; (8005dc8 <vTaskStartScheduler+0xb8>)
 8005d40:	4822      	ldr	r0, [pc, #136]	; (8005dcc <vTaskStartScheduler+0xbc>)
 8005d42:	f7ff fe13 	bl	800596c <xTaskCreateStatic>
 8005d46:	4602      	mov	r2, r0
 8005d48:	4b21      	ldr	r3, [pc, #132]	; (8005dd0 <vTaskStartScheduler+0xc0>)
 8005d4a:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005d4c:	4b20      	ldr	r3, [pc, #128]	; (8005dd0 <vTaskStartScheduler+0xc0>)
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d002      	beq.n	8005d5a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005d54:	2301      	movs	r3, #1
 8005d56:	617b      	str	r3, [r7, #20]
 8005d58:	e001      	b.n	8005d5e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005d5a:	2300      	movs	r3, #0
 8005d5c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005d5e:	697b      	ldr	r3, [r7, #20]
 8005d60:	2b01      	cmp	r3, #1
 8005d62:	d102      	bne.n	8005d6a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005d64:	f000 fd0e 	bl	8006784 <xTimerCreateTimerTask>
 8005d68:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005d6a:	697b      	ldr	r3, [r7, #20]
 8005d6c:	2b01      	cmp	r3, #1
 8005d6e:	d117      	bne.n	8005da0 <vTaskStartScheduler+0x90>
 8005d70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d74:	b672      	cpsid	i
 8005d76:	f383 8811 	msr	BASEPRI, r3
 8005d7a:	f3bf 8f6f 	isb	sy
 8005d7e:	f3bf 8f4f 	dsb	sy
 8005d82:	b662      	cpsie	i
 8005d84:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8005d86:	4b13      	ldr	r3, [pc, #76]	; (8005dd4 <vTaskStartScheduler+0xc4>)
 8005d88:	f04f 32ff 	mov.w	r2, #4294967295
 8005d8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005d8e:	4b12      	ldr	r3, [pc, #72]	; (8005dd8 <vTaskStartScheduler+0xc8>)
 8005d90:	2201      	movs	r2, #1
 8005d92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8005d94:	4b11      	ldr	r3, [pc, #68]	; (8005ddc <vTaskStartScheduler+0xcc>)
 8005d96:	2200      	movs	r2, #0
 8005d98:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005d9a:	f001 f899 	bl	8006ed0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005d9e:	e00f      	b.n	8005dc0 <vTaskStartScheduler+0xb0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005da0:	697b      	ldr	r3, [r7, #20]
 8005da2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005da6:	d10b      	bne.n	8005dc0 <vTaskStartScheduler+0xb0>
 8005da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005dac:	b672      	cpsid	i
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	b662      	cpsie	i
 8005dbc:	60fb      	str	r3, [r7, #12]
 8005dbe:	e7fe      	b.n	8005dbe <vTaskStartScheduler+0xae>
}
 8005dc0:	bf00      	nop
 8005dc2:	3718      	adds	r7, #24
 8005dc4:	46bd      	mov	sp, r7
 8005dc6:	bd80      	pop	{r7, pc}
 8005dc8:	08007704 	.word	0x08007704
 8005dcc:	0800640d 	.word	0x0800640d
 8005dd0:	20000dd8 	.word	0x20000dd8
 8005dd4:	20000dd4 	.word	0x20000dd4
 8005dd8:	20000dc0 	.word	0x20000dc0
 8005ddc:	20000db8 	.word	0x20000db8

08005de0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8005de0:	b480      	push	{r7}
 8005de2:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8005de4:	4b04      	ldr	r3, [pc, #16]	; (8005df8 <vTaskSuspendAll+0x18>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	3301      	adds	r3, #1
 8005dea:	4a03      	ldr	r2, [pc, #12]	; (8005df8 <vTaskSuspendAll+0x18>)
 8005dec:	6013      	str	r3, [r2, #0]
}
 8005dee:	bf00      	nop
 8005df0:	46bd      	mov	sp, r7
 8005df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df6:	4770      	bx	lr
 8005df8:	20000ddc 	.word	0x20000ddc

08005dfc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8005e06:	2300      	movs	r3, #0
 8005e08:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8005e0a:	4b42      	ldr	r3, [pc, #264]	; (8005f14 <xTaskResumeAll+0x118>)
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d10b      	bne.n	8005e2a <xTaskResumeAll+0x2e>
 8005e12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e16:	b672      	cpsid	i
 8005e18:	f383 8811 	msr	BASEPRI, r3
 8005e1c:	f3bf 8f6f 	isb	sy
 8005e20:	f3bf 8f4f 	dsb	sy
 8005e24:	b662      	cpsie	i
 8005e26:	603b      	str	r3, [r7, #0]
 8005e28:	e7fe      	b.n	8005e28 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005e2a:	f001 f8cd 	bl	8006fc8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005e2e:	4b39      	ldr	r3, [pc, #228]	; (8005f14 <xTaskResumeAll+0x118>)
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	3b01      	subs	r3, #1
 8005e34:	4a37      	ldr	r2, [pc, #220]	; (8005f14 <xTaskResumeAll+0x118>)
 8005e36:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005e38:	4b36      	ldr	r3, [pc, #216]	; (8005f14 <xTaskResumeAll+0x118>)
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d162      	bne.n	8005f06 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005e40:	4b35      	ldr	r3, [pc, #212]	; (8005f18 <xTaskResumeAll+0x11c>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d05e      	beq.n	8005f06 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005e48:	e02f      	b.n	8005eaa <xTaskResumeAll+0xae>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8005e4a:	4b34      	ldr	r3, [pc, #208]	; (8005f1c <xTaskResumeAll+0x120>)
 8005e4c:	68db      	ldr	r3, [r3, #12]
 8005e4e:	68db      	ldr	r3, [r3, #12]
 8005e50:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005e52:	68fb      	ldr	r3, [r7, #12]
 8005e54:	3318      	adds	r3, #24
 8005e56:	4618      	mov	r0, r3
 8005e58:	f7fe ffa6 	bl	8004da8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	3304      	adds	r3, #4
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7fe ffa1 	bl	8004da8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e6a:	4b2d      	ldr	r3, [pc, #180]	; (8005f20 <xTaskResumeAll+0x124>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	429a      	cmp	r2, r3
 8005e70:	d903      	bls.n	8005e7a <xTaskResumeAll+0x7e>
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e76:	4a2a      	ldr	r2, [pc, #168]	; (8005f20 <xTaskResumeAll+0x124>)
 8005e78:	6013      	str	r3, [r2, #0]
 8005e7a:	68fb      	ldr	r3, [r7, #12]
 8005e7c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e7e:	4613      	mov	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4413      	add	r3, r2
 8005e84:	009b      	lsls	r3, r3, #2
 8005e86:	4a27      	ldr	r2, [pc, #156]	; (8005f24 <xTaskResumeAll+0x128>)
 8005e88:	441a      	add	r2, r3
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	3304      	adds	r3, #4
 8005e8e:	4619      	mov	r1, r3
 8005e90:	4610      	mov	r0, r2
 8005e92:	f7fe ff2c 	bl	8004cee <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005e9a:	4b23      	ldr	r3, [pc, #140]	; (8005f28 <xTaskResumeAll+0x12c>)
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	d302      	bcc.n	8005eaa <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8005ea4:	4b21      	ldr	r3, [pc, #132]	; (8005f2c <xTaskResumeAll+0x130>)
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005eaa:	4b1c      	ldr	r3, [pc, #112]	; (8005f1c <xTaskResumeAll+0x120>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1cb      	bne.n	8005e4a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	2b00      	cmp	r3, #0
 8005eb6:	d001      	beq.n	8005ebc <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005eb8:	f000 fb5c 	bl	8006574 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8005ebc:	4b1c      	ldr	r3, [pc, #112]	; (8005f30 <xTaskResumeAll+0x134>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d010      	beq.n	8005eea <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005ec8:	f000 f846 	bl	8005f58 <xTaskIncrementTick>
 8005ecc:	4603      	mov	r3, r0
 8005ece:	2b00      	cmp	r3, #0
 8005ed0:	d002      	beq.n	8005ed8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8005ed2:	4b16      	ldr	r3, [pc, #88]	; (8005f2c <xTaskResumeAll+0x130>)
 8005ed4:	2201      	movs	r2, #1
 8005ed6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	3b01      	subs	r3, #1
 8005edc:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d1f1      	bne.n	8005ec8 <xTaskResumeAll+0xcc>

						uxPendedTicks = 0;
 8005ee4:	4b12      	ldr	r3, [pc, #72]	; (8005f30 <xTaskResumeAll+0x134>)
 8005ee6:	2200      	movs	r2, #0
 8005ee8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005eea:	4b10      	ldr	r3, [pc, #64]	; (8005f2c <xTaskResumeAll+0x130>)
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d009      	beq.n	8005f06 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8005ef2:	2301      	movs	r3, #1
 8005ef4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8005ef6:	4b0f      	ldr	r3, [pc, #60]	; (8005f34 <xTaskResumeAll+0x138>)
 8005ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005efc:	601a      	str	r2, [r3, #0]
 8005efe:	f3bf 8f4f 	dsb	sy
 8005f02:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005f06:	f001 f891 	bl	800702c <vPortExitCritical>

	return xAlreadyYielded;
 8005f0a:	68bb      	ldr	r3, [r7, #8]
}
 8005f0c:	4618      	mov	r0, r3
 8005f0e:	3710      	adds	r7, #16
 8005f10:	46bd      	mov	sp, r7
 8005f12:	bd80      	pop	{r7, pc}
 8005f14:	20000ddc 	.word	0x20000ddc
 8005f18:	20000db4 	.word	0x20000db4
 8005f1c:	20000d74 	.word	0x20000d74
 8005f20:	20000dbc 	.word	0x20000dbc
 8005f24:	200008e4 	.word	0x200008e4
 8005f28:	200008e0 	.word	0x200008e0
 8005f2c:	20000dc8 	.word	0x20000dc8
 8005f30:	20000dc4 	.word	0x20000dc4
 8005f34:	e000ed04 	.word	0xe000ed04

08005f38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005f38:	b480      	push	{r7}
 8005f3a:	b083      	sub	sp, #12
 8005f3c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005f3e:	4b05      	ldr	r3, [pc, #20]	; (8005f54 <xTaskGetTickCount+0x1c>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005f44:	687b      	ldr	r3, [r7, #4]
}
 8005f46:	4618      	mov	r0, r3
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
 8005f52:	bf00      	nop
 8005f54:	20000db8 	.word	0x20000db8

08005f58 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005f58:	b580      	push	{r7, lr}
 8005f5a:	b086      	sub	sp, #24
 8005f5c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005f62:	4b52      	ldr	r3, [pc, #328]	; (80060ac <xTaskIncrementTick+0x154>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	f040 808f 	bne.w	800608a <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005f6c:	4b50      	ldr	r3, [pc, #320]	; (80060b0 <xTaskIncrementTick+0x158>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	3301      	adds	r3, #1
 8005f72:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005f74:	4a4e      	ldr	r2, [pc, #312]	; (80060b0 <xTaskIncrementTick+0x158>)
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005f7a:	693b      	ldr	r3, [r7, #16]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d121      	bne.n	8005fc4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005f80:	4b4c      	ldr	r3, [pc, #304]	; (80060b4 <xTaskIncrementTick+0x15c>)
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d00b      	beq.n	8005fa2 <xTaskIncrementTick+0x4a>
 8005f8a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005f8e:	b672      	cpsid	i
 8005f90:	f383 8811 	msr	BASEPRI, r3
 8005f94:	f3bf 8f6f 	isb	sy
 8005f98:	f3bf 8f4f 	dsb	sy
 8005f9c:	b662      	cpsie	i
 8005f9e:	603b      	str	r3, [r7, #0]
 8005fa0:	e7fe      	b.n	8005fa0 <xTaskIncrementTick+0x48>
 8005fa2:	4b44      	ldr	r3, [pc, #272]	; (80060b4 <xTaskIncrementTick+0x15c>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	60fb      	str	r3, [r7, #12]
 8005fa8:	4b43      	ldr	r3, [pc, #268]	; (80060b8 <xTaskIncrementTick+0x160>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4a41      	ldr	r2, [pc, #260]	; (80060b4 <xTaskIncrementTick+0x15c>)
 8005fae:	6013      	str	r3, [r2, #0]
 8005fb0:	4a41      	ldr	r2, [pc, #260]	; (80060b8 <xTaskIncrementTick+0x160>)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	6013      	str	r3, [r2, #0]
 8005fb6:	4b41      	ldr	r3, [pc, #260]	; (80060bc <xTaskIncrementTick+0x164>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3301      	adds	r3, #1
 8005fbc:	4a3f      	ldr	r2, [pc, #252]	; (80060bc <xTaskIncrementTick+0x164>)
 8005fbe:	6013      	str	r3, [r2, #0]
 8005fc0:	f000 fad8 	bl	8006574 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005fc4:	4b3e      	ldr	r3, [pc, #248]	; (80060c0 <xTaskIncrementTick+0x168>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	693a      	ldr	r2, [r7, #16]
 8005fca:	429a      	cmp	r2, r3
 8005fcc:	d34e      	bcc.n	800606c <xTaskIncrementTick+0x114>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005fce:	4b39      	ldr	r3, [pc, #228]	; (80060b4 <xTaskIncrementTick+0x15c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d101      	bne.n	8005fdc <xTaskIncrementTick+0x84>
 8005fd8:	2301      	movs	r3, #1
 8005fda:	e000      	b.n	8005fde <xTaskIncrementTick+0x86>
 8005fdc:	2300      	movs	r3, #0
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d004      	beq.n	8005fec <xTaskIncrementTick+0x94>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005fe2:	4b37      	ldr	r3, [pc, #220]	; (80060c0 <xTaskIncrementTick+0x168>)
 8005fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8005fe8:	601a      	str	r2, [r3, #0]
					break;
 8005fea:	e03f      	b.n	800606c <xTaskIncrementTick+0x114>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005fec:	4b31      	ldr	r3, [pc, #196]	; (80060b4 <xTaskIncrementTick+0x15c>)
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	68db      	ldr	r3, [r3, #12]
 8005ff2:	68db      	ldr	r3, [r3, #12]
 8005ff4:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ff6:	68bb      	ldr	r3, [r7, #8]
 8005ff8:	685b      	ldr	r3, [r3, #4]
 8005ffa:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005ffc:	693a      	ldr	r2, [r7, #16]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	429a      	cmp	r2, r3
 8006002:	d203      	bcs.n	800600c <xTaskIncrementTick+0xb4>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006004:	4a2e      	ldr	r2, [pc, #184]	; (80060c0 <xTaskIncrementTick+0x168>)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	6013      	str	r3, [r2, #0]
						break;
 800600a:	e02f      	b.n	800606c <xTaskIncrementTick+0x114>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	3304      	adds	r3, #4
 8006010:	4618      	mov	r0, r3
 8006012:	f7fe fec9 	bl	8004da8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006016:	68bb      	ldr	r3, [r7, #8]
 8006018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800601a:	2b00      	cmp	r3, #0
 800601c:	d004      	beq.n	8006028 <xTaskIncrementTick+0xd0>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800601e:	68bb      	ldr	r3, [r7, #8]
 8006020:	3318      	adds	r3, #24
 8006022:	4618      	mov	r0, r3
 8006024:	f7fe fec0 	bl	8004da8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006028:	68bb      	ldr	r3, [r7, #8]
 800602a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800602c:	4b25      	ldr	r3, [pc, #148]	; (80060c4 <xTaskIncrementTick+0x16c>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	429a      	cmp	r2, r3
 8006032:	d903      	bls.n	800603c <xTaskIncrementTick+0xe4>
 8006034:	68bb      	ldr	r3, [r7, #8]
 8006036:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006038:	4a22      	ldr	r2, [pc, #136]	; (80060c4 <xTaskIncrementTick+0x16c>)
 800603a:	6013      	str	r3, [r2, #0]
 800603c:	68bb      	ldr	r3, [r7, #8]
 800603e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006040:	4613      	mov	r3, r2
 8006042:	009b      	lsls	r3, r3, #2
 8006044:	4413      	add	r3, r2
 8006046:	009b      	lsls	r3, r3, #2
 8006048:	4a1f      	ldr	r2, [pc, #124]	; (80060c8 <xTaskIncrementTick+0x170>)
 800604a:	441a      	add	r2, r3
 800604c:	68bb      	ldr	r3, [r7, #8]
 800604e:	3304      	adds	r3, #4
 8006050:	4619      	mov	r1, r3
 8006052:	4610      	mov	r0, r2
 8006054:	f7fe fe4b 	bl	8004cee <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006058:	68bb      	ldr	r3, [r7, #8]
 800605a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800605c:	4b1b      	ldr	r3, [pc, #108]	; (80060cc <xTaskIncrementTick+0x174>)
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006062:	429a      	cmp	r2, r3
 8006064:	d3b3      	bcc.n	8005fce <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006066:	2301      	movs	r3, #1
 8006068:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800606a:	e7b0      	b.n	8005fce <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800606c:	4b17      	ldr	r3, [pc, #92]	; (80060cc <xTaskIncrementTick+0x174>)
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006072:	4915      	ldr	r1, [pc, #84]	; (80060c8 <xTaskIncrementTick+0x170>)
 8006074:	4613      	mov	r3, r2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	4413      	add	r3, r2
 800607a:	009b      	lsls	r3, r3, #2
 800607c:	440b      	add	r3, r1
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	2b01      	cmp	r3, #1
 8006082:	d907      	bls.n	8006094 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8006084:	2301      	movs	r3, #1
 8006086:	617b      	str	r3, [r7, #20]
 8006088:	e004      	b.n	8006094 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800608a:	4b11      	ldr	r3, [pc, #68]	; (80060d0 <xTaskIncrementTick+0x178>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	3301      	adds	r3, #1
 8006090:	4a0f      	ldr	r2, [pc, #60]	; (80060d0 <xTaskIncrementTick+0x178>)
 8006092:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8006094:	4b0f      	ldr	r3, [pc, #60]	; (80060d4 <xTaskIncrementTick+0x17c>)
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d001      	beq.n	80060a0 <xTaskIncrementTick+0x148>
		{
			xSwitchRequired = pdTRUE;
 800609c:	2301      	movs	r3, #1
 800609e:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80060a0:	697b      	ldr	r3, [r7, #20]
}
 80060a2:	4618      	mov	r0, r3
 80060a4:	3718      	adds	r7, #24
 80060a6:	46bd      	mov	sp, r7
 80060a8:	bd80      	pop	{r7, pc}
 80060aa:	bf00      	nop
 80060ac:	20000ddc 	.word	0x20000ddc
 80060b0:	20000db8 	.word	0x20000db8
 80060b4:	20000d6c 	.word	0x20000d6c
 80060b8:	20000d70 	.word	0x20000d70
 80060bc:	20000dcc 	.word	0x20000dcc
 80060c0:	20000dd4 	.word	0x20000dd4
 80060c4:	20000dbc 	.word	0x20000dbc
 80060c8:	200008e4 	.word	0x200008e4
 80060cc:	200008e0 	.word	0x200008e0
 80060d0:	20000dc4 	.word	0x20000dc4
 80060d4:	20000dc8 	.word	0x20000dc8

080060d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80060d8:	b480      	push	{r7}
 80060da:	b085      	sub	sp, #20
 80060dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80060de:	4b28      	ldr	r3, [pc, #160]	; (8006180 <vTaskSwitchContext+0xa8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d003      	beq.n	80060ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80060e6:	4b27      	ldr	r3, [pc, #156]	; (8006184 <vTaskSwitchContext+0xac>)
 80060e8:	2201      	movs	r2, #1
 80060ea:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80060ec:	e042      	b.n	8006174 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80060ee:	4b25      	ldr	r3, [pc, #148]	; (8006184 <vTaskSwitchContext+0xac>)
 80060f0:	2200      	movs	r2, #0
 80060f2:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80060f4:	4b24      	ldr	r3, [pc, #144]	; (8006188 <vTaskSwitchContext+0xb0>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	60fb      	str	r3, [r7, #12]
 80060fa:	e011      	b.n	8006120 <vTaskSwitchContext+0x48>
 80060fc:	68fb      	ldr	r3, [r7, #12]
 80060fe:	2b00      	cmp	r3, #0
 8006100:	d10b      	bne.n	800611a <vTaskSwitchContext+0x42>
 8006102:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006106:	b672      	cpsid	i
 8006108:	f383 8811 	msr	BASEPRI, r3
 800610c:	f3bf 8f6f 	isb	sy
 8006110:	f3bf 8f4f 	dsb	sy
 8006114:	b662      	cpsie	i
 8006116:	607b      	str	r3, [r7, #4]
 8006118:	e7fe      	b.n	8006118 <vTaskSwitchContext+0x40>
 800611a:	68fb      	ldr	r3, [r7, #12]
 800611c:	3b01      	subs	r3, #1
 800611e:	60fb      	str	r3, [r7, #12]
 8006120:	491a      	ldr	r1, [pc, #104]	; (800618c <vTaskSwitchContext+0xb4>)
 8006122:	68fa      	ldr	r2, [r7, #12]
 8006124:	4613      	mov	r3, r2
 8006126:	009b      	lsls	r3, r3, #2
 8006128:	4413      	add	r3, r2
 800612a:	009b      	lsls	r3, r3, #2
 800612c:	440b      	add	r3, r1
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2b00      	cmp	r3, #0
 8006132:	d0e3      	beq.n	80060fc <vTaskSwitchContext+0x24>
 8006134:	68fa      	ldr	r2, [r7, #12]
 8006136:	4613      	mov	r3, r2
 8006138:	009b      	lsls	r3, r3, #2
 800613a:	4413      	add	r3, r2
 800613c:	009b      	lsls	r3, r3, #2
 800613e:	4a13      	ldr	r2, [pc, #76]	; (800618c <vTaskSwitchContext+0xb4>)
 8006140:	4413      	add	r3, r2
 8006142:	60bb      	str	r3, [r7, #8]
 8006144:	68bb      	ldr	r3, [r7, #8]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	685a      	ldr	r2, [r3, #4]
 800614a:	68bb      	ldr	r3, [r7, #8]
 800614c:	605a      	str	r2, [r3, #4]
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	685a      	ldr	r2, [r3, #4]
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	3308      	adds	r3, #8
 8006156:	429a      	cmp	r2, r3
 8006158:	d104      	bne.n	8006164 <vTaskSwitchContext+0x8c>
 800615a:	68bb      	ldr	r3, [r7, #8]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	685a      	ldr	r2, [r3, #4]
 8006160:	68bb      	ldr	r3, [r7, #8]
 8006162:	605a      	str	r2, [r3, #4]
 8006164:	68bb      	ldr	r3, [r7, #8]
 8006166:	685b      	ldr	r3, [r3, #4]
 8006168:	68db      	ldr	r3, [r3, #12]
 800616a:	4a09      	ldr	r2, [pc, #36]	; (8006190 <vTaskSwitchContext+0xb8>)
 800616c:	6013      	str	r3, [r2, #0]
 800616e:	4a06      	ldr	r2, [pc, #24]	; (8006188 <vTaskSwitchContext+0xb0>)
 8006170:	68fb      	ldr	r3, [r7, #12]
 8006172:	6013      	str	r3, [r2, #0]
}
 8006174:	bf00      	nop
 8006176:	3714      	adds	r7, #20
 8006178:	46bd      	mov	sp, r7
 800617a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617e:	4770      	bx	lr
 8006180:	20000ddc 	.word	0x20000ddc
 8006184:	20000dc8 	.word	0x20000dc8
 8006188:	20000dbc 	.word	0x20000dbc
 800618c:	200008e4 	.word	0x200008e4
 8006190:	200008e0 	.word	0x200008e0

08006194 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006194:	b580      	push	{r7, lr}
 8006196:	b084      	sub	sp, #16
 8006198:	af00      	add	r7, sp, #0
 800619a:	6078      	str	r0, [r7, #4]
 800619c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d10b      	bne.n	80061bc <vTaskPlaceOnEventList+0x28>
 80061a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061a8:	b672      	cpsid	i
 80061aa:	f383 8811 	msr	BASEPRI, r3
 80061ae:	f3bf 8f6f 	isb	sy
 80061b2:	f3bf 8f4f 	dsb	sy
 80061b6:	b662      	cpsie	i
 80061b8:	60fb      	str	r3, [r7, #12]
 80061ba:	e7fe      	b.n	80061ba <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80061bc:	4b07      	ldr	r3, [pc, #28]	; (80061dc <vTaskPlaceOnEventList+0x48>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	3318      	adds	r3, #24
 80061c2:	4619      	mov	r1, r3
 80061c4:	6878      	ldr	r0, [r7, #4]
 80061c6:	f7fe fdb6 	bl	8004d36 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80061ca:	2101      	movs	r1, #1
 80061cc:	6838      	ldr	r0, [r7, #0]
 80061ce:	f000 fa85 	bl	80066dc <prvAddCurrentTaskToDelayedList>
}
 80061d2:	bf00      	nop
 80061d4:	3710      	adds	r7, #16
 80061d6:	46bd      	mov	sp, r7
 80061d8:	bd80      	pop	{r7, pc}
 80061da:	bf00      	nop
 80061dc:	200008e0 	.word	0x200008e0

080061e0 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b086      	sub	sp, #24
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	60f8      	str	r0, [r7, #12]
 80061e8:	60b9      	str	r1, [r7, #8]
 80061ea:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d10b      	bne.n	800620a <vTaskPlaceOnEventListRestricted+0x2a>
 80061f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80061f6:	b672      	cpsid	i
 80061f8:	f383 8811 	msr	BASEPRI, r3
 80061fc:	f3bf 8f6f 	isb	sy
 8006200:	f3bf 8f4f 	dsb	sy
 8006204:	b662      	cpsie	i
 8006206:	617b      	str	r3, [r7, #20]
 8006208:	e7fe      	b.n	8006208 <vTaskPlaceOnEventListRestricted+0x28>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800620a:	4b0a      	ldr	r3, [pc, #40]	; (8006234 <vTaskPlaceOnEventListRestricted+0x54>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3318      	adds	r3, #24
 8006210:	4619      	mov	r1, r3
 8006212:	68f8      	ldr	r0, [r7, #12]
 8006214:	f7fe fd6b 	bl	8004cee <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d002      	beq.n	8006224 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800621e:	f04f 33ff 	mov.w	r3, #4294967295
 8006222:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006224:	6879      	ldr	r1, [r7, #4]
 8006226:	68b8      	ldr	r0, [r7, #8]
 8006228:	f000 fa58 	bl	80066dc <prvAddCurrentTaskToDelayedList>
	}
 800622c:	bf00      	nop
 800622e:	3718      	adds	r7, #24
 8006230:	46bd      	mov	sp, r7
 8006232:	bd80      	pop	{r7, pc}
 8006234:	200008e0 	.word	0x200008e0

08006238 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006238:	b580      	push	{r7, lr}
 800623a:	b086      	sub	sp, #24
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006248:	693b      	ldr	r3, [r7, #16]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d10b      	bne.n	8006266 <xTaskRemoveFromEventList+0x2e>
 800624e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006252:	b672      	cpsid	i
 8006254:	f383 8811 	msr	BASEPRI, r3
 8006258:	f3bf 8f6f 	isb	sy
 800625c:	f3bf 8f4f 	dsb	sy
 8006260:	b662      	cpsie	i
 8006262:	60fb      	str	r3, [r7, #12]
 8006264:	e7fe      	b.n	8006264 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	3318      	adds	r3, #24
 800626a:	4618      	mov	r0, r3
 800626c:	f7fe fd9c 	bl	8004da8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006270:	4b1d      	ldr	r3, [pc, #116]	; (80062e8 <xTaskRemoveFromEventList+0xb0>)
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	2b00      	cmp	r3, #0
 8006276:	d11d      	bne.n	80062b4 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	3304      	adds	r3, #4
 800627c:	4618      	mov	r0, r3
 800627e:	f7fe fd93 	bl	8004da8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006282:	693b      	ldr	r3, [r7, #16]
 8006284:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006286:	4b19      	ldr	r3, [pc, #100]	; (80062ec <xTaskRemoveFromEventList+0xb4>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	429a      	cmp	r2, r3
 800628c:	d903      	bls.n	8006296 <xTaskRemoveFromEventList+0x5e>
 800628e:	693b      	ldr	r3, [r7, #16]
 8006290:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006292:	4a16      	ldr	r2, [pc, #88]	; (80062ec <xTaskRemoveFromEventList+0xb4>)
 8006294:	6013      	str	r3, [r2, #0]
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800629a:	4613      	mov	r3, r2
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	4413      	add	r3, r2
 80062a0:	009b      	lsls	r3, r3, #2
 80062a2:	4a13      	ldr	r2, [pc, #76]	; (80062f0 <xTaskRemoveFromEventList+0xb8>)
 80062a4:	441a      	add	r2, r3
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	3304      	adds	r3, #4
 80062aa:	4619      	mov	r1, r3
 80062ac:	4610      	mov	r0, r2
 80062ae:	f7fe fd1e 	bl	8004cee <vListInsertEnd>
 80062b2:	e005      	b.n	80062c0 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80062b4:	693b      	ldr	r3, [r7, #16]
 80062b6:	3318      	adds	r3, #24
 80062b8:	4619      	mov	r1, r3
 80062ba:	480e      	ldr	r0, [pc, #56]	; (80062f4 <xTaskRemoveFromEventList+0xbc>)
 80062bc:	f7fe fd17 	bl	8004cee <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80062c0:	693b      	ldr	r3, [r7, #16]
 80062c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80062c4:	4b0c      	ldr	r3, [pc, #48]	; (80062f8 <xTaskRemoveFromEventList+0xc0>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d905      	bls.n	80062da <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80062ce:	2301      	movs	r3, #1
 80062d0:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80062d2:	4b0a      	ldr	r3, [pc, #40]	; (80062fc <xTaskRemoveFromEventList+0xc4>)
 80062d4:	2201      	movs	r2, #1
 80062d6:	601a      	str	r2, [r3, #0]
 80062d8:	e001      	b.n	80062de <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80062da:	2300      	movs	r3, #0
 80062dc:	617b      	str	r3, [r7, #20]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 80062de:	697b      	ldr	r3, [r7, #20]
}
 80062e0:	4618      	mov	r0, r3
 80062e2:	3718      	adds	r7, #24
 80062e4:	46bd      	mov	sp, r7
 80062e6:	bd80      	pop	{r7, pc}
 80062e8:	20000ddc 	.word	0x20000ddc
 80062ec:	20000dbc 	.word	0x20000dbc
 80062f0:	200008e4 	.word	0x200008e4
 80062f4:	20000d74 	.word	0x20000d74
 80062f8:	200008e0 	.word	0x200008e0
 80062fc:	20000dc8 	.word	0x20000dc8

08006300 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006300:	b480      	push	{r7}
 8006302:	b083      	sub	sp, #12
 8006304:	af00      	add	r7, sp, #0
 8006306:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006308:	4b06      	ldr	r3, [pc, #24]	; (8006324 <vTaskInternalSetTimeOutState+0x24>)
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006310:	4b05      	ldr	r3, [pc, #20]	; (8006328 <vTaskInternalSetTimeOutState+0x28>)
 8006312:	681a      	ldr	r2, [r3, #0]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	605a      	str	r2, [r3, #4]
}
 8006318:	bf00      	nop
 800631a:	370c      	adds	r7, #12
 800631c:	46bd      	mov	sp, r7
 800631e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006322:	4770      	bx	lr
 8006324:	20000dcc 	.word	0x20000dcc
 8006328:	20000db8 	.word	0x20000db8

0800632c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800632c:	b580      	push	{r7, lr}
 800632e:	b088      	sub	sp, #32
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
 8006334:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d10b      	bne.n	8006354 <xTaskCheckForTimeOut+0x28>
 800633c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006340:	b672      	cpsid	i
 8006342:	f383 8811 	msr	BASEPRI, r3
 8006346:	f3bf 8f6f 	isb	sy
 800634a:	f3bf 8f4f 	dsb	sy
 800634e:	b662      	cpsie	i
 8006350:	613b      	str	r3, [r7, #16]
 8006352:	e7fe      	b.n	8006352 <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8006354:	683b      	ldr	r3, [r7, #0]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d10b      	bne.n	8006372 <xTaskCheckForTimeOut+0x46>
 800635a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800635e:	b672      	cpsid	i
 8006360:	f383 8811 	msr	BASEPRI, r3
 8006364:	f3bf 8f6f 	isb	sy
 8006368:	f3bf 8f4f 	dsb	sy
 800636c:	b662      	cpsie	i
 800636e:	60fb      	str	r3, [r7, #12]
 8006370:	e7fe      	b.n	8006370 <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 8006372:	f000 fe29 	bl	8006fc8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006376:	4b1d      	ldr	r3, [pc, #116]	; (80063ec <xTaskCheckForTimeOut+0xc0>)
 8006378:	681b      	ldr	r3, [r3, #0]
 800637a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	69ba      	ldr	r2, [r7, #24]
 8006382:	1ad3      	subs	r3, r2, r3
 8006384:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800638e:	d102      	bne.n	8006396 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006390:	2300      	movs	r3, #0
 8006392:	61fb      	str	r3, [r7, #28]
 8006394:	e023      	b.n	80063de <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	4b15      	ldr	r3, [pc, #84]	; (80063f0 <xTaskCheckForTimeOut+0xc4>)
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	429a      	cmp	r2, r3
 80063a0:	d007      	beq.n	80063b2 <xTaskCheckForTimeOut+0x86>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	685b      	ldr	r3, [r3, #4]
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	429a      	cmp	r2, r3
 80063aa:	d302      	bcc.n	80063b2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80063ac:	2301      	movs	r3, #1
 80063ae:	61fb      	str	r3, [r7, #28]
 80063b0:	e015      	b.n	80063de <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	429a      	cmp	r2, r3
 80063ba:	d20b      	bcs.n	80063d4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80063bc:	683b      	ldr	r3, [r7, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	1ad2      	subs	r2, r2, r3
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80063c8:	6878      	ldr	r0, [r7, #4]
 80063ca:	f7ff ff99 	bl	8006300 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80063ce:	2300      	movs	r3, #0
 80063d0:	61fb      	str	r3, [r7, #28]
 80063d2:	e004      	b.n	80063de <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	2200      	movs	r2, #0
 80063d8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80063da:	2301      	movs	r3, #1
 80063dc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80063de:	f000 fe25 	bl	800702c <vPortExitCritical>

	return xReturn;
 80063e2:	69fb      	ldr	r3, [r7, #28]
}
 80063e4:	4618      	mov	r0, r3
 80063e6:	3720      	adds	r7, #32
 80063e8:	46bd      	mov	sp, r7
 80063ea:	bd80      	pop	{r7, pc}
 80063ec:	20000db8 	.word	0x20000db8
 80063f0:	20000dcc 	.word	0x20000dcc

080063f4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80063f4:	b480      	push	{r7}
 80063f6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80063f8:	4b03      	ldr	r3, [pc, #12]	; (8006408 <vTaskMissedYield+0x14>)
 80063fa:	2201      	movs	r2, #1
 80063fc:	601a      	str	r2, [r3, #0]
}
 80063fe:	bf00      	nop
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20000dc8 	.word	0x20000dc8

0800640c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800640c:	b580      	push	{r7, lr}
 800640e:	b082      	sub	sp, #8
 8006410:	af00      	add	r7, sp, #0
 8006412:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006414:	f000 f852 	bl	80064bc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006418:	4b06      	ldr	r3, [pc, #24]	; (8006434 <prvIdleTask+0x28>)
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d9f9      	bls.n	8006414 <prvIdleTask+0x8>
			{
				taskYIELD();
 8006420:	4b05      	ldr	r3, [pc, #20]	; (8006438 <prvIdleTask+0x2c>)
 8006422:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006426:	601a      	str	r2, [r3, #0]
 8006428:	f3bf 8f4f 	dsb	sy
 800642c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006430:	e7f0      	b.n	8006414 <prvIdleTask+0x8>
 8006432:	bf00      	nop
 8006434:	200008e4 	.word	0x200008e4
 8006438:	e000ed04 	.word	0xe000ed04

0800643c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b082      	sub	sp, #8
 8006440:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006442:	2300      	movs	r3, #0
 8006444:	607b      	str	r3, [r7, #4]
 8006446:	e00c      	b.n	8006462 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006448:	687a      	ldr	r2, [r7, #4]
 800644a:	4613      	mov	r3, r2
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	4413      	add	r3, r2
 8006450:	009b      	lsls	r3, r3, #2
 8006452:	4a12      	ldr	r2, [pc, #72]	; (800649c <prvInitialiseTaskLists+0x60>)
 8006454:	4413      	add	r3, r2
 8006456:	4618      	mov	r0, r3
 8006458:	f7fe fc1c 	bl	8004c94 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3301      	adds	r3, #1
 8006460:	607b      	str	r3, [r7, #4]
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b37      	cmp	r3, #55	; 0x37
 8006466:	d9ef      	bls.n	8006448 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006468:	480d      	ldr	r0, [pc, #52]	; (80064a0 <prvInitialiseTaskLists+0x64>)
 800646a:	f7fe fc13 	bl	8004c94 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800646e:	480d      	ldr	r0, [pc, #52]	; (80064a4 <prvInitialiseTaskLists+0x68>)
 8006470:	f7fe fc10 	bl	8004c94 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006474:	480c      	ldr	r0, [pc, #48]	; (80064a8 <prvInitialiseTaskLists+0x6c>)
 8006476:	f7fe fc0d 	bl	8004c94 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800647a:	480c      	ldr	r0, [pc, #48]	; (80064ac <prvInitialiseTaskLists+0x70>)
 800647c:	f7fe fc0a 	bl	8004c94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006480:	480b      	ldr	r0, [pc, #44]	; (80064b0 <prvInitialiseTaskLists+0x74>)
 8006482:	f7fe fc07 	bl	8004c94 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006486:	4b0b      	ldr	r3, [pc, #44]	; (80064b4 <prvInitialiseTaskLists+0x78>)
 8006488:	4a05      	ldr	r2, [pc, #20]	; (80064a0 <prvInitialiseTaskLists+0x64>)
 800648a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800648c:	4b0a      	ldr	r3, [pc, #40]	; (80064b8 <prvInitialiseTaskLists+0x7c>)
 800648e:	4a05      	ldr	r2, [pc, #20]	; (80064a4 <prvInitialiseTaskLists+0x68>)
 8006490:	601a      	str	r2, [r3, #0]
}
 8006492:	bf00      	nop
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	200008e4 	.word	0x200008e4
 80064a0:	20000d44 	.word	0x20000d44
 80064a4:	20000d58 	.word	0x20000d58
 80064a8:	20000d74 	.word	0x20000d74
 80064ac:	20000d88 	.word	0x20000d88
 80064b0:	20000da0 	.word	0x20000da0
 80064b4:	20000d6c 	.word	0x20000d6c
 80064b8:	20000d70 	.word	0x20000d70

080064bc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	b082      	sub	sp, #8
 80064c0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064c2:	e019      	b.n	80064f8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80064c4:	f000 fd80 	bl	8006fc8 <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 80064c8:	4b0f      	ldr	r3, [pc, #60]	; (8006508 <prvCheckTasksWaitingTermination+0x4c>)
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	3304      	adds	r3, #4
 80064d4:	4618      	mov	r0, r3
 80064d6:	f7fe fc67 	bl	8004da8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80064da:	4b0c      	ldr	r3, [pc, #48]	; (800650c <prvCheckTasksWaitingTermination+0x50>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	3b01      	subs	r3, #1
 80064e0:	4a0a      	ldr	r2, [pc, #40]	; (800650c <prvCheckTasksWaitingTermination+0x50>)
 80064e2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80064e4:	4b0a      	ldr	r3, [pc, #40]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	3b01      	subs	r3, #1
 80064ea:	4a09      	ldr	r2, [pc, #36]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064ec:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80064ee:	f000 fd9d 	bl	800702c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80064f2:	6878      	ldr	r0, [r7, #4]
 80064f4:	f000 f80e 	bl	8006514 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80064f8:	4b05      	ldr	r3, [pc, #20]	; (8006510 <prvCheckTasksWaitingTermination+0x54>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d1e1      	bne.n	80064c4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006500:	bf00      	nop
 8006502:	3708      	adds	r7, #8
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}
 8006508:	20000d88 	.word	0x20000d88
 800650c:	20000db4 	.word	0x20000db4
 8006510:	20000d9c 	.word	0x20000d9c

08006514 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006514:	b580      	push	{r7, lr}
 8006516:	b084      	sub	sp, #16
 8006518:	af00      	add	r7, sp, #0
 800651a:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006522:	2b00      	cmp	r3, #0
 8006524:	d108      	bne.n	8006538 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800652a:	4618      	mov	r0, r3
 800652c:	f000 ff36 	bl	800739c <vPortFree>
				vPortFree( pxTCB );
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 ff33 	bl	800739c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006536:	e019      	b.n	800656c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800653e:	2b01      	cmp	r3, #1
 8006540:	d103      	bne.n	800654a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 ff2a 	bl	800739c <vPortFree>
	}
 8006548:	e010      	b.n	800656c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 8006550:	2b02      	cmp	r3, #2
 8006552:	d00b      	beq.n	800656c <prvDeleteTCB+0x58>
 8006554:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006558:	b672      	cpsid	i
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	b662      	cpsie	i
 8006568:	60fb      	str	r3, [r7, #12]
 800656a:	e7fe      	b.n	800656a <prvDeleteTCB+0x56>
	}
 800656c:	bf00      	nop
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006574:	b480      	push	{r7}
 8006576:	b083      	sub	sp, #12
 8006578:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800657a:	4b0f      	ldr	r3, [pc, #60]	; (80065b8 <prvResetNextTaskUnblockTime+0x44>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d101      	bne.n	8006588 <prvResetNextTaskUnblockTime+0x14>
 8006584:	2301      	movs	r3, #1
 8006586:	e000      	b.n	800658a <prvResetNextTaskUnblockTime+0x16>
 8006588:	2300      	movs	r3, #0
 800658a:	2b00      	cmp	r3, #0
 800658c:	d004      	beq.n	8006598 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800658e:	4b0b      	ldr	r3, [pc, #44]	; (80065bc <prvResetNextTaskUnblockTime+0x48>)
 8006590:	f04f 32ff 	mov.w	r2, #4294967295
 8006594:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006596:	e008      	b.n	80065aa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8006598:	4b07      	ldr	r3, [pc, #28]	; (80065b8 <prvResetNextTaskUnblockTime+0x44>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	68db      	ldr	r3, [r3, #12]
 80065a0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	685b      	ldr	r3, [r3, #4]
 80065a6:	4a05      	ldr	r2, [pc, #20]	; (80065bc <prvResetNextTaskUnblockTime+0x48>)
 80065a8:	6013      	str	r3, [r2, #0]
}
 80065aa:	bf00      	nop
 80065ac:	370c      	adds	r7, #12
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	20000d6c 	.word	0x20000d6c
 80065bc:	20000dd4 	.word	0x20000dd4

080065c0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80065c0:	b480      	push	{r7}
 80065c2:	b083      	sub	sp, #12
 80065c4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80065c6:	4b0b      	ldr	r3, [pc, #44]	; (80065f4 <xTaskGetSchedulerState+0x34>)
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d102      	bne.n	80065d4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80065ce:	2301      	movs	r3, #1
 80065d0:	607b      	str	r3, [r7, #4]
 80065d2:	e008      	b.n	80065e6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80065d4:	4b08      	ldr	r3, [pc, #32]	; (80065f8 <xTaskGetSchedulerState+0x38>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	2b00      	cmp	r3, #0
 80065da:	d102      	bne.n	80065e2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80065dc:	2302      	movs	r3, #2
 80065de:	607b      	str	r3, [r7, #4]
 80065e0:	e001      	b.n	80065e6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80065e2:	2300      	movs	r3, #0
 80065e4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80065e6:	687b      	ldr	r3, [r7, #4]
	}
 80065e8:	4618      	mov	r0, r3
 80065ea:	370c      	adds	r7, #12
 80065ec:	46bd      	mov	sp, r7
 80065ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065f2:	4770      	bx	lr
 80065f4:	20000dc0 	.word	0x20000dc0
 80065f8:	20000ddc 	.word	0x20000ddc

080065fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b086      	sub	sp, #24
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006608:	2300      	movs	r3, #0
 800660a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	2b00      	cmp	r3, #0
 8006610:	d058      	beq.n	80066c4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006612:	4b2f      	ldr	r3, [pc, #188]	; (80066d0 <xTaskPriorityDisinherit+0xd4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	693a      	ldr	r2, [r7, #16]
 8006618:	429a      	cmp	r2, r3
 800661a:	d00b      	beq.n	8006634 <xTaskPriorityDisinherit+0x38>
 800661c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006620:	b672      	cpsid	i
 8006622:	f383 8811 	msr	BASEPRI, r3
 8006626:	f3bf 8f6f 	isb	sy
 800662a:	f3bf 8f4f 	dsb	sy
 800662e:	b662      	cpsie	i
 8006630:	60fb      	str	r3, [r7, #12]
 8006632:	e7fe      	b.n	8006632 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8006634:	693b      	ldr	r3, [r7, #16]
 8006636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006638:	2b00      	cmp	r3, #0
 800663a:	d10b      	bne.n	8006654 <xTaskPriorityDisinherit+0x58>
 800663c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006640:	b672      	cpsid	i
 8006642:	f383 8811 	msr	BASEPRI, r3
 8006646:	f3bf 8f6f 	isb	sy
 800664a:	f3bf 8f4f 	dsb	sy
 800664e:	b662      	cpsie	i
 8006650:	60bb      	str	r3, [r7, #8]
 8006652:	e7fe      	b.n	8006652 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8006654:	693b      	ldr	r3, [r7, #16]
 8006656:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006658:	1e5a      	subs	r2, r3, #1
 800665a:	693b      	ldr	r3, [r7, #16]
 800665c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800665e:	693b      	ldr	r3, [r7, #16]
 8006660:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006662:	693b      	ldr	r3, [r7, #16]
 8006664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006666:	429a      	cmp	r2, r3
 8006668:	d02c      	beq.n	80066c4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800666a:	693b      	ldr	r3, [r7, #16]
 800666c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800666e:	2b00      	cmp	r3, #0
 8006670:	d128      	bne.n	80066c4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	3304      	adds	r3, #4
 8006676:	4618      	mov	r0, r3
 8006678:	f7fe fb96 	bl	8004da8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006680:	693b      	ldr	r3, [r7, #16]
 8006682:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006688:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006694:	4b0f      	ldr	r3, [pc, #60]	; (80066d4 <xTaskPriorityDisinherit+0xd8>)
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	429a      	cmp	r2, r3
 800669a:	d903      	bls.n	80066a4 <xTaskPriorityDisinherit+0xa8>
 800669c:	693b      	ldr	r3, [r7, #16]
 800669e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a0:	4a0c      	ldr	r2, [pc, #48]	; (80066d4 <xTaskPriorityDisinherit+0xd8>)
 80066a2:	6013      	str	r3, [r2, #0]
 80066a4:	693b      	ldr	r3, [r7, #16]
 80066a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80066a8:	4613      	mov	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	4413      	add	r3, r2
 80066ae:	009b      	lsls	r3, r3, #2
 80066b0:	4a09      	ldr	r2, [pc, #36]	; (80066d8 <xTaskPriorityDisinherit+0xdc>)
 80066b2:	441a      	add	r2, r3
 80066b4:	693b      	ldr	r3, [r7, #16]
 80066b6:	3304      	adds	r3, #4
 80066b8:	4619      	mov	r1, r3
 80066ba:	4610      	mov	r0, r2
 80066bc:	f7fe fb17 	bl	8004cee <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80066c0:	2301      	movs	r3, #1
 80066c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80066c4:	697b      	ldr	r3, [r7, #20]
	}
 80066c6:	4618      	mov	r0, r3
 80066c8:	3718      	adds	r7, #24
 80066ca:	46bd      	mov	sp, r7
 80066cc:	bd80      	pop	{r7, pc}
 80066ce:	bf00      	nop
 80066d0:	200008e0 	.word	0x200008e0
 80066d4:	20000dbc 	.word	0x20000dbc
 80066d8:	200008e4 	.word	0x200008e4

080066dc <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80066dc:	b580      	push	{r7, lr}
 80066de:	b084      	sub	sp, #16
 80066e0:	af00      	add	r7, sp, #0
 80066e2:	6078      	str	r0, [r7, #4]
 80066e4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80066e6:	4b21      	ldr	r3, [pc, #132]	; (800676c <prvAddCurrentTaskToDelayedList+0x90>)
 80066e8:	681b      	ldr	r3, [r3, #0]
 80066ea:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80066ec:	4b20      	ldr	r3, [pc, #128]	; (8006770 <prvAddCurrentTaskToDelayedList+0x94>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	3304      	adds	r3, #4
 80066f2:	4618      	mov	r0, r3
 80066f4:	f7fe fb58 	bl	8004da8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066fe:	d10a      	bne.n	8006716 <prvAddCurrentTaskToDelayedList+0x3a>
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	2b00      	cmp	r3, #0
 8006704:	d007      	beq.n	8006716 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006706:	4b1a      	ldr	r3, [pc, #104]	; (8006770 <prvAddCurrentTaskToDelayedList+0x94>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	3304      	adds	r3, #4
 800670c:	4619      	mov	r1, r3
 800670e:	4819      	ldr	r0, [pc, #100]	; (8006774 <prvAddCurrentTaskToDelayedList+0x98>)
 8006710:	f7fe faed 	bl	8004cee <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006714:	e026      	b.n	8006764 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	4413      	add	r3, r2
 800671c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800671e:	4b14      	ldr	r3, [pc, #80]	; (8006770 <prvAddCurrentTaskToDelayedList+0x94>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	68ba      	ldr	r2, [r7, #8]
 8006724:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8006726:	68ba      	ldr	r2, [r7, #8]
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	429a      	cmp	r2, r3
 800672c:	d209      	bcs.n	8006742 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800672e:	4b12      	ldr	r3, [pc, #72]	; (8006778 <prvAddCurrentTaskToDelayedList+0x9c>)
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	4b0f      	ldr	r3, [pc, #60]	; (8006770 <prvAddCurrentTaskToDelayedList+0x94>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	3304      	adds	r3, #4
 8006738:	4619      	mov	r1, r3
 800673a:	4610      	mov	r0, r2
 800673c:	f7fe fafb 	bl	8004d36 <vListInsert>
}
 8006740:	e010      	b.n	8006764 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006742:	4b0e      	ldr	r3, [pc, #56]	; (800677c <prvAddCurrentTaskToDelayedList+0xa0>)
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <prvAddCurrentTaskToDelayedList+0x94>)
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	3304      	adds	r3, #4
 800674c:	4619      	mov	r1, r3
 800674e:	4610      	mov	r0, r2
 8006750:	f7fe faf1 	bl	8004d36 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006754:	4b0a      	ldr	r3, [pc, #40]	; (8006780 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	68ba      	ldr	r2, [r7, #8]
 800675a:	429a      	cmp	r2, r3
 800675c:	d202      	bcs.n	8006764 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800675e:	4a08      	ldr	r2, [pc, #32]	; (8006780 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	6013      	str	r3, [r2, #0]
}
 8006764:	bf00      	nop
 8006766:	3710      	adds	r7, #16
 8006768:	46bd      	mov	sp, r7
 800676a:	bd80      	pop	{r7, pc}
 800676c:	20000db8 	.word	0x20000db8
 8006770:	200008e0 	.word	0x200008e0
 8006774:	20000da0 	.word	0x20000da0
 8006778:	20000d70 	.word	0x20000d70
 800677c:	20000d6c 	.word	0x20000d6c
 8006780:	20000dd4 	.word	0x20000dd4

08006784 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006784:	b580      	push	{r7, lr}
 8006786:	b08a      	sub	sp, #40	; 0x28
 8006788:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800678a:	2300      	movs	r3, #0
 800678c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800678e:	f000 fad1 	bl	8006d34 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006792:	4b1d      	ldr	r3, [pc, #116]	; (8006808 <xTimerCreateTimerTask+0x84>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	2b00      	cmp	r3, #0
 8006798:	d021      	beq.n	80067de <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800679a:	2300      	movs	r3, #0
 800679c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800679e:	2300      	movs	r3, #0
 80067a0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80067a2:	1d3a      	adds	r2, r7, #4
 80067a4:	f107 0108 	add.w	r1, r7, #8
 80067a8:	f107 030c 	add.w	r3, r7, #12
 80067ac:	4618      	mov	r0, r3
 80067ae:	f7fe fa57 	bl	8004c60 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80067b2:	6879      	ldr	r1, [r7, #4]
 80067b4:	68bb      	ldr	r3, [r7, #8]
 80067b6:	68fa      	ldr	r2, [r7, #12]
 80067b8:	9202      	str	r2, [sp, #8]
 80067ba:	9301      	str	r3, [sp, #4]
 80067bc:	2302      	movs	r3, #2
 80067be:	9300      	str	r3, [sp, #0]
 80067c0:	2300      	movs	r3, #0
 80067c2:	460a      	mov	r2, r1
 80067c4:	4911      	ldr	r1, [pc, #68]	; (800680c <xTimerCreateTimerTask+0x88>)
 80067c6:	4812      	ldr	r0, [pc, #72]	; (8006810 <xTimerCreateTimerTask+0x8c>)
 80067c8:	f7ff f8d0 	bl	800596c <xTaskCreateStatic>
 80067cc:	4602      	mov	r2, r0
 80067ce:	4b11      	ldr	r3, [pc, #68]	; (8006814 <xTimerCreateTimerTask+0x90>)
 80067d0:	601a      	str	r2, [r3, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80067d2:	4b10      	ldr	r3, [pc, #64]	; (8006814 <xTimerCreateTimerTask+0x90>)
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d001      	beq.n	80067de <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80067da:	2301      	movs	r3, #1
 80067dc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80067de:	697b      	ldr	r3, [r7, #20]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d10b      	bne.n	80067fc <xTimerCreateTimerTask+0x78>
 80067e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067e8:	b672      	cpsid	i
 80067ea:	f383 8811 	msr	BASEPRI, r3
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f3bf 8f4f 	dsb	sy
 80067f6:	b662      	cpsie	i
 80067f8:	613b      	str	r3, [r7, #16]
 80067fa:	e7fe      	b.n	80067fa <xTimerCreateTimerTask+0x76>
	return xReturn;
 80067fc:	697b      	ldr	r3, [r7, #20]
}
 80067fe:	4618      	mov	r0, r3
 8006800:	3718      	adds	r7, #24
 8006802:	46bd      	mov	sp, r7
 8006804:	bd80      	pop	{r7, pc}
 8006806:	bf00      	nop
 8006808:	20000e10 	.word	0x20000e10
 800680c:	0800770c 	.word	0x0800770c
 8006810:	08006939 	.word	0x08006939
 8006814:	20000e14 	.word	0x20000e14

08006818 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08a      	sub	sp, #40	; 0x28
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
 8006824:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006826:	2300      	movs	r3, #0
 8006828:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800682a:	68fb      	ldr	r3, [r7, #12]
 800682c:	2b00      	cmp	r3, #0
 800682e:	d10b      	bne.n	8006848 <xTimerGenericCommand+0x30>
 8006830:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006834:	b672      	cpsid	i
 8006836:	f383 8811 	msr	BASEPRI, r3
 800683a:	f3bf 8f6f 	isb	sy
 800683e:	f3bf 8f4f 	dsb	sy
 8006842:	b662      	cpsie	i
 8006844:	623b      	str	r3, [r7, #32]
 8006846:	e7fe      	b.n	8006846 <xTimerGenericCommand+0x2e>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006848:	4b19      	ldr	r3, [pc, #100]	; (80068b0 <xTimerGenericCommand+0x98>)
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	2b00      	cmp	r3, #0
 800684e:	d02a      	beq.n	80068a6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006850:	68bb      	ldr	r3, [r7, #8]
 8006852:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800685c:	68bb      	ldr	r3, [r7, #8]
 800685e:	2b05      	cmp	r3, #5
 8006860:	dc18      	bgt.n	8006894 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006862:	f7ff fead 	bl	80065c0 <xTaskGetSchedulerState>
 8006866:	4603      	mov	r3, r0
 8006868:	2b02      	cmp	r3, #2
 800686a:	d109      	bne.n	8006880 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800686c:	4b10      	ldr	r3, [pc, #64]	; (80068b0 <xTimerGenericCommand+0x98>)
 800686e:	6818      	ldr	r0, [r3, #0]
 8006870:	f107 0110 	add.w	r1, r7, #16
 8006874:	2300      	movs	r3, #0
 8006876:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006878:	f7fe fc08 	bl	800508c <xQueueGenericSend>
 800687c:	6278      	str	r0, [r7, #36]	; 0x24
 800687e:	e012      	b.n	80068a6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006880:	4b0b      	ldr	r3, [pc, #44]	; (80068b0 <xTimerGenericCommand+0x98>)
 8006882:	6818      	ldr	r0, [r3, #0]
 8006884:	f107 0110 	add.w	r1, r7, #16
 8006888:	2300      	movs	r3, #0
 800688a:	2200      	movs	r2, #0
 800688c:	f7fe fbfe 	bl	800508c <xQueueGenericSend>
 8006890:	6278      	str	r0, [r7, #36]	; 0x24
 8006892:	e008      	b.n	80068a6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006894:	4b06      	ldr	r3, [pc, #24]	; (80068b0 <xTimerGenericCommand+0x98>)
 8006896:	6818      	ldr	r0, [r3, #0]
 8006898:	f107 0110 	add.w	r1, r7, #16
 800689c:	2300      	movs	r3, #0
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	f7fe fcf6 	bl	8005290 <xQueueGenericSendFromISR>
 80068a4:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80068a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80068a8:	4618      	mov	r0, r3
 80068aa:	3728      	adds	r7, #40	; 0x28
 80068ac:	46bd      	mov	sp, r7
 80068ae:	bd80      	pop	{r7, pc}
 80068b0:	20000e10 	.word	0x20000e10

080068b4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80068b4:	b580      	push	{r7, lr}
 80068b6:	b088      	sub	sp, #32
 80068b8:	af02      	add	r7, sp, #8
 80068ba:	6078      	str	r0, [r7, #4]
 80068bc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 80068be:	4b1d      	ldr	r3, [pc, #116]	; (8006934 <prvProcessExpiredTimer+0x80>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	3304      	adds	r3, #4
 80068cc:	4618      	mov	r0, r3
 80068ce:	f7fe fa6b 	bl	8004da8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 80068d2:	697b      	ldr	r3, [r7, #20]
 80068d4:	69db      	ldr	r3, [r3, #28]
 80068d6:	2b01      	cmp	r3, #1
 80068d8:	d123      	bne.n	8006922 <prvProcessExpiredTimer+0x6e>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80068da:	697b      	ldr	r3, [r7, #20]
 80068dc:	699a      	ldr	r2, [r3, #24]
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	18d1      	adds	r1, r2, r3
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	683a      	ldr	r2, [r7, #0]
 80068e6:	6978      	ldr	r0, [r7, #20]
 80068e8:	f000 f8ca 	bl	8006a80 <prvInsertTimerInActiveList>
 80068ec:	4603      	mov	r3, r0
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d017      	beq.n	8006922 <prvProcessExpiredTimer+0x6e>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80068f2:	2300      	movs	r3, #0
 80068f4:	9300      	str	r3, [sp, #0]
 80068f6:	2300      	movs	r3, #0
 80068f8:	687a      	ldr	r2, [r7, #4]
 80068fa:	2100      	movs	r1, #0
 80068fc:	6978      	ldr	r0, [r7, #20]
 80068fe:	f7ff ff8b 	bl	8006818 <xTimerGenericCommand>
 8006902:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d10b      	bne.n	8006922 <prvProcessExpiredTimer+0x6e>
 800690a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800690e:	b672      	cpsid	i
 8006910:	f383 8811 	msr	BASEPRI, r3
 8006914:	f3bf 8f6f 	isb	sy
 8006918:	f3bf 8f4f 	dsb	sy
 800691c:	b662      	cpsie	i
 800691e:	60fb      	str	r3, [r7, #12]
 8006920:	e7fe      	b.n	8006920 <prvProcessExpiredTimer+0x6c>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006926:	6978      	ldr	r0, [r7, #20]
 8006928:	4798      	blx	r3
}
 800692a:	bf00      	nop
 800692c:	3718      	adds	r7, #24
 800692e:	46bd      	mov	sp, r7
 8006930:	bd80      	pop	{r7, pc}
 8006932:	bf00      	nop
 8006934:	20000e08 	.word	0x20000e08

08006938 <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b084      	sub	sp, #16
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006940:	f107 0308 	add.w	r3, r7, #8
 8006944:	4618      	mov	r0, r3
 8006946:	f000 f857 	bl	80069f8 <prvGetNextExpireTime>
 800694a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	4619      	mov	r1, r3
 8006950:	68f8      	ldr	r0, [r7, #12]
 8006952:	f000 f803 	bl	800695c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006956:	f000 f8d5 	bl	8006b04 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800695a:	e7f1      	b.n	8006940 <prvTimerTask+0x8>

0800695c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006966:	f7ff fa3b 	bl	8005de0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800696a:	f107 0308 	add.w	r3, r7, #8
 800696e:	4618      	mov	r0, r3
 8006970:	f000 f866 	bl	8006a40 <prvSampleTimeNow>
 8006974:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	2b00      	cmp	r3, #0
 800697a:	d130      	bne.n	80069de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d10a      	bne.n	8006998 <prvProcessTimerOrBlockTask+0x3c>
 8006982:	687a      	ldr	r2, [r7, #4]
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	429a      	cmp	r2, r3
 8006988:	d806      	bhi.n	8006998 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800698a:	f7ff fa37 	bl	8005dfc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800698e:	68f9      	ldr	r1, [r7, #12]
 8006990:	6878      	ldr	r0, [r7, #4]
 8006992:	f7ff ff8f 	bl	80068b4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006996:	e024      	b.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d008      	beq.n	80069b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800699e:	4b13      	ldr	r3, [pc, #76]	; (80069ec <prvProcessTimerOrBlockTask+0x90>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	bf0c      	ite	eq
 80069a8:	2301      	moveq	r3, #1
 80069aa:	2300      	movne	r3, #0
 80069ac:	b2db      	uxtb	r3, r3
 80069ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80069b0:	4b0f      	ldr	r3, [pc, #60]	; (80069f0 <prvProcessTimerOrBlockTask+0x94>)
 80069b2:	6818      	ldr	r0, [r3, #0]
 80069b4:	687a      	ldr	r2, [r7, #4]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	1ad3      	subs	r3, r2, r3
 80069ba:	683a      	ldr	r2, [r7, #0]
 80069bc:	4619      	mov	r1, r3
 80069be:	f7fe ffa1 	bl	8005904 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80069c2:	f7ff fa1b 	bl	8005dfc <xTaskResumeAll>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10a      	bne.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80069cc:	4b09      	ldr	r3, [pc, #36]	; (80069f4 <prvProcessTimerOrBlockTask+0x98>)
 80069ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80069d2:	601a      	str	r2, [r3, #0]
 80069d4:	f3bf 8f4f 	dsb	sy
 80069d8:	f3bf 8f6f 	isb	sy
}
 80069dc:	e001      	b.n	80069e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80069de:	f7ff fa0d 	bl	8005dfc <xTaskResumeAll>
}
 80069e2:	bf00      	nop
 80069e4:	3710      	adds	r7, #16
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}
 80069ea:	bf00      	nop
 80069ec:	20000e0c 	.word	0x20000e0c
 80069f0:	20000e10 	.word	0x20000e10
 80069f4:	e000ed04 	.word	0xe000ed04

080069f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80069f8:	b480      	push	{r7}
 80069fa:	b085      	sub	sp, #20
 80069fc:	af00      	add	r7, sp, #0
 80069fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006a00:	4b0e      	ldr	r3, [pc, #56]	; (8006a3c <prvGetNextExpireTime+0x44>)
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	bf0c      	ite	eq
 8006a0a:	2301      	moveq	r3, #1
 8006a0c:	2300      	movne	r3, #0
 8006a0e:	b2db      	uxtb	r3, r3
 8006a10:	461a      	mov	r2, r3
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d105      	bne.n	8006a2a <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006a1e:	4b07      	ldr	r3, [pc, #28]	; (8006a3c <prvGetNextExpireTime+0x44>)
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	68db      	ldr	r3, [r3, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	60fb      	str	r3, [r7, #12]
 8006a28:	e001      	b.n	8006a2e <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006a2a:	2300      	movs	r3, #0
 8006a2c:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006a2e:	68fb      	ldr	r3, [r7, #12]
}
 8006a30:	4618      	mov	r0, r3
 8006a32:	3714      	adds	r7, #20
 8006a34:	46bd      	mov	sp, r7
 8006a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a3a:	4770      	bx	lr
 8006a3c:	20000e08 	.word	0x20000e08

08006a40 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006a40:	b580      	push	{r7, lr}
 8006a42:	b084      	sub	sp, #16
 8006a44:	af00      	add	r7, sp, #0
 8006a46:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006a48:	f7ff fa76 	bl	8005f38 <xTaskGetTickCount>
 8006a4c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006a4e:	4b0b      	ldr	r3, [pc, #44]	; (8006a7c <prvSampleTimeNow+0x3c>)
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	68fa      	ldr	r2, [r7, #12]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	d205      	bcs.n	8006a64 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006a58:	f000 f90a 	bl	8006c70 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006a5c:	687b      	ldr	r3, [r7, #4]
 8006a5e:	2201      	movs	r2, #1
 8006a60:	601a      	str	r2, [r3, #0]
 8006a62:	e002      	b.n	8006a6a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2200      	movs	r2, #0
 8006a68:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006a6a:	4a04      	ldr	r2, [pc, #16]	; (8006a7c <prvSampleTimeNow+0x3c>)
 8006a6c:	68fb      	ldr	r3, [r7, #12]
 8006a6e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006a70:	68fb      	ldr	r3, [r7, #12]
}
 8006a72:	4618      	mov	r0, r3
 8006a74:	3710      	adds	r7, #16
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bd80      	pop	{r7, pc}
 8006a7a:	bf00      	nop
 8006a7c:	20000e18 	.word	0x20000e18

08006a80 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b086      	sub	sp, #24
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	60f8      	str	r0, [r7, #12]
 8006a88:	60b9      	str	r1, [r7, #8]
 8006a8a:	607a      	str	r2, [r7, #4]
 8006a8c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	68ba      	ldr	r2, [r7, #8]
 8006a96:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	68fa      	ldr	r2, [r7, #12]
 8006a9c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006a9e:	68ba      	ldr	r2, [r7, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d812      	bhi.n	8006acc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006aa6:	687a      	ldr	r2, [r7, #4]
 8006aa8:	683b      	ldr	r3, [r7, #0]
 8006aaa:	1ad2      	subs	r2, r2, r3
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	699b      	ldr	r3, [r3, #24]
 8006ab0:	429a      	cmp	r2, r3
 8006ab2:	d302      	bcc.n	8006aba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006ab4:	2301      	movs	r3, #1
 8006ab6:	617b      	str	r3, [r7, #20]
 8006ab8:	e01b      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006aba:	4b10      	ldr	r3, [pc, #64]	; (8006afc <prvInsertTimerInActiveList+0x7c>)
 8006abc:	681a      	ldr	r2, [r3, #0]
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	3304      	adds	r3, #4
 8006ac2:	4619      	mov	r1, r3
 8006ac4:	4610      	mov	r0, r2
 8006ac6:	f7fe f936 	bl	8004d36 <vListInsert>
 8006aca:	e012      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006acc:	687a      	ldr	r2, [r7, #4]
 8006ace:	683b      	ldr	r3, [r7, #0]
 8006ad0:	429a      	cmp	r2, r3
 8006ad2:	d206      	bcs.n	8006ae2 <prvInsertTimerInActiveList+0x62>
 8006ad4:	68ba      	ldr	r2, [r7, #8]
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d302      	bcc.n	8006ae2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006adc:	2301      	movs	r3, #1
 8006ade:	617b      	str	r3, [r7, #20]
 8006ae0:	e007      	b.n	8006af2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006ae2:	4b07      	ldr	r3, [pc, #28]	; (8006b00 <prvInsertTimerInActiveList+0x80>)
 8006ae4:	681a      	ldr	r2, [r3, #0]
 8006ae6:	68fb      	ldr	r3, [r7, #12]
 8006ae8:	3304      	adds	r3, #4
 8006aea:	4619      	mov	r1, r3
 8006aec:	4610      	mov	r0, r2
 8006aee:	f7fe f922 	bl	8004d36 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006af2:	697b      	ldr	r3, [r7, #20]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3718      	adds	r7, #24
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}
 8006afc:	20000e0c 	.word	0x20000e0c
 8006b00:	20000e08 	.word	0x20000e08

08006b04 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b08e      	sub	sp, #56	; 0x38
 8006b08:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006b0a:	e09f      	b.n	8006c4c <prvProcessReceivedCommands+0x148>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2b00      	cmp	r3, #0
 8006b10:	da19      	bge.n	8006b46 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006b12:	1d3b      	adds	r3, r7, #4
 8006b14:	3304      	adds	r3, #4
 8006b16:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006b18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d10b      	bne.n	8006b36 <prvProcessReceivedCommands+0x32>
 8006b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b22:	b672      	cpsid	i
 8006b24:	f383 8811 	msr	BASEPRI, r3
 8006b28:	f3bf 8f6f 	isb	sy
 8006b2c:	f3bf 8f4f 	dsb	sy
 8006b30:	b662      	cpsie	i
 8006b32:	61fb      	str	r3, [r7, #28]
 8006b34:	e7fe      	b.n	8006b34 <prvProcessReceivedCommands+0x30>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006b36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b3c:	6850      	ldr	r0, [r2, #4]
 8006b3e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b40:	6892      	ldr	r2, [r2, #8]
 8006b42:	4611      	mov	r1, r2
 8006b44:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	db7e      	blt.n	8006c4a <prvProcessReceivedCommands+0x146>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006b4c:	68fb      	ldr	r3, [r7, #12]
 8006b4e:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b52:	695b      	ldr	r3, [r3, #20]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d004      	beq.n	8006b62 <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b5a:	3304      	adds	r3, #4
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f7fe f923 	bl	8004da8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006b62:	463b      	mov	r3, r7
 8006b64:	4618      	mov	r0, r3
 8006b66:	f7ff ff6b 	bl	8006a40 <prvSampleTimeNow>
 8006b6a:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	2b09      	cmp	r3, #9
 8006b70:	d86c      	bhi.n	8006c4c <prvProcessReceivedCommands+0x148>
 8006b72:	a201      	add	r2, pc, #4	; (adr r2, 8006b78 <prvProcessReceivedCommands+0x74>)
 8006b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b78:	08006ba1 	.word	0x08006ba1
 8006b7c:	08006ba1 	.word	0x08006ba1
 8006b80:	08006ba1 	.word	0x08006ba1
 8006b84:	08006c4d 	.word	0x08006c4d
 8006b88:	08006bff 	.word	0x08006bff
 8006b8c:	08006c39 	.word	0x08006c39
 8006b90:	08006ba1 	.word	0x08006ba1
 8006b94:	08006ba1 	.word	0x08006ba1
 8006b98:	08006c4d 	.word	0x08006c4d
 8006b9c:	08006bff 	.word	0x08006bff
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006ba0:	68ba      	ldr	r2, [r7, #8]
 8006ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ba4:	699b      	ldr	r3, [r3, #24]
 8006ba6:	18d1      	adds	r1, r2, r3
 8006ba8:	68bb      	ldr	r3, [r7, #8]
 8006baa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006bac:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bae:	f7ff ff67 	bl	8006a80 <prvInsertTimerInActiveList>
 8006bb2:	4603      	mov	r3, r0
 8006bb4:	2b00      	cmp	r3, #0
 8006bb6:	d049      	beq.n	8006c4c <prvProcessReceivedCommands+0x148>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bbc:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bbe:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006bc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bc2:	69db      	ldr	r3, [r3, #28]
 8006bc4:	2b01      	cmp	r3, #1
 8006bc6:	d141      	bne.n	8006c4c <prvProcessReceivedCommands+0x148>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006bc8:	68ba      	ldr	r2, [r7, #8]
 8006bca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006bcc:	699b      	ldr	r3, [r3, #24]
 8006bce:	441a      	add	r2, r3
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	2300      	movs	r3, #0
 8006bd6:	2100      	movs	r1, #0
 8006bd8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006bda:	f7ff fe1d 	bl	8006818 <xTimerGenericCommand>
 8006bde:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006be0:	6a3b      	ldr	r3, [r7, #32]
 8006be2:	2b00      	cmp	r3, #0
 8006be4:	d132      	bne.n	8006c4c <prvProcessReceivedCommands+0x148>
 8006be6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006bea:	b672      	cpsid	i
 8006bec:	f383 8811 	msr	BASEPRI, r3
 8006bf0:	f3bf 8f6f 	isb	sy
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	b662      	cpsie	i
 8006bfa:	61bb      	str	r3, [r7, #24]
 8006bfc:	e7fe      	b.n	8006bfc <prvProcessReceivedCommands+0xf8>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006bfe:	68ba      	ldr	r2, [r7, #8]
 8006c00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c02:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006c04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c06:	699b      	ldr	r3, [r3, #24]
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d10b      	bne.n	8006c24 <prvProcessReceivedCommands+0x120>
 8006c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c10:	b672      	cpsid	i
 8006c12:	f383 8811 	msr	BASEPRI, r3
 8006c16:	f3bf 8f6f 	isb	sy
 8006c1a:	f3bf 8f4f 	dsb	sy
 8006c1e:	b662      	cpsie	i
 8006c20:	617b      	str	r3, [r7, #20]
 8006c22:	e7fe      	b.n	8006c22 <prvProcessReceivedCommands+0x11e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006c24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c26:	699a      	ldr	r2, [r3, #24]
 8006c28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2a:	18d1      	adds	r1, r2, r3
 8006c2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006c2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006c30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c32:	f7ff ff25 	bl	8006a80 <prvInsertTimerInActiveList>
					break;
 8006c36:	e009      	b.n	8006c4c <prvProcessReceivedCommands+0x148>
					#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
					{
						/* The timer could have been allocated statically or
						dynamically, so check before attempting to free the
						memory. */
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c3a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d104      	bne.n	8006c4c <prvProcessReceivedCommands+0x148>
						{
							vPortFree( pxTimer );
 8006c42:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006c44:	f000 fbaa 	bl	800739c <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006c48:	e000      	b.n	8006c4c <prvProcessReceivedCommands+0x148>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8006c4a:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006c4c:	4b07      	ldr	r3, [pc, #28]	; (8006c6c <prvProcessReceivedCommands+0x168>)
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	1d39      	adds	r1, r7, #4
 8006c52:	2200      	movs	r2, #0
 8006c54:	4618      	mov	r0, r3
 8006c56:	f7fe fbb7 	bl	80053c8 <xQueueReceive>
 8006c5a:	4603      	mov	r3, r0
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	f47f af55 	bne.w	8006b0c <prvProcessReceivedCommands+0x8>
	}
}
 8006c62:	bf00      	nop
 8006c64:	3730      	adds	r7, #48	; 0x30
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}
 8006c6a:	bf00      	nop
 8006c6c:	20000e10 	.word	0x20000e10

08006c70 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006c70:	b580      	push	{r7, lr}
 8006c72:	b088      	sub	sp, #32
 8006c74:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006c76:	e046      	b.n	8006d06 <prvSwitchTimerLists+0x96>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c78:	4b2c      	ldr	r3, [pc, #176]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	681b      	ldr	r3, [r3, #0]
 8006c80:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006c82:	4b2a      	ldr	r3, [pc, #168]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	68db      	ldr	r3, [r3, #12]
 8006c88:	68db      	ldr	r3, [r3, #12]
 8006c8a:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	3304      	adds	r3, #4
 8006c90:	4618      	mov	r0, r3
 8006c92:	f7fe f889 	bl	8004da8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d12f      	bne.n	8006d06 <prvSwitchTimerLists+0x96>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	699b      	ldr	r3, [r3, #24]
 8006caa:	693a      	ldr	r2, [r7, #16]
 8006cac:	4413      	add	r3, r2
 8006cae:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006cb0:	68ba      	ldr	r2, [r7, #8]
 8006cb2:	693b      	ldr	r3, [r7, #16]
 8006cb4:	429a      	cmp	r2, r3
 8006cb6:	d90e      	bls.n	8006cd6 <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	68ba      	ldr	r2, [r7, #8]
 8006cbc:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006cc4:	4b19      	ldr	r3, [pc, #100]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006cc6:	681a      	ldr	r2, [r3, #0]
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	3304      	adds	r3, #4
 8006ccc:	4619      	mov	r1, r3
 8006cce:	4610      	mov	r0, r2
 8006cd0:	f7fe f831 	bl	8004d36 <vListInsert>
 8006cd4:	e017      	b.n	8006d06 <prvSwitchTimerLists+0x96>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	9300      	str	r3, [sp, #0]
 8006cda:	2300      	movs	r3, #0
 8006cdc:	693a      	ldr	r2, [r7, #16]
 8006cde:	2100      	movs	r1, #0
 8006ce0:	68f8      	ldr	r0, [r7, #12]
 8006ce2:	f7ff fd99 	bl	8006818 <xTimerGenericCommand>
 8006ce6:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d10b      	bne.n	8006d06 <prvSwitchTimerLists+0x96>
 8006cee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006cf2:	b672      	cpsid	i
 8006cf4:	f383 8811 	msr	BASEPRI, r3
 8006cf8:	f3bf 8f6f 	isb	sy
 8006cfc:	f3bf 8f4f 	dsb	sy
 8006d00:	b662      	cpsie	i
 8006d02:	603b      	str	r3, [r7, #0]
 8006d04:	e7fe      	b.n	8006d04 <prvSwitchTimerLists+0x94>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006d06:	4b09      	ldr	r3, [pc, #36]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d1b3      	bne.n	8006c78 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006d10:	4b06      	ldr	r3, [pc, #24]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8006d16:	4b06      	ldr	r3, [pc, #24]	; (8006d30 <prvSwitchTimerLists+0xc0>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	4a04      	ldr	r2, [pc, #16]	; (8006d2c <prvSwitchTimerLists+0xbc>)
 8006d1c:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006d1e:	4a04      	ldr	r2, [pc, #16]	; (8006d30 <prvSwitchTimerLists+0xc0>)
 8006d20:	697b      	ldr	r3, [r7, #20]
 8006d22:	6013      	str	r3, [r2, #0]
}
 8006d24:	bf00      	nop
 8006d26:	3718      	adds	r7, #24
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	20000e08 	.word	0x20000e08
 8006d30:	20000e0c 	.word	0x20000e0c

08006d34 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b082      	sub	sp, #8
 8006d38:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006d3a:	f000 f945 	bl	8006fc8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006d3e:	4b15      	ldr	r3, [pc, #84]	; (8006d94 <prvCheckForValidListAndQueue+0x60>)
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	2b00      	cmp	r3, #0
 8006d44:	d120      	bne.n	8006d88 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8006d46:	4814      	ldr	r0, [pc, #80]	; (8006d98 <prvCheckForValidListAndQueue+0x64>)
 8006d48:	f7fd ffa4 	bl	8004c94 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006d4c:	4813      	ldr	r0, [pc, #76]	; (8006d9c <prvCheckForValidListAndQueue+0x68>)
 8006d4e:	f7fd ffa1 	bl	8004c94 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8006d52:	4b13      	ldr	r3, [pc, #76]	; (8006da0 <prvCheckForValidListAndQueue+0x6c>)
 8006d54:	4a10      	ldr	r2, [pc, #64]	; (8006d98 <prvCheckForValidListAndQueue+0x64>)
 8006d56:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8006d58:	4b12      	ldr	r3, [pc, #72]	; (8006da4 <prvCheckForValidListAndQueue+0x70>)
 8006d5a:	4a10      	ldr	r2, [pc, #64]	; (8006d9c <prvCheckForValidListAndQueue+0x68>)
 8006d5c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8006d5e:	2300      	movs	r3, #0
 8006d60:	9300      	str	r3, [sp, #0]
 8006d62:	4b11      	ldr	r3, [pc, #68]	; (8006da8 <prvCheckForValidListAndQueue+0x74>)
 8006d64:	4a11      	ldr	r2, [pc, #68]	; (8006dac <prvCheckForValidListAndQueue+0x78>)
 8006d66:	2110      	movs	r1, #16
 8006d68:	200a      	movs	r0, #10
 8006d6a:	f7fe f8b1 	bl	8004ed0 <xQueueGenericCreateStatic>
 8006d6e:	4602      	mov	r2, r0
 8006d70:	4b08      	ldr	r3, [pc, #32]	; (8006d94 <prvCheckForValidListAndQueue+0x60>)
 8006d72:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8006d74:	4b07      	ldr	r3, [pc, #28]	; (8006d94 <prvCheckForValidListAndQueue+0x60>)
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d005      	beq.n	8006d88 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8006d7c:	4b05      	ldr	r3, [pc, #20]	; (8006d94 <prvCheckForValidListAndQueue+0x60>)
 8006d7e:	681b      	ldr	r3, [r3, #0]
 8006d80:	490b      	ldr	r1, [pc, #44]	; (8006db0 <prvCheckForValidListAndQueue+0x7c>)
 8006d82:	4618      	mov	r0, r3
 8006d84:	f7fe fd96 	bl	80058b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006d88:	f000 f950 	bl	800702c <vPortExitCritical>
}
 8006d8c:	bf00      	nop
 8006d8e:	46bd      	mov	sp, r7
 8006d90:	bd80      	pop	{r7, pc}
 8006d92:	bf00      	nop
 8006d94:	20000e10 	.word	0x20000e10
 8006d98:	20000de0 	.word	0x20000de0
 8006d9c:	20000df4 	.word	0x20000df4
 8006da0:	20000e08 	.word	0x20000e08
 8006da4:	20000e0c 	.word	0x20000e0c
 8006da8:	20000ebc 	.word	0x20000ebc
 8006dac:	20000e1c 	.word	0x20000e1c
 8006db0:	08007714 	.word	0x08007714

08006db4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8006db4:	b480      	push	{r7}
 8006db6:	b085      	sub	sp, #20
 8006db8:	af00      	add	r7, sp, #0
 8006dba:	60f8      	str	r0, [r7, #12]
 8006dbc:	60b9      	str	r1, [r7, #8]
 8006dbe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	3b04      	subs	r3, #4
 8006dc4:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006dcc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	3b04      	subs	r3, #4
 8006dd2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	f023 0201 	bic.w	r2, r3, #1
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	3b04      	subs	r3, #4
 8006de2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8006de4:	4a0c      	ldr	r2, [pc, #48]	; (8006e18 <pxPortInitialiseStack+0x64>)
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	3b14      	subs	r3, #20
 8006dee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006df0:	687a      	ldr	r2, [r7, #4]
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	3b04      	subs	r3, #4
 8006dfa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	f06f 0202 	mvn.w	r2, #2
 8006e02:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	3b20      	subs	r3, #32
 8006e08:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006e0a:	68fb      	ldr	r3, [r7, #12]
}
 8006e0c:	4618      	mov	r0, r3
 8006e0e:	3714      	adds	r7, #20
 8006e10:	46bd      	mov	sp, r7
 8006e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e16:	4770      	bx	lr
 8006e18:	08006e1d 	.word	0x08006e1d

08006e1c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006e1c:	b480      	push	{r7}
 8006e1e:	b085      	sub	sp, #20
 8006e20:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8006e22:	2300      	movs	r3, #0
 8006e24:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8006e26:	4b13      	ldr	r3, [pc, #76]	; (8006e74 <prvTaskExitError+0x58>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e2e:	d00b      	beq.n	8006e48 <prvTaskExitError+0x2c>
 8006e30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e34:	b672      	cpsid	i
 8006e36:	f383 8811 	msr	BASEPRI, r3
 8006e3a:	f3bf 8f6f 	isb	sy
 8006e3e:	f3bf 8f4f 	dsb	sy
 8006e42:	b662      	cpsie	i
 8006e44:	60fb      	str	r3, [r7, #12]
 8006e46:	e7fe      	b.n	8006e46 <prvTaskExitError+0x2a>
 8006e48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006e4c:	b672      	cpsid	i
 8006e4e:	f383 8811 	msr	BASEPRI, r3
 8006e52:	f3bf 8f6f 	isb	sy
 8006e56:	f3bf 8f4f 	dsb	sy
 8006e5a:	b662      	cpsie	i
 8006e5c:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8006e5e:	bf00      	nop
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d0fc      	beq.n	8006e60 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8006e66:	bf00      	nop
 8006e68:	3714      	adds	r7, #20
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e70:	4770      	bx	lr
 8006e72:	bf00      	nop
 8006e74:	20000008 	.word	0x20000008
	...

08006e80 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8006e80:	4b07      	ldr	r3, [pc, #28]	; (8006ea0 <pxCurrentTCBConst2>)
 8006e82:	6819      	ldr	r1, [r3, #0]
 8006e84:	6808      	ldr	r0, [r1, #0]
 8006e86:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e8a:	f380 8809 	msr	PSP, r0
 8006e8e:	f3bf 8f6f 	isb	sy
 8006e92:	f04f 0000 	mov.w	r0, #0
 8006e96:	f380 8811 	msr	BASEPRI, r0
 8006e9a:	4770      	bx	lr
 8006e9c:	f3af 8000 	nop.w

08006ea0 <pxCurrentTCBConst2>:
 8006ea0:	200008e0 	.word	0x200008e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006ea4:	bf00      	nop
 8006ea6:	bf00      	nop

08006ea8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8006ea8:	4808      	ldr	r0, [pc, #32]	; (8006ecc <prvPortStartFirstTask+0x24>)
 8006eaa:	6800      	ldr	r0, [r0, #0]
 8006eac:	6800      	ldr	r0, [r0, #0]
 8006eae:	f380 8808 	msr	MSP, r0
 8006eb2:	f04f 0000 	mov.w	r0, #0
 8006eb6:	f380 8814 	msr	CONTROL, r0
 8006eba:	b662      	cpsie	i
 8006ebc:	b661      	cpsie	f
 8006ebe:	f3bf 8f4f 	dsb	sy
 8006ec2:	f3bf 8f6f 	isb	sy
 8006ec6:	df00      	svc	0
 8006ec8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006eca:	bf00      	nop
 8006ecc:	e000ed08 	.word	0xe000ed08

08006ed0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006ed0:	b580      	push	{r7, lr}
 8006ed2:	b084      	sub	sp, #16
 8006ed4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006ed6:	4b36      	ldr	r3, [pc, #216]	; (8006fb0 <xPortStartScheduler+0xe0>)
 8006ed8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	781b      	ldrb	r3, [r3, #0]
 8006ede:	b2db      	uxtb	r3, r3
 8006ee0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	22ff      	movs	r2, #255	; 0xff
 8006ee6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	b2db      	uxtb	r3, r3
 8006eee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006ef0:	78fb      	ldrb	r3, [r7, #3]
 8006ef2:	b2db      	uxtb	r3, r3
 8006ef4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006ef8:	b2da      	uxtb	r2, r3
 8006efa:	4b2e      	ldr	r3, [pc, #184]	; (8006fb4 <xPortStartScheduler+0xe4>)
 8006efc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006efe:	4b2e      	ldr	r3, [pc, #184]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f00:	2207      	movs	r2, #7
 8006f02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f04:	e009      	b.n	8006f1a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8006f06:	4b2c      	ldr	r3, [pc, #176]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	3b01      	subs	r3, #1
 8006f0c:	4a2a      	ldr	r2, [pc, #168]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006f10:	78fb      	ldrb	r3, [r7, #3]
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	005b      	lsls	r3, r3, #1
 8006f16:	b2db      	uxtb	r3, r3
 8006f18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006f1a:	78fb      	ldrb	r3, [r7, #3]
 8006f1c:	b2db      	uxtb	r3, r3
 8006f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f22:	2b80      	cmp	r3, #128	; 0x80
 8006f24:	d0ef      	beq.n	8006f06 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006f26:	4b24      	ldr	r3, [pc, #144]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f28:	681b      	ldr	r3, [r3, #0]
 8006f2a:	f1c3 0307 	rsb	r3, r3, #7
 8006f2e:	2b04      	cmp	r3, #4
 8006f30:	d00b      	beq.n	8006f4a <xPortStartScheduler+0x7a>
 8006f32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006f36:	b672      	cpsid	i
 8006f38:	f383 8811 	msr	BASEPRI, r3
 8006f3c:	f3bf 8f6f 	isb	sy
 8006f40:	f3bf 8f4f 	dsb	sy
 8006f44:	b662      	cpsie	i
 8006f46:	60bb      	str	r3, [r7, #8]
 8006f48:	e7fe      	b.n	8006f48 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006f4a:	4b1b      	ldr	r3, [pc, #108]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	021b      	lsls	r3, r3, #8
 8006f50:	4a19      	ldr	r2, [pc, #100]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f52:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006f54:	4b18      	ldr	r3, [pc, #96]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f56:	681b      	ldr	r3, [r3, #0]
 8006f58:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8006f5c:	4a16      	ldr	r2, [pc, #88]	; (8006fb8 <xPortStartScheduler+0xe8>)
 8006f5e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	b2da      	uxtb	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006f68:	4b14      	ldr	r3, [pc, #80]	; (8006fbc <xPortStartScheduler+0xec>)
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	4a13      	ldr	r2, [pc, #76]	; (8006fbc <xPortStartScheduler+0xec>)
 8006f6e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006f72:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006f74:	4b11      	ldr	r3, [pc, #68]	; (8006fbc <xPortStartScheduler+0xec>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	4a10      	ldr	r2, [pc, #64]	; (8006fbc <xPortStartScheduler+0xec>)
 8006f7a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8006f7e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006f80:	f000 f8d4 	bl	800712c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006f84:	4b0e      	ldr	r3, [pc, #56]	; (8006fc0 <xPortStartScheduler+0xf0>)
 8006f86:	2200      	movs	r2, #0
 8006f88:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006f8a:	f000 f8f3 	bl	8007174 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006f8e:	4b0d      	ldr	r3, [pc, #52]	; (8006fc4 <xPortStartScheduler+0xf4>)
 8006f90:	681b      	ldr	r3, [r3, #0]
 8006f92:	4a0c      	ldr	r2, [pc, #48]	; (8006fc4 <xPortStartScheduler+0xf4>)
 8006f94:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8006f98:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006f9a:	f7ff ff85 	bl	8006ea8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006f9e:	f7ff f89b 	bl	80060d8 <vTaskSwitchContext>
	prvTaskExitError();
 8006fa2:	f7ff ff3b 	bl	8006e1c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006fa6:	2300      	movs	r3, #0
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3710      	adds	r7, #16
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	e000e400 	.word	0xe000e400
 8006fb4:	20000f0c 	.word	0x20000f0c
 8006fb8:	20000f10 	.word	0x20000f10
 8006fbc:	e000ed20 	.word	0xe000ed20
 8006fc0:	20000008 	.word	0x20000008
 8006fc4:	e000ef34 	.word	0xe000ef34

08006fc8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006fc8:	b480      	push	{r7}
 8006fca:	b083      	sub	sp, #12
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006fd2:	b672      	cpsid	i
 8006fd4:	f383 8811 	msr	BASEPRI, r3
 8006fd8:	f3bf 8f6f 	isb	sy
 8006fdc:	f3bf 8f4f 	dsb	sy
 8006fe0:	b662      	cpsie	i
 8006fe2:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006fe4:	4b0f      	ldr	r3, [pc, #60]	; (8007024 <vPortEnterCritical+0x5c>)
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	3301      	adds	r3, #1
 8006fea:	4a0e      	ldr	r2, [pc, #56]	; (8007024 <vPortEnterCritical+0x5c>)
 8006fec:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006fee:	4b0d      	ldr	r3, [pc, #52]	; (8007024 <vPortEnterCritical+0x5c>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	2b01      	cmp	r3, #1
 8006ff4:	d110      	bne.n	8007018 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006ff6:	4b0c      	ldr	r3, [pc, #48]	; (8007028 <vPortEnterCritical+0x60>)
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	b2db      	uxtb	r3, r3
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	d00b      	beq.n	8007018 <vPortEnterCritical+0x50>
 8007000:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007004:	b672      	cpsid	i
 8007006:	f383 8811 	msr	BASEPRI, r3
 800700a:	f3bf 8f6f 	isb	sy
 800700e:	f3bf 8f4f 	dsb	sy
 8007012:	b662      	cpsie	i
 8007014:	603b      	str	r3, [r7, #0]
 8007016:	e7fe      	b.n	8007016 <vPortEnterCritical+0x4e>
	}
}
 8007018:	bf00      	nop
 800701a:	370c      	adds	r7, #12
 800701c:	46bd      	mov	sp, r7
 800701e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007022:	4770      	bx	lr
 8007024:	20000008 	.word	0x20000008
 8007028:	e000ed04 	.word	0xe000ed04

0800702c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007032:	4b12      	ldr	r3, [pc, #72]	; (800707c <vPortExitCritical+0x50>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d10b      	bne.n	8007052 <vPortExitCritical+0x26>
 800703a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800703e:	b672      	cpsid	i
 8007040:	f383 8811 	msr	BASEPRI, r3
 8007044:	f3bf 8f6f 	isb	sy
 8007048:	f3bf 8f4f 	dsb	sy
 800704c:	b662      	cpsie	i
 800704e:	607b      	str	r3, [r7, #4]
 8007050:	e7fe      	b.n	8007050 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8007052:	4b0a      	ldr	r3, [pc, #40]	; (800707c <vPortExitCritical+0x50>)
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	3b01      	subs	r3, #1
 8007058:	4a08      	ldr	r2, [pc, #32]	; (800707c <vPortExitCritical+0x50>)
 800705a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800705c:	4b07      	ldr	r3, [pc, #28]	; (800707c <vPortExitCritical+0x50>)
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d104      	bne.n	800706e <vPortExitCritical+0x42>
 8007064:	2300      	movs	r3, #0
 8007066:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007068:	683b      	ldr	r3, [r7, #0]
 800706a:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 800706e:	bf00      	nop
 8007070:	370c      	adds	r7, #12
 8007072:	46bd      	mov	sp, r7
 8007074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007078:	4770      	bx	lr
 800707a:	bf00      	nop
 800707c:	20000008 	.word	0x20000008

08007080 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007080:	f3ef 8009 	mrs	r0, PSP
 8007084:	f3bf 8f6f 	isb	sy
 8007088:	4b15      	ldr	r3, [pc, #84]	; (80070e0 <pxCurrentTCBConst>)
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	f01e 0f10 	tst.w	lr, #16
 8007090:	bf08      	it	eq
 8007092:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007096:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800709a:	6010      	str	r0, [r2, #0]
 800709c:	e92d 0009 	stmdb	sp!, {r0, r3}
 80070a0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80070a4:	b672      	cpsid	i
 80070a6:	f380 8811 	msr	BASEPRI, r0
 80070aa:	f3bf 8f4f 	dsb	sy
 80070ae:	f3bf 8f6f 	isb	sy
 80070b2:	b662      	cpsie	i
 80070b4:	f7ff f810 	bl	80060d8 <vTaskSwitchContext>
 80070b8:	f04f 0000 	mov.w	r0, #0
 80070bc:	f380 8811 	msr	BASEPRI, r0
 80070c0:	bc09      	pop	{r0, r3}
 80070c2:	6819      	ldr	r1, [r3, #0]
 80070c4:	6808      	ldr	r0, [r1, #0]
 80070c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070ca:	f01e 0f10 	tst.w	lr, #16
 80070ce:	bf08      	it	eq
 80070d0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80070d4:	f380 8809 	msr	PSP, r0
 80070d8:	f3bf 8f6f 	isb	sy
 80070dc:	4770      	bx	lr
 80070de:	bf00      	nop

080070e0 <pxCurrentTCBConst>:
 80070e0:	200008e0 	.word	0x200008e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80070e4:	bf00      	nop
 80070e6:	bf00      	nop

080070e8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80070e8:	b580      	push	{r7, lr}
 80070ea:	b082      	sub	sp, #8
 80070ec:	af00      	add	r7, sp, #0
	__asm volatile
 80070ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80070f2:	b672      	cpsid	i
 80070f4:	f383 8811 	msr	BASEPRI, r3
 80070f8:	f3bf 8f6f 	isb	sy
 80070fc:	f3bf 8f4f 	dsb	sy
 8007100:	b662      	cpsie	i
 8007102:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007104:	f7fe ff28 	bl	8005f58 <xTaskIncrementTick>
 8007108:	4603      	mov	r3, r0
 800710a:	2b00      	cmp	r3, #0
 800710c:	d003      	beq.n	8007116 <SysTick_Handler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800710e:	4b06      	ldr	r3, [pc, #24]	; (8007128 <SysTick_Handler+0x40>)
 8007110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007114:	601a      	str	r2, [r3, #0]
 8007116:	2300      	movs	r3, #0
 8007118:	603b      	str	r3, [r7, #0]
	__asm volatile
 800711a:	683b      	ldr	r3, [r7, #0]
 800711c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8007120:	bf00      	nop
 8007122:	3708      	adds	r7, #8
 8007124:	46bd      	mov	sp, r7
 8007126:	bd80      	pop	{r7, pc}
 8007128:	e000ed04 	.word	0xe000ed04

0800712c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800712c:	b480      	push	{r7}
 800712e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007130:	4b0b      	ldr	r3, [pc, #44]	; (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007132:	2200      	movs	r2, #0
 8007134:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007136:	4b0b      	ldr	r3, [pc, #44]	; (8007164 <vPortSetupTimerInterrupt+0x38>)
 8007138:	2200      	movs	r2, #0
 800713a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800713c:	4b0a      	ldr	r3, [pc, #40]	; (8007168 <vPortSetupTimerInterrupt+0x3c>)
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	4a0a      	ldr	r2, [pc, #40]	; (800716c <vPortSetupTimerInterrupt+0x40>)
 8007142:	fba2 2303 	umull	r2, r3, r2, r3
 8007146:	099b      	lsrs	r3, r3, #6
 8007148:	4a09      	ldr	r2, [pc, #36]	; (8007170 <vPortSetupTimerInterrupt+0x44>)
 800714a:	3b01      	subs	r3, #1
 800714c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800714e:	4b04      	ldr	r3, [pc, #16]	; (8007160 <vPortSetupTimerInterrupt+0x34>)
 8007150:	2207      	movs	r2, #7
 8007152:	601a      	str	r2, [r3, #0]
}
 8007154:	bf00      	nop
 8007156:	46bd      	mov	sp, r7
 8007158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800715c:	4770      	bx	lr
 800715e:	bf00      	nop
 8007160:	e000e010 	.word	0xe000e010
 8007164:	e000e018 	.word	0xe000e018
 8007168:	20000000 	.word	0x20000000
 800716c:	10624dd3 	.word	0x10624dd3
 8007170:	e000e014 	.word	0xe000e014

08007174 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007174:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8007184 <vPortEnableVFP+0x10>
 8007178:	6801      	ldr	r1, [r0, #0]
 800717a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800717e:	6001      	str	r1, [r0, #0]
 8007180:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007182:	bf00      	nop
 8007184:	e000ed88 	.word	0xe000ed88

08007188 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007188:	b480      	push	{r7}
 800718a:	b085      	sub	sp, #20
 800718c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800718e:	f3ef 8305 	mrs	r3, IPSR
 8007192:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	2b0f      	cmp	r3, #15
 8007198:	d915      	bls.n	80071c6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800719a:	4a18      	ldr	r2, [pc, #96]	; (80071fc <vPortValidateInterruptPriority+0x74>)
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	4413      	add	r3, r2
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80071a4:	4b16      	ldr	r3, [pc, #88]	; (8007200 <vPortValidateInterruptPriority+0x78>)
 80071a6:	781b      	ldrb	r3, [r3, #0]
 80071a8:	7afa      	ldrb	r2, [r7, #11]
 80071aa:	429a      	cmp	r2, r3
 80071ac:	d20b      	bcs.n	80071c6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80071ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071b2:	b672      	cpsid	i
 80071b4:	f383 8811 	msr	BASEPRI, r3
 80071b8:	f3bf 8f6f 	isb	sy
 80071bc:	f3bf 8f4f 	dsb	sy
 80071c0:	b662      	cpsie	i
 80071c2:	607b      	str	r3, [r7, #4]
 80071c4:	e7fe      	b.n	80071c4 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80071c6:	4b0f      	ldr	r3, [pc, #60]	; (8007204 <vPortValidateInterruptPriority+0x7c>)
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80071ce:	4b0e      	ldr	r3, [pc, #56]	; (8007208 <vPortValidateInterruptPriority+0x80>)
 80071d0:	681b      	ldr	r3, [r3, #0]
 80071d2:	429a      	cmp	r2, r3
 80071d4:	d90b      	bls.n	80071ee <vPortValidateInterruptPriority+0x66>
 80071d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071da:	b672      	cpsid	i
 80071dc:	f383 8811 	msr	BASEPRI, r3
 80071e0:	f3bf 8f6f 	isb	sy
 80071e4:	f3bf 8f4f 	dsb	sy
 80071e8:	b662      	cpsie	i
 80071ea:	603b      	str	r3, [r7, #0]
 80071ec:	e7fe      	b.n	80071ec <vPortValidateInterruptPriority+0x64>
	}
 80071ee:	bf00      	nop
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	e000e3f0 	.word	0xe000e3f0
 8007200:	20000f0c 	.word	0x20000f0c
 8007204:	e000ed0c 	.word	0xe000ed0c
 8007208:	20000f10 	.word	0x20000f10

0800720c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	; 0x28
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007214:	2300      	movs	r3, #0
 8007216:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007218:	f7fe fde2 	bl	8005de0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800721c:	4b5a      	ldr	r3, [pc, #360]	; (8007388 <pvPortMalloc+0x17c>)
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	2b00      	cmp	r3, #0
 8007222:	d101      	bne.n	8007228 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007224:	f000 f916 	bl	8007454 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007228:	4b58      	ldr	r3, [pc, #352]	; (800738c <pvPortMalloc+0x180>)
 800722a:	681a      	ldr	r2, [r3, #0]
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	4013      	ands	r3, r2
 8007230:	2b00      	cmp	r3, #0
 8007232:	f040 8090 	bne.w	8007356 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2b00      	cmp	r3, #0
 800723a:	d01e      	beq.n	800727a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800723c:	2208      	movs	r2, #8
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	4413      	add	r3, r2
 8007242:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f003 0307 	and.w	r3, r3, #7
 800724a:	2b00      	cmp	r3, #0
 800724c:	d015      	beq.n	800727a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	f023 0307 	bic.w	r3, r3, #7
 8007254:	3308      	adds	r3, #8
 8007256:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f003 0307 	and.w	r3, r3, #7
 800725e:	2b00      	cmp	r3, #0
 8007260:	d00b      	beq.n	800727a <pvPortMalloc+0x6e>
 8007262:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007266:	b672      	cpsid	i
 8007268:	f383 8811 	msr	BASEPRI, r3
 800726c:	f3bf 8f6f 	isb	sy
 8007270:	f3bf 8f4f 	dsb	sy
 8007274:	b662      	cpsie	i
 8007276:	617b      	str	r3, [r7, #20]
 8007278:	e7fe      	b.n	8007278 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2b00      	cmp	r3, #0
 800727e:	d06a      	beq.n	8007356 <pvPortMalloc+0x14a>
 8007280:	4b43      	ldr	r3, [pc, #268]	; (8007390 <pvPortMalloc+0x184>)
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	687a      	ldr	r2, [r7, #4]
 8007286:	429a      	cmp	r2, r3
 8007288:	d865      	bhi.n	8007356 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800728a:	4b42      	ldr	r3, [pc, #264]	; (8007394 <pvPortMalloc+0x188>)
 800728c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800728e:	4b41      	ldr	r3, [pc, #260]	; (8007394 <pvPortMalloc+0x188>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007294:	e004      	b.n	80072a0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007298:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800729a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80072a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072a2:	685b      	ldr	r3, [r3, #4]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	429a      	cmp	r2, r3
 80072a8:	d903      	bls.n	80072b2 <pvPortMalloc+0xa6>
 80072aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	d1f1      	bne.n	8007296 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 80072b2:	4b35      	ldr	r3, [pc, #212]	; (8007388 <pvPortMalloc+0x17c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d04c      	beq.n	8007356 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 80072bc:	6a3b      	ldr	r3, [r7, #32]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2208      	movs	r2, #8
 80072c2:	4413      	add	r3, r2
 80072c4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80072c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	6a3b      	ldr	r3, [r7, #32]
 80072cc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80072ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072d0:	685a      	ldr	r2, [r3, #4]
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	1ad2      	subs	r2, r2, r3
 80072d6:	2308      	movs	r3, #8
 80072d8:	005b      	lsls	r3, r3, #1
 80072da:	429a      	cmp	r2, r3
 80072dc:	d920      	bls.n	8007320 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80072de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	4413      	add	r3, r2
 80072e4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80072e6:	69bb      	ldr	r3, [r7, #24]
 80072e8:	f003 0307 	and.w	r3, r3, #7
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <pvPortMalloc+0xfc>
 80072f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80072f4:	b672      	cpsid	i
 80072f6:	f383 8811 	msr	BASEPRI, r3
 80072fa:	f3bf 8f6f 	isb	sy
 80072fe:	f3bf 8f4f 	dsb	sy
 8007302:	b662      	cpsie	i
 8007304:	613b      	str	r3, [r7, #16]
 8007306:	e7fe      	b.n	8007306 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800730a:	685a      	ldr	r2, [r3, #4]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	1ad2      	subs	r2, r2, r3
 8007310:	69bb      	ldr	r3, [r7, #24]
 8007312:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800731a:	69b8      	ldr	r0, [r7, #24]
 800731c:	f000 f8fc 	bl	8007518 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007320:	4b1b      	ldr	r3, [pc, #108]	; (8007390 <pvPortMalloc+0x184>)
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	1ad3      	subs	r3, r2, r3
 800732a:	4a19      	ldr	r2, [pc, #100]	; (8007390 <pvPortMalloc+0x184>)
 800732c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800732e:	4b18      	ldr	r3, [pc, #96]	; (8007390 <pvPortMalloc+0x184>)
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	4b19      	ldr	r3, [pc, #100]	; (8007398 <pvPortMalloc+0x18c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d203      	bcs.n	8007342 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800733a:	4b15      	ldr	r3, [pc, #84]	; (8007390 <pvPortMalloc+0x184>)
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a16      	ldr	r2, [pc, #88]	; (8007398 <pvPortMalloc+0x18c>)
 8007340:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007344:	685a      	ldr	r2, [r3, #4]
 8007346:	4b11      	ldr	r3, [pc, #68]	; (800738c <pvPortMalloc+0x180>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	431a      	orrs	r2, r3
 800734c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800734e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007350:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007352:	2200      	movs	r2, #0
 8007354:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007356:	f7fe fd51 	bl	8005dfc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	f003 0307 	and.w	r3, r3, #7
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00b      	beq.n	800737c <pvPortMalloc+0x170>
 8007364:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007368:	b672      	cpsid	i
 800736a:	f383 8811 	msr	BASEPRI, r3
 800736e:	f3bf 8f6f 	isb	sy
 8007372:	f3bf 8f4f 	dsb	sy
 8007376:	b662      	cpsie	i
 8007378:	60fb      	str	r3, [r7, #12]
 800737a:	e7fe      	b.n	800737a <pvPortMalloc+0x16e>
	return pvReturn;
 800737c:	69fb      	ldr	r3, [r7, #28]
}
 800737e:	4618      	mov	r0, r3
 8007380:	3728      	adds	r7, #40	; 0x28
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
 8007386:	bf00      	nop
 8007388:	20004b1c 	.word	0x20004b1c
 800738c:	20004b28 	.word	0x20004b28
 8007390:	20004b20 	.word	0x20004b20
 8007394:	20004b14 	.word	0x20004b14
 8007398:	20004b24 	.word	0x20004b24

0800739c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b086      	sub	sp, #24
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d04a      	beq.n	8007444 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 80073ae:	2308      	movs	r3, #8
 80073b0:	425b      	negs	r3, r3
 80073b2:	697a      	ldr	r2, [r7, #20]
 80073b4:	4413      	add	r3, r2
 80073b6:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80073b8:	697b      	ldr	r3, [r7, #20]
 80073ba:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	4b22      	ldr	r3, [pc, #136]	; (800744c <vPortFree+0xb0>)
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	4013      	ands	r3, r2
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10b      	bne.n	80073e2 <vPortFree+0x46>
 80073ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ce:	b672      	cpsid	i
 80073d0:	f383 8811 	msr	BASEPRI, r3
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	f3bf 8f4f 	dsb	sy
 80073dc:	b662      	cpsie	i
 80073de:	60fb      	str	r3, [r7, #12]
 80073e0:	e7fe      	b.n	80073e0 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80073e2:	693b      	ldr	r3, [r7, #16]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d00b      	beq.n	8007402 <vPortFree+0x66>
 80073ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80073ee:	b672      	cpsid	i
 80073f0:	f383 8811 	msr	BASEPRI, r3
 80073f4:	f3bf 8f6f 	isb	sy
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	b662      	cpsie	i
 80073fe:	60bb      	str	r3, [r7, #8]
 8007400:	e7fe      	b.n	8007400 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007402:	693b      	ldr	r3, [r7, #16]
 8007404:	685a      	ldr	r2, [r3, #4]
 8007406:	4b11      	ldr	r3, [pc, #68]	; (800744c <vPortFree+0xb0>)
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	4013      	ands	r3, r2
 800740c:	2b00      	cmp	r3, #0
 800740e:	d019      	beq.n	8007444 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007410:	693b      	ldr	r3, [r7, #16]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	2b00      	cmp	r3, #0
 8007416:	d115      	bne.n	8007444 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007418:	693b      	ldr	r3, [r7, #16]
 800741a:	685a      	ldr	r2, [r3, #4]
 800741c:	4b0b      	ldr	r3, [pc, #44]	; (800744c <vPortFree+0xb0>)
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	43db      	mvns	r3, r3
 8007422:	401a      	ands	r2, r3
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007428:	f7fe fcda 	bl	8005de0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	4b07      	ldr	r3, [pc, #28]	; (8007450 <vPortFree+0xb4>)
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	4413      	add	r3, r2
 8007436:	4a06      	ldr	r2, [pc, #24]	; (8007450 <vPortFree+0xb4>)
 8007438:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800743a:	6938      	ldr	r0, [r7, #16]
 800743c:	f000 f86c 	bl	8007518 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8007440:	f7fe fcdc 	bl	8005dfc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007444:	bf00      	nop
 8007446:	3718      	adds	r7, #24
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20004b28 	.word	0x20004b28
 8007450:	20004b20 	.word	0x20004b20

08007454 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007454:	b480      	push	{r7}
 8007456:	b085      	sub	sp, #20
 8007458:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800745a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800745e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007460:	4b27      	ldr	r3, [pc, #156]	; (8007500 <prvHeapInit+0xac>)
 8007462:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	f003 0307 	and.w	r3, r3, #7
 800746a:	2b00      	cmp	r3, #0
 800746c:	d00c      	beq.n	8007488 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	3307      	adds	r3, #7
 8007472:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	f023 0307 	bic.w	r3, r3, #7
 800747a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800747c:	68ba      	ldr	r2, [r7, #8]
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	4a1f      	ldr	r2, [pc, #124]	; (8007500 <prvHeapInit+0xac>)
 8007484:	4413      	add	r3, r2
 8007486:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800748c:	4a1d      	ldr	r2, [pc, #116]	; (8007504 <prvHeapInit+0xb0>)
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007492:	4b1c      	ldr	r3, [pc, #112]	; (8007504 <prvHeapInit+0xb0>)
 8007494:	2200      	movs	r2, #0
 8007496:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	68ba      	ldr	r2, [r7, #8]
 800749c:	4413      	add	r3, r2
 800749e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 80074a0:	2208      	movs	r2, #8
 80074a2:	68fb      	ldr	r3, [r7, #12]
 80074a4:	1a9b      	subs	r3, r3, r2
 80074a6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f023 0307 	bic.w	r3, r3, #7
 80074ae:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	4a15      	ldr	r2, [pc, #84]	; (8007508 <prvHeapInit+0xb4>)
 80074b4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80074b6:	4b14      	ldr	r3, [pc, #80]	; (8007508 <prvHeapInit+0xb4>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2200      	movs	r2, #0
 80074bc:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80074be:	4b12      	ldr	r3, [pc, #72]	; (8007508 <prvHeapInit+0xb4>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2200      	movs	r2, #0
 80074c4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	68fa      	ldr	r2, [r7, #12]
 80074ce:	1ad2      	subs	r2, r2, r3
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80074d4:	4b0c      	ldr	r3, [pc, #48]	; (8007508 <prvHeapInit+0xb4>)
 80074d6:	681a      	ldr	r2, [r3, #0]
 80074d8:	683b      	ldr	r3, [r7, #0]
 80074da:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074dc:	683b      	ldr	r3, [r7, #0]
 80074de:	685b      	ldr	r3, [r3, #4]
 80074e0:	4a0a      	ldr	r2, [pc, #40]	; (800750c <prvHeapInit+0xb8>)
 80074e2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80074e4:	683b      	ldr	r3, [r7, #0]
 80074e6:	685b      	ldr	r3, [r3, #4]
 80074e8:	4a09      	ldr	r2, [pc, #36]	; (8007510 <prvHeapInit+0xbc>)
 80074ea:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80074ec:	4b09      	ldr	r3, [pc, #36]	; (8007514 <prvHeapInit+0xc0>)
 80074ee:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80074f2:	601a      	str	r2, [r3, #0]
}
 80074f4:	bf00      	nop
 80074f6:	3714      	adds	r7, #20
 80074f8:	46bd      	mov	sp, r7
 80074fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fe:	4770      	bx	lr
 8007500:	20000f14 	.word	0x20000f14
 8007504:	20004b14 	.word	0x20004b14
 8007508:	20004b1c 	.word	0x20004b1c
 800750c:	20004b24 	.word	0x20004b24
 8007510:	20004b20 	.word	0x20004b20
 8007514:	20004b28 	.word	0x20004b28

08007518 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007518:	b480      	push	{r7}
 800751a:	b085      	sub	sp, #20
 800751c:	af00      	add	r7, sp, #0
 800751e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8007520:	4b28      	ldr	r3, [pc, #160]	; (80075c4 <prvInsertBlockIntoFreeList+0xac>)
 8007522:	60fb      	str	r3, [r7, #12]
 8007524:	e002      	b.n	800752c <prvInsertBlockIntoFreeList+0x14>
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	60fb      	str	r3, [r7, #12]
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	687a      	ldr	r2, [r7, #4]
 8007532:	429a      	cmp	r2, r3
 8007534:	d8f7      	bhi.n	8007526 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	685b      	ldr	r3, [r3, #4]
 800753e:	68ba      	ldr	r2, [r7, #8]
 8007540:	4413      	add	r3, r2
 8007542:	687a      	ldr	r2, [r7, #4]
 8007544:	429a      	cmp	r2, r3
 8007546:	d108      	bne.n	800755a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	685a      	ldr	r2, [r3, #4]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	441a      	add	r2, r3
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	685b      	ldr	r3, [r3, #4]
 8007562:	68ba      	ldr	r2, [r7, #8]
 8007564:	441a      	add	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	681b      	ldr	r3, [r3, #0]
 800756a:	429a      	cmp	r2, r3
 800756c:	d118      	bne.n	80075a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	681a      	ldr	r2, [r3, #0]
 8007572:	4b15      	ldr	r3, [pc, #84]	; (80075c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	429a      	cmp	r2, r3
 8007578:	d00d      	beq.n	8007596 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	685b      	ldr	r3, [r3, #4]
 8007584:	441a      	add	r2, r3
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	681a      	ldr	r2, [r3, #0]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	601a      	str	r2, [r3, #0]
 8007594:	e008      	b.n	80075a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007596:	4b0c      	ldr	r3, [pc, #48]	; (80075c8 <prvInsertBlockIntoFreeList+0xb0>)
 8007598:	681a      	ldr	r2, [r3, #0]
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	601a      	str	r2, [r3, #0]
 800759e:	e003      	b.n	80075a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	681a      	ldr	r2, [r3, #0]
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80075a8:	68fa      	ldr	r2, [r7, #12]
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	429a      	cmp	r2, r3
 80075ae:	d002      	beq.n	80075b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	687a      	ldr	r2, [r7, #4]
 80075b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80075b6:	bf00      	nop
 80075b8:	3714      	adds	r7, #20
 80075ba:	46bd      	mov	sp, r7
 80075bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c0:	4770      	bx	lr
 80075c2:	bf00      	nop
 80075c4:	20004b14 	.word	0x20004b14
 80075c8:	20004b1c 	.word	0x20004b1c

080075cc <__libc_init_array>:
 80075cc:	b570      	push	{r4, r5, r6, lr}
 80075ce:	4e0d      	ldr	r6, [pc, #52]	; (8007604 <__libc_init_array+0x38>)
 80075d0:	4c0d      	ldr	r4, [pc, #52]	; (8007608 <__libc_init_array+0x3c>)
 80075d2:	1ba4      	subs	r4, r4, r6
 80075d4:	10a4      	asrs	r4, r4, #2
 80075d6:	2500      	movs	r5, #0
 80075d8:	42a5      	cmp	r5, r4
 80075da:	d109      	bne.n	80075f0 <__libc_init_array+0x24>
 80075dc:	4e0b      	ldr	r6, [pc, #44]	; (800760c <__libc_init_array+0x40>)
 80075de:	4c0c      	ldr	r4, [pc, #48]	; (8007610 <__libc_init_array+0x44>)
 80075e0:	f000 f82c 	bl	800763c <_init>
 80075e4:	1ba4      	subs	r4, r4, r6
 80075e6:	10a4      	asrs	r4, r4, #2
 80075e8:	2500      	movs	r5, #0
 80075ea:	42a5      	cmp	r5, r4
 80075ec:	d105      	bne.n	80075fa <__libc_init_array+0x2e>
 80075ee:	bd70      	pop	{r4, r5, r6, pc}
 80075f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075f4:	4798      	blx	r3
 80075f6:	3501      	adds	r5, #1
 80075f8:	e7ee      	b.n	80075d8 <__libc_init_array+0xc>
 80075fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075fe:	4798      	blx	r3
 8007600:	3501      	adds	r5, #1
 8007602:	e7f2      	b.n	80075ea <__libc_init_array+0x1e>
 8007604:	080077d0 	.word	0x080077d0
 8007608:	080077d0 	.word	0x080077d0
 800760c:	080077d0 	.word	0x080077d0
 8007610:	080077d4 	.word	0x080077d4

08007614 <memcpy>:
 8007614:	b510      	push	{r4, lr}
 8007616:	1e43      	subs	r3, r0, #1
 8007618:	440a      	add	r2, r1
 800761a:	4291      	cmp	r1, r2
 800761c:	d100      	bne.n	8007620 <memcpy+0xc>
 800761e:	bd10      	pop	{r4, pc}
 8007620:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007624:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007628:	e7f7      	b.n	800761a <memcpy+0x6>

0800762a <memset>:
 800762a:	4402      	add	r2, r0
 800762c:	4603      	mov	r3, r0
 800762e:	4293      	cmp	r3, r2
 8007630:	d100      	bne.n	8007634 <memset+0xa>
 8007632:	4770      	bx	lr
 8007634:	f803 1b01 	strb.w	r1, [r3], #1
 8007638:	e7f9      	b.n	800762e <memset+0x4>
	...

0800763c <_init>:
 800763c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800763e:	bf00      	nop
 8007640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007642:	bc08      	pop	{r3}
 8007644:	469e      	mov	lr, r3
 8007646:	4770      	bx	lr

08007648 <_fini>:
 8007648:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800764a:	bf00      	nop
 800764c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800764e:	bc08      	pop	{r3}
 8007650:	469e      	mov	lr, r3
 8007652:	4770      	bx	lr
