
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.122321                       # Number of seconds simulated
sim_ticks                                122321131500                       # Number of ticks simulated
final_tick                               122321131500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 927364                       # Simulator instruction rate (inst/s)
host_op_rate                                   985886                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2596879078                       # Simulator tick rate (ticks/s)
host_mem_usage                                 669852                       # Number of bytes of host memory used
host_seconds                                    47.10                       # Real time elapsed on the host
sim_insts                                    43681711                       # Number of instructions simulated
sim_ops                                      46438296                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         121104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        5138720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5259824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       121104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121104                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       346528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          346528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            7569                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          321170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              328739                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        21658                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              21658                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            990050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          42010076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              43000125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       990050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           990050                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        2832937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              2832937                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        2832937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           990050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         42010076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             45833062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     15131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      7569.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    318352.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008398318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          853                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          853                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              698507                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              14396                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      328739                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      21658                       # Number of write requests accepted
system.mem_ctrls.readBursts                    328739                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21658                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               20858944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  180352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  966336                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5259824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               346528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   2818                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6527                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             62215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             22237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              6909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               879                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              723                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            29280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               281                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                26                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               240                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3198                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              258                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              239                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  122321053500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                328739                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                21658                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  325850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45053                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    484.402992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   294.276596                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   391.826254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11576     25.69%     25.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         7264     16.12%     41.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3173      7.04%     48.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2372      5.26%     54.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3142      6.97%     61.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2964      6.58%     67.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1740      3.86%     71.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1128      2.50%     74.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        11694     25.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45053                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          853                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     381.105510                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    219.270919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    416.090685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           409     47.95%     47.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          202     23.68%     71.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          152     17.82%     89.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023           47      5.51%     94.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279           15      1.76%     96.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            8      0.94%     97.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            7      0.82%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047            6      0.70%     99.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            3      0.35%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559            2      0.23%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.12%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5375            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           853                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          853                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.701055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.685801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.715989                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              125     14.65%     14.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      1.06%     15.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              715     83.82%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.47%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           853                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       121104                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      5093632                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       241584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 990049.703717791359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 41641472.225917071104                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1974998.081177821616                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         7569                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       321170                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        21658                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst    246405000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  11463730000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2898486627750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     32554.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35693.65                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 133829837.83                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                   5599116250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             11710135000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                 1629605000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17179.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35929.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       170.53                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.90                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     43.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      2.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.33                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   282270                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   13691                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.61                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     349092.75                       # Average gap between requests
system.mem_ctrls.pageHitRate                    86.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                204132600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                108487665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy              1251863340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               74489400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         9048730080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           4606806120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            354444480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     32541004740                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     12543054240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2629344180                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            63372237045                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            518.080860                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         111273007750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    530897500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3827720000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   7247383250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  32664206500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    6689288250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  71361636000                       # Time in different power states
system.mem_ctrls_1.actEnergy                117588660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 62488470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              1075212600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4327380                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6482608080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           3152004810                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            342961440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     22837246080                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      9495408480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      10536823260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            54113090040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            442.385460                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         114501364000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    580971000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2742220000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  39692172250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  24727616250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    4496534750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  50081617250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        244642263                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681711                       # Number of instructions committed
system.cpu.committedOps                      46438296                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36551152                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36551152                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405820                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331323                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328399                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199997                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019318                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  244642263                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367985     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019302     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.937681                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            14162918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1311122                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             10.802136                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            258500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.937681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           59                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         114614466                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        114614466                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      7842346                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7842346                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      4818990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4818990                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data     12661336                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         12661336                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     12661336                       # number of overall hits
system.cpu.dcache.overall_hits::total        12661336                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1267713                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1267713                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data        43409                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        43409                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data      1311122                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1311122                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1311122                       # number of overall misses
system.cpu.dcache.overall_misses::total       1311122                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  40110917000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  40110917000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1305454500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1305454500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  41416371500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41416371500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41416371500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41416371500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9110059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862399                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13972458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13972458                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.139155                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.139155                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008927                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008927                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.093836                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.093836                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.093836                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.093836                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31640.376805                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31640.376805                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30073.360363                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30073.360363                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 31588.495579                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 31588.495579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 31588.495579                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 31588.495579                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       788047                       # number of writebacks
system.cpu.dcache.writebacks::total            788047                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1267713                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1267713                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        43409                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        43409                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data      1311122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1311122                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1311122                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1311122                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  38843204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  38843204000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1262045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1262045500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  40105249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  40105249500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40105249500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40105249500                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.139155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.139155                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008927                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.093836                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.093836                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.093836                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.093836                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30640.376805                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30640.376805                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29073.360363                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29073.360363                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 30588.495579                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30588.495579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30588.495579                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30588.495579                       # average overall mshr miss latency
system.cpu.dcache.replacements                1310866                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.977674                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43814015                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1978267                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             22.147675                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.977674                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999826                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45792282                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45792282                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst     41835748                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        41835748                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst     41835748                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         41835748                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     41835748                       # number of overall hits
system.cpu.icache.overall_hits::total        41835748                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1978267                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1978267                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst      1978267                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1978267                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1978267                       # number of overall misses
system.cpu.icache.overall_misses::total       1978267                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  26279426500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  26279426500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst  26279426500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  26279426500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  26279426500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  26279426500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814015                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst     43814015                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814015                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     43814015                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814015                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.045151                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.045151                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.045151                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.045151                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.045151                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13284.064537                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13284.064537                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13284.064537                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13284.064537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13284.064537                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13284.064537                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1978139                       # number of writebacks
system.cpu.icache.writebacks::total           1978139                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1978267                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1978267                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1978267                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1978267                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  24301159500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  24301159500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  24301159500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  24301159500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  24301159500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  24301159500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.045151                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.045151                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.045151                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12284.064537                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12284.064537                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12284.064537                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12284.064537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12284.064537                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12284.064537                       # average overall mshr miss latency
system.cpu.icache.replacements                1978139                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.530238                       # Cycle average of tags in use
system.l2.tags.total_refs                     6566636                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    337545                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     19.454105                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      57.631517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        87.409092                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       878.489628                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.056281                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.085360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.857900                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999541                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          629                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 105424745                       # Number of tag accesses
system.l2.tags.data_accesses                105424745                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       788047                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           788047                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks      1967695                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1967695                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data             37438                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 37438                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst        1970698                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1970698                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data        952514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            952514                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst              1970698                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               989952                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2960650                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             1970698                       # number of overall hits
system.l2.overall_hits::.cpu.data              989952                       # number of overall hits
system.l2.overall_hits::total                 2960650                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data            5971                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5971                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         7569                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7569                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data       315199                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          315199                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               7569                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             321170                       # number of demand (read+write) misses
system.l2.demand_misses::total                 328739                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              7569                       # number of overall misses
system.l2.overall_misses::.cpu.data            321170                       # number of overall misses
system.l2.overall_misses::total                328739                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data    803833000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     803833000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst    630987000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    630987000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data  26940190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  26940190000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst    630987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27744023000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28375010000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    630987000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27744023000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28375010000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       788047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       788047                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks      1967695                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1967695                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data         43409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             43409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst      1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1978267                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data      1267713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1267713                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst          1978267                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1311122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3289389                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         1978267                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1311122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3289389                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.137552                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.137552                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.003826                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003826                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.248636                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.248636                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.003826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.244958                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.099939                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.003826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.244958                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.099939                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 134622.843745                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 134622.843745                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 83364.645264                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83364.645264                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85470.417102                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85470.417102                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 83364.645264                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86384.229536                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86314.705587                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 83364.645264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86384.229536                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86314.705587                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               21658                       # number of writebacks
system.l2.writebacks::total                     21658                       # number of writebacks
system.l2.CleanEvict_mshr_misses::.writebacks         1314                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1314                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu.data         5971                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5971                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         7569                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7569                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       315199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       315199                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          7569                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        321170                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            328739                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         7569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       321170                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           328739                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    744123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    744123000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    555297000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    555297000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  23788200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  23788200000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst    555297000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24532323000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25087620000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    555297000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24532323000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25087620000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.137552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.137552                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.003826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003826                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.248636                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.248636                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.003826                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.244958                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.099939                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.003826                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.244958                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.099939                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 124622.843745                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 124622.843745                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 73364.645264                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73364.645264                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75470.417102                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75470.417102                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 73364.645264                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 76384.229536                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76314.705587                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 73364.645264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 76384.229536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 76314.705587                       # average overall mshr miss latency
system.l2.replacements                         336521                       # number of replacements
system.membus.snoop_filter.tot_requests        656358                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       327619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             322768                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        21658                       # Transaction distribution
system.membus.trans_dist::CleanEvict           305961                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5971                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5971                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        322768                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       985097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 985097                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5606352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5606352                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            328739                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  328739    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              328739                       # Request fanout histogram
system.membus.reqLayer0.occupancy           679091000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          748071000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6578394                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3289006                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        10444                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          10216                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        10216                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 122321131500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3245980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1978139                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          837682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            43409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           43409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1978267                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1267713                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      5934673                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3933110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9867783                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     63302496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     33586704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               96889200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          336521                       # Total snoops (count)
system.tol2bus.snoopTraffic                    346528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3625910                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.075271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3605249     99.43%     99.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  20661      0.57%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3625910                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4672290000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1978267000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1311122000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
