
---------- Begin Simulation Statistics ----------
final_tick                               151051362500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1392                       # Simulator instruction rate (inst/s)
host_mem_usage                               29622744                       # Number of bytes of host memory used
host_op_rate                                     1428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 95264.49                       # Real time elapsed on the host
host_tick_rate                                 524863                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132633945                       # Number of instructions simulated
sim_ops                                     136078325                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050001                       # Number of seconds simulated
sim_ticks                                 50000782500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.390600                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313241                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399590                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24601                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389226                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9738                       # Number of indirect misses.
system.cpu.branchPred.lookups                  690645                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119319                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6154                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3918880                       # Number of instructions committed
system.cpu.committedOps                       4323069                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.312785                       # CPI: cycles per instruction
system.cpu.discardedOps                         70662                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2209548                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            956598                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           445975                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7825007                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.301861                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4314                       # number of quiesce instructions executed
system.cpu.numCycles                         12982408                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4314                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2613680     60.46%     60.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13442      0.31%     60.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                1037484     24.00%     84.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                658463     15.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4323069                       # Class of committed instruction
system.cpu.quiesceCycles                     67018844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5157401                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           88                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15206                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1762529                       # Transaction distribution
system.membus.trans_dist::ReadResp            1767943                       # Transaction distribution
system.membus.trans_dist::WriteReq             726888                       # Transaction distribution
system.membus.trans_dist::WriteResp            726888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5052                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2459                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2256                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2257                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            295                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5119                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          725                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21802                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       112563                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4888398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4888398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5001686                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        18880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        18880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         7552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       787840                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       927730                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157373510                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2501464                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000054                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007319                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2501330     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     134      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2501464                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5844803955                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92179499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              965513                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17047500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91773153                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10478836936                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1481750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1531246                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1531246                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3711681                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3711680                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1636                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       165596                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9590429                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9764217                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        78848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        33792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       112640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10485853                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2573                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39798                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51523                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4918376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5639272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2649536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153446880                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156227488                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1261568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       540672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1802240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166704474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17798827875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.6                       # Network utilization (%)
system.acctest.local_bus.numRequests         11319868                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          718                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14637546614                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8313866000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2113536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       720896                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       540672                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1261568                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       589824                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       180224                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        16896                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       197120                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14417694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10813271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     14417694                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     42270058                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14417694                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10813271                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     25230965                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14417694                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621399                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     25230965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     25230965                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     67501024                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       540672                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1261568                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1802240                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       540672                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       185900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       726572                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        16896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1261568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1278464                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       540672                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5819                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       546491                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10813271                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     25230965                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       36044236                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10813271                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3717942                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14531213                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10813271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     36044236                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3717942                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      50575448                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1758119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1758119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       686080                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4708352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        22528                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5830                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4888398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4197480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150667264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2920250                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2920250    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2920250                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6275985580                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9476600000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99069472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2649536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104405984                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2686976                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2231400                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4918376                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24767368                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        82798                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24934134                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       671744                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        69768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       741512                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1981358432                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     53738679                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     52989891                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088087001                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53738679                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44627302                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98365981                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2035097111                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98365981                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     52989891                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2186452982                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212533248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40370176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253427712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118554624                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113076704                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    231631328                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53133312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1261568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54411264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29638656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3533647                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33172303                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10485596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4250598438                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    807390884                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5068474918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2371055373                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2261498688                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4632554061                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10485596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6621653811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3068889572                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9701028979                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      1556608                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma       131072                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total      1687680                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       655360                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       524288                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total      1179648                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       389152                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       393248                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0       262144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma        16384                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       278528                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     31131673                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2621399                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     33753072                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13106995                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10485596                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23592591                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     44238668                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13106995                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     57345663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0      2032128                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       524288                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total      2556416                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       524288                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma      1048576                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       508032                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       524416                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0       131072                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        32768                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40641924                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10485596                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51127520                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10485596                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20971192                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31456788                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51127520                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20971192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10485596                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82584308                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        18880                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         7552                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26432                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        18880                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        18880                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          295                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          118                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          413                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       377594                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       151038                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         528632                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       377594                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       377594                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       377594                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       151038                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        528632                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110297088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       185900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         464512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112982292                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       323328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40370176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       720896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44232448                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1723392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7258                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1765377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5052                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       630784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        11264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             691132                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10485596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30209607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2205907238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3717942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9290095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2259610477                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6466459                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     53738679                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2621399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    807390884                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     14417694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            884635115                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6466459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10485596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     83948286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2621399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3013298122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     14417694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3717942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9290095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3144245593                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5047.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      8076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     65604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2352570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     11264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7228.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000383543750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2835                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2835                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3148923                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             732898                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1765376                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     691132                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1765376                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   691132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1751                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43195                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59396734805                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8818125000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105691891055                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33678.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59928.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4356                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1643808                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  640972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    11                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1765365                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               691132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1516985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48812                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  13999                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13674                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.234940                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.115758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.186220                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6609      3.89%      3.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4446      2.62%      6.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2833      1.67%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2594      1.53%      9.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3439      2.02%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2042      1.20%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1935      1.14%     14.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3435      2.02%     16.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142651     83.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169984                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     621.753439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1413.107159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2170     76.54%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     76.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     76.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.18%     76.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.11%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.18%     77.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          243      8.57%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.14%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.14%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.18%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.32%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      0.92%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.18%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          100      3.53%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          119      4.20%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.21%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      0.42%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            2      0.07%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           92      3.25%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2835                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     243.785185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.713260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.885356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2111     74.46%     74.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.78%     75.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.49%     75.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.49%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.28%     76.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.39%     76.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.11%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.21%     77.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.25%     77.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.18%     77.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.14%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.11%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     77.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     77.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     77.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     78.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     78.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.07%     78.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.11%     78.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     78.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     78.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            4      0.14%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     78.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     78.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.18%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      0.46%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          589     20.78%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2835                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112872000                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112064                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44232384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112982228                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44232448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2257.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       884.63                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2259.61                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    884.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50000748750                       # Total gap between requests
system.mem_ctrls.avgGap                      20354.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       516864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110194304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       185900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       462592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       324352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2685888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40370176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       720896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10337118.224099792540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30209607.219647012651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2203851589.722620964050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3717941.814210607670                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9251695.210969949141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6486938.479412796907                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 53716919.330212481320                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2621398.975106039550                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 807390884.332660198212                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 14417694.363083217293                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1723392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7257                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       630784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        11264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    537894245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1795344885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102711460070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    338569030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    308622825                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166335157825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  56695336935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   8108777490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 817169981655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  16392659170                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     65660.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76009.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59598.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    116147.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42527.60                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32924615.56                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1350403.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3959364.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1295483.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1455314.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83877809.174996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58544555.999995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3207636618.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       960521543.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478668455.999897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     862381574.512454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     343139312.400029                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5994769870.087643                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.893521                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17606506710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2704800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29691367790                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8628                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4314                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9710208.681038                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2545835.371807                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        17250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16180125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4314                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    109161522250                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41889840250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1390172                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1390172                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1390172                       # number of overall hits
system.cpu.icache.overall_hits::total         1390172                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          295                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            295                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          295                       # number of overall misses
system.cpu.icache.overall_misses::total           295                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12810625                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12810625                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12810625                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12810625                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1390467                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1390467                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1390467                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1390467                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000212                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000212                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000212                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000212                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43425.847458                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43425.847458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43425.847458                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43425.847458                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          295                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          295                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          295                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          295                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12346625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12346625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12346625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12346625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000212                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000212                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41852.966102                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41852.966102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41852.966102                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41852.966102                       # average overall mshr miss latency
system.cpu.icache.replacements                    135                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1390172                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1390172                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          295                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           295                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12810625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12810625                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1390467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1390467                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000212                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43425.847458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43425.847458                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          295                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12346625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12346625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000212                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41852.966102                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41852.966102                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.566802                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9274658                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          68701.170370                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.566802                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844857                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          435                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2781229                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2781229                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1647571                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1647571                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1647571                       # number of overall hits
system.cpu.dcache.overall_hits::total         1647571                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9433                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9433                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9433                       # number of overall misses
system.cpu.dcache.overall_misses::total          9433                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    713475875                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    713475875                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    713475875                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    713475875                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1657004                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1657004                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1657004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1657004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005693                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005693                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005693                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005693                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75636.157638                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75636.157638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75636.157638                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75636.157638                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5052                       # number of writebacks
system.cpu.dcache.writebacks::total              5052                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2058                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7375                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7375                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    551067125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    551067125                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    551067125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    551067125                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95429625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95429625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004451                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004451                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004451                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74720.966102                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74720.966102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74720.966102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74720.966102                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.434451                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.434451                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7376                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1035365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1035365                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5496                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    418090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418090000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1040861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1040861                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005280                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76071.688501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76071.688501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5119                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4410                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4410                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    386943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    386943000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95429625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95429625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004918                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75589.568275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75589.568275                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21639.370748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21639.370748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       612206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         612206                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295385875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295385875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616143                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006390                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75028.162306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75028.162306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40808                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40808                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    164124125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164124125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003661                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72750.055408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72750.055408                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              379416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7376                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.439262                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          145                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6635392                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6635392                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151051362500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               151054131250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1392                       # Simulator instruction rate (inst/s)
host_mem_usage                               29622744                       # Number of bytes of host memory used
host_op_rate                                     1428                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 95265.75                       # Real time elapsed on the host
host_tick_rate                                 524885                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   132636549                       # Number of instructions simulated
sim_ops                                     136081547                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.050004                       # Number of seconds simulated
sim_ticks                                 50003551250                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             78.378385                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  313385                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               399836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               4347                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24620                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            389280                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              47711                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           57449                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9738                       # Number of indirect misses.
system.cpu.branchPred.lookups                  691022                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  119448                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         6154                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3921484                       # Number of instructions committed
system.cpu.committedOps                       4326291                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.311715                       # CPI: cycles per instruction
system.cpu.discardedOps                         70711                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2211082                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            957202                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           446230                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         7826347                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.301958                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                     4314                       # number of quiesce instructions executed
system.cpu.numCycles                         12986838                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                      4314                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2615551     60.46%     60.46% # Class of committed instruction
system.cpu.op_class_0::IntMult                  13443      0.31%     60.77% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     60.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                1038214     24.00%     84.77% # Class of committed instruction
system.cpu.op_class_0::MemWrite                659082     15.23%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4326291                       # Class of committed instruction
system.cpu.quiesceCycles                     67018844                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         5160491                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           88                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         7571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         15229                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq             1762529                       # Transaction distribution
system.membus.trans_dist::ReadResp            1767955                       # Transaction distribution
system.membus.trans_dist::WriteReq             726888                       # Transaction distribution
system.membus.trans_dist::WriteResp            726888                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         5059                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2463                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2256                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2257                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            297                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5129                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          730                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port          327                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio        17638                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        21830                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        72798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       112593                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      4888398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total      4888398                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5001721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         7616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio        35276                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       788864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        97062                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       928818                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               157374726                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2501476                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000054                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007346                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2501341     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     135      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             2501476                       # Request fanout histogram
system.membus.reqLayer6.occupancy          5844858705                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              11.7                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            92179499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              972263                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy            17047500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           91829653                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy        10478836936                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             21.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1491750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq      1531800                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp      1531800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq      3712235                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp      3712234                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          820                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         1636                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          128                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        36180                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        32786                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          110                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          308                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio          132                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          154                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        72798                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port        65536                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::total        98304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       307472                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        45056                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       352528                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port        40960                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::total        73728                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       166704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      9591537                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      9766433                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        78848                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        33792                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total       112640                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        11638                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total     10488069                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.canny_non_max0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio         1148                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio         2573                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.edge_tracking0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio        39798                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio        51523                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio          121                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          484                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          165                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          242                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        97062                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.canny_non_max0_spm.port      1048576                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::total      1572864                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      4918376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      5639272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.canny_non_max0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.acctest.edge_tracking0_spm.port       655360                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::total      1179648                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port      2667264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port    153464608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total    156262944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port      1261568                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port       540672                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1802240                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total    166739930                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy        17801597875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             35.6                       # Network utilization (%)
system.acctest.local_bus.numRequests         11322361                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          718                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        12000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.16                       # Average queue length
system.acctest.local_bus.maxQueueLength             8                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy  14640179222                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         29.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   8316082000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         16.6                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.elem_matrix0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       720896                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      2113536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       720896                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       540672                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total      1261568                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.elem_matrix0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       540672                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        22528                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       589824                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       180224                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        16896                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       197120                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     14416896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.elem_matrix0_dma      2621254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0     10812672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma     14416896                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     42267718                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0     14416896                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma     10812672                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     25229568                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     14416896                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.elem_matrix0_dma      2621254                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     25229568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     25229568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     67497286                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma       540672                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0      1261568                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1802240                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       540672                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       185900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       726572                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma        16896                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0      1261568                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total      1278464                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       540672                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         5819                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       546491                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     10812672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     25229568                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       36042240                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0     10812672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      3717736                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total      14530408                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     10812672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     36042240                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3717736                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      50572648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq      1758119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp      1758119                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       686080                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       686080                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]        16384                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]         4096                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      4708352                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        22528                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         5830                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total      4888398                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.canny_non_max0_dma.dma::system.membus.slave[7]       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      4197480                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.edge_tracking0_dma.dma::system.membus.slave[7]       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]    150667264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       720896                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       185900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total    156426900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples      2920250                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0      2920250    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total      2920250                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   6275985580                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         12.6                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   9476600000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         19.0                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     99069472                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma      2686976                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma      2667264                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total    104423712                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0      2686976                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma      2231400                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      4918376                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     24767368                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        83968                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        83352                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     24934688                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       671744                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        69768                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       741512                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1981248722                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     53735703                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     53341491                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2088325917                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     53735703                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     44624831                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     98360534                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2034984425                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     98360534                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     53341491                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2186686451                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    212533248                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma     40370176                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total    253427712                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0    118554624                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma    113094432                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total    231649056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.canny_non_max0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0     53133312                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma      1261568                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total     54411264                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0     29638656                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma      3534201                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total     33172857                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.canny_non_max0_dma     10485015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   4250363078                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    807346178                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   5068194272                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2370924085                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2261728001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4632652086                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.canny_non_max0_dma     10485015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   6621287163                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   3069074179                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   9700846357                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0.system.acctest.edge_tracking0      1556608                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::.acctest.edge_tracking0_dma       131072                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_read::total      1687680                       # Number of bytes read from this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0.system.acctest.edge_tracking0       655360                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::.acctest.edge_tracking0_dma       524288                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.bytes_written::total      1179648                       # Number of bytes written to this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0.system.acctest.edge_tracking0       389152                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::.acctest.edge_tracking0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_reads::total       393248                       # Number of read requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0.system.acctest.edge_tracking0       262144                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::.acctest.edge_tracking0_dma        16384                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.num_writes::total       278528                       # Number of write requests responded to by this memory
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0.system.acctest.edge_tracking0     31129949                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::.acctest.edge_tracking0_dma      2621254                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_read::total     33751203                       # Total read bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0.system.acctest.edge_tracking0     13106269                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::.acctest.edge_tracking0_dma     10485015                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_write::total     23591284                       # Write bandwidth from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0.system.acctest.edge_tracking0     44236218                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::.acctest.edge_tracking0_dma     13106269                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.edge_tracking0_spm.bw_total::total     57342487                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.bytes_read::.acctest.canny_non_max0.system.acctest.canny_non_max0      2032128                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::.acctest.edge_tracking0_dma       524288                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_read::total      2556416                       # Number of bytes read from this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0.system.acctest.canny_non_max0       524288                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::.acctest.canny_non_max0_dma      1048576                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.bytes_written::total      1572864                       # Number of bytes written to this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.canny_non_max0.system.acctest.canny_non_max0       508032                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::.acctest.edge_tracking0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_reads::total       524416                       # Number of read requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0.system.acctest.canny_non_max0       131072                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::.acctest.canny_non_max0_dma        32768                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.num_writes::total       163840                       # Number of write requests responded to by this memory
system.acctest.canny_non_max0_spm.bw_read::.acctest.canny_non_max0.system.acctest.canny_non_max0     40639674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::.acctest.edge_tracking0_dma     10485015                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_read::total     51124689                       # Total read bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0.system.acctest.canny_non_max0     10485015                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::.acctest.canny_non_max0_dma     20970031                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_write::total     31455046                       # Write bandwidth from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0.system.acctest.canny_non_max0     51124689                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.canny_non_max0_dma     20970031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::.acctest.edge_tracking0_dma     10485015                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_spm.bw_total::total     82579735                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19008                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         7616                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        26624                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19008                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19008                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          297                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data          119                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          416                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       380133                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       152309                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         532442                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       380133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       380133                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       380133                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       152309                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        532442                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.canny_non_max0_dma       524288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution0_dma      1510504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma    110297088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       185900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         465088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          112982868                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       323776                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma      2686976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.edge_tracking0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma     40370176                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       720896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        44232896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.canny_non_max0_dma         8192                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        23620                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma      1723392                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2915                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            7267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1765386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         5059                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        41984                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.edge_tracking0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       630784                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma        11264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             691139                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.canny_non_max0_dma     10485015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution0_dma     30207934                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   2205785094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      3717736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           9301099                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2259496879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        6475060                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     53735703                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.edge_tracking0_dma      2621254                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    807346178                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma     14416896                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            884595092                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        6475060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.canny_non_max0_dma     10485015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     83943638                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.edge_tracking0_dma      2621254                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   3013131272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma     14416896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3717736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          9301099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3144091971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      5054.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.canny_non_max0_dma::samples      8076.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     65604.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.edge_tracking0_dma::samples      2048.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples   2352570.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     11264.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      2915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      7236.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000383543750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2835                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2835                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3148947                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             732898                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1765385                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     691139                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1765385                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   691139                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1752                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            110346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            110252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            110274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            110114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            110146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            110194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            110249                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            110306                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            110192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           110137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           110224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           110334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           110389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           110252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           110107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             43200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             43296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             43192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             43205                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             43236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             43218                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             43175                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             43157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             43177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             43208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            43196                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            43171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            43146                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            43181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            43178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            43195                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.26                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  59397016055                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 8818165000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105692382305                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     33678.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59928.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      4356                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1643811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  640972                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.21                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                    11                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1765374                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               691139                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    8674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    7165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1516985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   62981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   61761                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   61658                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5185                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   15296                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2672                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   2712                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   5962                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   1082                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  47012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 108262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 103202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  48813                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  17191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  13615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  14000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  15079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  14126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  13195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  11075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   9900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   8824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   6565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   6400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   6053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   6657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   6389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   6411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   6391                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   6539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   6615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6010                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  13674                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       169987                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.220887                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   826.088572                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.205517                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         6609      3.89%      3.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4449      2.62%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2833      1.67%      8.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2594      1.53%      9.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         3439      2.02%     11.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2042      1.20%     12.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1935      1.14%     14.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3435      2.02%     16.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       142651     83.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       169987                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2835                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     621.753439                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1413.107159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2170     76.54%     76.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3      0.11%     76.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            2      0.07%     76.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.18%     76.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            3      0.11%     77.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     77.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.04%     77.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            5      0.18%     77.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          243      8.57%     85.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            4      0.14%     86.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.07%     86.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.14%     86.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     86.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.04%     86.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            5      0.18%     86.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            9      0.32%     86.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           26      0.92%     87.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            5      0.18%     87.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.04%     87.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            2      0.07%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.04%     88.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.04%     88.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071          100      3.53%     91.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199          119      4.20%     95.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.04%     95.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.04%     95.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%     95.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            6      0.21%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4480-4607            1      0.04%     96.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247           12      0.42%     96.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5248-5375            2      0.07%     96.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.04%     96.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271           92      3.25%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2835                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     243.785185                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     43.713260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    416.885356                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31           2111     74.46%     74.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            22      0.78%     75.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            14      0.49%     75.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           14      0.49%     76.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      0.28%     76.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191           11      0.39%     76.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.11%     77.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            6      0.21%     77.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            7      0.25%     77.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            5      0.18%     77.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.14%     77.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            3      0.11%     77.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.04%     77.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            1      0.04%     77.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-639            1      0.04%     77.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.04%     78.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::704-735            1      0.04%     78.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            2      0.07%     78.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::768-799            3      0.11%     78.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.04%     78.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.04%     78.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            4      0.14%     78.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::896-927            1      0.04%     78.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::928-959            2      0.07%     78.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::960-991            5      0.18%     78.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           13      0.46%     79.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          589     20.78%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1088-1119            1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2835                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              112872512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  112128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                44232384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               112982804                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             44232896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2257.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       884.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2259.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    884.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.55                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   50003547500                       # Total gap between requests
system.mem_ctrls.avgGap                      20355.41                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.canny_non_max0_dma       516864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma      1510504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma    110194304                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       185900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       463104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       324352                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma      2685888                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.edge_tracking0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma     40370176                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       720896                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.canny_non_max0_dma 10336545.846831228584                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 30207934.481453455985                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 2203729560.107993125916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 3717735.947804307099                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 9261422.207487713546                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 6486579.290705877356                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 53713944.967058718204                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.edge_tracking0_dma 2621253.825447047595                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 807346178.237690687180                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 14416896.039958762005                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.canny_non_max0_dma         8192                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        23620                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma      1723392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2915                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         7266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         5059                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        41984                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.edge_tracking0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       630784                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma        11264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.canny_non_max0_dma    537894245                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma   1795344885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma 102711460070                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    338569030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    309114075                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 166335157825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  56695336935                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.edge_tracking0_dma   8108777490                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 817169981655                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  16392659170                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.canny_non_max0_dma     65660.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     76009.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     59598.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma    116147.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     42542.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  32879058.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1350403.41                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.edge_tracking0_dma   3959364.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1295483.05                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1455314.20                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         83880276.299996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         58545589.199995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        3207651168.750000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       960521543.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     478705619.699897                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     862455433.987454                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     343139999.700029                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5994899630.887643                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        119.889477                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17606506710                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2705010000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  29693926540                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                8628                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples          4314                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     9710208.681038                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    2545835.371807                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10         4314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        17250                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value     16180125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total            4314                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    109164291000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  41889840250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1391001                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1391001                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1391001                       # number of overall hits
system.cpu.icache.overall_hits::total         1391001                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          297                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            297                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          297                       # number of overall misses
system.cpu.icache.overall_misses::total           297                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     12898125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     12898125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     12898125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     12898125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1391298                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1391298                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1391298                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1391298                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43428.030303                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43428.030303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43428.030303                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43428.030303                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          297                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          297                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          297                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          297                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12430750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12430750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12430750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12430750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41854.377104                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41854.377104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41854.377104                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41854.377104                       # average overall mshr miss latency
system.cpu.icache.replacements                    136                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1391001                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1391001                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          297                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           297                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     12898125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     12898125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1391298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1391298                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43428.030303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43428.030303                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12430750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12430750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41854.377104                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41854.377104                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           432.567046                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            36601591                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          63877.122164                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   432.567046                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.844858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.844858                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2782893                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2782893                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1648926                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1648926                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1648926                       # number of overall hits
system.cpu.dcache.overall_hits::total         1648926                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         9443                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           9443                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         9443                       # number of overall misses
system.cpu.dcache.overall_misses::total          9443                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    714305250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    714305250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    714305250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    714305250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1658369                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1658369                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1658369                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1658369                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005694                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005694                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005694                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005694                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 75643.889654                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 75643.889654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 75643.889654                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 75643.889654                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         5059                       # number of writebacks
system.cpu.dcache.writebacks::total              5059                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         2058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2058                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         2058                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2058                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         7385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7385                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         7385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7385                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        45218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        45218                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    551881875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    551881875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    551881875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    551881875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     95429625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     95429625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004453                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004453                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004453                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 74730.111713                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 74730.111713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 74730.111713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 74730.111713                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2110.434451                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2110.434451                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                   7386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1036101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1036101                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         5506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5506                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    418919375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    418919375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1041607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1041607                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005286                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76084.158191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76084.158191                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          377                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         5129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5129                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         4410                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         4410                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    387757750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    387757750                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     95429625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     95429625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004924                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 75601.043088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 75601.043088                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21639.370748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21639.370748                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       612825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         612825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         3937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3937                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    295385875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    295385875                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       616762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       616762                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006383                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75028.162306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75028.162306                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         1681                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2256                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data        40808                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total        40808                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    164124125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    164124125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72750.055408                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72750.055408                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1666756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7898                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            211.035199                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          300                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           42                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6640862                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6640862                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 151054131250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
