{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1590508932007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1590508932012 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 26 17:02:11 2020 " "Processing started: Tue May 26 17:02:11 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1590508932012 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508932012 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project_Fase1 -c Project_Fase1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508932012 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1590508932434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1590508932434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b-Behavioral " "Found design unit 1: Mux2_1_8b-Behavioral" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941807 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b " "Found entity 1: Mux2_1_8b" {  } { { "Mux2_1_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b-Behavioral " "Found design unit 1: SignExtend_7b_to_8b-Behavioral" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941811 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b " "Found entity 1: SignExtend_7b_to_8b" {  } { { "SignExtend_7b_to_8b.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmemory_256_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmemory_256_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DMemory_256_8-Behavioral " "Found design unit 1: DMemory_256_8-Behavioral" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941815 ""} { "Info" "ISGN_ENTITY_NAME" "1 DMemory_256_8 " "Found entity 1: DMemory_256_8" {  } { { "DMemory_256_8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/DMemory_256_8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registers8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registers8-Behavioral " "Found design unit 1: Registers8-Behavioral" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941819 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registers8 " "Found entity 1: Registers8" {  } { { "Registers8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Registers8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8-Behavioral " "Found design unit 1: ALU8-Behavioral" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8 " "Found entity 1: ALU8" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1_8b_Tb-Stimulus " "Found design unit 1: Mux2_1_8b_Tb-Stimulus" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941827 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1_8b_Tb " "Found entity 1: Mux2_1_8b_Tb" {  } { { "Mux2_1_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/Mux2_1_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend_7b_to_8b_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signextend_7b_to_8b_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend_7b_to_8b_Tb-Stimulus " "Found design unit 1: SignExtend_7b_to_8b_Tb-Stimulus" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941831 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_7b_to_8b_Tb " "Found entity 1: SignExtend_7b_to_8b_Tb" {  } { { "SignExtend_7b_to_8b_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/SignExtend_7b_to_8b_Tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu8_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu8_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU8_tB-Stimulus " "Found design unit 1: ALU8_tB-Stimulus" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941835 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU8_Tb " "Found entity 1: ALU8_Tb" {  } { { "ALU8_Tb.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8_Tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508941835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508941835 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU8 " "Elaborating entity \"ALU8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1590508941889 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "ALU8.vhd" "Mult0" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 22 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590508942098 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "ALU8.vhd" "Mult1" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 25 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1590508942098 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1590508942098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590508942150 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942150 ""}  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590508942150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_aat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_aat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_aat " "Found entity 1: mult_aat" {  } { { "db/mult_aat.tdf" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/db/mult_aat.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508942206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508942206 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590508942215 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1590508942215 ""}  } { { "ALU8.vhd" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/ALU8.vhd" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1590508942215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "C:/Users/AndreClerigo/Desktop/Git/LSD/Projeto/Fase1/db/mult_73t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1590508942270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508942270 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1590508942746 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1590508943453 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1590508943453 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "199 " "Implemented 199 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1590508943531 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1590508943531 ""} { "Info" "ICUT_CUT_TM_LCELLS" "169 " "Implemented 169 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1590508943531 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1590508943531 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1590508943531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1590508943568 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 26 17:02:23 2020 " "Processing ended: Tue May 26 17:02:23 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1590508943568 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1590508943568 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1590508943568 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1590508943568 ""}
