[2024-11-24 02:37:30.957593] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-11-24 02:37:30.957783] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-11-24 02:37:30.957958] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_4050_temp/
[2024-11-24 02:37:30.958225] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/sram_config_32_1024.py
[2024-11-24 02:37:30.958961] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/
[2024-11-24 02:37:30.959246] [openram.globals/install_conda]: Creating conda setup...
[2024-11-24 02:37:30.960794] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:37:30.961063] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-11-24 02:37:30.961313] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-11-24 02:37:30.963389] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_4050_temp/
[2024-11-24 02:37:31.051272] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:37:31.589032] [openram.characterizer/<module>]: Initializing characterizer...
[2024-11-24 02:37:31.597616] [openram.characterizer/<module>]: Analytical model enabled.
[2024-11-24 02:37:31.606692] [openram.verify/<module>]: Initializing verify...
[2024-11-24 02:37:31.615096] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-11-24 02:37:31.615589] [openram.globals/setup_bitcell]: Using bitcell: bitcell_1port
[2024-11-24 02:37:31.615680] |==============================================================================|
[2024-11-24 02:37:31.615725] |=========                      OpenRAM v1.2.48                       =========|
[2024-11-24 02:37:31.615758] |=========                                                            =========|
[2024-11-24 02:37:31.615790] |=========               VLSI Design and Automation Lab               =========|
[2024-11-24 02:37:31.615820] |=========        Computer Science and Engineering Department         =========|
[2024-11-24 02:37:31.615869] |=========            University of California Santa Cruz             =========|
[2024-11-24 02:37:31.615902] |=========                                                            =========|
[2024-11-24 02:37:31.615931] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-11-24 02:37:31.615959] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-11-24 02:37:31.616002] |=========                See LICENSE for license info                =========|
[2024-11-24 02:37:31.616043] |==============================================================================|
[2024-11-24 02:37:31.616083] ** Start: 11/24/2024 02:37:31
[2024-11-24 02:37:31.616116] Technology: freepdk45
[2024-11-24 02:37:31.616155] Total size: 32768 bits
[2024-11-24 02:37:31.616191] Word size: 32
Words: 1024
Banks: 1
[2024-11-24 02:37:31.616230] RW ports: 1
R-only ports: 0
W-only ports: 0
[2024-11-24 02:37:31.616260] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-11-24 02:37:31.616291] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-11-24 02:37:31.616321] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-11-24 02:37:31.616350] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-11-24 02:37:31.616394] Only generating nominal corner timing.
[2024-11-24 02:37:31.616444] Words per row: None
[2024-11-24 02:37:31.616501] Output files are: 
[2024-11-24 02:37:31.616537] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.lvs
[2024-11-24 02:37:31.616576] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.sp
[2024-11-24 02:37:31.616619] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.v
[2024-11-24 02:37:31.616664] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.lib
[2024-11-24 02:37:31.616694] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.py
[2024-11-24 02:37:31.616722] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.html
[2024-11-24 02:37:31.616756] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.log
[2024-11-24 02:37:31.616784] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.lef
[2024-11-24 02:37:31.616820] /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.gds
[2024-11-24 02:37:31.628102] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 8
[2024-11-24 02:37:31.628456] [openram.sram_config/recompute_sizes]: Rows: 128 Cols: 256
[2024-11-24 02:37:31.628839] [openram.sram_config/recompute_sizes]: Row addr size: 7 Col addr size: 3 Bank addr size: 10
[2024-11-24 02:37:31.629137] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=8
[2024-11-24 02:37:31.642988] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_capped_replica_bitcell_array 128 x 256
[2024-11-24 02:37:31.643529] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_capped_replica_bitcell_array 128 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:37:31.644354] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_replica_bitcell_array 128 x 256
[2024-11-24 02:37:31.644980] [openram.modules.replica_bitcell_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_replica_bitcell_array 128 x 256 rbls: [1, 0] left_rbl: [0] right_rbl: []
[2024-11-24 02:37:31.645878] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_bitcell_array 128 x 256
[2024-11-24 02:37:31.646605] [openram.modules.bitcell_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_bitcell_array 128 x 256
[2024-11-24 02:44:21.871305] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_replica_column 129 x 1
[2024-11-24 02:44:21.931790] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dummy_array 1 x 256
[2024-11-24 02:44:23.534057] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dummy_array_0 1 x 257
[2024-11-24 02:44:23.667893] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dummy_array_1 1 x 257
[2024-11-24 02:44:23.802424] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dummy_array_2 131 x 1
[2024-11-24 02:44:23.847722] [openram.modules.bitcell_base_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dummy_array_3 131 x 1
[2024-11-24 02:44:24.445538] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-11-24 02:44:24.454768] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-11-24 02:44:24.475588] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-11-24 02:44:24.637883] [openram.modules.wordline_driver_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_wordline_driver_array
[2024-11-24 02:44:24.638692] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-11-24 02:44:24.738216] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-11-24 02:44:24.789536] [openram.modules.precharge_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_precharge_array
[2024-11-24 02:44:24.915889] [openram.modules.sense_amp_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_sense_amp_array
[2024-11-24 02:44:24.941142] [openram.modules.column_mux_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_column_mux_array
[2024-11-24 02:44:25.170905] [openram.modules.write_driver_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_write_driver_array
[2024-11-24 02:44:25.386578] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-11-24 02:44:25.390233] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-11-24 02:44:25.564703] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_row_addr_dff rows=7 cols=1
[2024-11-24 02:44:25.569021] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_col_addr_dff rows=1 cols=3
[2024-11-24 02:44:25.570873] [openram.modules.dff_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_data_dff rows=1 cols=32
[2024-11-24 02:44:25.583539] [openram.modules.control_logic_base/__init__]: Creating control_logic_rw
[2024-11-24 02:44:25.584200] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dff_buf
[2024-11-24 02:44:25.590972] [openram.modules.dff_buf_array/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dff_buf_array
[2024-11-24 02:44:25.591669] [openram.modules.dff_buf/__init__]: Creating sram_1rw0r0w_32_1024_freepdk45_dff_buf_0
[2024-11-24 02:44:25.595400] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-11-24 02:44:25.598036] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-11-24 02:44:25.603141] [openram.modules.pbuf/__init__]: creating pbuf with size of 256
[2024-11-24 02:44:25.637174] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-11-24 02:44:25.659080] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-11-24 02:44:25.670324] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-11-24 02:44:25.671096] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-11-24 02:44:25.678722] [openram.modules.pand3/__init__]: Creating pand3 pand3_1
[2024-11-24 02:44:25.679480] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-11-24 02:44:25.686535] [openram.modules.pdriver/__init__]: creating pdriver pdriver_5
[2024-11-24 02:44:25.705968] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-11-24 02:44:25.737528] ** Submodules: 414.1 seconds
[2024-11-24 02:44:25.761945] ** Placement: 0.0 seconds
[2024-11-24 02:48:24.186839] [openram.base.hierarchy_layout/get_bbox]: Size: 231.70250000000001 x 210.3475 with perimeter margin 0
[2024-11-24 02:48:24.287876] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-11-24 02:48:24.288406] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-11-24 02:48:24.288941] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-11-24 02:48:24.289386] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-11-24 02:49:53.070429] ** Routing: 327.3 seconds
[2024-11-24 02:49:53.073976] ** Verification: 0.0 seconds
[2024-11-24 02:49:53.074081] ** SRAM creation: 741.4 seconds
[2024-11-24 02:49:53.074135] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.sp
[2024-11-24 02:49:53.430567] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1732416593430116434
[2024-11-24 02:49:53.470007] ** Spice writing: 0.4 seconds
[2024-11-24 02:49:53.470100] DELAY: Writing stimulus...
[2024-11-24 02:49:54.993897] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_1rw0r0w_32_1024_freepdk45.xbank0.bl_0_255
[2024-11-24 02:49:54.996584] ** DELAY: 1.5 seconds
[2024-11-24 02:49:55.361968] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.gds
[2024-11-24 02:49:56.127781] ** GDS: 0.8 seconds
[2024-11-24 02:49:56.127901] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.lef
[2024-11-24 02:49:56.139394] ** LEF: 0.0 seconds
[2024-11-24 02:49:56.139478] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.lvs.sp
[2024-11-24 02:49:56.493395] ** LVS writing: 0.4 seconds
[2024-11-24 02:49:56.493521] LIB: Characterizing... 
[2024-11-24 02:49:56.494569] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-11-24 02:49:56.495274] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-11-24 02:49:56.495779] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-11-24 02:49:56.496188] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-11-24 02:49:56.496590] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-11-24 02:49:56.497071] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45_TT_1p0V_25C.lib
[2024-11-24 02:49:57.869356] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 4.689895509827545 mW
[2024-11-24 02:49:57.869959] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.033458 mW
[2024-11-24 02:49:57.870506] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-11-24 02:49:57.871338] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.39553833686755946, 0.000716101171875
[2024-11-24 02:49:57.872102] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.3957588720238095, 0.0007381546875
[2024-11-24 02:49:57.872826] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.39664101264880947, 0.00082636875
[2024-11-24 02:49:57.873566] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.39553833686755946, 0.000716101171875
[2024-11-24 02:49:57.874276] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.3957588720238095, 0.0007381546875
[2024-11-24 02:49:57.874977] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.39664101264880947, 0.00082636875
[2024-11-24 02:49:57.875673] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.39553833686755946, 0.000716101171875
[2024-11-24 02:49:57.876372] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.3957588720238095, 0.0007381546875
[2024-11-24 02:49:57.877073] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.39664101264880947, 0.00082636875
[2024-11-24 02:49:57.880603] ** Characterization: 1.4 seconds
[2024-11-24 02:49:57.880755] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.py
[2024-11-24 02:49:57.880804] ** Config: 0.0 seconds
[2024-11-24 02:49:57.881588] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.html
[2024-11-24 02:49:57.882846] ** Datasheet: 0.0 seconds
[2024-11-24 02:49:57.882909] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_1rw0r0w_32_1024_freepdk45/sram_1rw0r0w_32_1024_freepdk45.v
[2024-11-24 02:49:57.883043] ** Verilog: 0.0 seconds
[2024-11-24 02:49:57.883504] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_4050_temp/
[2024-11-24 02:49:57.885379] ** End: 746.3 seconds
