{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1664767383101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1664767383101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 03 00:23:02 2022 " "Processing started: Mon Oct 03 00:23:02 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1664767383101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1664767383101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador " "Command: quartus_map --read_settings_files=on --write_settings_files=off projetoProcessador -c projetoProcessador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1664767383101 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1664767383488 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processador.v " "Can't analyze file -- file processador.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1664767383550 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" projetoprocessador.v(135) " "Verilog HDL syntax error at projetoprocessador.v(135) near text \"(\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" projetoprocessador.v(135) " "Verilog HDL syntax error at projetoprocessador.v(135) near text \")\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 135 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" projetoprocessador.v(136) " "Verilog HDL syntax error at projetoprocessador.v(136) near text \"(\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 136 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Resetn projetoprocessador.v(136) " "Verilog HDL Declaration error at projetoprocessador.v(136): identifier \"Resetn\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R_in projetoprocessador.v(136) " "Verilog HDL Declaration error at projetoprocessador.v(136): identifier \"R_in\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock projetoprocessador.v(136) " "Verilog HDL Declaration error at projetoprocessador.v(136): identifier \"Clock\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383601 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" projetoprocessador.v(136) " "Verilog HDL syntax error at projetoprocessador.v(136) near text \")\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 136 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" projetoprocessador.v(137) " "Verilog HDL syntax error at projetoprocessador.v(137) near text \"(\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Resetn projetoprocessador.v(137) " "Verilog HDL Declaration error at projetoprocessador.v(137): identifier \"Resetn\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R_in projetoprocessador.v(137) " "Verilog HDL Declaration error at projetoprocessador.v(137): identifier \"R_in\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock projetoprocessador.v(137) " "Verilog HDL Declaration error at projetoprocessador.v(137): identifier \"Clock\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" projetoprocessador.v(137) " "Verilog HDL syntax error at projetoprocessador.v(137) near text \")\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" projetoprocessador.v(138) " "Verilog HDL syntax error at projetoprocessador.v(138) near text \"(\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Resetn projetoprocessador.v(138) " "Verilog HDL Declaration error at projetoprocessador.v(138): identifier \"Resetn\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "R_in projetoprocessador.v(138) " "Verilog HDL Declaration error at projetoprocessador.v(138): identifier \"R_in\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Clock projetoprocessador.v(138) " "Verilog HDL Declaration error at projetoprocessador.v(138): identifier \"Clock\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383604 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" projetoprocessador.v(138) " "Verilog HDL syntax error at projetoprocessador.v(138) near text \")\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 138 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383605 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"(\";  expecting \";\" projetoprocessador.v(139) " "Verilog HDL syntax error at projetoprocessador.v(139) near text \"(\";  expecting \";\"" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1664767383605 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "Resetn projetoprocessador.v(139) " "Verilog HDL Declaration error at projetoprocessador.v(139): identifier \"Resetn\" is already declared in the present scope" {  } { { "projetoprocessador.v" "" { Text "C:/pastaX/projetoProcessador/projetoprocessador.v" 139 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1664767383605 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4575 " "Peak virtual memory: 4575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1664767383731 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 03 00:23:03 2022 " "Processing ended: Mon Oct 03 00:23:03 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1664767383731 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1664767383731 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1664767383731 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1664767383731 ""}
