$comment
	File created using the following command:
		vcd file blockgates.msim.vcd -direction
$end
$date
	Sat Jan 06 23:39:09 2024
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module blockgates_vhd_vec_tst $end
$var wire 1 ! a $end
$var wire 1 " b $end
$var wire 1 # y_and $end
$var wire 1 $ y_nand $end
$var wire 1 % y_nor $end
$var wire 1 & y_not $end
$var wire 1 ' y_or $end
$var wire 1 ( y_xnor $end
$var wire 1 ) y_xor $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var wire 1 - devoe $end
$var wire 1 . devclrn $end
$var wire 1 / devpor $end
$var wire 1 0 ww_devoe $end
$var wire 1 1 ww_devclrn $end
$var wire 1 2 ww_devpor $end
$var wire 1 3 ww_a $end
$var wire 1 4 ww_b $end
$var wire 1 5 ww_y_not $end
$var wire 1 6 ww_y_and $end
$var wire 1 7 ww_y_or $end
$var wire 1 8 ww_y_xor $end
$var wire 1 9 ww_y_nand $end
$var wire 1 : ww_y_nor $end
$var wire 1 ; ww_y_xnor $end
$var wire 1 < \a~combout\ $end
$var wire 1 = \b~combout\ $end
$var wire 1 > \y_and~0_combout\ $end
$var wire 1 ? \y_or~0_combout\ $end
$var wire 1 @ \y_xor~0_combout\ $end
$var wire 1 A \ALT_INV_a~combout\ $end
$var wire 1 B \ALT_INV_y_or~0_combout\ $end
$var wire 1 C \ALT_INV_y_and~0_combout\ $end
$var wire 1 D \ALT_INV_y_xor~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
1%
1&
0'
1(
0)
0*
1+
x,
1-
1.
1/
10
11
12
03
04
15
06
07
08
19
1:
1;
0<
0=
0>
0?
0@
1A
1B
1C
1D
$end
#80000
1"
14
1=
1?
1@
0D
0B
18
17
0:
0;
1)
1'
0%
0(
#180000
0"
1!
04
13
1<
0=
0A
05
0&
#280000
1"
14
1=
1>
0@
1D
0C
08
16
09
1;
0)
1#
0$
1(
#390000
0"
0!
04
03
0<
0=
1A
0>
0?
15
1B
1C
07
06
1&
19
1:
0'
0#
1$
1%
#1000000
