
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 141067                       # Simulator instruction rate (inst/s)
host_op_rate                                   178039                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 191830                       # Simulator tick rate (ticks/s)
host_mem_usage                               67374680                       # Number of bytes of host memory used
host_seconds                                 57357.95                       # Real time elapsed on the host
sim_insts                                  8091290232                       # Number of instructions simulated
sim_ops                                   10211969049                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       185088                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       111104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       355200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       355072                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1862528                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       628224                       # Number of bytes written to this memory
system.physmem.bytes_written::total            628224                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1446                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2775                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         2774                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14551                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4908                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4908                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       418796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16821648                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       290831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17857006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     32270576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8050194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       476962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10097642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       430429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32282209                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       453696                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     32270576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               169275108                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       418796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       290831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       476962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       430429                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       453696                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3350370                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          57095885                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               57095885                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          57095885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       418796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16821648                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       290831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17857006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     32270576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8050194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       476962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10097642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       430429                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32282209                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       453696                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     32270576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226370993                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122758                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603447                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301296     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287862                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         378971                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822554                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893718                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567275                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181226     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234232      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852532      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747450      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893718                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050704                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34227                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331619                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520871                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521608                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339501                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508509     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975130      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584229      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405669      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261313      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520871                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666100                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492289                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                26385982                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2071869                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1699213                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       205246                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       857486                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          810203                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          212361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9123                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19808320                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11786879                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2071869                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1022564                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2593155                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         583169                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1111958                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1222389                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       203801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23887959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.603528                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.949094                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21294804     89.14%     89.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          280268      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          324774      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          178387      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          208278      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          112665      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           77058      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          200515      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1211210      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23887959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078522                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.446710                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19647120                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      1276597                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2572656                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        19209                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        372371                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       335733                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2155                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14390445                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11300                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        372371                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19677707                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         382369                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       807983                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2562388                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        85135                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14379843                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         22734                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        39343                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19980601                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66963734                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66963734                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17025140                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2955330                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3826                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2164                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           228944                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1375906                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       748103                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19703                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       165483                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14354309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3834                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13552390                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        18588                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1818299                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4222432                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          491                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23887959                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.567331                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.258038                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18174096     76.08%     76.08% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2300976      9.63%     85.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1234421      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       853701      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       746761      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       382384      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        91290      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        59875      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        44455      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23887959                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3355     11.34%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12925     43.69%     55.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13305     44.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11342048     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       211936      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1254640      9.26%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       742108      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13552390                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.513621                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29585                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002183                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     51040912                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     16176580                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13324350                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13581975                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        33958                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       247178                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           79                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        17565                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          138                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        372371                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         333352                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14363                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14358163                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6398                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1375906                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       748103                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2164                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          9763                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       118677                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       115542                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       234219                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13350409                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1177713                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201981                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   20                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1919568                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1867164                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            741855                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.505966                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13324603                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13324350                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7923153                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20754806                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.504978                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381750                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9999777                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12268411                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2089722                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206270                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23515588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.521714                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.339569                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     18502700     78.68%     78.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2324875      9.89%     88.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       975271      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       584439      2.49%     95.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       405039      1.72%     96.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       261317      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       136771      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       109098      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       216078      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23515588                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9999777                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12268411                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859243                       # Number of memory references committed
system.switch_cpus1.commit.loads              1128716                       # Number of loads committed
system.switch_cpus1.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1755735                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11060582                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       249604                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       216078                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            37657578                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           29088753                       # The number of ROB writes
system.switch_cpus1.timesIdled                 306425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2498023                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9999777                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12268411                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9999777                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.638657                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.638657                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.378981                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.378981                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        60224312                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18493215                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13427271                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1933684                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1731345                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       155005                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1307691                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1278489                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          112893                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4682                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20531740                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10993410                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1933684                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1391382                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2451648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         510135                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        468957                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1243009                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       151797                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.515815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.752427                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        21354989     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          379471      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          184659      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          374314      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          114842      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          348501      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           53167      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           86335      0.36%     96.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          910359      3.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23806637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073284                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.416638                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        20350439                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       655328                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2446520                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2021                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        352328                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       178085                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12257503                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4626                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        352328                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        20371906                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         418207                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       170891                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2425027                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        68272                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12238872                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9398                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        51586                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15997671                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     55402311                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     55402311                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12941730                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3055929                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           158038                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2245238                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       348414                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2942                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        79326                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12174435                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11388663                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7409                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2219233                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4567706                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.478382                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089379                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18813409     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1546583      6.50%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1702671      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       974296      4.09%     96.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       494477      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       124286      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       144701      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3406      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2808      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23806637                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18736     57.55%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7579     23.28%     80.83% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6241     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8906935     78.21%     78.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        86655      0.76%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2049155     17.99%     96.97% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       345130      3.03%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11388663                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.431618                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32556                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     46623928                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14395299                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11097942                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11421219                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8643                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       459008                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8751                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        352328                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         342448                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         8165                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12176040                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2245238                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       348414                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4174                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          199                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       104803                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        59217                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       164020                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11246674                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      2020344                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       141989                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2365445                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1712870                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            345101                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.426236                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11100668                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11097942                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6725395                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14497928                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.420600                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.463887                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8859277                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9939913                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2236573                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       153851                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.423799                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295019                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19771954     84.30%     84.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1434108      6.11%     90.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       934450      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       290484      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       492065      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        93637      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        59006      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        53868      0.23%     98.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       324737      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23454309                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8859277                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9939913                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2125893                       # Number of memory references committed
system.switch_cpus2.commit.loads              1786230                       # Number of loads committed
system.switch_cpus2.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1528366                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8676002                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       120935                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       324737                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            35306032                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24705575                       # The number of ROB writes
system.switch_cpus2.timesIdled                 462699                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2579370                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8859277                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9939913                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8859277                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.978348                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.978348                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.335757                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.335757                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        52333584                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14426240                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13076835                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         1966441                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1773908                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       105409                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       747505                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          700759                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          108402                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         4617                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20835053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12370337                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            1966441                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       809161                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2444968                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         331860                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1313302                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1197783                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       105684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24817187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.584949                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.904381                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        22372219     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           86949      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          178240      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           74596      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          405408      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          360940      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           70006      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          147421      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1121408      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24817187                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.074526                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.468822                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20697059                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1452886                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2435827                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         7793                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        223617                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       172874                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14507317                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1516                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        223617                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20720574                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1265909                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       111775                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2421707                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        73598                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14498324                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          113                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         32422                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        26119                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents         1042                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     17033450                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     68283758                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     68283758                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15066943                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         1966507                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         1692                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          860                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           181721                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      3417088                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      1726789                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        15538                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        83487                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14467807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         1698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13895661                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         8028                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1141461                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      2748082                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24817187                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.559921                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.355339                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     19862374     80.03%     80.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1492116      6.01%     86.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1221432      4.92%     90.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       527629      2.13%     93.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       664933      2.68%     95.77% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       638735      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       363415      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        28527      0.11%     99.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        18026      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24817187                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          35146     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        271476     86.31%     97.48% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         7914      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      8722530     62.77%     62.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       121479      0.87%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          832      0.01%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      3328523     23.95%     87.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      1722297     12.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13895661                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.526630                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             314536                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.022636                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     52931073                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15611337                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13774806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14210197                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        25245                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       137265                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           58                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          373                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11848                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         1231                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        223617                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        1221128                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        20211                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14469522                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          175                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      3417088                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      1726789                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         13393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           12                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          373                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        60761                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        62585                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       123346                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13796854                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      3317412                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        98807                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             5039499                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1806965                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           1722087                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.522885                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13775263                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13774806                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7442991                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         14687787                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.522050                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.506747                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     11180775                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13139206                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1331834                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       107483                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24593570                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.534254                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.356494                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     19822615     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1745625      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       817870      3.33%     91.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       806432      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       220330      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       932292      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        70186      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        51111      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       127109      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24593570                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     11180775                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13139206                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               4994764                       # Number of memory references committed
system.switch_cpus3.commit.loads              3279823                       # Number of loads committed
system.switch_cpus3.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1734832                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11684258                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       127293                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       127109                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            38937462                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           29165729                       # The number of ROB writes
system.switch_cpus3.timesIdled                 454957                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1568820                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           11180775                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13139206                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     11180775                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.359944                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.359944                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.423739                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.423739                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        68196389                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       16005785                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17261149                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2361915                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1966461                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       216258                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       901257                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          862087                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          253977                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10035                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20545606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12956155                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2361915                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1116064                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2700347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         603291                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1040967                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1277291                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24671980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21971633     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          165461      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208481      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          332165      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          139206      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          178939      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          208089      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           95514      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1372492      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24671980                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089514                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491024                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20424062                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1174381                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2687472                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1304                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        384759                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       359338                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15839700                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1672                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        384759                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20445336                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          66170                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1049863                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2667465                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        58380                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15742047                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8243                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21981938                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     73202754                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     73202754                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18368628                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3613289                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3812                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           205745                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1477622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       770371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8483                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       172023                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15368666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14733622                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15623                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1883480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3855740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24671980                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597180                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319342                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18431963     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2843309     11.52%     86.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1163597      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       653640      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       884030      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       272953      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       267537      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       143516      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11435      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24671980                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         101743     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13989     10.85%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13173     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12411129     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       201356      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1351529      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       767787      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14733622                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.558388                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             128905                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     54283752                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17256066                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14348925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14862527                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10776                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       283697                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11613                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        384759                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          50570                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6435                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15372501                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1477622                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       770371                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1991                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       127388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       122077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       249465                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14477520                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1329194                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       256102                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2096882                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2046832                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            767688                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548682                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14349022                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14348925                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8596108                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23093370                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543808                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10686587                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13168314                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2204250                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       217893                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24287221                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542191                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362181                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18714236     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2824104     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1025580      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       510474      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       467616      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       196477      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       194262      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        92569      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       261903      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24287221                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10686587                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13168314                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1952683                       # Number of memory references committed
system.switch_cpus4.commit.loads              1193925                       # Number of loads committed
system.switch_cpus4.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1908687                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11855757                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       271910                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       261903                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            39397804                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           31129903                       # The number of ROB writes
system.switch_cpus4.timesIdled                 313761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1714027                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10686587                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13168314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10686587                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.469077                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.469077                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405010                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405010                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        65139352                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20049316                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14645427                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2144304                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1754296                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       210771                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       881613                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          842581                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          221513                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9560                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20635639                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11993469                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2144304                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1064094                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2502880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         577174                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        559611                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1263906                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       210841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24061801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612061                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.953983                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21558921     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          116911      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          185759      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          250623      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          256990      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          218288      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          122905      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          181060      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1170344      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24061801                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081267                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454539                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20424942                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       772427                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2498074                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2950                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        363406                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       352934                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14713448                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1547                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        363406                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20481622                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         143007                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       500282                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2445045                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       128437                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14706797                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18405                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        55371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20522821                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68417126                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68417126                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17759677                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2763117                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3633                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1884                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           385929                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1376963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       745447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8717                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       170012                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14686967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13937384                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2147                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1642227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3941194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24061801                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579233                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271201                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18170831     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2417955     10.05%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1226437      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       928008      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       728626      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       294485      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       185729      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        96612      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        13118      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24061801                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2652     11.39%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8527     36.62%     48.01% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12106     51.99%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11720731     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       207963      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1746      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1264012      9.07%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       742932      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13937384                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528211                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              23285                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51962001                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16332898                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13725066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13960669                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28263                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       222955                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11331                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        363406                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         112380                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12538                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14690638                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1376963                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       745447                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       121863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       118744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       240607                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13742461                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1188449                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       194923                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1931313                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1952439                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            742864                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.520824                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13725191                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13725066                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7879481                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21232754                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520165                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10353351                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12740041                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1950602                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3525                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       213196                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23698395                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537591                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386695                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18475357     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2587443     10.92%     88.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       979260      4.13%     93.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       465747      1.97%     94.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       390938      1.65%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       225600      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       199218      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        88879      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       285953      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23698395                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10353351                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12740041                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1888124                       # Number of memory references committed
system.switch_cpus5.commit.loads              1154008                       # Number of loads committed
system.switch_cpus5.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1837313                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11478527                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       262387                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       285953                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38103007                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29744717                       # The number of ROB writes
system.switch_cpus5.timesIdled                 314493                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2324206                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10353351                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12740041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10353351                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548548                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548548                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392380                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392380                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61853159                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19118583                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13640760                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3522                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1966424                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1773756                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       105375                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       733288                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          700279                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          108301                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4604                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20829065                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12367829                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1966424                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       808580                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2444208                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         331642                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       1321877                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1197556                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       105630                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     24818832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.584731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.904043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        22374624     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           86660      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          178580      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           74455      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          405096      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          361157      1.46%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           69919      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          147261      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1121080      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     24818832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.074525                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.468727                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20690689                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      1461840                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2435191                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7672                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        223435                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       173027                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          247                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14502843                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1521                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        223435                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20714311                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1276265                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       111305                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2420969                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        72540                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14493814                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          133                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         31650                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        26161                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          659                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     17028884                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     68259277                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     68259277                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15062677                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1966195                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1691                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          860                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           181761                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3416163                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1726513                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15571                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        84856                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14463645                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1698                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13892680                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         8147                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1138560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2742087                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     24818832                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.559764                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.355122                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     19865079     80.04%     80.04% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1490782      6.01%     86.05% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1222432      4.93%     90.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       527702      2.13%     93.10% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       664832      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       638043      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       363358      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28595      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18009      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     24818832                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35123     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        271296     86.32%     97.49% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7876      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8720230     62.77%     62.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       121398      0.87%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          831      0.01%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.65% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3328164     23.96%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1722057     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13892680                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.526517                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             314295                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022623                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     52926631                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15604273                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13771701                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14206975                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25144                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       136625                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           64                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          372                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11758                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1227                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        223435                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1231827                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        20454                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14465359                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          125                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3416163                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1726513                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         13622                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          372                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60417                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        62896                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       123313                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13793765                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3316913                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        98912                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5038777                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1806951                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1721864                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.522768                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13772178                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13771701                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7441120                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14678820                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.521932                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506929                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11178285                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13136088                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1330756                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1679                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       107447                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     24595397                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534087                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.356141                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     19824789     80.60%     80.60% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1745737      7.10%     87.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       817876      3.33%     91.03% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       806508      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       220049      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       932322      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        70232      0.29%     99.28% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        51195      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       126689      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     24595397                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11178285                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13136088                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4994290                       # Number of memory references committed
system.switch_cpus6.commit.loads              3279535                       # Number of loads committed
system.switch_cpus6.commit.membars                838                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1734367                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11681434                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       127215                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       126689                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            38935513                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29157160                       # The number of ROB writes
system.switch_cpus6.timesIdled                 454879                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1567175                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11178285                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13136088                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11178285                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.360470                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.360470                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.423644                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.423644                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        68180552                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       16002700                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17257978                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1676                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1965840                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1773600                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       105689                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       736560                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          700163                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          108214                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4641                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20833368                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              12364933                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1965840                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       808377                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2443672                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         332684                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1320125                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1197855                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       105954                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     24821585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.584557                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.903816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        22377913     90.16%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           86675      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          178603      0.72%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           74215      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          404959      1.63%     93.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          361150      1.45%     94.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           69996      0.28%     94.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          147051      0.59%     95.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1121023      4.52%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     24821585                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.074503                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.468617                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        20690311                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1464816                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2434601                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         7683                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        224169                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       172629                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          251                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14499948                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        224169                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        20714289                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1278044                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       110611                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2420054                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        74411                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14490869                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           47                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         33154                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        26504                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents          571                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands     17024829                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     68246485                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     68246485                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15055333                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         1969493                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1691                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          859                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           184825                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      3415759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      1725938                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        15498                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        83244                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14460115                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1696                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13887085                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7945                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1141375                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      2750106                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     24821585                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.559476                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.354819                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     19868438     80.05%     80.05% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1492845      6.01%     86.06% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1221439      4.92%     90.98% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       526483      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       664271      2.68%     95.78% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       638447      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       363020      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        28662      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        17980      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     24821585                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          34994     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        271202     86.35%     97.50% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         7866      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8716069     62.76%     62.76% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       121354      0.87%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          830      0.01%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      3327245     23.96%     87.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      1721587     12.40%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13887085                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.526305                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             314062                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.022615                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     52917762                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15603552                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13766470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      14201147                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24936                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       136670                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           55                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          368                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        11466                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        224169                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1229870                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        20540                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14461826                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          149                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      3415759                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      1725938                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          860                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         13636                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          368                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        60705                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        62959                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       123664                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13788233                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      3315901                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        98852                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             5037276                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1805700                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           1721375                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.522559                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13766936                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13766470                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7438056                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14672932                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.521734                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.506924                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     11173986                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     13130951                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1332304                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1675                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       107750                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     24597415                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.533835                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.355949                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19828892     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1745153      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       817185      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       806238      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       219850      0.89%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       932127      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        69919      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        51243      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       126808      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     24597415                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     11173986                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      13130951                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               4993561                       # Number of memory references committed
system.switch_cpus7.commit.loads              3279089                       # Number of loads committed
system.switch_cpus7.commit.membars                836                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1733632                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11676849                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       127131                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       126808                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            38933823                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29150790                       # The number of ROB writes
system.switch_cpus7.timesIdled                 454994                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1564422                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           11173986                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             13130951                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     11173986                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.361378                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.361378                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.423482                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.423482                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        68156973                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       15995527                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       17253957                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1672                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683192                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300810                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28667890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712466856                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741134746                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28667890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713616732                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742284622                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28667890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713616732                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742284622                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 509997.749463                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517552.196927                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510090.587563                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517632.232915                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819082.571429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510090.587563                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517632.232915                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612133541                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638287773                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613139817                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639294049                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26154232                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613139817                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639294049                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438177.194703                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445731.685056                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438270.062187                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445811.749651                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747263.771429                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438270.062187                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445811.749651                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1482                       # number of replacements
system.l21.tagsinuse                      4095.487659                       # Cycle average of tags in use
system.l21.total_refs                          347243                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5578                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.252241                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          147.050471                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    29.973877                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   704.065726                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3214.397586                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.035901                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.007318                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.171891                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.784765                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4265                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4266                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2443                       # number of Writeback hits
system.l21.Writeback_hits::total                 2443                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4280                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4281                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4280                       # number of overall hits
system.l21.overall_hits::total                   4281                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1444                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1480                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1446                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1482                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1446                       # number of overall misses
system.l21.overall_misses::total                 1482                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     31336152                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    730683708                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      762019860                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      1165736                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      1165736                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     31336152                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    731849444                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       763185596                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     31336152                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    731849444                       # number of overall miss cycles
system.l21.overall_miss_latency::total      763185596                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5709                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5746                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2443                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2443                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           17                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5726                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5763                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5726                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5763                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.252934                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.257570                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.117647                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.252532                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.257158                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.252532                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.257158                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 870448.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 506013.648199                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 514878.283784                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data       582868                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total       582868                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 870448.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 506119.947441                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 514970.037787                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 870448.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 506119.947441                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 514970.037787                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 937                       # number of writebacks
system.l21.writebacks::total                      937                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1444                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1480                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1446                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1482                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1446                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1482                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     28738370                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    626394501                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    655132871                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      1021386                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      1021386                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     28738370                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    627415887                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    656154257                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     28738370                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    627415887                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    656154257                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.252934                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.257570                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.252532                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.257158                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.252532                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.257158                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 798288.055556                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 433791.205679                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 442657.345270                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data       510693                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total       510693                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 798288.055556                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 433897.570539                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 442749.161269                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 798288.055556                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 433897.570539                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 442749.161269                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          1560                       # number of replacements
system.l22.tagsinuse                      4095.877201                       # Cycle average of tags in use
system.l22.total_refs                          180341                       # Total number of references to valid blocks.
system.l22.sampled_refs                          5656                       # Sample count of references to valid blocks.
system.l22.avg_refs                         31.884901                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           53.854031                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    20.478645                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   765.749047                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3255.795478                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.013148                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005000                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.186950                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.794872                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4026                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4027                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             693                       # number of Writeback hits
system.l22.Writeback_hits::total                  693                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4032                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4033                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4032                       # number of overall hits
system.l22.overall_hits::total                   4033                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           25                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         1535                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 1560                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           25                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         1535                       # number of demand (read+write) misses
system.l22.demand_misses::total                  1560                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           25                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         1535                       # number of overall misses
system.l22.overall_misses::total                 1560                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19323100                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    656932951                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      676256051                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19323100                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    656932951                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       676256051                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19323100                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    656932951                       # number of overall miss cycles
system.l22.overall_miss_latency::total      676256051                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           26                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         5561                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               5587                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          693                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              693                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           26                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         5567                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                5593                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           26                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         5567                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               5593                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.276029                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.279220                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.275732                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.278920                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.961538                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.275732                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.278920                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst       772924                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 427969.349186                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 433497.468590                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst       772924                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 427969.349186                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 433497.468590                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 253                       # number of writebacks
system.l22.writebacks::total                      253                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         1535                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            1560                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         1535                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             1560                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         1535                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            1560                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    546719951                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    564248051                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    546719951                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    564248051                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     17528100                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    546719951                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    564248051                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.276029                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.279220                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.278920                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.961538                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.275732                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.278920                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 361697.468590                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst       701124                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 356169.349186                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 361697.468590                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          2811                       # number of replacements
system.l23.tagsinuse                      4095.879679                       # Cycle average of tags in use
system.l23.total_refs                          325966                       # Total number of references to valid blocks.
system.l23.sampled_refs                          6907                       # Sample count of references to valid blocks.
system.l23.avg_refs                         47.193572                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           11.810517                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    27.696764                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  1324.898321                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          2731.474076                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.002883                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.006762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.323462                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.666864                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         5272                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   5273                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            2253                       # number of Writeback hits
system.l23.Writeback_hits::total                 2253                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            9                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         5281                       # number of demand (read+write) hits
system.l23.demand_hits::total                    5282                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         5281                       # number of overall hits
system.l23.overall_hits::total                   5282                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           37                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         2774                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 2811                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           37                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         2774                       # number of demand (read+write) misses
system.l23.demand_misses::total                  2811                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           37                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         2774                       # number of overall misses
system.l23.overall_misses::total                 2811                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     31901695                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1431088191                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1462989886                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     31901695                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1431088191                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1462989886                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     31901695                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1431088191                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1462989886                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         8046                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               8084                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         2253                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             2253                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            9                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         8055                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                8093                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         8055                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               8093                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.344768                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.347724                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.344382                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.347337                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.973684                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.344382                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.347337                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 515893.363735                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 520451.755959                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 515893.363735                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 520451.755959                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 862207.972973                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 515893.363735                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 520451.755959                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 630                       # number of writebacks
system.l23.writebacks::total                      630                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         2774                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            2811                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         2774                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             2811                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         2774                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            2811                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   1231810350                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   1261054486                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   1231810350                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   1261054486                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     29244136                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   1231810350                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   1261054486                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.344768                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.347724                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.344382                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.347337                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.973684                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.344382                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.347337                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 444055.641673                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 448614.189256                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 444055.641673                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 448614.189256                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 790382.054054                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 444055.641673                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 448614.189256                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           730                       # number of replacements
system.l24.tagsinuse                      4095.426779                       # Cycle average of tags in use
system.l24.total_refs                          253702                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4826                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.569830                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.426779                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.787374                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   333.331637                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3606.880989                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029889                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008005                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.081380                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.880586                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3175                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3177                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1030                       # number of Writeback hits
system.l24.Writeback_hits::total                 1030                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           16                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3191                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3191                       # number of overall hits
system.l24.overall_hits::total                   3193                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          692                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  730                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          692                       # number of demand (read+write) misses
system.l24.demand_misses::total                   730                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          692                       # number of overall misses
system.l24.overall_misses::total                  730                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53009796                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    324396995                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      377406791                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53009796                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    324396995                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       377406791                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53009796                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    324396995                       # number of overall miss cycles
system.l24.overall_miss_latency::total      377406791                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3867                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3907                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1030                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1030                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           16                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3883                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3883                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.178950                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.186844                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.178213                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.186082                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.178213                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.186082                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 468781.784682                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 516995.604110                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 468781.784682                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 516995.604110                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 468781.784682                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 516995.604110                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 433                       # number of writebacks
system.l24.writebacks::total                      433                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          692                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             730                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          692                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              730                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          692                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             730                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50279564                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    274691093                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    324970657                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50279564                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    274691093                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    324970657                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50279564                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    274691093                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    324970657                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.178950                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.186844                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.186082                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.186082                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1323146.421053                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 396952.446532                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 445165.283562                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1323146.421053                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 396952.446532                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 445165.283562                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1323146.421053                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 396952.446532                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 445165.283562                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           909                       # number of replacements
system.l25.tagsinuse                      4095.293215                       # Cycle average of tags in use
system.l25.total_refs                          265952                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5005                       # Sample count of references to valid blocks.
system.l25.avg_refs                         53.137263                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.253201                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    32.669591                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   413.233219                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3571.137204                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019105                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007976                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.100887                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.871860                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3318                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3320                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l25.Writeback_hits::total                 1021                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3336                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3338                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3336                       # number of overall hits
system.l25.overall_hits::total                   3338                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          869                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  910                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          869                       # number of demand (read+write) misses
system.l25.demand_misses::total                   910                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          869                       # number of overall misses
system.l25.overall_misses::total                  910                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     40126191                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    407561196                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      447687387                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     40126191                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    407561196                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       447687387                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     40126191                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    407561196                       # number of overall miss cycles
system.l25.overall_miss_latency::total      447687387                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4187                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4230                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4205                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4248                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4205                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4248                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.207547                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.215130                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206659                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.214218                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206659                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.214218                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 978687.585366                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 469000.225547                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 491964.161538                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 978687.585366                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 469000.225547                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 491964.161538                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 978687.585366                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 469000.225547                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 491964.161538                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 484                       # number of writebacks
system.l25.writebacks::total                      484                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          868                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             909                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          868                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              909                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          868                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             909                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     37182391                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    344819649                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    382002040                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     37182391                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    344819649                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    382002040                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     37182391                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    344819649                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    382002040                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.207308                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.214894                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206421                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.213983                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206421                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.213983                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 906887.585366                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 397257.660138                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 420244.268427                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 906887.585366                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 397257.660138                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 420244.268427                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 906887.585366                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 397257.660138                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 420244.268427                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2812                       # number of replacements
system.l26.tagsinuse                      4095.881397                       # Cycle average of tags in use
system.l26.total_refs                          325958                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6908                       # Sample count of references to valid blocks.
system.l26.avg_refs                         47.185582                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           11.834588                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    28.083473                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  1326.500738                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          2729.462598                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.002889                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.006856                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.323853                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.666373                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         5262                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   5263                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            2255                       # number of Writeback hits
system.l26.Writeback_hits::total                 2255                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         5271                       # number of demand (read+write) hits
system.l26.demand_hits::total                    5272                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         5271                       # number of overall hits
system.l26.overall_hits::total                   5272                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2775                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2812                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2775                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2812                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2775                       # number of overall misses
system.l26.overall_misses::total                 2812                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     34319902                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1445621723                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1479941625                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     34319902                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1445621723                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1479941625                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     34319902                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1445621723                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1479941625                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         8037                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               8075                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         2255                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             2255                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         8046                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                8084                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         8046                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               8084                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.345278                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.348235                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.344892                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.347848                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.344892                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.347848                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 927564.918919                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 520944.765045                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 526295.030228                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 927564.918919                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 520944.765045                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 526295.030228                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 927564.918919                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 520944.765045                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 526295.030228                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 632                       # number of writebacks
system.l26.writebacks::total                      632                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2775                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2812                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2775                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2812                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2775                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2812                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     31663291                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1246261294                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1277924585                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     31663291                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1246261294                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1277924585                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     31663291                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1246261294                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1277924585                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.345278                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.348235                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.344892                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.347848                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.344892                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.347848                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 855764.621622                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 449103.169009                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 454453.977596                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 855764.621622                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 449103.169009                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 454453.977596                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 855764.621622                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 449103.169009                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 454453.977596                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          2812                       # number of replacements
system.l27.tagsinuse                      4095.879409                       # Cycle average of tags in use
system.l27.total_refs                          325972                       # Total number of references to valid blocks.
system.l27.sampled_refs                          6908                       # Sample count of references to valid blocks.
system.l27.avg_refs                         47.187609                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           11.832874                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    28.809026                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  1325.650085                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          2729.587423                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.002889                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.007033                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.323645                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.666403                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999971                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         5274                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   5275                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2257                       # number of Writeback hits
system.l27.Writeback_hits::total                 2257                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data            9                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                    9                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         5283                       # number of demand (read+write) hits
system.l27.demand_hits::total                    5284                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         5283                       # number of overall hits
system.l27.overall_hits::total                   5284                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           39                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         2774                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 2813                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           39                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         2774                       # number of demand (read+write) misses
system.l27.demand_misses::total                  2813                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           39                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         2774                       # number of overall misses
system.l27.overall_misses::total                 2813                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     32677907                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   1436505365                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     1469183272                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     32677907                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   1436505365                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      1469183272                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     32677907                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   1436505365                       # number of overall miss cycles
system.l27.overall_miss_latency::total     1469183272                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           40                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         8048                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               8088                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2257                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2257                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            9                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                9                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           40                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         8057                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                8097                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           40                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         8057                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               8097                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.344682                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.347799                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.344297                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.347413                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.975000                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.344297                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.347413                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 837895.051282                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 517846.202235                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 522283.424102                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 837895.051282                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 517846.202235                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 522283.424102                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 837895.051282                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 517846.202235                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 522283.424102                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 634                       # number of writebacks
system.l27.writebacks::total                      634                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         2774                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            2813                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         2774                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             2813                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         2774                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            2813                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     29877639                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   1237315059                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   1267192698                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     29877639                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   1237315059                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   1267192698                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     29877639                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   1237315059                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   1267192698                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.344682                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.347799                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.344297                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.347413                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.975000                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.344297                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.347413                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 766093.307692                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 446040.035689                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 450477.318877                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 766093.307692                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 446040.035689                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 450477.318877                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 766093.307692                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 446040.035689                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 450477.318877                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308416                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308416                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34950446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34950446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34950446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34950446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 743626.510638                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 743626.510638                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 743626.510638                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29055099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29055099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29055099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807086.083333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807086.083333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373852                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.953846                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355688                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644312                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859800                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859800                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586149                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586149                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586149                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586149                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581933709                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581933709                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826680389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826680389                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826680389                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826680389                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879192                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606146                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606146                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236279.584829                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236279.584829                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241370.224984                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241370.224984                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241370.224984                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241370.224984                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002831883                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002831883                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004974775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004974775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004974775                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004974775                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177744.041652                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177744.041652                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177588.756847                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177588.756847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177588.756847                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177588.756847                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               513.078067                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001230431                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1929153.046243                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    31.078067                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.049805                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822240                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1222339                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1222339                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1222339                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1222339                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1222339                       # number of overall hits
system.cpu1.icache.overall_hits::total        1222339                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36429084                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36429084                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36429084                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36429084                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36429084                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36429084                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1222389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1222389                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1222389                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1222389                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1222389                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1222389                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000041                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 728581.680000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 728581.680000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 728581.680000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 728581.680000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 728581.680000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 728581.680000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     31708051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     31708051                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     31708051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     31708051                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     31708051                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     31708051                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 856974.351351                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 856974.351351                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 856974.351351                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 856974.351351                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 856974.351351                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 856974.351351                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5725                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158374014                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5981                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26479.520816                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.375530                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.624470                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.880373                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.119627                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       859988                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         859988                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726325                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726325                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1771                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1771                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1670                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1586313                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1586313                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1586313                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1586313                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19465                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19465                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          611                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          611                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20076                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20076                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20076                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20076                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4570025312                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4570025312                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    276014664                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    276014664                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4846039976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4846039976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4846039976                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4846039976                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       879453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       879453                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726936                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1771                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1606389                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1606389                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1606389                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1606389                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022133                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022133                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000841                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012498                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012498                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012498                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012498                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234781.675417                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234781.675417                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 451742.494272                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 451742.494272                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 241384.736800                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 241384.736800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 241384.736800                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 241384.736800                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1604650                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 200581.250000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2443                       # number of writebacks
system.cpu1.dcache.writebacks::total             2443                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13756                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13756                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          594                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          594                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14350                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14350                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14350                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5709                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5709                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5726                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5726                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5726                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   1022727483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   1022727483                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      2158907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      2158907                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   1024886390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   1024886390                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   1024886390                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   1024886390                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006492                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003565                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003565                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003565                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003565                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179143.016816                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179143.016816                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 126994.529412                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 126994.529412                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 178988.192455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 178988.192455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 178988.192455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 178988.192455                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               547.478544                       # Cycle average of tags in use
system.cpu2.icache.total_refs               919940153                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1663544.580470                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    21.148306                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.330239                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.033892                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843478                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.877369                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1242970                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1242970                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1242970                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1242970                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1242970                       # number of overall hits
system.cpu2.icache.overall_hits::total        1242970                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           39                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           39                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           39                       # number of overall misses
system.cpu2.icache.overall_misses::total           39                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24587034                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24587034                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24587034                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24587034                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1243009                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1243009                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1243009                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 630436.769231                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 630436.769231                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 630436.769231                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           13                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           13                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           26                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           26                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19611590                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19611590                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19611590                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 754291.923077                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 754291.923077                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5567                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205260826                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5823                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35250.013052                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   191.517205                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    64.482795                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.748114                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.251886                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1851653                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1851653                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       338034                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        338034                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          793                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          792                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2189687                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2189687                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2189687                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2189687                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        19275                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        19275                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           28                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        19303                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         19303                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        19303                       # number of overall misses
system.cpu2.dcache.overall_misses::total        19303                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4374554272                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2269248                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4376823520                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4376823520                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4376823520                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1870928                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       338062                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2208990                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2208990                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010302                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008738                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008738                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 226954.826044                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81044.571429                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 226743.175672                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 226743.175672                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          693                       # number of writebacks
system.cpu2.dcache.writebacks::total              693                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        13714                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        13736                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        13736                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        13736                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5561                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5567                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5567                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5567                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    933435717                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    933820317                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    933820317                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002972                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002520                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002520                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 167853.932206                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 167742.108317                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               571.661310                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1030780510                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1774148.898451                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    29.912582                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   541.748728                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.047937                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.868187                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.916124                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1197729                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1197729                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1197729                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1197729                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1197729                       # number of overall hits
system.cpu3.icache.overall_hits::total        1197729                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     43982037                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     43982037                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     43982037                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     43982037                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     43982037                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     43982037                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1197783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1197783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1197783                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1197783                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1197783                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1197783                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000045                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000045                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000045                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000045                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 814482.166667                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 814482.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 814482.166667                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 814482.166667                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           16                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           16                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     32285042                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     32285042                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     32285042                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     32285042                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 849606.368421                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 849606.368421                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  8055                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               406389155                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  8311                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              48897.744555                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   111.089552                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data   144.910448                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.433944                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.566056                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      3130022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3130022                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      1713210                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1713210                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          841                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          841                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          838                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      4843232                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4843232                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      4843232                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4843232                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        28878                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        28878                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           29                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        28907                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         28907                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        28907                       # number of overall misses
system.cpu3.dcache.overall_misses::total        28907                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   7023558141                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   7023558141                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      2325700                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      2325700                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   7025883841                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   7025883841                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   7025883841                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   7025883841                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      3158900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3158900                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      1713239                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1713239                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          841                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      4872139                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      4872139                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      4872139                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      4872139                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009142                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009142                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005933                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005933                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005933                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005933                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 243214.839705                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 243214.839705                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 80196.551724                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 80196.551724                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 243051.296952                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 243051.296952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 243051.296952                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 243051.296952                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2253                       # number of writebacks
system.cpu3.dcache.writebacks::total             2253                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        20832                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        20832                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        20852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        20852                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        20852                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        20852                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         8046                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         8046                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         8055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         8055                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         8055                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         8055                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1815678014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1815678014                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       586695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       586695                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1816264709                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1816264709                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1816264709                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1816264709                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.002547                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001653                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001653                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 225662.194134                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 225662.194134                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65188.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65188.333333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 225482.893731                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 225482.893731                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 225482.893731                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 225482.893731                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.717242                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003066198                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2026396.359596                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.717242                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055637                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784803                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1277240                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1277240                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1277240                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1277240                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1277240                       # number of overall hits
system.cpu4.icache.overall_hits::total        1277240                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77989897                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77989897                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1277291                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1277291                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1277291                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1277291                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1277291                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1277291                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3883                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148814010                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4139                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35954.097608                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.254816                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.745184                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860370                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139630                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1018291                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1018291                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       754966                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        754966                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1837                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1773257                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1773257                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1773257                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1773257                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9870                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9870                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           80                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9950                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9950                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9950                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9950                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1381871664                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1381871664                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1387958030                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1387958030                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1387958030                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1387958030                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1028161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1028161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       755046                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       755046                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1783207                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1783207                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1783207                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1783207                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 140007.260790                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 140007.260790                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 139493.269347                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 139493.269347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 139493.269347                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 139493.269347                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu4.dcache.writebacks::total             1030                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         6067                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         6067                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3883                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3883                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    537144771                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    537144771                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    538235313                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    538235313                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    538235313                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    538235313                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 138904.776571                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 138904.776571                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 138613.266289                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 138613.266289                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 138613.266289                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 138613.266289                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               509.612786                       # Cycle average of tags in use
system.cpu5.icache.total_refs               999959686                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1930424.104247                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.612786                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055469                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.816687                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1263851                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1263851                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1263851                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1263851                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1263851                       # number of overall hits
system.cpu5.icache.overall_hits::total        1263851                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     50946554                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50946554                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     50946554                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50946554                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     50946554                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50946554                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1263906                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1263906                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1263906                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1263906                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1263906                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1263906                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 926300.981818                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 926300.981818                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 926300.981818                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 926300.981818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 926300.981818                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 926300.981818                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     40613317                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40613317                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     40613317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40613317                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     40613317                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40613317                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 944495.744186                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 944495.744186                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 944495.744186                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 944495.744186                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 944495.744186                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 944495.744186                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4205                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152499442                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4461                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34185.035194                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   223.468963                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    32.531037                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.872926                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.127074                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       869558                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         869558                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       730635                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        730635                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1862                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1862                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1761                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1761                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1600193                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1600193                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1600193                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1600193                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        13405                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        13405                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          105                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13510                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13510                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13510                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13510                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2476196909                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2476196909                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8583465                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8583465                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2484780374                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2484780374                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2484780374                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2484780374                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       882963                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       882963                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       730740                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       730740                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1613703                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1613703                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1613703                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1613703                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015182                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015182                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000144                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008372                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008372                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008372                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008372                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184721.888027                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184721.888027                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81747.285714                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81747.285714                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183921.567283                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183921.567283                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183921.567283                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183921.567283                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu5.dcache.writebacks::total             1021                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         9218                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         9218                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         9305                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         9305                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         9305                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         9305                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4205                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4205                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4205                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4205                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    630923996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    630923996                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1169421                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1169421                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    632093417                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    632093417                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    632093417                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    632093417                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002606                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002606                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 150686.409362                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 150686.409362                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64967.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64967.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 150319.480856                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 150319.480856                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 150319.480856                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 150319.480856                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               572.044881                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1030780282                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1774148.506024                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.296176                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.748705                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048552                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.868187                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.916739                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1197501                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1197501                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1197501                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1197501                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1197501                       # number of overall hits
system.cpu6.icache.overall_hits::total        1197501                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           55                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           55                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           55                       # number of overall misses
system.cpu6.icache.overall_misses::total           55                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     46148776                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     46148776                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     46148776                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     46148776                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     46148776                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     46148776                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1197556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1197556                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1197556                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1197556                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1197556                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1197556                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000046                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 839068.654545                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 839068.654545                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 839068.654545                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 839068.654545                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 839068.654545                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 839068.654545                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           17                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           17                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     34694724                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     34694724                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     34694724                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     34694724                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     34694724                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     34694724                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 913019.052632                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 913019.052632                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 913019.052632                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 913019.052632                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 913019.052632                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 913019.052632                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8046                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406388699                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8302                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              48950.698506                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   111.088499                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   144.911501                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433939                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566061                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3129753                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3129753                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1713024                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1713024                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          840                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          840                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          838                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          838                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4842777                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4842777                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4842777                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4842777                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28812                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28812                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           29                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           29                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28841                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28841                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28841                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28841                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   7061706750                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   7061706750                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2242802                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   7063949552                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   7063949552                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   7063949552                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   7063949552                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3158565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3158565                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1713053                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          838                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4871618                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4871618                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4871618                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4871618                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009122                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009122                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000017                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005920                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005920                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005920                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005920                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 245096.027697                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 245096.027697                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data        77338                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total        77338                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 244927.344822                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 244927.344822                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 244927.344822                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 244927.344822                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu6.dcache.writebacks::total             2255                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20775                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20775                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           20                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20795                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20795                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20795                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20795                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8037                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8037                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8046                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8046                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8046                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8046                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1829111825                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1829111825                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       576900                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1829688725                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1829688725                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1829688725                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1829688725                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 227586.391066                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 227586.391066                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 227403.520383                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 227403.520383                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 227403.520383                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 227403.520383                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     3                       # number of replacements
system.cpu7.icache.tagsinuse               572.833376                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1030780575                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1768062.735849                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    31.133639                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   541.699737                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.049894                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.868109                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.918002                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1197794                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1197794                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1197794                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1197794                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1197794                       # number of overall hits
system.cpu7.icache.overall_hits::total        1197794                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           61                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           61                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            61                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           61                       # number of overall misses
system.cpu7.icache.overall_misses::total           61                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     47923043                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     47923043                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     47923043                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     47923043                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     47923043                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     47923043                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1197855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1197855                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1197855                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1197855                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1197855                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1197855                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000051                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000051                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000051                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000051                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 785623.655738                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 785623.655738                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 785623.655738                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 785623.655738                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 785623.655738                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 785623.655738                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           21                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           21                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     33078930                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     33078930                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     33078930                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     33078930                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     33078930                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     33078930                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 826973.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 826973.250000                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 826973.250000                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 826973.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 826973.250000                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 826973.250000                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  8056                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               406387626                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  8312                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              48891.677815                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   111.080407                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   144.919593                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.433908                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.566092                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      3128963                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        3128963                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      1712743                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       1712743                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          840                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          840                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          836                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          836                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      4841706                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         4841706                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      4841706                       # number of overall hits
system.cpu7.dcache.overall_hits::total        4841706                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        28893                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        28893                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        28923                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         28923                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        28923                       # number of overall misses
system.cpu7.dcache.overall_misses::total        28923                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   7084816488                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   7084816488                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2409469                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2409469                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   7087225957                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   7087225957                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   7087225957                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   7087225957                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      3157856                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      3157856                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      1712773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      1712773                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          840                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          836                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          836                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      4870629                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      4870629                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      4870629                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      4870629                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.009150                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.009150                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.005938                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.005938                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.005938                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.005938                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 245208.752570                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 245208.752570                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80315.633333                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80315.633333                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 245037.719358                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 245037.719358                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 245037.719358                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 245037.719358                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2257                       # number of writebacks
system.cpu7.dcache.writebacks::total             2257                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        20845                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        20845                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        20866                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        20866                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        20866                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        20866                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         8048                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         8048                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         8057                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         8057                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         8057                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         8057                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1821045513                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1821045513                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       600424                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       600424                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1821645937                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1821645937                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1821645937                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1821645937                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.002549                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.001654                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.001654                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.001654                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.001654                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 226273.050820                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 226273.050820                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 66713.777778                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 66713.777778                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 226094.816557                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 226094.816557                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 226094.816557                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 226094.816557                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
