
****************************************
Report : qor
Design : cpu
Version: J-2014.06-SP2
Date   : Tue Mar 17 04:19:58 2015
****************************************


  Timing Path Group 'async_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  938.26
  Critical Path Slack:                  1116.54
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            6
  Critical Path Length:                 1000.11
  Critical Path Slack:                  1018.72
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           17
  Critical Path Length:                 1001.84
  Critical Path Slack:                   331.50
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  935.74
  Critical Path Slack:                  -255.14
  Total Negative Slack:                -3903.41
  No. of Violating Paths:                    16
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           26
  Critical Path Length:                  702.28
  Critical Path Slack:                   631.05
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (max_delay/setup)
  ---------------------------------------------
  Levels of Logic:                           25
  Critical Path Length:                  800.31
  Critical Path Slack:                  1183.42
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Timing Path Group 'async_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  669.74
  Critical Path Slack:                   561.90
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'clock_gating_default' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  151.43
  Critical Path Slack:                   117.98
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'COMB' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            3
  Critical Path Length:                  724.20
  Critical Path Slack:                  1390.87
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'INPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            0
  Critical Path Length:                  669.98
  Critical Path Slack:                   578.77
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'OUTPUTS' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            1
  Critical Path Length:                  108.10
  Critical Path Slack:                   774.76
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------

  Timing Path Group 'REG2REG' (min_delay/hold)
  ---------------------------------------------
  Levels of Logic:                            2
  Critical Path Length:                  129.46
  Critical Path Slack:                    44.17
  Total Negative Slack:                    0.00
  No. of Violating Paths:                     0
  ---------------------------------------------


  Cell Count
  ---------------------------------------------
  Hierarchical Cell Count:                    0
  Hierarchical Port Count:                    0
  Leaf Cell Count:                         1562
  ---------------------------------------------


  Area
  ---------------------------------------------
  Design Area:                       598.652100
  ---------------------------------------------


  Design Rule Violations
  ---------------------------------------------
  Total No. of Pins in Design:             6302
  min_capacitance Count:                     21
  min_capacitance Cost:                   -3.14
  Total DRC Cost:                         -3.14
  ---------------------------------------------

