{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1582759276671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1582759276676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 26 18:21:16 2020 " "Processing started: Wed Feb 26 18:21:16 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1582759276676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1582759276676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab3 -c chipInterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab3 -c chipInterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1582759276676 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1582759276969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ChipInterface.sv 1 1 " "Found 1 design units, including 1 entities, in source file ChipInterface.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipInterface " "Found entity 1: chipInterface" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759277056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "make_change.sv 3 3 " "Found 3 design units, including 3 entities, in source file make_change.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GetRemaining " "Found entity 1: GetRemaining" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277065 ""} { "Info" "ISGN_ENTITY_NAME" "2 CalcCoin " "Found entity 2: CalcCoin" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277065 ""} { "Info" "ISGN_ENTITY_NAME" "3 make_change " "Found entity 3: make_change" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759277065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv 4 4 " "Found 4 design units, including 4 entities, in source file /afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSevenSegment " "Found entity 1: BCDtoSevenSegment" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277074 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCDtester " "Found entity 2: BCDtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277074 ""} { "Info" "ISGN_ENTITY_NAME" "3 SevenSegtester " "Found entity 3: SevenSegtester" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277074 ""} { "Info" "ISGN_ENTITY_NAME" "4 SevenSegmentDigit " "Found entity 4: SevenSegmentDigit" {  } { { "../18240-Lab-2/BCDtoSevenSegment.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/18240-Lab-2/BCDtoSevenSegment.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1582759277074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1582759277074 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "chipInterface " "Elaborating entity \"chipInterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1582759277152 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ChipInterface.sv(33) " "Verilog HDL assignment warning at ChipInterface.sv(33): truncated value with size 32 to match size of target (4)" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1582759277154 "|chipInterface"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[14..0\] ChipInterface.sv(5) " "Output port \"LEDR\[14..0\]\" at ChipInterface.sv(5) has no driver" {  } { { "ChipInterface.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1582759277155 "|chipInterface"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "make_change make_change:asdsad " "Elaborating entity \"make_change\" for hierarchy \"make_change:asdsad\"" {  } { { "ChipInterface.sv" "asdsad" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1582759277156 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "FirstChange make_change.sv(145) " "Verilog HDL Always Construct warning at make_change.sv(145): inferring latch(es) for variable \"FirstChange\", which holds its previous value in one or more paths through the always construct" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1582759277158 "|chipInterface|make_change:asdsad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SecondChange make_change.sv(145) " "Verilog HDL Always Construct warning at make_change.sv(145): inferring latch(es) for variable \"SecondChange\", which holds its previous value in one or more paths through the always construct" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1582759277158 "|chipInterface|make_change:asdsad"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Remaining make_change.sv(145) " "Verilog HDL Always Construct warning at make_change.sv(145): inferring latch(es) for variable \"Remaining\", which holds its previous value in one or more paths through the always construct" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 145 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1582759277158 "|chipInterface|make_change:asdsad"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "make_change.sv(145) " "SystemVerilog RTL Coding error at make_change.sv(145): always_comb construct does not infer purely combinational logic." {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 145 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "" 0 -1 1582759277158 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remaining\[0\] make_change.sv(149) " "Inferred latch for \"Remaining\[0\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277159 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remaining\[1\] make_change.sv(149) " "Inferred latch for \"Remaining\[1\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277159 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remaining\[2\] make_change.sv(149) " "Inferred latch for \"Remaining\[2\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Remaining\[3\] make_change.sv(149) " "Inferred latch for \"Remaining\[3\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondChange\[0\] make_change.sv(149) " "Inferred latch for \"SecondChange\[0\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondChange\[1\] make_change.sv(149) " "Inferred latch for \"SecondChange\[1\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondChange\[2\] make_change.sv(149) " "Inferred latch for \"SecondChange\[2\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SecondChange\[3\] make_change.sv(149) " "Inferred latch for \"SecondChange\[3\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstChange\[0\] make_change.sv(149) " "Inferred latch for \"FirstChange\[0\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstChange\[1\] make_change.sv(149) " "Inferred latch for \"FirstChange\[1\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstChange\[2\] make_change.sv(149) " "Inferred latch for \"FirstChange\[2\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277160 "|chipInterface|make_change:asdsad"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "FirstChange\[3\] make_change.sv(149) " "Inferred latch for \"FirstChange\[3\]\" at make_change.sv(149)" {  } { { "make_change.sv" "" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/make_change.sv" 149 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1582759277161 "|chipInterface|make_change:asdsad"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "make_change:asdsad " "Can't elaborate user hierarchy \"make_change:asdsad\"" {  } { { "ChipInterface.sv" "asdsad" { Text "/afs/ece.cmu.edu/usr/bhung/Private/lab3/ChipInterface.sv" 18 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "" 0 -1 1582759277162 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 5 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1582759277373 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 26 18:21:17 2020 " "Processing ended: Wed Feb 26 18:21:17 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1582759277373 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1582759277373 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1582759277373 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582759277373 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 5 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 5 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1582759277986 ""}
