

================================================================
== Vivado HLS Report for 'long_subtraction'
================================================================
* Date:           Wed Aug 18 13:55:53 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        LS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.662 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         7|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     146|    2574|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|     48|     361|     195|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      18|    -|
|Register         |        0|      -|     706|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     48|    1213|    2883|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      5|   ~0   |       1|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |long_subtraction_bkb_U1  |long_subtraction_bkb  |        0|     48|  361|  195|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     48|  361|  195|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |NZeros_fu_281_p2                  |     +    |      0|   0|   32|          32|          32|
    |add_ln1001_fu_410_p2              |     +    |      0|   0|   32|           5|          32|
    |add_ln1011_fu_495_p2              |     +    |      0|   0|    8|           5|           5|
    |lsb_index_fu_308_p2               |     +    |      0|   0|   32|           5|          32|
    |m_1_fu_456_p2                     |     +    |      0|   0|   16|          16|          16|
    |ret_V_fu_179_p2                   |     -    |      0|   0|  129|         129|         129|
    |sub_ln1001_fu_425_p2              |     -    |      0|   0|   32|           4|          32|
    |sub_ln1011_fu_490_p2              |     -    |      0|   0|    8|           6|           5|
    |sub_ln991_fu_291_p2               |     -    |      0|   0|   32|           8|          32|
    |sub_ln994_fu_329_p2               |     -    |      0|   0|    8|           8|           8|
    |tmp_V_fu_220_p2                   |     -    |      0|   0|  118|           1|         118|
    |a_fu_356_p2                       |    and   |      0|   0|    1|           1|           1|
    |and_ln996_fu_384_p2               |    and   |      0|   0|    1|           1|           1|
    |ap_block_state8_pp0_stage0_iter6  |    and   |      0|   0|    1|           1|           1|
    |ap_predicate_op22_read_state2     |    and   |      0|   0|    1|           1|           1|
    |p_Result_s_fu_344_p2              |    and   |      0|   0|  128|         128|         128|
    |tmp_1_nbreadreq_fu_128_p3         |    and   |      0|   0|  128|           1|           0|
    |tmp_nbreadreq_fu_120_p3           |    and   |      0|   0|  128|           1|           0|
    |tmp_5_fu_269_p3                   |   ctlz   |      0|  73|   71|          64|           0|
    |tmp_s_fu_247_p3                   |   ctlz   |      0|  73|   71|          64|           0|
    |icmp_ln1001_fu_404_p2             |   icmp   |      0|   0|   12|          32|           1|
    |icmp_ln1075_fu_259_p2             |   icmp   |      0|   0|   20|          54|           1|
    |icmp_ln982_fu_215_p2              |   icmp   |      0|   0|   44|         117|           1|
    |icmp_ln994_1_fu_350_p2            |   icmp   |      0|   0|   44|         128|           1|
    |icmp_ln994_fu_323_p2              |   icmp   |      0|   0|   12|          31|           1|
    |lshr_ln1001_fu_419_p2             |   lshr   |      0|   0|  423|         128|         128|
    |lshr_ln994_fu_338_p2              |   lshr   |      0|   0|  423|           2|         128|
    |ap_block_pp0_stage0_01001         |    or    |      0|   0|    1|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    or    |      0|   0|    1|           1|           1|
    |ap_predicate_tran2to9_state2      |    or    |      0|   0|    1|           1|           1|
    |or_ln1008_fu_390_p2               |    or    |      0|   0|    1|           1|           1|
    |c_V_din                           |  select  |      0|   0|   16|           1|           1|
    |l_fu_285_p3                       |  select  |      0|   0|   32|           1|          32|
    |m_fu_448_p3                       |  select  |      0|   0|   16|           1|          16|
    |select_ln1011_fu_483_p3           |  select  |      0|   0|    4|           1|           4|
    |tmp_V_4_fu_226_p3                 |  select  |      0|   0|  118|           1|         118|
    |shl_ln1001_fu_434_p2              |    shl   |      0|   0|  423|         128|         128|
    |ap_enable_pp0                     |    xor   |      0|   0|    2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|   0|    2|           2|           1|
    |xor_ln996_fu_370_p2               |    xor   |      0|   0|    2|           1|           2|
    +----------------------------------+----------+-------+----+-----+------------+------------+
    |Total                             |          |      0| 146| 2574|        1114|        1142|
    +----------------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_V_blk_n                |   3|          2|    1|          2|
    |ap_NS_fsm                |   3|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   3|          2|    1|          2|
    |b_V_blk_n                |   3|          2|    1|          2|
    |c_V_blk_n                |   3|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  18|         14|    6|         14|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |icmp_ln1075_reg_577                |    1|   0|    1|          0|
    |icmp_ln982_reg_561                 |    1|   0|    1|          0|
    |m_4_reg_604                        |   15|   0|   15|          0|
    |p_Result_3_reg_555                 |    1|   0|    1|          0|
    |ret_V_reg_539                      |   17|   0|  129|        112|
    |sub_ln991_reg_587                  |   32|   0|   32|          0|
    |tmp_12_reg_609                     |    1|   0|    1|          0|
    |tmp_1_reg_535                      |    1|   0|    1|          0|
    |tmp_V_4_reg_566                    |  118|   0|  118|          0|
    |tmp_V_4_reg_566_pp0_iter4_reg      |  118|   0|  118|          0|
    |trunc_ln1074_reg_571               |   32|   0|   32|          0|
    |trunc_ln1083_reg_582               |   32|   0|   32|          0|
    |trunc_ln990_reg_599                |    5|   0|    5|          0|
    |trunc_ln990_reg_599_pp0_iter5_reg  |    5|   0|    5|          0|
    |trunc_ln994_reg_594                |    8|   0|    8|          0|
    |trunc_ln_reg_549                   |  117|   0|  117|          0|
    |icmp_ln982_reg_561                 |   64|  32|    1|          0|
    |p_Result_3_reg_555                 |   64|  32|    1|          0|
    |tmp_1_reg_535                      |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  706|  96|  629|        112|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------+-----+-----+------------+------------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_hs | long_subtraction | return value |
|ap_rst       |  in |    1| ap_ctrl_hs | long_subtraction | return value |
|ap_start     |  in |    1| ap_ctrl_hs | long_subtraction | return value |
|ap_done      | out |    1| ap_ctrl_hs | long_subtraction | return value |
|ap_idle      | out |    1| ap_ctrl_hs | long_subtraction | return value |
|ap_ready     | out |    1| ap_ctrl_hs | long_subtraction | return value |
|a_V_dout     |  in |   16|   ap_fifo  |        a_V       |    pointer   |
|a_V_empty_n  |  in |    1|   ap_fifo  |        a_V       |    pointer   |
|a_V_read     | out |    1|   ap_fifo  |        a_V       |    pointer   |
|b_V_dout     |  in |   16|   ap_fifo  |        b_V       |    pointer   |
|b_V_empty_n  |  in |    1|   ap_fifo  |        b_V       |    pointer   |
|b_V_read     | out |    1|   ap_fifo  |        b_V       |    pointer   |
|c_V_din      | out |   16|   ap_fifo  |        c_V       |    pointer   |
|c_V_full_n   |  in |    1|   ap_fifo  |        c_V       |    pointer   |
|c_V_write    | out |    1|   ap_fifo  |        c_V       |    pointer   |
+-------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(half* %c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %b_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %a_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %a_V), !map !172"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %b_V), !map !176"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(half* %c_V), !map !180"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @long_subtraction_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "br label %0" [LS/core.cpp:21]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.56>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %a_V, i32 1)" [LS/core.cpp:21]   --->   Operation 18 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %.critedge" [LS/core.cpp:21]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_1 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* %b_V, i32 1)" [LS/core.cpp:21]   --->   Operation 20 'nbreadreq' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %hls_label_0, label %.critedge" [LS/core.cpp:21]   --->   Operation 21 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.40ns)   --->   "%tmp_14 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %a_V)" [LS/core.cpp:28]   --->   Operation 22 'read' 'tmp_14' <Predicate = (tmp & tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%d_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i112(i16 %tmp_14, i112 0)" [LS/core.cpp:28]   --->   Operation 23 'bitconcatenate' 'd_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (3.40ns)   --->   "%tmp_15 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %b_V)" [LS/core.cpp:29]   --->   Operation 24 'read' 'tmp_15' <Predicate = (tmp & tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%e_V = call i128 @_ssdm_op_BitConcatenate.i128.i16.i112(i16 %tmp_15, i112 0)" [LS/core.cpp:29]   --->   Operation 25 'bitconcatenate' 'e_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lhs_V = sext i128 %d_V to i129" [LS/core.cpp:30]   --->   Operation 26 'sext' 'lhs_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%rhs_V = sext i128 %e_V to i129" [LS/core.cpp:30]   --->   Operation 27 'sext' 'rhs_V' <Predicate = (tmp & tmp_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (4.16ns)   --->   "%ret_V = sub nsw i129 %lhs_V, %rhs_V" [LS/core.cpp:30]   --->   Operation 28 'sub' 'ret_V' <Predicate = (tmp & tmp_1)> <Delay = 4.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.66>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i129 %ret_V to i229" [LS/core.cpp:30]   --->   Operation 29 'sext' 'sext_ln1118' <Predicate = (tmp_1)> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (8.66ns)   --->   "%r_V = mul i229 763201709380294119597012942848, %sext_ln1118" [LS/core.cpp:30]   --->   Operation 30 'mul' 'r_V' <Predicate = (tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 8.66>
ST_4 : Operation 31 [1/2] (8.66ns)   --->   "%r_V = mul i229 763201709380294119597012942848, %sext_ln1118" [LS/core.cpp:30]   --->   Operation 31 'mul' 'r_V' <Predicate = (tmp_1)> <Delay = 8.66> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 8.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln = call i117 @_ssdm_op_PartSelect.i117.i229.i32.i32(i229 %r_V, i32 112, i32 228)" [LS/core.cpp:30]   --->   Operation 32 'partselect' 'trunc_ln' <Predicate = (tmp_1)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i229.i32(i229 %r_V, i32 228)" [LS/core.cpp:32]   --->   Operation 33 'bitselect' 'p_Result_3' <Predicate = (tmp_1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln988 = sext i117 %trunc_ln to i118" [LS/core.cpp:32]   --->   Operation 34 'sext' 'sext_ln988' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (2.72ns)   --->   "%icmp_ln982 = icmp eq i117 %trunc_ln, 0" [LS/core.cpp:32]   --->   Operation 35 'icmp' 'icmp_ln982' <Predicate = (tmp_1)> <Delay = 2.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 36 [1/1] (3.94ns)   --->   "%tmp_V = sub i118 0, %sext_ln988" [LS/core.cpp:32]   --->   Operation 36 'sub' 'tmp_V' <Predicate = (tmp_1 & p_Result_3)> <Delay = 3.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 37 [1/1] (1.33ns)   --->   "%tmp_V_4 = select i1 %p_Result_3, i118 %tmp_V, i118 %sext_ln988" [LS/core.cpp:32]   --->   Operation 37 'select' 'tmp_V_4' <Predicate = (tmp_1)> <Delay = 1.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_8 = call i54 @_ssdm_op_PartSelect.i54.i118.i32.i32(i118 %tmp_V_4, i32 64, i32 117)" [LS/core.cpp:32]   --->   Operation 38 'partselect' 'tmp_8' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1073 = sext i54 %tmp_8 to i64" [LS/core.cpp:32]   --->   Operation 39 'sext' 'sext_ln1073' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (3.22ns)   --->   "%tmp_s = call i64 @llvm.ctlz.i64(i64 %sext_ln1073, i1 true) nounwind" [LS/core.cpp:32]   --->   Operation 40 'ctlz' 'tmp_s' <Predicate = (tmp_1)> <Delay = 3.22> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln1074 = trunc i64 %tmp_s to i32" [LS/core.cpp:32]   --->   Operation 41 'trunc' 'trunc_ln1074' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (2.24ns)   --->   "%icmp_ln1075 = icmp eq i54 %tmp_8, 0" [LS/core.cpp:32]   --->   Operation 42 'icmp' 'icmp_ln1075' <Predicate = (tmp_1)> <Delay = 2.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%x_V = trunc i118 %tmp_V_4 to i64" [LS/core.cpp:32]   --->   Operation 43 'trunc' 'x_V' <Predicate = (tmp_1)> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (3.23ns)   --->   "%tmp_5 = call i64 @llvm.ctlz.i64(i64 %x_V, i1 true) nounwind" [LS/core.cpp:32]   --->   Operation 44 'ctlz' 'tmp_5' <Predicate = (tmp_1)> <Delay = 3.23> <Core = "CTLZ">   --->   Core 63 'CTLZ' <Latency = 0> <II = 1> <Delay = 3.23> <FuncUnit> <Opcode : 'ctlz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln1083 = trunc i64 %tmp_5 to i32" [LS/core.cpp:32]   --->   Operation 45 'trunc' 'trunc_ln1083' <Predicate = (tmp_1)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.49>
ST_6 : Operation 46 [1/1] (1.89ns)   --->   "%NZeros = add nsw i32 %trunc_ln1074, %trunc_ln1083" [LS/core.cpp:32]   --->   Operation 46 'add' 'NZeros' <Predicate = (tmp_1 & icmp_ln1075 & !icmp_ln982)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 47 [1/1] (0.70ns)   --->   "%l = select i1 %icmp_ln1075, i32 %NZeros, i32 %trunc_ln1074" [LS/core.cpp:32]   --->   Operation 47 'select' 'l' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (1.89ns)   --->   "%sub_ln991 = sub nsw i32 128, %l" [LS/core.cpp:32]   --->   Operation 48 'sub' 'sub_ln991' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln994 = trunc i32 %sub_ln991 to i8" [LS/core.cpp:32]   --->   Operation 49 'trunc' 'trunc_ln994' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln990 = trunc i32 %l to i5" [LS/core.cpp:32]   --->   Operation 50 'trunc' 'trunc_ln990' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln985 = sext i118 %tmp_V_4 to i128" [LS/core.cpp:32]   --->   Operation 51 'sext' 'sext_ln985' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 52 [1/1] (1.89ns)   --->   "%lsb_index = add nsw i32 -11, %sub_ln991" [LS/core.cpp:32]   --->   Operation 52 'add' 'lsb_index' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [LS/core.cpp:32]   --->   Operation 53 'partselect' 'tmp_9' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 54 [1/1] (1.96ns)   --->   "%icmp_ln994 = icmp sgt i31 %tmp_9, 0" [LS/core.cpp:32]   --->   Operation 54 'icmp' 'icmp_ln994' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 55 [1/1] (1.30ns)   --->   "%sub_ln994 = sub i8 -116, %trunc_ln994" [LS/core.cpp:32]   --->   Operation 55 'sub' 'sub_ln994' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.30> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln994_1)   --->   "%zext_ln994 = zext i8 %sub_ln994 to i128" [LS/core.cpp:32]   --->   Operation 56 'zext' 'zext_ln994' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln994_1)   --->   "%lshr_ln994 = lshr i128 -1, %zext_ln994" [LS/core.cpp:32]   --->   Operation 57 'lshr' 'lshr_ln994' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln994_1)   --->   "%p_Result_s = and i128 %sext_ln985, %lshr_ln994" [LS/core.cpp:32]   --->   Operation 58 'and' 'p_Result_s' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 59 [1/1] (2.79ns) (out node of the LUT)   --->   "%icmp_ln994_1 = icmp ne i128 %p_Result_s, 0" [LS/core.cpp:32]   --->   Operation 59 'icmp' 'icmp_ln994_1' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 2.79> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln994, %icmp_ln994_1" [LS/core.cpp:32]   --->   Operation 60 'and' 'a' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [LS/core.cpp:32]   --->   Operation 61 'bitselect' 'tmp_10' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln996 = xor i1 %tmp_10, true" [LS/core.cpp:32]   --->   Operation 62 'xor' 'xor_ln996' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i128.i32(i128 %sext_ln985, i32 %lsb_index)" [LS/core.cpp:32]   --->   Operation 63 'bitselect' 'p_Result_1' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln996 = and i1 %p_Result_1, %xor_ln996" [LS/core.cpp:32]   --->   Operation 64 'and' 'and_ln996' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln1008 = or i1 %and_ln996, %a" [LS/core.cpp:32]   --->   Operation 65 'or' 'or_ln1008' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 0, i1 %or_ln1008)" [LS/core.cpp:32]   --->   Operation 66 'bitconcatenate' 'or_ln' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.80>
ST_7 : Operation 67 [1/1] (1.96ns)   --->   "%icmp_ln1001 = icmp sgt i32 %lsb_index, 0" [LS/core.cpp:32]   --->   Operation 67 'icmp' 'icmp_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.96> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 68 [1/1] (1.89ns)   --->   "%add_ln1001 = add nsw i32 -12, %sub_ln991" [LS/core.cpp:32]   --->   Operation 68 'add' 'add_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1001 = zext i32 %add_ln1001 to i128" [LS/core.cpp:32]   --->   Operation 69 'zext' 'zext_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%lshr_ln1001 = lshr i128 %sext_ln985, %zext_ln1001" [LS/core.cpp:32]   --->   Operation 70 'lshr' 'lshr_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 71 [1/1] (1.89ns)   --->   "%sub_ln1001 = sub i32 12, %sub_ln991" [LS/core.cpp:32]   --->   Operation 71 'sub' 'sub_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%zext_ln1001_1 = zext i32 %sub_ln1001 to i128" [LS/core.cpp:32]   --->   Operation 72 'zext' 'zext_ln1001_1' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%shl_ln1001 = shl i128 %sext_ln985, %zext_ln1001_1" [LS/core.cpp:32]   --->   Operation 73 'shl' 'shl_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.62> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln1001 = trunc i128 %lshr_ln1001 to i16" [LS/core.cpp:32]   --->   Operation 74 'trunc' 'trunc_ln1001' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%trunc_ln1001_1 = trunc i128 %shl_ln1001 to i16" [LS/core.cpp:32]   --->   Operation 75 'trunc' 'trunc_ln1001_1' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node m_1)   --->   "%m = select i1 %icmp_ln1001, i16 %trunc_ln1001, i16 %trunc_ln1001_1" [LS/core.cpp:32]   --->   Operation 76 'select' 'm' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (3.62ns) (out node of the LUT)   --->   "%m_1 = add i16 %or_ln, %m" [LS/core.cpp:32]   --->   Operation 77 'add' 'm_1' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 3.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%m_4 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %m_1, i32 1, i32 15)" [LS/core.cpp:32]   --->   Operation 78 'partselect' 'm_4' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %m_1, i32 12)" [LS/core.cpp:32]   --->   Operation 79 'bitselect' 'tmp_12' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.79>
ST_8 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str1)" [LS/core.cpp:22]   --->   Operation 80 'specregionbegin' 'tmp_6' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [LS/core.cpp:23]   --->   Operation 81 'specpipeline' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%m_5 = zext i15 %m_4 to i16" [LS/core.cpp:32]   --->   Operation 82 'zext' 'm_5' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.97ns)   --->   "%select_ln1011 = select i1 %tmp_12, i5 15, i5 14" [LS/core.cpp:32]   --->   Operation 83 'select' 'select_ln1011' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 84 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1011 = sub i5 -16, %trunc_ln990" [LS/core.cpp:32]   --->   Operation 84 'sub' 'sub_ln1011' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 85 [1/1] (2.79ns) (root node of TernaryAdder)   --->   "%add_ln1011 = add i5 %sub_ln1011, %select_ln1011" [LS/core.cpp:32]   --->   Operation 85 'add' 'add_ln1011' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 2.79> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.39> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_4 = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 %p_Result_3, i5 %add_ln1011)" [LS/core.cpp:32]   --->   Operation 86 'bitconcatenate' 'tmp_4' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSet.i16.i16.i6.i32.i32(i16 %m_5, i6 %tmp_4, i32 10, i32 15)" [LS/core.cpp:32]   --->   Operation 87 'partset' 'p_Result_4' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%bitcast_ln750 = bitcast i16 %p_Result_4 to half" [LS/core.cpp:32]   --->   Operation 88 'bitcast' 'bitcast_ln750' <Predicate = (tmp_1 & !icmp_ln982)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.62ns)   --->   "%tmp_13 = select i1 %icmp_ln982, half 0x0, half %bitcast_ln750" [LS/core.cpp:32]   --->   Operation 89 'select' 'tmp_13' <Predicate = (tmp_1)> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (3.40ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.halfP(half* %c_V, half %tmp_13)" [LS/core.cpp:32]   --->   Operation 90 'write' <Predicate = (tmp_1)> <Delay = 3.40> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str1, i32 %tmp_6)" [LS/core.cpp:33]   --->   Operation 91 'specregionend' 'empty_17' <Predicate = (tmp_1)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "br label %0" [LS/core.cpp:33]   --->   Operation 92 'br' <Predicate = (tmp_1)> <Delay = 0.00>

State 9 <SV = 2> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [LS/core.cpp:34]   --->   Operation 93 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ c_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty             (specinterface  ) [ 0000000000]
empty_15          (specinterface  ) [ 0000000000]
empty_16          (specinterface  ) [ 0000000000]
specbitsmap_ln0   (specbitsmap    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap    ) [ 0000000000]
specbitsmap_ln0   (specbitsmap    ) [ 0000000000]
spectopmodule_ln0 (spectopmodule  ) [ 0000000000]
br_ln21           (br             ) [ 0000000000]
tmp               (nbreadreq      ) [ 0011111110]
br_ln21           (br             ) [ 0000000000]
tmp_1             (nbreadreq      ) [ 0011111110]
br_ln21           (br             ) [ 0000000000]
tmp_14            (read           ) [ 0000000000]
d_V               (bitconcatenate ) [ 0000000000]
tmp_15            (read           ) [ 0000000000]
e_V               (bitconcatenate ) [ 0000000000]
lhs_V             (sext           ) [ 0000000000]
rhs_V             (sext           ) [ 0000000000]
ret_V             (sub            ) [ 0011000000]
sext_ln1118       (sext           ) [ 0010100000]
r_V               (mul            ) [ 0000000000]
trunc_ln          (partselect     ) [ 0010010000]
p_Result_3        (bitselect      ) [ 0010011110]
sext_ln988        (sext           ) [ 0000000000]
icmp_ln982        (icmp           ) [ 0010001110]
tmp_V             (sub            ) [ 0000000000]
tmp_V_4           (select         ) [ 0010001100]
tmp_8             (partselect     ) [ 0000000000]
sext_ln1073       (sext           ) [ 0000000000]
tmp_s             (ctlz           ) [ 0000000000]
trunc_ln1074      (trunc          ) [ 0010001000]
icmp_ln1075       (icmp           ) [ 0010001000]
x_V               (trunc          ) [ 0000000000]
tmp_5             (ctlz           ) [ 0000000000]
trunc_ln1083      (trunc          ) [ 0010001000]
NZeros            (add            ) [ 0000000000]
l                 (select         ) [ 0000000000]
sub_ln991         (sub            ) [ 0010000100]
trunc_ln994       (trunc          ) [ 0010000100]
trunc_ln990       (trunc          ) [ 0010000110]
sext_ln985        (sext           ) [ 0000000000]
lsb_index         (add            ) [ 0000000000]
tmp_9             (partselect     ) [ 0000000000]
icmp_ln994        (icmp           ) [ 0000000000]
sub_ln994         (sub            ) [ 0000000000]
zext_ln994        (zext           ) [ 0000000000]
lshr_ln994        (lshr           ) [ 0000000000]
p_Result_s        (and            ) [ 0000000000]
icmp_ln994_1      (icmp           ) [ 0000000000]
a                 (and            ) [ 0000000000]
tmp_10            (bitselect      ) [ 0000000000]
xor_ln996         (xor            ) [ 0000000000]
p_Result_1        (bitselect      ) [ 0000000000]
and_ln996         (and            ) [ 0000000000]
or_ln1008         (or             ) [ 0000000000]
or_ln             (bitconcatenate ) [ 0000000000]
icmp_ln1001       (icmp           ) [ 0000000000]
add_ln1001        (add            ) [ 0000000000]
zext_ln1001       (zext           ) [ 0000000000]
lshr_ln1001       (lshr           ) [ 0000000000]
sub_ln1001        (sub            ) [ 0000000000]
zext_ln1001_1     (zext           ) [ 0000000000]
shl_ln1001        (shl            ) [ 0000000000]
trunc_ln1001      (trunc          ) [ 0000000000]
trunc_ln1001_1    (trunc          ) [ 0000000000]
m                 (select         ) [ 0000000000]
m_1               (add            ) [ 0000000000]
m_4               (partselect     ) [ 0010000010]
tmp_12            (bitselect      ) [ 0010000010]
tmp_6             (specregionbegin) [ 0000000000]
specpipeline_ln23 (specpipeline   ) [ 0000000000]
m_5               (zext           ) [ 0000000000]
select_ln1011     (select         ) [ 0000000000]
sub_ln1011        (sub            ) [ 0000000000]
add_ln1011        (add            ) [ 0000000000]
tmp_4             (bitconcatenate ) [ 0000000000]
p_Result_4        (partset        ) [ 0000000000]
bitcast_ln750     (bitcast        ) [ 0000000000]
tmp_13            (select         ) [ 0000000000]
write_ln32        (write          ) [ 0000000000]
empty_17          (specregionend  ) [ 0000000000]
br_ln33           (br             ) [ 0000000000]
ret_ln34          (ret            ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="long_subtraction_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i112"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i117.i229.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i229.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i54.i118.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.ctlz.i64"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i128.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i1.i5"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i16.i16.i6.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_nbreadreq_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="tmp_1_nbreadreq_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="tmp_14_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="0"/>
<pin id="138" dir="0" index="1" bw="16" slack="0"/>
<pin id="139" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_15_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln32_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="0" index="2" bw="16" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln32/8 "/>
</bind>
</comp>

<comp id="155" class="1004" name="d_V_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="128" slack="0"/>
<pin id="157" dir="0" index="1" bw="16" slack="0"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="d_V/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="e_V_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="128" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="e_V/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="lhs_V_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="128" slack="0"/>
<pin id="173" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="rhs_V_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="128" slack="0"/>
<pin id="177" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ret_V_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="128" slack="0"/>
<pin id="181" dir="0" index="1" bw="128" slack="0"/>
<pin id="182" dir="1" index="2" bw="129" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="sext_ln1118_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="129" slack="1"/>
<pin id="187" dir="1" index="1" bw="229" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="101" slack="0"/>
<pin id="190" dir="0" index="1" bw="129" slack="0"/>
<pin id="191" dir="1" index="2" bw="229" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="117" slack="0"/>
<pin id="196" dir="0" index="1" bw="229" slack="0"/>
<pin id="197" dir="0" index="2" bw="8" slack="0"/>
<pin id="198" dir="0" index="3" bw="9" slack="0"/>
<pin id="199" dir="1" index="4" bw="117" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_Result_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="229" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_3/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln988_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="117" slack="1"/>
<pin id="214" dir="1" index="1" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln988/5 "/>
</bind>
</comp>

<comp id="215" class="1004" name="icmp_ln982_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="117" slack="1"/>
<pin id="217" dir="0" index="1" bw="117" slack="0"/>
<pin id="218" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln982/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="tmp_V_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="117" slack="0"/>
<pin id="223" dir="1" index="2" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_V_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="118" slack="0"/>
<pin id="229" dir="0" index="2" bw="118" slack="0"/>
<pin id="230" dir="1" index="3" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_8_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="54" slack="0"/>
<pin id="235" dir="0" index="1" bw="118" slack="0"/>
<pin id="236" dir="0" index="2" bw="8" slack="0"/>
<pin id="237" dir="0" index="3" bw="8" slack="0"/>
<pin id="238" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="243" class="1004" name="sext_ln1073_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="54" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1073/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_s_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="64" slack="0"/>
<pin id="249" dir="0" index="1" bw="54" slack="0"/>
<pin id="250" dir="0" index="2" bw="1" slack="0"/>
<pin id="251" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="trunc_ln1074_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="0"/>
<pin id="257" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1074/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln1075_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="54" slack="0"/>
<pin id="261" dir="0" index="1" bw="54" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1075/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="x_V_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="118" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="x_V/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_5_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="ctlz(523) " fcode="ctlz"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln1083_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1083/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="NZeros_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="1"/>
<pin id="283" dir="0" index="1" bw="32" slack="1"/>
<pin id="284" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="NZeros/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="l_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="l/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="sub_ln991_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="0"/>
<pin id="293" dir="0" index="1" bw="32" slack="0"/>
<pin id="294" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln991/6 "/>
</bind>
</comp>

<comp id="297" class="1004" name="trunc_ln994_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln994/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln990_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln990/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="sext_ln985_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="118" slack="2"/>
<pin id="307" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln985/7 "/>
</bind>
</comp>

<comp id="308" class="1004" name="lsb_index_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="1"/>
<pin id="311" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="lsb_index/7 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_9_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="31" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="1" slack="0"/>
<pin id="317" dir="0" index="3" bw="6" slack="0"/>
<pin id="318" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="323" class="1004" name="icmp_ln994_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="31" slack="0"/>
<pin id="325" dir="0" index="1" bw="31" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln994/7 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln994_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="1"/>
<pin id="332" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln994/7 "/>
</bind>
</comp>

<comp id="334" class="1004" name="zext_ln994_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln994/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="lshr_ln994_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="8" slack="0"/>
<pin id="341" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln994/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_s_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="128" slack="0"/>
<pin id="346" dir="0" index="1" bw="128" slack="0"/>
<pin id="347" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/7 "/>
</bind>
</comp>

<comp id="350" class="1004" name="icmp_ln994_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="128" slack="0"/>
<pin id="352" dir="0" index="1" bw="128" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln994_1/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="a_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="a/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="tmp_10_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="32" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="xor_ln996_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln996/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_Result_1_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="0"/>
<pin id="378" dir="0" index="1" bw="118" slack="0"/>
<pin id="379" dir="0" index="2" bw="32" slack="0"/>
<pin id="380" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_1/7 "/>
</bind>
</comp>

<comp id="384" class="1004" name="and_ln996_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="1" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln996/7 "/>
</bind>
</comp>

<comp id="390" class="1004" name="or_ln1008_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1008/7 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_ln_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="1" slack="0"/>
<pin id="400" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/7 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln1001_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1001/7 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln1001_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="5" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="1"/>
<pin id="413" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1001/7 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln1001_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1001/7 "/>
</bind>
</comp>

<comp id="419" class="1004" name="lshr_ln1001_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="118" slack="0"/>
<pin id="421" dir="0" index="1" bw="32" slack="0"/>
<pin id="422" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln1001/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="sub_ln1001_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="1"/>
<pin id="428" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1001/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln1001_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="0"/>
<pin id="432" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1001_1/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="shl_ln1001_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="118" slack="0"/>
<pin id="436" dir="0" index="1" bw="32" slack="0"/>
<pin id="437" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln1001/7 "/>
</bind>
</comp>

<comp id="440" class="1004" name="trunc_ln1001_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="128" slack="0"/>
<pin id="442" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1001/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln1001_1_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="128" slack="0"/>
<pin id="446" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1001_1/7 "/>
</bind>
</comp>

<comp id="448" class="1004" name="m_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="16" slack="0"/>
<pin id="451" dir="0" index="2" bw="16" slack="0"/>
<pin id="452" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="m/7 "/>
</bind>
</comp>

<comp id="456" class="1004" name="m_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_1/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="m_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="15" slack="0"/>
<pin id="464" dir="0" index="1" bw="16" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="0" index="3" bw="5" slack="0"/>
<pin id="467" dir="1" index="4" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="m_4/7 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_12_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="16" slack="0"/>
<pin id="475" dir="0" index="2" bw="5" slack="0"/>
<pin id="476" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="480" class="1004" name="m_5_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="15" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_5/8 "/>
</bind>
</comp>

<comp id="483" class="1004" name="select_ln1011_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="5" slack="0"/>
<pin id="486" dir="0" index="2" bw="5" slack="0"/>
<pin id="487" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1011/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln1011_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="5" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="2"/>
<pin id="493" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1011/8 "/>
</bind>
</comp>

<comp id="495" class="1004" name="add_ln1011_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="0" index="1" bw="5" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1011/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp_4_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="6" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="4"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="p_Result_4_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="16" slack="0"/>
<pin id="510" dir="0" index="1" bw="15" slack="0"/>
<pin id="511" dir="0" index="2" bw="6" slack="0"/>
<pin id="512" dir="0" index="3" bw="5" slack="0"/>
<pin id="513" dir="0" index="4" bw="5" slack="0"/>
<pin id="514" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/8 "/>
</bind>
</comp>

<comp id="520" class="1004" name="bitcast_ln750_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="16" slack="0"/>
<pin id="522" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln750/8 "/>
</bind>
</comp>

<comp id="524" class="1004" name="tmp_13_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="3"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="0" index="2" bw="16" slack="0"/>
<pin id="528" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/8 "/>
</bind>
</comp>

<comp id="535" class="1005" name="tmp_1_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="1"/>
<pin id="537" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="539" class="1005" name="ret_V_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="129" slack="1"/>
<pin id="541" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="544" class="1005" name="sext_ln1118_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="229" slack="1"/>
<pin id="546" dir="1" index="1" bw="229" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="549" class="1005" name="trunc_ln_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="117" slack="1"/>
<pin id="551" dir="1" index="1" bw="117" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="555" class="1005" name="p_Result_3_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="1"/>
<pin id="557" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="561" class="1005" name="icmp_ln982_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="1"/>
<pin id="563" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln982 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_V_4_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="118" slack="2"/>
<pin id="568" dir="1" index="1" bw="118" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_4 "/>
</bind>
</comp>

<comp id="571" class="1005" name="trunc_ln1074_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1074 "/>
</bind>
</comp>

<comp id="577" class="1005" name="icmp_ln1075_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="1" slack="1"/>
<pin id="579" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1075 "/>
</bind>
</comp>

<comp id="582" class="1005" name="trunc_ln1083_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="32" slack="1"/>
<pin id="584" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1083 "/>
</bind>
</comp>

<comp id="587" class="1005" name="sub_ln991_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="1"/>
<pin id="589" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln991 "/>
</bind>
</comp>

<comp id="594" class="1005" name="trunc_ln994_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="8" slack="1"/>
<pin id="596" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln994 "/>
</bind>
</comp>

<comp id="599" class="1005" name="trunc_ln990_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="5" slack="2"/>
<pin id="601" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln990 "/>
</bind>
</comp>

<comp id="604" class="1005" name="m_4_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="15" slack="1"/>
<pin id="606" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="m_4 "/>
</bind>
</comp>

<comp id="609" class="1005" name="tmp_12_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="125"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="0" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="26" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="133"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="26" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="116" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="30" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="136" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="142" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="32" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="155" pin="3"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="163" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="183"><net_src comp="171" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="175" pin="1"/><net_sink comp="179" pin=1"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="185" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="36" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="188" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="38" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="209"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="188" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="40" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="224"><net_src comp="46" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="212" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="231"><net_src comp="220" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="232"><net_src comp="212" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="239"><net_src comp="48" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="226" pin="3"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="246"><net_src comp="233" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="54" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="254"><net_src comp="56" pin="0"/><net_sink comp="247" pin=2"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="233" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="58" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="226" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="56" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="290"><net_src comp="281" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="60" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="291" pin=1"/></net>

<net id="300"><net_src comp="291" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="62" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="319"><net_src comp="64" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="308" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="321"><net_src comp="26" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="322"><net_src comp="66" pin="0"/><net_sink comp="313" pin=3"/></net>

<net id="327"><net_src comp="313" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="68" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="70" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="337"><net_src comp="329" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="72" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="334" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="305" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="338" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="74" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="323" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="350" pin="2"/><net_sink comp="356" pin=1"/></net>

<net id="367"><net_src comp="76" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="308" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="66" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="374"><net_src comp="362" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="56" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="381"><net_src comp="78" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="305" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="308" pin="2"/><net_sink comp="376" pin=2"/></net>

<net id="388"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="370" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="384" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="356" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="401"><net_src comp="80" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="82" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=2"/></net>

<net id="408"><net_src comp="308" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="10" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="84" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="410" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="305" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="415" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="86" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="305" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="419" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="434" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="453"><net_src comp="404" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="440" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="455"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="460"><net_src comp="396" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="448" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="468"><net_src comp="88" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="470"><net_src comp="26" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="471"><net_src comp="90" pin="0"/><net_sink comp="462" pin=3"/></net>

<net id="477"><net_src comp="92" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="478"><net_src comp="456" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="479"><net_src comp="86" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="488"><net_src comp="102" pin="0"/><net_sink comp="483" pin=1"/></net>

<net id="489"><net_src comp="104" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="106" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="483" pin="3"/><net_sink comp="495" pin=1"/></net>

<net id="506"><net_src comp="108" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="495" pin="2"/><net_sink comp="501" pin=2"/></net>

<net id="515"><net_src comp="110" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="480" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="517"><net_src comp="501" pin="3"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="112" pin="0"/><net_sink comp="508" pin=3"/></net>

<net id="519"><net_src comp="90" pin="0"/><net_sink comp="508" pin=4"/></net>

<net id="523"><net_src comp="508" pin="5"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="114" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="530"><net_src comp="520" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="148" pin=2"/></net>

<net id="538"><net_src comp="128" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="542"><net_src comp="179" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="547"><net_src comp="185" pin="1"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="552"><net_src comp="194" pin="4"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="554"><net_src comp="549" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="558"><net_src comp="204" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="564"><net_src comp="215" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="569"><net_src comp="226" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="574"><net_src comp="255" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="580"><net_src comp="259" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="585"><net_src comp="277" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="590"><net_src comp="291" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="597"><net_src comp="297" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="602"><net_src comp="301" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="607"><net_src comp="462" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="608"><net_src comp="604" pin="1"/><net_sink comp="480" pin=0"/></net>

<net id="612"><net_src comp="472" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="483" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_V | {8 }
 - Input state : 
	Port: long_subtraction : a_V | {2 }
	Port: long_subtraction : b_V | {2 }
  - Chain level:
	State 1
	State 2
		lhs_V : 1
		rhs_V : 1
		ret_V : 2
	State 3
		r_V : 1
	State 4
		trunc_ln : 1
		p_Result_3 : 1
	State 5
		tmp_V : 1
		tmp_V_4 : 2
		tmp_8 : 3
		sext_ln1073 : 4
		tmp_s : 5
		trunc_ln1074 : 6
		icmp_ln1075 : 4
		x_V : 3
		tmp_5 : 4
		trunc_ln1083 : 5
	State 6
		l : 1
		sub_ln991 : 2
		trunc_ln994 : 3
		trunc_ln990 : 2
	State 7
		tmp_9 : 1
		icmp_ln994 : 2
		zext_ln994 : 1
		lshr_ln994 : 2
		p_Result_s : 3
		icmp_ln994_1 : 3
		a : 4
		tmp_10 : 1
		xor_ln996 : 2
		p_Result_1 : 1
		and_ln996 : 2
		or_ln1008 : 4
		or_ln : 4
		icmp_ln1001 : 1
		zext_ln1001 : 1
		lshr_ln1001 : 2
		zext_ln1001_1 : 1
		shl_ln1001 : 2
		trunc_ln1001 : 3
		trunc_ln1001_1 : 3
		m : 4
		m_1 : 5
		m_4 : 6
		tmp_12 : 6
	State 8
		add_ln1011 : 1
		tmp_4 : 2
		p_Result_4 : 3
		bitcast_ln750 : 4
		tmp_13 : 5
		write_ln32 : 6
		empty_17 : 1
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_188       |    48   |   361   |   195   |
|----------|-------------------------|---------|---------|---------|
|   lshr   |    lshr_ln994_fu_338    |    0    |    0    |    19   |
|          |    lshr_ln1001_fu_419   |    0    |    0    |   393   |
|----------|-------------------------|---------|---------|---------|
|    shl   |    shl_ln1001_fu_434    |    0    |    0    |   393   |
|----------|-------------------------|---------|---------|---------|
|          |       ret_V_fu_179      |    0    |    0    |   128   |
|          |       tmp_V_fu_220      |    0    |    0    |   117   |
|    sub   |     sub_ln991_fu_291    |    0    |    0    |    32   |
|          |     sub_ln994_fu_329    |    0    |    0    |    8    |
|          |    sub_ln1001_fu_425    |    0    |    0    |    32   |
|          |    sub_ln1011_fu_490    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|   ctlz   |       tmp_s_fu_247      |    0    |    63   |    59   |
|          |       tmp_5_fu_269      |    0    |    73   |    71   |
|----------|-------------------------|---------|---------|---------|
|          |      tmp_V_4_fu_226     |    0    |    0    |   118   |
|          |         l_fu_285        |    0    |    0    |    32   |
|  select  |         m_fu_448        |    0    |    0    |    16   |
|          |   select_ln1011_fu_483  |    0    |    0    |    5    |
|          |      tmp_13_fu_524      |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |    icmp_ln982_fu_215    |    0    |    0    |    44   |
|          |    icmp_ln1075_fu_259   |    0    |    0    |    20   |
|   icmp   |    icmp_ln994_fu_323    |    0    |    0    |    12   |
|          |   icmp_ln994_1_fu_350   |    0    |    0    |    44   |
|          |    icmp_ln1001_fu_404   |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_s_fu_344    |    0    |    0    |   128   |
|    and   |         a_fu_356        |    0    |    0    |    1    |
|          |     and_ln996_fu_384    |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|          |      NZeros_fu_281      |    0    |    0    |    32   |
|          |     lsb_index_fu_308    |    0    |    0    |    32   |
|    add   |    add_ln1001_fu_410    |    0    |    0    |    32   |
|          |        m_1_fu_456       |    0    |    0    |    16   |
|          |    add_ln1011_fu_495    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    xor   |     xor_ln996_fu_370    |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|    or    |     or_ln1008_fu_390    |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_120  |    0    |    0    |    0    |
|          |  tmp_1_nbreadreq_fu_128 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    tmp_14_read_fu_136   |    0    |    0    |    0    |
|          |    tmp_15_read_fu_142   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln32_write_fu_148 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        d_V_fu_155       |    0    |    0    |    0    |
|bitconcatenate|        e_V_fu_163       |    0    |    0    |    0    |
|          |       or_ln_fu_396      |    0    |    0    |    0    |
|          |       tmp_4_fu_501      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       lhs_V_fu_171      |    0    |    0    |    0    |
|          |       rhs_V_fu_175      |    0    |    0    |    0    |
|   sext   |    sext_ln1118_fu_185   |    0    |    0    |    0    |
|          |    sext_ln988_fu_212    |    0    |    0    |    0    |
|          |    sext_ln1073_fu_243   |    0    |    0    |    0    |
|          |    sext_ln985_fu_305    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     trunc_ln_fu_194     |    0    |    0    |    0    |
|partselect|       tmp_8_fu_233      |    0    |    0    |    0    |
|          |       tmp_9_fu_313      |    0    |    0    |    0    |
|          |        m_4_fu_462       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    p_Result_3_fu_204    |    0    |    0    |    0    |
| bitselect|      tmp_10_fu_362      |    0    |    0    |    0    |
|          |    p_Result_1_fu_376    |    0    |    0    |    0    |
|          |      tmp_12_fu_472      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |   trunc_ln1074_fu_255   |    0    |    0    |    0    |
|          |        x_V_fu_265       |    0    |    0    |    0    |
|          |   trunc_ln1083_fu_277   |    0    |    0    |    0    |
|   trunc  |    trunc_ln994_fu_297   |    0    |    0    |    0    |
|          |    trunc_ln990_fu_301   |    0    |    0    |    0    |
|          |   trunc_ln1001_fu_440   |    0    |    0    |    0    |
|          |  trunc_ln1001_1_fu_444  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln994_fu_334    |    0    |    0    |    0    |
|   zext   |    zext_ln1001_fu_415   |    0    |    0    |    0    |
|          |   zext_ln1001_1_fu_430  |    0    |    0    |    0    |
|          |        m_5_fu_480       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  partset |    p_Result_4_fu_508    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    48   |   497   |   2026  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| icmp_ln1075_reg_577|    1   |
| icmp_ln982_reg_561 |    1   |
|     m_4_reg_604    |   15   |
| p_Result_3_reg_555 |    1   |
|    ret_V_reg_539   |   129  |
| sext_ln1118_reg_544|   229  |
|  sub_ln991_reg_587 |   32   |
|   tmp_12_reg_609   |    1   |
|    tmp_1_reg_535   |    1   |
|   tmp_V_4_reg_566  |   118  |
|trunc_ln1074_reg_571|   32   |
|trunc_ln1083_reg_582|   32   |
| trunc_ln990_reg_599|    5   |
| trunc_ln994_reg_594|    8   |
|  trunc_ln_reg_549  |   117  |
+--------------------+--------+
|        Total       |   722  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_188 |  p1  |   2  |  129 |   258  ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   258  ||  0.466  ||    3    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |   497  |  2026  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |   722  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |    0   |  1219  |  2029  |
+-----------+--------+--------+--------+--------+
