

================================================================
== Vivado HLS Report for 'Biquad_process'
================================================================
* Date:           Thu Dec 19 15:08:35 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquad
* Solution:       Biquad
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.91|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   32|   32|   32|   32|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |   30|   30|        30|          -|          -|  inf |    no    |
        | + Loop 1.1  |   25|   25|         5|          -|          -|     5|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 0
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 11
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / (!exitcond)
	10  / (exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	5  / true
10 --> 
	11  / true
11 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: StgValue_12 (6)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inClk), !map !95

ST_1: StgValue_13 (7)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1* %inReset), !map !99

ST_1: StgValue_14 (8)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32* %inData), !map !103

ST_1: StgValue_15 (9)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32* %outData), !map !107

ST_1: samples_V (10)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:18
:4  %samples_V = alloca [5 x i32], align 4

ST_1: StgValue_17 (11)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:5
:5  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [6 x i8]* @p_str2, i32 0, i32 0, i1* %inClk) nounwind

ST_1: StgValue_18 (12)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:6
:6  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [7 x i8]* @p_str1, [8 x i8]* @p_str3, i32 0, i32 0, i1* %inReset) nounwind

ST_1: StgValue_19 (13)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:7
:7  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 0, [13 x i8]* @p_str4, [7 x i8]* @p_str5, i32 0, i32 0, i32* %inData) nounwind

ST_1: StgValue_20 (14)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:8
:8  call void (...)* @_ssdm_op_SpecPort([7 x i8]* @p_str, i32 1, [13 x i8]* @p_str4, [8 x i8]* @p_str6, i32 0, i32 0, i32* %outData) nounwind

ST_1: StgValue_21 (15)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:9
:9  call void (...)* @_ssdm_op_SpecProcessDef([7 x i8]* @p_str, i32 2, [8 x i8]* @p_str7) nounwind

ST_1: tmp_2 (16)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:9
:10  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str8)

ST_1: StgValue_23 (17)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:9
:11  call void (...)* @_ssdm_op_SpecProtocol(i32 1, [1 x i8]* @p_str9) nounwind

ST_1: p_ssdm_reset_v (18)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:9
:12  %p_ssdm_reset_v = call i32 (...)* @_ssdm_op_SpecStateBegin(i32 0, i32 0, i32 1) nounwind

ST_1: StgValue_25 (19)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:6
:13  call void (...)* @_ssdm_op_SpecIFCore(i32* %inData, [1 x i8]* @p_str9, [10 x i8]* @p_str11, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [22 x i8]* @p_str12)

ST_1: StgValue_26 (20)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:7
:14  call void (...)* @_ssdm_op_SpecIFCore(i32* %outData, [1 x i8]* @p_str9, [10 x i8]* @p_str11, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [22 x i8]* @p_str12)

ST_1: empty (21)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:18
:15  %empty = call i32 (...)* @_ssdm_op_SpecStateEnd(i32 %p_ssdm_reset_v) nounwind

ST_1: empty_6 (22)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:18
:16  %empty_6 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str8, i32 %tmp_2)


 <State 2>: 0.00ns
ST_2: samples_V_addr (23)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:28
:17  %samples_V_addr = getelementptr [5 x i32]* %samples_V, i32 0, i32 0

ST_2: samples_V_addr_1 (24)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:50
:18  %samples_V_addr_1 = getelementptr [5 x i32]* %samples_V, i32 0, i32 3

ST_2: samples_V_addr_2 (25)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:50
:19  %samples_V_addr_2 = getelementptr [5 x i32]* %samples_V, i32 0, i32 4

ST_2: samples_V_addr_3 (26)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:52
:20  %samples_V_addr_3 = getelementptr [5 x i32]* %samples_V, i32 0, i32 1

ST_2: samples_V_addr_4 (27)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:52
:21  %samples_V_addr_4 = getelementptr [5 x i32]* %samples_V, i32 0, i32 2

ST_2: StgValue_34 (28)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:18
:22  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2


 <State 3>: 2.32ns
ST_3: val_V (31)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit2:1  %val_V = call i32 @_ssdm_op_Read.ap_auto.volatile.i32P(i32* %inData)

ST_3: StgValue_36 (32)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:28
_ZN7_ap_sc_7sc_core4waitEi.exit2:2  store i32 %val_V, i32* %samples_V_addr, align 4


 <State 4>: 1.59ns
ST_4: loop_begin (30)  [1/1] 0.00ns
_ZN7_ap_sc_7sc_core4waitEi.exit2:0  %loop_begin = call i32 (...)* @_ssdm_op_SpecLoopBegin() nounwind

ST_4: StgValue_38 (33)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:29
_ZN7_ap_sc_7sc_core4waitEi.exit2:3  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_4: StgValue_39 (34)  [1/1] 1.59ns  loc: SystemCImplementation/src/biquad.cpp:35
_ZN7_ap_sc_7sc_core4waitEi.exit2:4  br label %1


 <State 5>: 3.25ns
ST_5: v_V (36)  [1/1] 0.00ns
:0  %v_V = phi i32 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ %result_V, %_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_5: t_V (37)  [1/1] 0.00ns
:1  %t_V = phi i3 [ 0, %_ZN7_ap_sc_7sc_core4waitEi.exit2 ], [ %i_V, %_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit ]

ST_5: exitcond (38)  [1/1] 2.07ns  loc: SystemCImplementation/src/biquad.cpp:35
:2  %exitcond = icmp eq i3 %t_V, -3

ST_5: empty_7 (39)  [1/1] 0.00ns
:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)

ST_5: i_V (40)  [1/1] 2.26ns  loc: SystemCImplementation/src/biquad.cpp:35
:4  %i_V = add i3 %t_V, 1

ST_5: StgValue_45 (41)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:35
:5  br i1 %exitcond, label %_ZN7_ap_sc_7sc_core4waitEi.exit, label %_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit

ST_5: tmp (43)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:36
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %tmp = zext i3 %t_V to i32

ST_5: coeffs_addr (44)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:36
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %coeffs_addr = getelementptr [5 x i25]* @coeffs, i32 0, i32 %tmp

ST_5: coeffs_load (45)  [2/2] 3.25ns  loc: SystemCImplementation/src/biquad.cpp:36
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %coeffs_load = load i25* %coeffs_addr, align 4

ST_5: samples_V_addr_5 (46)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:37
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  %samples_V_addr_5 = getelementptr [5 x i32]* %samples_V, i32 0, i32 %tmp

ST_5: samples_V_load_2 (47)  [2/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:37
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %samples_V_load_2 = load i32* %samples_V_addr_5, align 4

ST_5: samples_V_load (55)  [2/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:50
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %samples_V_load = load i32* %samples_V_addr_1, align 4

ST_5: samples_V_load_1 (58)  [2/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %samples_V_load_1 = load i32* %samples_V_addr_3, align 4


 <State 6>: 3.25ns
ST_6: coeffs_load (45)  [1/2] 3.25ns  loc: SystemCImplementation/src/biquad.cpp:36
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %coeffs_load = load i25* %coeffs_addr, align 4

ST_6: samples_V_load_2 (47)  [1/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:37
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  %samples_V_load_2 = load i32* %samples_V_addr_5, align 4


 <State 7>: 6.91ns
ST_7: lhs_V_cast (48)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:5  %lhs_V_cast = sext i25 %coeffs_load to i56

ST_7: rhs_V_cast (49)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:6  %rhs_V_cast = sext i32 %samples_V_load_2 to i56

ST_7: r_V (50)  [2/2] 6.91ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %r_V = mul i56 %lhs_V_cast, %rhs_V_cast


 <State 8>: 6.91ns
ST_8: r_V (50)  [1/2] 6.91ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:7  %r_V = mul i56 %lhs_V_cast, %rhs_V_cast

ST_8: phitmp (51)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:8  %phitmp = call i32 @_ssdm_op_PartSelect.i32.i56.i32.i32(i56 %r_V, i32 24, i32 55)


 <State 9>: 2.90ns
ST_9: result_V (52)  [1/1] 2.90ns  loc: SystemCImplementation/src/biquad.cpp:38
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:9  %result_V = add i32 %phitmp, %v_V

ST_9: StgValue_61 (53)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:35
_ZrsILi128ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:10  br label %1


 <State 10>: 4.64ns
ST_10: samples_V_load (55)  [1/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:50
_ZN7_ap_sc_7sc_core4waitEi.exit:0  %samples_V_load = load i32* %samples_V_addr_1, align 4

ST_10: StgValue_63 (56)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:50
_ZN7_ap_sc_7sc_core4waitEi.exit:1  store i32 %samples_V_load, i32* %samples_V_addr_2, align 4

ST_10: StgValue_64 (57)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:51
_ZN7_ap_sc_7sc_core4waitEi.exit:2  store i32 %v_V, i32* %samples_V_addr_1, align 4

ST_10: samples_V_load_1 (58)  [1/2] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit:3  %samples_V_load_1 = load i32* %samples_V_addr_3, align 4

ST_10: StgValue_66 (61)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:56
_ZN7_ap_sc_7sc_core4waitEi.exit:6  call void @_ssdm_op_Write.ap_auto.volatile.i32P(i32* %outData, i32 %v_V)


 <State 11>: 2.32ns
ST_11: StgValue_67 (59)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:52
_ZN7_ap_sc_7sc_core4waitEi.exit:4  store i32 %samples_V_load_1, i32* %samples_V_addr_4, align 4

ST_11: StgValue_68 (60)  [1/1] 2.32ns  loc: SystemCImplementation/src/biquad.cpp:53
_ZN7_ap_sc_7sc_core4waitEi.exit:5  store i32 %val_V, i32* %samples_V_addr_3, align 4

ST_11: StgValue_69 (62)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:57
_ZN7_ap_sc_7sc_core4waitEi.exit:7  call void (...)* @_ssdm_op_Wait(i32 1) nounwind

ST_11: StgValue_70 (63)  [1/1] 0.00ns  loc: SystemCImplementation/src/biquad.cpp:58
_ZN7_ap_sc_7sc_core4waitEi.exit:8  br label %_ZN7_ap_sc_7sc_core4waitEi.exit2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inClk]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inReset]:  wired=1; compound=0; hidden=1; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outData]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ coeffs]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_12      (specbitsmap      ) [ 000000000000]
StgValue_13      (specbitsmap      ) [ 000000000000]
StgValue_14      (specbitsmap      ) [ 000000000000]
StgValue_15      (specbitsmap      ) [ 000000000000]
samples_V        (alloca           ) [ 001111111111]
StgValue_17      (specport         ) [ 000000000000]
StgValue_18      (specport         ) [ 000000000000]
StgValue_19      (specport         ) [ 000000000000]
StgValue_20      (specport         ) [ 000000000000]
StgValue_21      (specprocessdef   ) [ 000000000000]
tmp_2            (specregionbegin  ) [ 000000000000]
StgValue_23      (specprotocol     ) [ 000000000000]
p_ssdm_reset_v   (specstatebegin   ) [ 000000000000]
StgValue_25      (specifcore       ) [ 000000000000]
StgValue_26      (specifcore       ) [ 000000000000]
empty            (specstateend     ) [ 000000000000]
empty_6          (specregionend    ) [ 000000000000]
samples_V_addr   (getelementptr    ) [ 000111111111]
samples_V_addr_1 (getelementptr    ) [ 000111111111]
samples_V_addr_2 (getelementptr    ) [ 000111111111]
samples_V_addr_3 (getelementptr    ) [ 000111111111]
samples_V_addr_4 (getelementptr    ) [ 000111111111]
StgValue_34      (br               ) [ 000000000000]
val_V            (read             ) [ 000011111111]
StgValue_36      (store            ) [ 000000000000]
loop_begin       (specloopbegin    ) [ 000000000000]
StgValue_38      (wait             ) [ 000000000000]
StgValue_39      (br               ) [ 000111111111]
v_V              (phi              ) [ 000001111110]
t_V              (phi              ) [ 000001000000]
exitcond         (icmp             ) [ 000111111111]
empty_7          (speclooptripcount) [ 000000000000]
i_V              (add              ) [ 000111111111]
StgValue_45      (br               ) [ 000000000000]
tmp              (zext             ) [ 000000000000]
coeffs_addr      (getelementptr    ) [ 000000100000]
samples_V_addr_5 (getelementptr    ) [ 000000100000]
coeffs_load      (load             ) [ 000000010000]
samples_V_load_2 (load             ) [ 000000010000]
lhs_V_cast       (sext             ) [ 000000001000]
rhs_V_cast       (sext             ) [ 000000001000]
r_V              (mul              ) [ 000000000000]
phitmp           (partselect       ) [ 000000000100]
result_V         (add              ) [ 000111111111]
StgValue_61      (br               ) [ 000111111111]
samples_V_load   (load             ) [ 000000000000]
StgValue_63      (store            ) [ 000000000000]
StgValue_64      (store            ) [ 000000000000]
samples_V_load_1 (load             ) [ 000000000001]
StgValue_66      (write            ) [ 000000000000]
StgValue_67      (store            ) [ 000000000000]
StgValue_68      (store            ) [ 000000000000]
StgValue_69      (wait             ) [ 000000000000]
StgValue_70      (br               ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inClk">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inClk"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inReset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="inReset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inData">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="outData">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outData"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="coeffs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeffs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPort"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProcessDef"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStateEnd"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i56.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="samples_V_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="samples_V/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="val_V_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="val_V/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="StgValue_66_write_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="0" index="2" bw="32" slack="1"/>
<pin id="102" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_66/10 "/>
</bind>
</comp>

<comp id="105" class="1004" name="samples_V_addr_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="samples_V_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="3" slack="0"/>
<pin id="116" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr_1/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="samples_V_addr_2_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="4" slack="0"/>
<pin id="123" dir="1" index="3" bw="3" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr_2/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="samples_V_addr_3_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="1" slack="0"/>
<pin id="130" dir="1" index="3" bw="3" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr_3/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="samples_V_addr_4_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="3" slack="0"/>
<pin id="137" dir="1" index="3" bw="3" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr_4/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="3" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="3" bw="3" slack="3"/>
<pin id="165" dir="0" index="4" bw="32" slack="0"/>
<pin id="143" dir="1" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="StgValue_36/3 samples_V_load_2/5 samples_V_load/5 samples_V_load_1/5 StgValue_63/10 StgValue_64/10 StgValue_67/11 StgValue_68/11 "/>
</bind>
</comp>

<comp id="145" class="1004" name="coeffs_addr_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="25" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="coeffs_addr/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_access_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="3" slack="0"/>
<pin id="154" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="155" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="coeffs_load/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="samples_V_addr_5_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="samples_V_addr_5/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="v_V_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="1"/>
<pin id="170" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_V (phireg) "/>
</bind>
</comp>

<comp id="174" class="1004" name="v_V_phi_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="1" slack="1"/>
<pin id="176" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="177" dir="0" index="2" bw="32" slack="1"/>
<pin id="178" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="179" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v_V/5 "/>
</bind>
</comp>

<comp id="182" class="1005" name="t_V_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="3" slack="1"/>
<pin id="184" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="t_V (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="t_V_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="3" slack="0"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="t_V/5 "/>
</bind>
</comp>

<comp id="193" class="1005" name="reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="1"/>
<pin id="195" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_load_2 samples_V_load_1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="exitcond_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="3" slack="0"/>
<pin id="201" dir="0" index="1" bw="3" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="205" class="1004" name="i_V_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="3" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/5 "/>
</bind>
</comp>

<comp id="211" class="1004" name="tmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="3" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="217" class="1004" name="lhs_V_cast_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="25" slack="1"/>
<pin id="219" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_cast/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="rhs_V_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="1" index="1" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_cast/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="grp_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="25" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="56" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="phitmp_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="56" slack="0"/>
<pin id="233" dir="0" index="2" bw="6" slack="0"/>
<pin id="234" dir="0" index="3" bw="7" slack="0"/>
<pin id="235" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="240" class="1004" name="result_V_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="1"/>
<pin id="242" dir="0" index="1" bw="32" slack="4"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_V/9 "/>
</bind>
</comp>

<comp id="245" class="1005" name="samples_V_addr_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="3" slack="1"/>
<pin id="247" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_addr "/>
</bind>
</comp>

<comp id="250" class="1005" name="samples_V_addr_1_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="3" slack="3"/>
<pin id="252" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="samples_V_addr_1 "/>
</bind>
</comp>

<comp id="255" class="1005" name="samples_V_addr_2_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="3" slack="4"/>
<pin id="257" dir="1" index="1" bw="3" slack="4"/>
</pin_list>
<bind>
<opset="samples_V_addr_2 "/>
</bind>
</comp>

<comp id="260" class="1005" name="samples_V_addr_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="3"/>
<pin id="262" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="samples_V_addr_3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="samples_V_addr_4_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="3" slack="5"/>
<pin id="268" dir="1" index="1" bw="3" slack="5"/>
</pin_list>
<bind>
<opset="samples_V_addr_4 "/>
</bind>
</comp>

<comp id="271" class="1005" name="val_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="4"/>
<pin id="273" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="val_V "/>
</bind>
</comp>

<comp id="279" class="1005" name="i_V_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="3" slack="0"/>
<pin id="281" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="284" class="1005" name="coeffs_addr_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="1"/>
<pin id="286" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_addr "/>
</bind>
</comp>

<comp id="289" class="1005" name="samples_V_addr_5_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="3" slack="1"/>
<pin id="291" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="samples_V_addr_5 "/>
</bind>
</comp>

<comp id="294" class="1005" name="coeffs_load_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="25" slack="1"/>
<pin id="296" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="coeffs_load "/>
</bind>
</comp>

<comp id="299" class="1005" name="lhs_V_cast_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="56" slack="1"/>
<pin id="301" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="lhs_V_cast "/>
</bind>
</comp>

<comp id="304" class="1005" name="rhs_V_cast_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="56" slack="1"/>
<pin id="306" dir="1" index="1" bw="56" slack="1"/>
</pin_list>
<bind>
<opset="rhs_V_cast "/>
</bind>
</comp>

<comp id="309" class="1005" name="phitmp_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phitmp "/>
</bind>
</comp>

<comp id="314" class="1005" name="result_V_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="32" slack="1"/>
<pin id="316" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="12" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="96"><net_src comp="64" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="86" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="6" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="18" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="118"><net_src comp="60" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="125"><net_src comp="62" pin="0"/><net_sink comp="119" pin=2"/></net>

<net id="131"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="132"><net_src comp="12" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="144"><net_src comp="92" pin="2"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="156"><net_src comp="145" pin="3"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="18" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="157" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="167"><net_src comp="140" pin="2"/><net_sink comp="140" pin=4"/></net>

<net id="171"><net_src comp="18" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="172"><net_src comp="168" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="173"><net_src comp="168" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="180"><net_src comp="168" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="174" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="185"><net_src comp="70" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="140" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="197"><net_src comp="140" pin="5"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="193" pin="1"/><net_sink comp="140" pin=4"/></net>

<net id="203"><net_src comp="186" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="72" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="186" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="78" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="214"><net_src comp="186" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="223"><net_src comp="193" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="217" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="220" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="80" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="224" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="82" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="244"><net_src comp="168" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="248"><net_src comp="105" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="253"><net_src comp="112" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="258"><net_src comp="119" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="263"><net_src comp="126" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="265"><net_src comp="260" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="269"><net_src comp="133" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="140" pin=3"/></net>

<net id="274"><net_src comp="92" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="282"><net_src comp="205" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="287"><net_src comp="145" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="292"><net_src comp="157" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="297"><net_src comp="152" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="302"><net_src comp="217" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="307"><net_src comp="220" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="312"><net_src comp="230" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="317"><net_src comp="240" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="174" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: outData | {10 }
 - Input state : 
	Port: Biquad::process : inData | {3 }
	Port: Biquad::process : coeffs | {5 6 }
  - Chain level:
	State 1
		empty : 1
		empty_6 : 1
	State 2
	State 3
	State 4
	State 5
		exitcond : 1
		i_V : 1
		StgValue_45 : 2
		tmp : 1
		coeffs_addr : 2
		coeffs_load : 3
		samples_V_addr_5 : 2
		samples_V_load_2 : 3
	State 6
	State 7
		r_V : 1
	State 8
		phitmp : 1
	State 9
	State 10
		StgValue_63 : 1
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_224       |    4    |   165   |    50   |
|----------|-------------------------|---------|---------|---------|
|    add   |        i_V_fu_205       |    0    |    14   |    9    |
|          |     result_V_fu_240     |    0    |   101   |    37   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     exitcond_fu_199     |    0    |    0    |    1    |
|----------|-------------------------|---------|---------|---------|
|   read   |     val_V_read_fu_92    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | StgValue_66_write_fu_98 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |        tmp_fu_211       |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |    lhs_V_cast_fu_217    |    0    |    0    |    0    |
|          |    rhs_V_cast_fu_220    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|      phitmp_fu_230      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |   280   |    97   |
|----------|-------------------------|---------|---------|---------|

Memories:
+---------+--------+--------+--------+
|         |  BRAM  |   FF   |   LUT  |
+---------+--------+--------+--------+
|samples_V|    2   |    0   |    0   |
+---------+--------+--------+--------+
|  Total  |    2   |    0   |    0   |
+---------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   coeffs_addr_reg_284  |    3   |
|   coeffs_load_reg_294  |   25   |
|       i_V_reg_279      |    3   |
|   lhs_V_cast_reg_299   |   56   |
|     phitmp_reg_309     |   32   |
|         reg_193        |   32   |
|    result_V_reg_314    |   32   |
|   rhs_V_cast_reg_304   |   56   |
|samples_V_addr_1_reg_250|    3   |
|samples_V_addr_2_reg_255|    3   |
|samples_V_addr_3_reg_260|    3   |
|samples_V_addr_4_reg_266|    3   |
|samples_V_addr_5_reg_289|    3   |
| samples_V_addr_reg_245 |    3   |
|       t_V_reg_182      |    3   |
|       v_V_reg_168      |   32   |
|      val_V_reg_271     |   32   |
+------------------------+--------+
|          Total         |   324  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_140 |  p0  |   5  |   3  |   15   ||    27   |
| grp_access_fu_140 |  p1  |   3  |  32  |   96   ||    15   |
| grp_access_fu_140 |  p3  |   3  |   3  |    9   ||    15   |
| grp_access_fu_140 |  p4  |   2  |  32  |   64   ||    9    |
| grp_access_fu_152 |  p0  |   2  |   3  |    6   ||    9    |
|    v_V_reg_168    |  p0  |   2  |  32  |   64   ||    9    |
|      reg_193      |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_224    |  p0  |   2  |  25  |   50   ||    9    |
|     grp_fu_224    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   432  ||  15.217 ||   111   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   280  |   97   |
|   Memory  |    2   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   15   |    -   |   111  |
|  Register |    -   |    -   |    -   |   324  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   15   |   604  |   208  |
+-----------+--------+--------+--------+--------+--------+
