Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_10 -L blk_mem_gen_v8_4_8 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_top_level_behav xil_defaultlib.testbench_top_level xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr0' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:152]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr1' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:153]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr2' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:154]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr3' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:155]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr4' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:156]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr5' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:157]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr6' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:158]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 12 for port 'read_addr7' [C:/Users/arg/Documents/GitHub/FPGA/First_Project/First_Project.srcs/sources_1/new/simple_io.v:159]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
