{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744119542787 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744119542787 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 21:39:02 2025 " "Processing started: Tue Apr 08 21:39:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744119542787 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744119542787 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744119542787 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1744119543067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/speed_select.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/speed_select.v" { { "Info" "ISGN_ENTITY_NAME" "1 speed_select " "Found entity 1: speed_select" {  } { { "rtl/myuart/speed_select.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/speed_select.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart_tx " "Found entity 1: myuart_tx" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_tx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart_rx " "Found entity 1: myuart_rx" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/top_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/top_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/lisimo/desktop/fpga_proj/01_key/rtl/key_jitter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/lisimo/desktop/fpga_proj/01_key/rtl/key_jitter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_jitter " "Found entity 1: key_jitter" {  } { { "../01_KEY/rtl/key_jitter.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/01_KEY/rtl/key_jitter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/myuart/myuart.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/myuart/myuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 myuart " "Found entity 1: myuart" {  } { { "rtl/myuart/myuart.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119543126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119543126 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1744119543300 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led top_fpga.v(24) " "Output port \"led\" at top_fpga.v(24) has no driver" {  } { { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1744119543301 "|top_fpga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_jitter key_jitter:key_jitter_inst " "Elaborating entity \"key_jitter\" for hierarchy \"key_jitter:key_jitter_inst\"" {  } { { "rtl/top_fpga.v" "key_jitter_inst" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744119543317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart myuart:myuart_inst " "Elaborating entity \"myuart\" for hierarchy \"myuart:myuart_inst\"" {  } { { "rtl/top_fpga.v" "myuart_inst" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744119543319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "speed_select myuart:myuart_inst\|speed_select:inst_rx " "Elaborating entity \"speed_select\" for hierarchy \"myuart:myuart_inst\|speed_select:inst_rx\"" {  } { { "rtl/myuart/myuart.v" "inst_rx" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744119543321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart_rx myuart:myuart_inst\|myuart_rx:inst_myuart_rx " "Elaborating entity \"myuart_rx\" for hierarchy \"myuart:myuart_inst\|myuart_rx:inst_myuart_rx\"" {  } { { "rtl/myuart/myuart.v" "inst_myuart_rx" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744119543337 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rxd_pos myuart_rx.v(40) " "Verilog HDL or VHDL warning at myuart_rx.v(40): object \"rxd_pos\" assigned a value but never read" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1744119543338 "|top_fpga|myuart:myuart_inst|myuart_rx:inst_myuart_rx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myuart_tx myuart:myuart_inst\|myuart_tx:inst_myuart_tx " "Elaborating entity \"myuart_tx\" for hierarchy \"myuart:myuart_inst\|myuart_tx:inst_myuart_tx\"" {  } { { "rtl/myuart/myuart.v" "inst_myuart_tx" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1744119543339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eu14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eu14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eu14 " "Found entity 1: altsyncram_eu14" {  } { { "db/altsyncram_eu14.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/altsyncram_eu14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/decode_dvf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cntr_fgi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cntr_i6j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cntr_egi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cntr_23j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1744119544896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1744119544896 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744119544956 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "myuart:myuart_inst\|myuart_tx:inst_myuart_tx\|bps_start " "Converted tri-state buffer \"myuart:myuart_inst\|myuart_tx:inst_myuart_tx\|bps_start\" feeding internal logic into a wire" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_tx.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1744119545413 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "myuart:myuart_inst\|myuart_rx:inst_myuart_rx\|bps_start " "Converted tri-state buffer \"myuart:myuart_inst\|myuart_rx:inst_myuart_rx\|bps_start\" feeding internal logic into a wire" {  } { { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1744119545413 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1744119545413 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "rtl/myuart/myuart_tx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_tx.v" 61 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 17 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 18 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 19 -1 0 } } { "rtl/myuart/myuart_rx.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/myuart/myuart_rx.v" 20 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744119545865 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744119545865 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led GND " "Pin \"led\" is stuck at GND" {  } { { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744119545899 "|top_fpga|led"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744119545899 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744119545998 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1744119546133 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1744119546145 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1744119546145 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1744119546186 "|top_fpga|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1744119546186 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744119546278 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1744119546857 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1744119546875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1744119546875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "915 " "Implemented 915 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1744119547053 ""} { "Info" "ICUT_CUT_TM_OPINS" "19 " "Implemented 19 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1744119547053 ""} { "Info" "ICUT_CUT_TM_LCELLS" "872 " "Implemented 872 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1744119547053 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1744119547053 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1744119547053 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4732 " "Peak virtual memory: 4732 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744119547078 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 21:39:07 2025 " "Processing ended: Tue Apr 08 21:39:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744119547078 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744119547078 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744119547078 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744119547078 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744119548507 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744119548508 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 21:39:08 2025 " "Processing started: Tue Apr 08 21:39:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744119548508 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1744119548508 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_fit --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1744119548508 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1744119548581 ""}
{ "Info" "0" "" "Project  = top_fpga" {  } {  } 0 0 "Project  = top_fpga" 0 0 "Fitter" 0 0 1744119548581 ""}
{ "Info" "0" "" "Revision = top_fpga" {  } {  } 0 0 "Revision = top_fpga" 0 0 "Fitter" 0 0 1744119548581 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1744119548661 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_fpga EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"top_fpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1744119548684 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744119548720 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1744119548720 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1744119548823 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1744119548952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1744119548952 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1744119548952 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1744119548952 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744119548954 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744119548954 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744119548954 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1744119548954 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1744119548955 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1744119548957 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 22 " "No exact pin location assignment(s) for 16 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[0\] " "Pin dat_out\[0\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[0] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[0\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 10 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[1\] " "Pin dat_out\[1\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[1] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[1\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 11 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[2\] " "Pin dat_out\[2\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[2] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[2\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 12 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[3\] " "Pin dat_out\[3\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[3] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[3\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 13 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[4\] " "Pin dat_out\[4\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[4] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[4\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 14 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[5\] " "Pin dat_out\[5\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[5] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[5\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 15 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[6\] " "Pin dat_out\[6\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[6] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[6\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 16 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[7\] " "Pin dat_out\[7\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[7] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[7\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 17 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[8\] " "Pin dat_out\[8\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[8] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[8\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 18 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[9\] " "Pin dat_out\[9\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[9] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[9\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 19 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[10\] " "Pin dat_out\[10\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[10] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[10\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 20 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[11\] " "Pin dat_out\[11\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[11] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[11\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 21 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[12\] " "Pin dat_out\[12\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[12] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[12\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 22 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[13\] " "Pin dat_out\[13\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[13] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[13\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 23 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[14\] " "Pin dat_out\[14\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[14] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[14\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dat_out\[15\] " "Pin dat_out\[15\] not assigned to an exact location on the device" {  } { { "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/mysoftware/altera/13.1/quartus/bin64/pin_planner.ppl" { dat_out[15] } } } { "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/mysoftware/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "dat_out\[15\]" } } } } { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 16 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dat_out[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1744119549175 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1744119549175 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1744119549395 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1744119549395 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1744119549395 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1744119549395 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_fpga.sdc " "Synopsys Design Constraints File file not found: 'top_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1744119549400 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1744119549402 "|top_fpga|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119549407 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119549407 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1744119549407 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1744119549407 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744119549407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744119549407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1744119549407 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1744119549407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n)) " "Automatically promoted node clk~input (placed in PIN 25 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""}  } { { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 10 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 2154 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744119549455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""}  } { { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 377 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744119549455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst_n~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""}  } { { "rtl/top_fpga.v" "" { Text "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/rtl/top_fpga.v" 11 0 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 2155 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744119549455 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 1712 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 856 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1744119549455 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1744119549455 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/mysoftware/altera/13.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/mysoftware/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 0 { 0 ""} 0 1249 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1744119549455 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1744119549756 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744119549758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1744119549758 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744119549760 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1744119549763 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1744119549764 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1744119549764 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1744119549766 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1744119550052 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1744119550053 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1744119550053 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 2.5V 0 16 0 " "Number of I/O pins in group: 16 (unused VREF, 2.5V VCCIO, 0 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1744119550055 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1744119550055 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1744119550055 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 2 11 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 2 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 2 8 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1744119550056 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1744119550056 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1744119550056 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744119550118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1744119550577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744119550775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1744119550787 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1744119551302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744119551302 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1744119551616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1744119552239 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1744119552239 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744119552343 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1744119552344 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1744119552344 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1744119552344 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.53 " "Total time spent on timing analysis during the Fitter is 0.53 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1744119552366 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744119552417 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744119552582 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1744119552624 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1744119552834 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1744119553202 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/output_files/top_fpga.fit.smsg " "Generated suppressed messages file C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/output_files/top_fpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1744119553586 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6144 " "Peak virtual memory: 6144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744119554017 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 21:39:14 2025 " "Processing ended: Tue Apr 08 21:39:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744119554017 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744119554017 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744119554017 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1744119554017 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1744119555267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744119555268 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 21:39:15 2025 " "Processing started: Tue Apr 08 21:39:15 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744119555268 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1744119555268 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_asm --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1744119555268 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1744119555868 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1744119555889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744119556071 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 21:39:16 2025 " "Processing ended: Tue Apr 08 21:39:16 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744119556071 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744119556071 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744119556071 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1744119556071 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1744119556643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1744119557439 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744119557440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 21:39:17 2025 " "Processing started: Tue Apr 08 21:39:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744119557440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744119557440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta top_fpga -c top_fpga " "Command: quartus_sta top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744119557440 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1744119557528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1744119557642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1744119557683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1744119557683 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1744119557904 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1744119557904 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1744119557904 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1744119557904 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "top_fpga.sdc " "Synopsys Design Constraints File file not found: 'top_fpga.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1744119557910 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1744119557911 "|top_fpga|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119557978 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119557978 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1744119557978 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1744119557979 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1744119557988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.289 " "Worst-case setup slack is 42.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.289               0.000 altera_reserved_tck  " "   42.289               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.453 " "Worst-case hold slack is 0.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 altera_reserved_tck  " "    0.453               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.600 " "Worst-case recovery slack is 47.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.600               0.000 altera_reserved_tck  " "   47.600               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.128 " "Worst-case removal slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558016 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 altera_reserved_tck  " "    1.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558016 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558016 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.454 " "Worst-case minimum pulse width slack is 49.454" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558019 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.454               0.000 altera_reserved_tck  " "   49.454               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558019 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558019 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1744119558076 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1744119558094 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1744119558356 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1744119558441 "|top_fpga|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119558443 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119558443 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1744119558443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 42.748 " "Worst-case setup slack is 42.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.748               0.000 altera_reserved_tck  " "   42.748               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.401 " "Worst-case hold slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558460 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558460 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558460 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.891 " "Worst-case recovery slack is 47.891" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.891               0.000 altera_reserved_tck  " "   47.891               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.029 " "Worst-case removal slack is 1.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558470 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 altera_reserved_tck  " "    1.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558470 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558470 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.302 " "Worst-case minimum pulse width slack is 49.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558473 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.302               0.000 altera_reserved_tck  " "   49.302               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558473 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558473 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1744119558530 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1744119558702 "|top_fpga|clk"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119558704 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1744119558704 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1744119558704 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.839 " "Worst-case setup slack is 46.839" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.839               0.000 altera_reserved_tck  " "   46.839               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558711 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558717 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558717 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.122 " "Worst-case recovery slack is 49.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.122               0.000 altera_reserved_tck  " "   49.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.494 " "Worst-case removal slack is 0.494" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.494               0.000 altera_reserved_tck  " "    0.494               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.449 " "Worst-case minimum pulse width slack is 49.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558732 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.449               0.000 altera_reserved_tck  " "   49.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1744119558732 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1744119558732 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1744119559061 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1744119559061 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744119559136 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 21:39:19 2025 " "Processing ended: Tue Apr 08 21:39:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744119559136 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744119559136 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744119559136 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744119559136 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1744119560423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1744119560423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 08 21:39:20 2025 " "Processing started: Tue Apr 08 21:39:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1744119560423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1744119560423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1744119560423 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_slow.vho C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_slow.vho in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119560877 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_slow.vho C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_slow.vho in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119560969 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_fast.vho C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_fast.vho in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561058 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga.vho C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga.vho in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561146 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_85c_vhd_slow.sdo C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561236 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_8_1200mv_0c_vhd_slow.sdo C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_8_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561324 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_min_1200mv_0c_vhd_fast.sdo C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561414 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_fpga_vhd.sdo C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/ simulation " "Generated file top_fpga_vhd.sdo in folder \"C:/Users/lisimo/Desktop/FPGA_Proj/05_UART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1744119561507 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4577 " "Peak virtual memory: 4577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1744119561637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 08 21:39:21 2025 " "Processing ended: Tue Apr 08 21:39:21 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1744119561637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1744119561637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1744119561637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744119561637 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus II Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1744119562213 ""}
