#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\iVerilog\lib\ivl\system.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iVerilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iVerilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iVerilog\lib\ivl\va_math.vpi";
S_000001388d5eabd0 .scope module, "UART_TX_tb" "UART_TX_tb" 2 67;
 .timescale -9 -11;
v000001388d5e31d0_0 .net "TX", 0 0, L_000001388d5e3d60;  1 drivers
v000001388d5e3270_0 .var "clk", 0 0;
v000001388d5e3310_0 .var "data_in", 7 0;
v000001388d5e34a0_0 .var "en_data_in", 0 0;
v000001388d5e3b80_0 .net "rdy", 0 0, v000001388d5e2eb0_0;  1 drivers
v000001388d5e35e0_0 .var "res", 0 0;
S_000001388d5ead60 .scope module, "UART_TX" "UART_TX" 2 71, 2 4 0, S_000001388d5eabd0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "res";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /INPUT 1 "en_data_in";
    .port_info 4 /OUTPUT 1 "TX";
    .port_info 5 /OUTPUT 1 "rdy";
v000001388d5d7af0_0 .net "TX", 0 0, L_000001388d5e3d60;  alias, 1 drivers
v000001388d6a6cf0_0 .net "clk", 0 0, v000001388d5e3270_0;  1 drivers
v000001388d5eaef0_0 .var "con", 12 0;
v000001388d5eaf90_0 .net "data_in", 7 0, v000001388d5e3310_0;  1 drivers
v000001388d5e2e10_0 .net "en_data_in", 0 0, v000001388d5e34a0_0;  1 drivers
v000001388d5e2eb0_0 .var "rdy", 0 0;
v000001388d5e2f50_0 .net "res", 0 0, v000001388d5e35e0_0;  1 drivers
v000001388d5e2ff0_0 .var "send_buffer", 9 0;
v000001388d5e3090_0 .var "send_flg", 9 0;
v000001388d5e3130_0 .var "state", 3 0;
E_000001388d6a8ef0/0 .event negedge, v000001388d5e2f50_0;
E_000001388d6a8ef0/1 .event posedge, v000001388d6a6cf0_0;
E_000001388d6a8ef0 .event/or E_000001388d6a8ef0/0, E_000001388d6a8ef0/1;
L_000001388d5e3d60 .part v000001388d5e2ff0_0, 0, 1;
    .scope S_000001388d5ead60;
T_0 ;
    %wait E_000001388d6a8ef0;
    %load/vec4 v000001388d5e2f50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001388d5e3130_0, 0;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v000001388d5e2ff0_0, 0;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001388d5eaef0_0, 0;
    %pushi/vec4 512, 0, 10;
    %assign/vec4 v000001388d5e3090_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001388d5e2eb0_0, 0, 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001388d5e3130_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001388d5e3130_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v000001388d5e2e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000001388d5eaf90_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e2ff0_0, 0;
    %pushi/vec4 512, 0, 10;
    %assign/vec4 v000001388d5e3090_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001388d5e3130_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001388d5e2eb0_0, 0;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v000001388d5eaef0_0;
    %pad/u 32;
    %cmpi/e 4999, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 13;
    %assign/vec4 v000001388d5eaef0_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000001388d5eaef0_0;
    %addi 1, 0, 13;
    %assign/vec4 v000001388d5eaef0_0, 0;
T_0.9 ;
    %load/vec4 v000001388d5eaef0_0;
    %pad/u 32;
    %cmpi/e 4999, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %load/vec4 v000001388d5e2ff0_0;
    %parti/s 9, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001388d5e2ff0_0, 4, 5;
    %load/vec4 v000001388d5e3090_0;
    %parti/s 9, 1, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001388d5e3090_0, 4, 5;
T_0.10 ;
    %load/vec4 v000001388d5e3090_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e2eb0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001388d5e3130_0, 0;
T_0.12 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001388d5eabd0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e3270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e35e0_0, 0;
    %pushi/vec4 83, 0, 8;
    %assign/vec4 v000001388d5e3310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e34a0_0, 0;
    %delay 1700, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001388d5e35e0_0, 0;
    %delay 3000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001388d5e34a0_0, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001388d5e34a0_0, 0;
    %delay 55000000, 0;
    %vpi_call 2 84 "$stop" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001388d5eabd0;
T_2 ;
    %delay 500, 0;
    %load/vec4 v000001388d5e3270_0;
    %inv;
    %assign/vec4 v000001388d5e3270_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001388d5eabd0;
T_3 ;
    %vpi_call 2 89 "$dumpfile", "UART_TX_tb.vcd" {0 0 0};
    %vpi_call 2 90 "$dumpvars", v000001388d5e3270_0, v000001388d5e3b80_0, v000001388d5e31d0_0, v000001388d5e34a0_0, v000001388d5e3310_0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    ".\UART_TX.v";
