Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue May 11 12:44:33 2021
| Host         : lei-HP-EliteDesk-880-G1-TWR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/lei/Vivado/SmallTimingAnlaysis/timing_imp/10Mhz.txt
| Design       : nvsmall_wrapper
| Device       : 7z045-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     85.621        0.000                      0               225372        0.030        0.000                      0               225372        3.000        0.000                       0                 94519  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
nvsmall_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_10Mhz_nvsmall_clk_wiz_0_0   {0.000 50.000}       100.000         10.000          
  clkfbout_nvsmall_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          8.592        0.000                       0                     1  
nvsmall_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_10Mhz_nvsmall_clk_wiz_0_0        88.126        0.000                      0               190610        0.030        0.000                      0               190610       49.232        0.000                       0                 94514  
  clkfbout_nvsmall_clk_wiz_0_0                                                                                                                                                      8.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              clk_10Mhz_nvsmall_clk_wiz_0_0  clk_10Mhz_nvsmall_clk_wiz_0_0       85.621        0.000                      0                34762        0.444        0.000                      0                34762  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                     
----------                     ----------                     --------                     
(none)                                                        clk_10Mhz_nvsmall_clk_wiz_0_0  
(none)                         clk_10Mhz_nvsmall_clk_wiz_0_0  clk_10Mhz_nvsmall_clk_wiz_0_0  


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        clkfbout_nvsmall_clk_wiz_0_0                                


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1
  To Clock:  nvsmall_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         nvsmall_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       88.126ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             88.126ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[224]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.772ns  (logic 1.493ns (12.683%)  route 10.279ns (87.317%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 101.368 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         2.329    13.050    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X52Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[224]_i_3/I3
    SLICE_X52Y299        LUT6 (Prop_lut6_I3_O)        0.043    13.093 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[224]_i_3/O
                         net (fo=1, routed)           0.183    13.275    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[224]_i_3_n_0
    SLICE_X53Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[224]_i_1/I4
    SLICE_X53Y299        LUT6 (Prop_lut6_I4_O)        0.043    13.318 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[224]_i_1/O
                         net (fo=1, routed)           0.000    13.318    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_78
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.366   101.368    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[224]/C
                         clock pessimism              0.153   101.521    
                         clock uncertainty           -0.111   101.410    
    SLICE_X53Y299        FDPE (Setup_fdpe_C_D)        0.034   101.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[224]
  -------------------------------------------------------------------
                         required time                        101.444    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                 88.126    

Slack (MET) :             88.163ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[236]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.815ns  (logic 1.493ns (12.636%)  route 10.322ns (87.364%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         2.193    12.913    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X54Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[236]_i_3/I3
    SLICE_X54Y300        LUT6 (Prop_lut6_I3_O)        0.043    12.956 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[236]_i_3/O
                         net (fo=1, routed)           0.363    13.318    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[236]_i_3_n_0
    SLICE_X54Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[236]_i_1/I4
    SLICE_X54Y300        LUT6 (Prop_lut6_I4_O)        0.043    13.361 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[236]_i_1/O
                         net (fo=1, routed)           0.000    13.361    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_66
    SLICE_X54Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[236]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.495   101.497    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[236]/C
                         clock pessimism              0.073   101.570    
                         clock uncertainty           -0.111   101.459    
    SLICE_X54Y300        FDPE (Setup_fdpe_C_D)        0.065   101.524    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[236]
  -------------------------------------------------------------------
                         required time                        101.524    
                         arrival time                         -13.361    
  -------------------------------------------------------------------
                         slack                                 88.163    

Slack (MET) :             88.217ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[230]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.731ns  (logic 1.493ns (12.727%)  route 10.238ns (87.273%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 101.498 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         2.239    12.959    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X53Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[230]_i_3/I3
    SLICE_X53Y300        LUT6 (Prop_lut6_I3_O)        0.043    13.002 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[230]_i_3/O
                         net (fo=1, routed)           0.232    13.234    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[230]_i_3_n_0
    SLICE_X53Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[230]_i_1/I4
    SLICE_X53Y300        LUT6 (Prop_lut6_I4_O)        0.043    13.277 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[230]_i_1/O
                         net (fo=1, routed)           0.000    13.277    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_72
    SLICE_X53Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[230]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.496   101.498    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[230]/C
                         clock pessimism              0.073   101.571    
                         clock uncertainty           -0.111   101.460    
    SLICE_X53Y300        FDPE (Setup_fdpe_C_D)        0.034   101.494    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[230]
  -------------------------------------------------------------------
                         required time                        101.494    
                         arrival time                         -13.277    
  -------------------------------------------------------------------
                         slack                                 88.217    

Slack (MET) :             88.304ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[228]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.673ns  (logic 1.493ns (12.790%)  route 10.180ns (87.210%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         2.306    13.026    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X54Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[228]_i_3/I3
    SLICE_X54Y300        LUT6 (Prop_lut6_I3_O)        0.043    13.069 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[228]_i_3/O
                         net (fo=1, routed)           0.108    13.176    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[228]_i_3_n_0
    SLICE_X54Y300                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[228]_i_1/I4
    SLICE_X54Y300        LUT6 (Prop_lut6_I4_O)        0.043    13.219 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[228]_i_1/O
                         net (fo=1, routed)           0.000    13.219    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_74
    SLICE_X54Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[228]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.495   101.497    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y300        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[228]/C
                         clock pessimism              0.073   101.570    
                         clock uncertainty           -0.111   101.459    
    SLICE_X54Y300        FDPE (Setup_fdpe_C_D)        0.064   101.523    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[228]
  -------------------------------------------------------------------
                         required time                        101.523    
                         arrival time                         -13.219    
  -------------------------------------------------------------------
                         slack                                 88.304    

Slack (MET) :             88.349ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[198]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.631ns  (logic 1.493ns (12.837%)  route 10.138ns (87.163%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         2.182    12.902    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X54Y302                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[198]_i_3/I3
    SLICE_X54Y302        LUT6 (Prop_lut6_I3_O)        0.043    12.945 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[198]_i_3/O
                         net (fo=1, routed)           0.189    13.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[198]_i_3_n_0
    SLICE_X54Y303                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[198]_i_1/I4
    SLICE_X54Y303        LUT6 (Prop_lut6_I4_O)        0.043    13.177 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[198]_i_1/O
                         net (fo=1, routed)           0.000    13.177    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_104
    SLICE_X54Y303        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.495   101.497    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y303        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[198]/C
                         clock pessimism              0.073   101.570    
                         clock uncertainty           -0.111   101.459    
    SLICE_X54Y303        FDPE (Setup_fdpe_C_D)        0.066   101.525    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[198]
  -------------------------------------------------------------------
                         required time                        101.525    
                         arrival time                         -13.177    
  -------------------------------------------------------------------
                         slack                                 88.349    

Slack (MET) :             88.365ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[202]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.583ns  (logic 1.493ns (12.890%)  route 10.090ns (87.110%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         1.968    12.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X55Y302                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[202]_i_3/I3
    SLICE_X55Y302        LUT6 (Prop_lut6_I3_O)        0.043    12.731 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[202]_i_3/O
                         net (fo=1, routed)           0.355    13.086    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[202]_i_3_n_0
    SLICE_X55Y302                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[202]_i_1/I4
    SLICE_X55Y302        LUT6 (Prop_lut6_I4_O)        0.043    13.129 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[202]_i_1/O
                         net (fo=1, routed)           0.000    13.129    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_100
    SLICE_X55Y302        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[202]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.495   101.497    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y302        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[202]/C
                         clock pessimism              0.073   101.570    
                         clock uncertainty           -0.111   101.459    
    SLICE_X55Y302        FDPE (Setup_fdpe_C_D)        0.034   101.493    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[202]
  -------------------------------------------------------------------
                         required time                        101.493    
                         arrival time                         -13.129    
  -------------------------------------------------------------------
                         slack                                 88.365    

Slack (MET) :             88.486ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[164]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.494ns  (logic 1.493ns (12.990%)  route 10.001ns (87.010%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 101.497 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.073ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         1.898    12.618    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[1]_0
    SLICE_X53Y305                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[164]_i_3/I3
    SLICE_X53Y305        LUT6 (Prop_lut6_I3_O)        0.043    12.661 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[164]_i_3/O
                         net (fo=1, routed)           0.335    12.997    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[164]_i_3_n_0
    SLICE_X54Y305                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[164]_i_1/I4
    SLICE_X54Y305        LUT6 (Prop_lut6_I4_O)        0.043    13.040 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[164]_i_1/O
                         net (fo=1, routed)           0.000    13.040    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_138
    SLICE_X54Y305        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[164]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.495   101.497    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X54Y305        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[164]/C
                         clock pessimism              0.073   101.570    
                         clock uncertainty           -0.111   101.459    
    SLICE_X54Y305        FDPE (Setup_fdpe_C_D)        0.066   101.525    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[164]
  -------------------------------------------------------------------
                         required time                        101.525    
                         arrival time                         -13.040    
  -------------------------------------------------------------------
                         slack                                 88.486    

Slack (MET) :             88.503ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[225]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.394ns  (logic 1.594ns (13.990%)  route 9.800ns (86.010%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 101.368 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         1.100    11.820    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_take_n_dly_reg[1]_0
    SLICE_X64Y304                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/I2
    SLICE_X64Y304        LUT5 (Prop_lut5_I2_O)        0.051    11.871 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/O
                         net (fo=16, routed)          0.933    12.804    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[239]_0
    SLICE_X53Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[225]_i_1/I1
    SLICE_X53Y299        LUT6 (Prop_lut6_I1_O)        0.136    12.940 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[225]_i_1/O
                         net (fo=1, routed)           0.000    12.940    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_77
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[225]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.366   101.368    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[225]/C
                         clock pessimism              0.153   101.521    
                         clock uncertainty           -0.111   101.410    
    SLICE_X53Y299        FDPE (Setup_fdpe_C_D)        0.033   101.443    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[225]
  -------------------------------------------------------------------
                         required time                        101.443    
                         arrival time                         -12.940    
  -------------------------------------------------------------------
                         slack                                 88.503    

Slack (MET) :             88.509ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[229]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.389ns  (logic 1.594ns (13.996%)  route 9.795ns (86.004%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.368ns = ( 101.368 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         1.100    11.820    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_take_n_dly_reg[1]_0
    SLICE_X64Y304                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/I2
    SLICE_X64Y304        LUT5 (Prop_lut5_I2_O)        0.051    11.871 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/O
                         net (fo=16, routed)          0.928    12.799    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[239]_0
    SLICE_X53Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[229]_i_1/I1
    SLICE_X53Y299        LUT6 (Prop_lut6_I1_O)        0.136    12.935 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[229]_i_1/O
                         net (fo=1, routed)           0.000    12.935    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_73
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[229]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.366   101.368    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X53Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[229]/C
                         clock pessimism              0.153   101.521    
                         clock uncertainty           -0.111   101.410    
    SLICE_X53Y299        FDPE (Setup_fdpe_C_D)        0.034   101.444    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[229]
  -------------------------------------------------------------------
                         required time                        101.444    
                         arrival time                         -12.935    
  -------------------------------------------------------------------
                         slack                                 88.509    

Slack (MET) :             88.618ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[226]/D
                            (rising edge-triggered cell FDPE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.278ns  (logic 1.594ns (14.134%)  route 9.684ns (85.866%))
  Logic Levels:           12  (CARRY4=4 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.367ns = ( 101.367 - 100.000 ) 
    Source Clock Delay      (SCD):    1.546ns
    Clock Pessimism Removal (CPR):    0.153ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.544     1.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/core_clk
    SLICE_X81Y288        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y288        FDCE (Prop_fdce_C_Q)         0.223     1.769 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/eg2ig_axi_len_d_reg[1]/Q
                         net (fo=20, routed)          2.312     4.081    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_2
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/I2
    SLICE_X81Y219        LUT5 (Prop_lut5_I2_O)        0.043     4.124 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1/os_inp_nxt0_carry_i_5/O
                         net (fo=1, routed)           0.000     4.124    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p1_n_73
    SLICE_X81Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/S[1]
    SLICE_X81Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     4.391 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.391    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry_n_0
    SLICE_X81Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/CI
    SLICE_X81Y220        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     4.557 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/os_inp_nxt0_carry__0/O[1]
                         net (fo=3, routed)           0.454     5.011    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/_inferred__0/i__carry__0_0[1]
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/I3
    SLICE_X82Y219        LUT4 (Prop_lut4_I3_O)        0.123     5.134 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4/i__carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.134    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p4_n_25
    SLICE_X82Y219                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/S[1]
    SLICE_X82Y219        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     5.390 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.390    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__0_n_0
    SLICE_X82Y220                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CI
    SLICE_X82Y220        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.076     5.466 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/_inferred__0/i__carry__1/CO[1]
                         net (fo=4, routed)           1.554     7.020    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/CO[0]
    SLICE_X56Y246                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/I1
    SLICE_X56Y246        LUT6 (Prop_lut6_I1_O)        0.124     7.144 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_cvt/pipe_p2/rd_pushing_q_i_3/O
                         net (fo=9, routed)           2.370     9.514    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_reg
    SLICE_X85Y287                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/I0
    SLICE_X85Y287        LUT4 (Prop_lut4_I0_O)        0.043     9.557 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_3/O
                         net (fo=2, routed)           0.419     9.976    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pre_bypassing3
    SLICE_X83Y289                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/I5
    SLICE_X83Y289        LUT6 (Prop_lut6_I5_O)        0.043    10.019 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/i___288_i_1/O
                         net (fo=21, routed)          0.658    10.677    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_take_n_dly_reg[3]
    SLICE_X77Y291                                                     f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/I1
    SLICE_X77Y291        LUT5 (Prop_lut5_I1_O)        0.043    10.720 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/rd_pushing_q_i_2/O
                         net (fo=197, routed)         1.100    11.820    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/rd_take_n_dly_reg[1]_0
    SLICE_X64Y304                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/I2
    SLICE_X64Y304        LUT5 (Prop_lut5_I2_O)        0.051    11.871 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask[239]_i_3/O
                         net (fo=16, routed)          0.817    12.688    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask_reg[239]_0
    SLICE_X55Y299                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[226]_i_1/I1
    SLICE_X55Y299        LUT6 (Prop_lut6_I1_O)        0.136    12.824 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram/free_adr_mask[226]_i_1/O
                         net (fo=1, routed)           0.000    12.824    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/ram_n_76
    SLICE_X55Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[226]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.365   101.367    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/core_clk
    SLICE_X55Y299        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[226]/C
                         clock pessimism              0.153   101.520    
                         clock uncertainty           -0.111   101.409    
    SLICE_X55Y299        FDPE (Setup_fdpe_C_D)        0.033   101.442    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_cq/free_adr_mask_reg[226]
  -------------------------------------------------------------------
                         required time                        101.442    
                         arrival time                         -12.824    
  -------------------------------------------------------------------
                         slack                                 88.618    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.128ns (45.363%)  route 0.154ns (54.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.750ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.556     0.558    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/core_clk
    SLICE_X65Y149        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y149        FDRE (Prop_fdre_C_Q)         0.100     0.658 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dc/NV_NVDLA_PDP_RDMA_rdreq/pipe_skid_dmaif_rd_req_pd_reg[31]/Q
                         net (fo=2, routed)           0.154     0.812    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/mcif_rd_req_pd[28]
    SLICE_X65Y150                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd[31]_i_1/I0
    SLICE_X65Y150        LUT4 (Prop_lut4_I0_O)        0.028     0.840 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd[31]_i_1/O
                         net (fo=1, routed)           0.000     0.840    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/p_1_in[31]
    SLICE_X65Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.748     0.750    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/core_clk
    SLICE_X65Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd_reg[31]/C
                         clock pessimism              0.000     0.750    
    SLICE_X65Y150        FDRE (Hold_fdre_C_D)         0.060     0.810    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_dma_mux/skid_flop_req_mc_in_pd_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.810    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_data_p0_reg_reg[34]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.100ns (42.381%)  route 0.136ns (57.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.621ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.619     0.621    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/core_clk
    SLICE_X35Y99         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_data_p0_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDCE (Prop_fdce_C_Q)         0.100     0.721 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/cvt_out_data_p0_reg_reg[34]/Q
                         net (fo=1, routed)           0.136     0.857    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_dat_wr_data[34]
    SLICE_X34Y100        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X34Y100        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[34]/C
                         clock pessimism             -0.008     0.762    
    SLICE_X34Y100        FDRE (Hold_fdre_C_D)         0.059     0.821    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/cdma2buf_wr_data0_d1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.821    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.572%)  route 0.141ns (58.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.576     0.578    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/Q
                         net (fo=20, routed)          0.141     0.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[10]/C
                         clock pessimism              0.000     0.770    
    SLICE_X139Y150       FDRE (Hold_fdre_C_CE)        0.010     0.780    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.572%)  route 0.141ns (58.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.576     0.578    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/Q
                         net (fo=20, routed)          0.141     0.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[13]/C
                         clock pessimism              0.000     0.770    
    SLICE_X139Y150       FDRE (Hold_fdre_C_CE)        0.010     0.780    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.572%)  route 0.141ns (58.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.576     0.578    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/Q
                         net (fo=20, routed)          0.141     0.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]/C
                         clock pessimism              0.000     0.770    
    SLICE_X139Y150       FDRE (Hold_fdre_C_CE)        0.010     0.780    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.100ns (41.572%)  route 0.141ns (58.428%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.770ns
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.576     0.578    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y149       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y149       FDRE (Prop_fdre_C_Q)         0.100     0.678 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1_reg/Q
                         net (fo=20, routed)          0.141     0.819    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/pp_pvld_d0_d1
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.768     0.770    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/core_clk
    SLICE_X139Y150       FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[3]/C
                         clock pessimism              0.000     0.770    
    SLICE_X139Y150       FDRE (Hold_fdre_C_CE)        0.010     0.780    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb/u_NV_NVDLA_cmac/u_core/u_mac_2/sum_out_d0_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.780    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.270ns (65.364%)  route 0.143ns (34.636%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.944ns
    Source Clock Delay      (SCD):    0.618ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.616     0.618    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/core_clk
    SLICE_X76Y249        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y249        FDCE (Prop_fdce_C_Q)         0.100     0.718 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[0]/Q
                         net (fo=4, routed)           0.142     0.860    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg_3_sn_1
    SLICE_X76Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count[0]_i_2__0/I0
    SLICE_X76Y249        LUT2 (Prop_lut2_I0_O)        0.029     0.889 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count[0]_i_2__0/O
                         net (fo=1, routed)           0.000     0.889    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count[0]_i_2__0_n_0
    SLICE_X76Y249                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg[0]_i_1__0/DI[0]
    SLICE_X76Y249        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.100     0.989 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     0.990    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg[0]_i_1__0_n_0
    SLICE_X76Y250                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg[4]_i_1__0/CI
    SLICE_X76Y250        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     1.031 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3/req_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.031    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/pipe_p3_n_76
    SLICE_X76Y250        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.942     0.944    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/core_clk
    SLICE_X76Y250        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[4]/C
                         clock pessimism             -0.028     0.916    
    SLICE_X76Y250        FDCE (Hold_fdce_C_D)         0.071     0.987    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_mcif/u_write/u_ig/u_bpt1/req_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.987    
                         arrival time                           1.031    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.177%)  route 0.155ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.607     0.609    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X32Y77         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.118     0.727 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[0]/Q
                         net (fo=2, routed)           0.155     0.882    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/Q[0]
    RAMB36_X2Y15         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.854     0.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/core_clk
    RAMB36_X2Y15         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.207     0.649    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.832    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.118ns (43.177%)  route 0.155ns (56.823%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.609ns
    Clock Pessimism Removal (CPR):    0.207ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.607     0.609    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X32Y77         FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y77         FDCE (Prop_fdce_C_Q)         0.118     0.727 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank4_ram0_wr_addr_d2_reg[1]/Q
                         net (fo=2, routed)           0.155     0.882    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/Q[1]
    RAMB36_X2Y15         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.854     0.856    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/core_clk
    RAMB36_X2Y15         RAMB36E1                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg/CLKBWRCLK
                         clock pessimism             -0.207     0.649    
    RAMB36_X2Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.832    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/u_cbuf_ram_bank4_ram0/M_reg
  -------------------------------------------------------------------
                         required time                         -0.832    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data2_d2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_sum_pd_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_10Mhz_nvsmall_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.232ns (69.103%)  route 0.104ns (30.897%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.738ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.544     0.546    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/core_clk
    SLICE_X93Y149        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data2_d2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y149        FDRE (Prop_fdre_C_Q)         0.100     0.646 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/out_rt_data2_d2_reg[18]/Q
                         net (fo=7, routed)           0.103     0.749    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/mac2accu_data2[18]
    SLICE_X90Y149                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/i_sum_pd_reg[19]_i_1__1/DI[2]
    SLICE_X90Y149        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.091     0.840 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma/u_NV_NVDLA_cmac/u_core/u_rt_out/i_sum_pd_reg[19]_i_1__1/CO[3]
                         net (fo=1, routed)           0.001     0.841    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/i_sum_pd_reg[23]_10[0]
    SLICE_X90Y150                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/i_sum_pd_reg[23]_i_1__1/CI
    SLICE_X90Y150        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.882 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_assembly_ctrl/i_sum_pd_reg[23]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     0.882    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_sum_pd_reg[34]_1[20]
    SLICE_X90Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_sum_pd_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.736     0.738    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/core_clk
    SLICE_X90Y150        FDRE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_sum_pd_reg[20]/C
                         clock pessimism              0.000     0.738    
    SLICE_X90Y150        FDRE (Hold_fdre_C_D)         0.092     0.830    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_a/u_NV_NVDLA_cacc/u_calculator/u_cell_int8_2/i_sum_pd_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.830    
                         arrival time                           0.882    
  -------------------------------------------------------------------
                         slack                                  0.052    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_10Mhz_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y41      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_3/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X2Y46      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_7/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X5Y114     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_cdp/u_dp/u_NV_NVDLA_CDP_DP_mul/u_mul_unit0/mul_unit_pd0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X1Y42      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_4/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X1Y44      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_5/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X2Y43      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_6/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y43      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_0/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X3Y42      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_1/mul_dout0/CLK
Min Period        n/a     DSP48E1/CLK         n/a            2.772         100.000     97.228     DSP48_X2Y42      nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_cvt/u_cell_2/mul_dout0/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         100.000     97.905     RAMB36_X0Y22     nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cdma/u_shared_buffer/u_shared_buffer_02/M_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X16Y233    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X16Y233    nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         50.000      49.232     SLICE_X8Y238     nvsmall_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  clkfbout_nvsmall_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_nvsmall_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y1    nvsmall_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       85.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.444ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             85.621ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_en_d2_reg/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.955ns  (logic 0.266ns (1.906%)  route 13.689ns (98.094%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.303ns = ( 101.303 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.429    15.359    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X127Y59        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_en_d2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.301   101.303    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X127Y59        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_en_d2_reg/C
                         clock pessimism              0.000   101.303    
                         clock uncertainty           -0.111   101.192    
    SLICE_X127Y59        FDCE (Recov_fdce_C_CLR)     -0.212   100.980    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_wr_en_d2_reg
  -------------------------------------------------------------------
                         required time                        100.980    
                         arrival time                         -15.359    
  -------------------------------------------------------------------
                         slack                                 85.621    

Slack (MET) :             85.745ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr1_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 0.266ns (1.923%)  route 13.567ns (98.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 101.304 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.307    15.237    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X125Y56        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr1_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.302   101.304    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X125Y56        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr1_en_d1_reg/C
                         clock pessimism              0.000   101.304    
                         clock uncertainty           -0.111   101.193    
    SLICE_X125Y56        FDCE (Recov_fdce_C_CLR)     -0.212   100.981    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_wr1_en_d1_reg
  -------------------------------------------------------------------
                         required time                        100.981    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 85.745    

Slack (MET) :             85.745ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[1]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 0.266ns (1.923%)  route 13.567ns (98.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 101.304 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.307    15.237    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X125Y56        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.302   101.304    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X125Y56        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[1]/C
                         clock pessimism              0.000   101.304    
                         clock uncertainty           -0.111   101.193    
    SLICE_X125Y56        FDCE (Recov_fdce_C_CLR)     -0.212   100.981    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[1]
  -------------------------------------------------------------------
                         required time                        100.981    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 85.745    

Slack (MET) :             85.745ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 0.266ns (1.923%)  route 13.567ns (98.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 101.304 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.307    15.237    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X125Y56        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.302   101.304    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X125Y56        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[6]/C
                         clock pessimism              0.000   101.304    
                         clock uncertainty           -0.111   101.193    
    SLICE_X125Y56        FDCE (Recov_fdce_C_CLR)     -0.212   100.981    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_ram0_wr_addr_d2_reg[6]
  -------------------------------------------------------------------
                         required time                        100.981    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 85.745    

Slack (MET) :             85.745ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr1_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.833ns  (logic 0.266ns (1.923%)  route 13.567ns (98.077%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.304ns = ( 101.304 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.307    15.237    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X125Y56        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr1_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.302   101.304    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X125Y56        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr1_en_d1_reg/C
                         clock pessimism              0.000   101.304    
                         clock uncertainty           -0.111   101.193    
    SLICE_X125Y56        FDCE (Recov_fdce_C_CLR)     -0.212   100.981    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank25_wr1_en_d1_reg
  -------------------------------------------------------------------
                         required time                        100.981    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 85.745    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[2]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 0.266ns (1.909%)  route 13.669ns (98.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 101.474 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.409    15.339    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X124Y43        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.472   101.474    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X124Y43        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[2]/C
                         clock pessimism              0.000   101.474    
                         clock uncertainty           -0.111   101.363    
    SLICE_X124Y43        FDCE (Recov_fdce_C_CLR)     -0.212   101.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[2]
  -------------------------------------------------------------------
                         required time                        101.151    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[3]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 0.266ns (1.909%)  route 13.669ns (98.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 101.474 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.409    15.339    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X124Y43        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.472   101.474    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X124Y43        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[3]/C
                         clock pessimism              0.000   101.474    
                         clock uncertainty           -0.111   101.363    
    SLICE_X124Y43        FDCE (Recov_fdce_C_CLR)     -0.212   101.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[3]
  -------------------------------------------------------------------
                         required time                        101.151    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[4]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 0.266ns (1.909%)  route 13.669ns (98.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 101.474 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.409    15.339    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X124Y43        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.472   101.474    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X124Y43        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[4]/C
                         clock pessimism              0.000   101.474    
                         clock uncertainty           -0.111   101.363    
    SLICE_X124Y43        FDCE (Recov_fdce_C_CLR)     -0.212   101.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[4]
  -------------------------------------------------------------------
                         required time                        101.151    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.813ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[5]/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.935ns  (logic 0.266ns (1.909%)  route 13.669ns (98.091%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 101.474 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.409    15.339    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X124Y43        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.472   101.474    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X124Y43        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[5]/C
                         clock pessimism              0.000   101.474    
                         clock uncertainty           -0.111   101.363    
    SLICE_X124Y43        FDCE (Recov_fdce_C_CLR)     -0.212   101.151    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram0_wr_addr_d2_reg[5]
  -------------------------------------------------------------------
                         required time                        101.151    
                         arrival time                         -15.339    
  -------------------------------------------------------------------
                         slack                                 85.813    

Slack (MET) :             85.950ns  (required time - arrival time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_data_rd1_en_d1_reg/CLR
                            (recovery check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@100.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        13.630ns  (logic 0.266ns (1.952%)  route 13.364ns (98.048%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.306ns = ( 101.306 - 100.000 ) 
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.402     1.404    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.223     1.627 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.260     1.887    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.043     1.930 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)      13.104    15.034    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank21_ram0_data_rd0_en_d2_reg_0
    SLICE_X128Y52        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_data_rd1_en_d1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   100.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627   101.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    97.890 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    99.919    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083   100.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.304   101.306    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/core_clk
    SLICE_X128Y52        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_data_rd1_en_d1_reg/C
                         clock pessimism              0.000   101.306    
                         clock uncertainty           -0.111   101.195    
    SLICE_X128Y52        FDCE (Recov_fdce_C_CLR)     -0.212   100.983    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_NV_NVDLA_cbuf/bank23_ram1_data_rd1_en_d1_reg
  -------------------------------------------------------------------
                         required time                        100.983    
                         arrival time                         -15.034    
  -------------------------------------------------------------------
                         slack                                 85.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_2d_reg[3]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.146ns (34.379%)  route 0.279ns (65.621%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.146     1.055    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X34Y234        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_2d_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.852     0.854    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X34Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_2d_reg[3]/C
                         clock pessimism             -0.193     0.661    
    SLICE_X34Y234        FDCE (Remov_fdce_C_CLR)     -0.050     0.611    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/mem_re_2d_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.611    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/datin_d_reg[21]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.146ns (19.616%)  route 0.598ns (80.384%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.465     1.374    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/datin_d_reg[21]_1
    SLICE_X38Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/datin_d_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/core_clk
    SLICE_X38Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/datin_d_reg[21]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X38Y251        FDCE (Remov_fdce_C_CLR)     -0.050     0.883    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_nan/datin_d_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.883    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.411%)  route 0.357ns (73.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.100     0.730 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.129     0.859    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.887 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       0.228     1.115    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg_0
    SLICE_X42Y237        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.853     0.855    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/core_clk
    SLICE_X42Y237        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg/C
                         clock pessimism             -0.193     0.662    
    SLICE_X42Y237        FDCE (Remov_fdce_C_CLR)     -0.050     0.612    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/pipe_skid_core2pdp_vld_reg
  -------------------------------------------------------------------
                         required time                         -0.612    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg/PRE
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.128ns (26.411%)  route 0.357ns (73.589%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.193ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X37Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y234        FDCE (Prop_fdce_C_Q)         0.100     0.730 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=1, routed)           0.129     0.859    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/nvdla_core_rstn
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.887 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c/u_partition_c_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/arb_weight[3]_i_2/O
                         net (fo=16002, routed)       0.228     1.115    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg_0
    SLICE_X42Y237        FDPE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.853     0.855    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/core_clk
    SLICE_X42Y237        FDPE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg/C
                         clock pessimism             -0.193     0.662    
    SLICE_X42Y237        FDPE (Remov_fdpe_C_PRE)     -0.052     0.610    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_p/u_NV_NVDLA_sdp/u_core/pipe_p11/skid_flop_core2pdp_rdy_reg
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[1]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[1]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[2]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[2]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[3]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[3]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[7]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[7]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    

Slack (MET) :             0.509ns  (arrival time - required time)
  Source:                 nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/CLR
                            (removal check against rising-edge clock clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns - clk_10Mhz_nvsmall_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.146ns (19.641%)  route 0.597ns (80.359%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.961ns
    Source Clock Delay      (SCD):    0.630ns
    Clock Pessimism Removal (CPR):    0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.628     0.630    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/core_clk
    SLICE_X36Y234        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y234        FDCE (Prop_fdce_C_Q)         0.118     0.748 r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/q_reg/Q
                         net (fo=3, routed)           0.133     0.881    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/O25
    SLICE_X37Y234                                                     r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/I0
    SLICE_X37Y234        LUT1 (Prop_lut1_I0_O)        0.028     0.909 f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_sync_core_reset/sync_reset_synced_rstn/NV_GENERIC_CELL/pipe_skid_axi_cmd_vld_i_2/O
                         net (fo=18681, routed)       0.464     1.373    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/c_cnt_reg[2]_0
    SLICE_X37Y251        FDCE                                         f  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.959     0.961    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/core_clk
    SLICE_X37Y251        FDCE                                         r  nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]/C
                         clock pessimism             -0.028     0.933    
    SLICE_X37Y251        FDCE (Remov_fdce_C_CLR)     -0.069     0.864    nvsmall_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_o/u_NV_NVDLA_pdp/u_core/u_cal2d/datin_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.864    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.509    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.489ns  (logic 0.043ns (2.888%)  route 1.446ns (97.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           1.108     1.108    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y300                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X47Y300        LUT1 (Prop_lut1_I0_O)        0.043     1.151 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.338     1.489    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.496     1.498    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.797ns  (logic 0.028ns (3.513%)  route 0.769ns (96.487%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.099ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  nvsmall_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=2, routed)           0.590     0.590    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X47Y300                                                     f  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X47Y300        LUT1 (Prop_lut1_I0_O)        0.028     0.618 r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.179     0.797    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.055     1.057    nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0
  To Clock:  clk_10Mhz_nvsmall_clk_wiz_0_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.965ns  (logic 0.302ns (10.186%)  route 2.663ns (89.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.239ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.727     1.729    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y304        FDRE (Prop_fdre_C_Q)         0.259     1.988 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           2.431     4.419    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X33Y240                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X33Y240        LUT1 (Prop_lut1_I0_O)        0.043     4.462 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.232     4.694    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X33Y240        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.237     1.239    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y240        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.919ns  (logic 0.302ns (32.870%)  route 0.617ns (67.130%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.495ns
    Source Clock Delay      (SCD):    1.729ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     1.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.040    -2.253 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162    -0.091    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.727     1.729    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y304        FDRE (Prop_fdre_C_Q)         0.259     1.988 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.617     2.605    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X48Y313                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X48Y313        LUT1 (Prop_lut1_I0_O)        0.043     2.648 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     2.648    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X48Y313        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.627     1.627    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.737    -2.110 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    -0.081    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.493     1.495    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X48Y313        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.469ns  (logic 0.146ns (31.146%)  route 0.323ns (68.854%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.789     0.791    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y304        FDRE (Prop_fdre_C_Q)         0.118     0.909 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           0.323     1.232    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X48Y313                                                     f  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X48Y313        LUT1 (Prop_lut1_I0_O)        0.028     1.260 r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.260    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X48Y313        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       1.051     1.053    nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X48Y313        FDRE                                         r  nvsmall_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_10Mhz_nvsmall_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.560ns  (logic 0.146ns (9.361%)  route 1.414ns (90.639%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.791ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.789     0.791    nvsmall_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X52Y304        FDRE                                         r  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y304        FDRE (Prop_fdre_C_Q)         0.118     0.909 f  nvsmall_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=6, routed)           1.301     2.210    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aresetn
    SLICE_X33Y240                                                     f  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/I0
    SLICE_X33Y240        LUT1 (Prop_lut1_I0_O)        0.028     2.238 r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.113     2.351    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X33Y240        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_10Mhz_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.973     0.973    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.028    -1.055 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027    -0.028    nvsmall_i/clk_wiz_0/inst/clk_10Mhz_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y0                                                     r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.002 r  nvsmall_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=94518, routed)       0.857     0.859    nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X33Y240        FDRE                                         r  nvsmall_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_nvsmall_clk_wiz_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.040ns  (logic 0.093ns (2.302%)  route 3.947ns (97.698%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y16       BUFG                         0.000     5.000 f  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           1.787     6.787    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -4.040     2.747 f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.162     4.909    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     f  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     5.002 f  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.785     6.787    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_nvsmall_clk_wiz_0_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.700ns  (logic 0.026ns (1.529%)  route 1.674ns (98.471%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_nvsmall_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  nvsmall_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1, routed)           0.722     0.722    nvsmall_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0                                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.700    -0.978 r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.954    -0.024    nvsmall_i/clk_wiz_0/inst/clkfbout_nvsmall_clk_wiz_0_0
    BUFGCTRL_X0Y1                                                     r  nvsmall_i/clk_wiz_0/inst/clkf_buf/I
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  nvsmall_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.720     0.722    nvsmall_i/clk_wiz_0/inst/clkfbout_buf_nvsmall_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  nvsmall_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





