// Seed: 243803643
module module_0 (
    output supply1 id_0,
    input tri id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor sample,
    output wire module_0,
    output supply0 id_6,
    input wor id_7,
    input tri id_8,
    output uwire id_9
);
  assign id_6 = id_1;
  assign id_2 = id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input supply0 id_1,
    input tri0 id_2,
    input wand id_3,
    output uwire id_4,
    input tri1 id_5
);
  always @(*) id_0 = #1 -1;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_4,
      id_4,
      id_5,
      id_2,
      id_4
  );
endmodule
