9:37:12 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 21 09:38:18 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":41:0:41:5|Pruning register bits 6 to 1 of pwm_compare[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":41:0:41:5|Register bit pwm_compare[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 09:38:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 09:38:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 09:38:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 09:38:20 2020

###########################################################]
Pre-mapping Report

# Sat Mar 21 09:38:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     304.9 MHz     3.280         inferred     Autoconstr_clkgroup_0     54   
====================================================================================

@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|Found inferred clock top|CLK which controls 54 sequential elements including pwm_inc_counter[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 09:38:20 2020

###########################################################]
Map & Optimize Report

# Sat Mar 21 09:38:20 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|User-specified initial value defined for instance pwm_inc_counter[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":17:0:17:5|User-specified initial value defined for instance pwm_counter[15:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|User-specified initial value defined for instance pwm_compare_value[9:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|User-specified initial value defined for instance pwm_compare[15:7] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":17:0:17:5|Found counter in view:work.top(verilog) instance pwm_counter[15:0] 
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|Found counter in view:work.top(verilog) instance pwm_compare_value[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.33ns		  60 /        54
   2		0h:00m:00s		    -1.33ns		  60 /        54
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|Replicating instance pwm_inc_counter[17] (in view: work.top(verilog)) with 28 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":6:7:6:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":41:0:41:5|SB_GB inserted on the net pwm_inc_counter_iso[17].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               55         pwm_inc_counter[10]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.22ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 21 09:38:21 2020
#


Top view:               top
Requested Frequency:    160.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.098

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            160.7 MHz     136.6 MHz     6.224         7.322         -1.098     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.224       -1.098  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                  Arrival           
Instance               Reference     Type         Pin     Net                    Time        Slack 
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
pwm_counter[0]         top|CLK       SB_DFF       Q       pwm_counter[0]         0.796       -1.098
pwm_inc_counter[1]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[1]     0.796       -1.098
pwm_inc_counter[0]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[0]     0.796       -0.905
pwm_counter[1]         top|CLK       SB_DFF       Q       pwm_counter[1]         0.796       -0.898
pwm_inc_counter[2]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[2]     0.796       -0.898
pwm_counter[2]         top|CLK       SB_DFF       Q       pwm_counter[2]         0.796       -0.698
pwm_inc_counter[3]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[3]     0.796       -0.698
pwm_counter[3]         top|CLK       SB_DFF       Q       pwm_counter[3]         0.796       -0.498
pwm_inc_counter[4]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[4]     0.796       -0.498
pwm_counter[4]         top|CLK       SB_DFF       Q       pwm_counter[4]         0.796       -0.298
===================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                     Required           
Instance                Reference     Type         Pin     Net                       Time         Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
pwm_counter[15]         top|CLK       SB_DFF       D       pwm_counter_s[15]         6.069        -1.098
pwm_inc_counter[16]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[16]     6.069        -1.098
pwm_counter[14]         top|CLK       SB_DFF       D       pwm_counter_s[14]         6.069        -0.898
pwm_inc_counter[15]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[15]     6.069        -0.898
pwm_counter[13]         top|CLK       SB_DFF       D       pwm_counter_s[13]         6.069        -0.698
pwm_inc_counter[14]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[14]     6.069        -0.698
pwm_counter[12]         top|CLK       SB_DFF       D       pwm_counter_s[12]         6.069        -0.498
pwm_inc_counter[13]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[13]     6.069        -0.498
pwm_counter[11]         top|CLK       SB_DFF       D       pwm_counter_s[11]         6.069        -0.298
pwm_inc_counter[12]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[12]     6.069        -0.298
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_counter[0] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[0]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[0]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         5.195       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.660       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         7.168       -         
========================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[1] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[1]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.195       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.660       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         7.168       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.905

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[0] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[0]             Net          -        -       0.834     -           3         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.002       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.467       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.974       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.129 is 4.206(59.0%) logic and 2.923(41.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_counter[1] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[1]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         4.995       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.460       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         6.968       -         
========================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_inc_counter[2] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[2]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         4.995       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.460       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.968       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        49 uses
SB_DFF          26 uses
SB_DFFE         10 uses
SB_DFFSR        19 uses
SB_GB           1 use
SB_LUT4         62 uses

I/O ports: 5
I/O primitives: 5
SB_GB_IO       1 use
SB_IO          4 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 09:38:21 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
IceBreak_Test_Implmnt: newer file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf ...
Warning: pin CLK doesn't exists in the package SG48. ignoring the set_io command on line 2 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin RX doesn't exists in the package SG48. ignoring the set_io command on line 4 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin TX doesn't exists in the package SG48. ignoring the set_io command on line 5 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN_N doesn't exists in the package SG48. ignoring the set_io command on line 7 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDR_N doesn't exists in the package SG48. ignoring the set_io command on line 8 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDG_N doesn't exists in the package SG48. ignoring the set_io command on line 9 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_RED_N doesn't exists in the package SG48. ignoring the set_io command on line 11 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_GRN_N doesn't exists in the package SG48. ignoring the set_io command on line 12 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_BLU_N doesn't exists in the package SG48. ignoring the set_io command on line 13 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SCK doesn't exists in the package SG48. ignoring the set_io command on line 15 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SSB doesn't exists in the package SG48. ignoring the set_io command on line 16 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO0 doesn't exists in the package SG48. ignoring the set_io command on line 17 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO1 doesn't exists in the package SG48. ignoring the set_io command on line 18 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO2 doesn't exists in the package SG48. ignoring the set_io command on line 19 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO3 doesn't exists in the package SG48. ignoring the set_io command on line 20 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A1 doesn't exists in the package SG48. ignoring the set_io command on line 22 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A2 doesn't exists in the package SG48. ignoring the set_io command on line 23 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A3 doesn't exists in the package SG48. ignoring the set_io command on line 24 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A4 doesn't exists in the package SG48. ignoring the set_io command on line 25 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A7 doesn't exists in the package SG48. ignoring the set_io command on line 26 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A8 doesn't exists in the package SG48. ignoring the set_io command on line 27 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A9 doesn't exists in the package SG48. ignoring the set_io command on line 28 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A10 doesn't exists in the package SG48. ignoring the set_io command on line 29 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B1 doesn't exists in the package SG48. ignoring the set_io command on line 31 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B2 doesn't exists in the package SG48. ignoring the set_io command on line 32 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B3 doesn't exists in the package SG48. ignoring the set_io command on line 33 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B4 doesn't exists in the package SG48. ignoring the set_io command on line 34 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B7 doesn't exists in the package SG48. ignoring the set_io command on line 35 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B8 doesn't exists in the package SG48. ignoring the set_io command on line 36 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B9 doesn't exists in the package SG48. ignoring the set_io command on line 37 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B10 doesn't exists in the package SG48. ignoring the set_io command on line 38 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_1 doesn't exists in the package SG48. ignoring the set_io command on line 40 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_2 doesn't exists in the package SG48. ignoring the set_io command on line 41 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_3 doesn't exists in the package SG48. ignoring the set_io command on line 42 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_4 doesn't exists in the package SG48. ignoring the set_io command on line 43 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_7 doesn't exists in the package SG48. ignoring the set_io command on line 44 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_8 doesn't exists in the package SG48. ignoring the set_io command on line 45 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_9 doesn't exists in the package SG48. ignoring the set_io command on line 46 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_10 doesn't exists in the package SG48. ignoring the set_io command on line 47 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED1 doesn't exists in the package SG48. ignoring the set_io command on line 49 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED2 doesn't exists in the package SG48. ignoring the set_io command on line 50 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED3 doesn't exists in the package SG48. ignoring the set_io command on line 51 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED4 doesn't exists in the package SG48. ignoring the set_io command on line 52 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED5 doesn't exists in the package SG48. ignoring the set_io command on line 53 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN1 doesn't exists in the package SG48. ignoring the set_io command on line 54 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN2 doesn't exists in the package SG48. ignoring the set_io command on line 55 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN3 doesn't exists in the package SG48. ignoring the set_io command on line 56 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
parse file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 5 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	39
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	67/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	67/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 85.60 MHz | Target: 160.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 67
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 1 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf ...
Warning: pin CLK doesn't exists in the package SG48. ignoring the set_io command on line 2 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin RX doesn't exists in the package SG48. ignoring the set_io command on line 4 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin TX doesn't exists in the package SG48. ignoring the set_io command on line 5 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN_N doesn't exists in the package SG48. ignoring the set_io command on line 7 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDR_N doesn't exists in the package SG48. ignoring the set_io command on line 8 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDG_N doesn't exists in the package SG48. ignoring the set_io command on line 9 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_RED_N doesn't exists in the package SG48. ignoring the set_io command on line 11 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_GRN_N doesn't exists in the package SG48. ignoring the set_io command on line 12 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_BLU_N doesn't exists in the package SG48. ignoring the set_io command on line 13 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SCK doesn't exists in the package SG48. ignoring the set_io command on line 15 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SSB doesn't exists in the package SG48. ignoring the set_io command on line 16 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO0 doesn't exists in the package SG48. ignoring the set_io command on line 17 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO1 doesn't exists in the package SG48. ignoring the set_io command on line 18 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO2 doesn't exists in the package SG48. ignoring the set_io command on line 19 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO3 doesn't exists in the package SG48. ignoring the set_io command on line 20 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A1 doesn't exists in the package SG48. ignoring the set_io command on line 22 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A2 doesn't exists in the package SG48. ignoring the set_io command on line 23 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A3 doesn't exists in the package SG48. ignoring the set_io command on line 24 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A4 doesn't exists in the package SG48. ignoring the set_io command on line 25 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A7 doesn't exists in the package SG48. ignoring the set_io command on line 26 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A8 doesn't exists in the package SG48. ignoring the set_io command on line 27 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A9 doesn't exists in the package SG48. ignoring the set_io command on line 28 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A10 doesn't exists in the package SG48. ignoring the set_io command on line 29 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B1 doesn't exists in the package SG48. ignoring the set_io command on line 31 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B2 doesn't exists in the package SG48. ignoring the set_io command on line 32 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B3 doesn't exists in the package SG48. ignoring the set_io command on line 33 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B4 doesn't exists in the package SG48. ignoring the set_io command on line 34 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B7 doesn't exists in the package SG48. ignoring the set_io command on line 35 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B8 doesn't exists in the package SG48. ignoring the set_io command on line 36 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B9 doesn't exists in the package SG48. ignoring the set_io command on line 37 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B10 doesn't exists in the package SG48. ignoring the set_io command on line 38 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_1 doesn't exists in the package SG48. ignoring the set_io command on line 40 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_2 doesn't exists in the package SG48. ignoring the set_io command on line 41 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_3 doesn't exists in the package SG48. ignoring the set_io command on line 42 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_4 doesn't exists in the package SG48. ignoring the set_io command on line 43 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_7 doesn't exists in the package SG48. ignoring the set_io command on line 44 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_8 doesn't exists in the package SG48. ignoring the set_io command on line 45 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_9 doesn't exists in the package SG48. ignoring the set_io command on line 46 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_10 doesn't exists in the package SG48. ignoring the set_io command on line 47 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED1 doesn't exists in the package SG48. ignoring the set_io command on line 49 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED2 doesn't exists in the package SG48. ignoring the set_io command on line 50 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED3 doesn't exists in the package SG48. ignoring the set_io command on line 51 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED4 doesn't exists in the package SG48. ignoring the set_io command on line 52 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED5 doesn't exists in the package SG48. ignoring the set_io command on line 53 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN1 doesn't exists in the package SG48. ignoring the set_io command on line 54 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN2 doesn't exists in the package SG48. ignoring the set_io command on line 55 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN3 doesn't exists in the package SG48. ignoring the set_io command on line 56 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
parse file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	39
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	67/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.7 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	67/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	5/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 85.60 MHz | Target: 160.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 116
used logic cells: 67
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 4
I1209: Started routing
I1223: Total Nets : 111 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 21 11:20:36 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
Verilog syntax check successful!
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Pruning register bits 6 to 1 of pwm_compare[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Register bit pwm_compare[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 73MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 11:20:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 11:20:36 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 11:20:36 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 11:20:37 2020

###########################################################]
Pre-mapping Report

# Sat Mar 21 11:20:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     304.9 MHz     3.280         inferred     Autoconstr_clkgroup_0     54   
====================================================================================

@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found inferred clock top|CLK which controls 54 sequential elements including pwm_inc_counter[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 11:20:38 2020

###########################################################]
Map & Optimize Report

# Sat Mar 21 11:20:38 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_inc_counter[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|User-specified initial value defined for instance pwm_counter[15:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare_value[9:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare[15:7] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|Found counter in view:work.top(verilog) instance pwm_counter[15:0] 
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found counter in view:work.top(verilog) instance pwm_compare_value[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.33ns		  60 /        54
   2		0h:00m:00s		    -1.33ns		  60 /        54
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Replicating instance pwm_inc_counter[17] (in view: work.top(verilog)) with 28 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":6:7:6:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|SB_GB inserted on the net pwm_inc_counter_iso[17].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               55         pwm_inc_counter[10]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.22ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 21 11:20:39 2020
#


Top view:               top
Requested Frequency:    160.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.098

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            160.7 MHz     136.6 MHz     6.224         7.322         -1.098     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.224       -1.098  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                  Arrival           
Instance               Reference     Type         Pin     Net                    Time        Slack 
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
pwm_counter[0]         top|CLK       SB_DFF       Q       pwm_counter[0]         0.796       -1.098
pwm_inc_counter[1]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[1]     0.796       -1.098
pwm_inc_counter[0]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[0]     0.796       -0.905
pwm_counter[1]         top|CLK       SB_DFF       Q       pwm_counter[1]         0.796       -0.898
pwm_inc_counter[2]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[2]     0.796       -0.898
pwm_counter[2]         top|CLK       SB_DFF       Q       pwm_counter[2]         0.796       -0.698
pwm_inc_counter[3]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[3]     0.796       -0.698
pwm_counter[3]         top|CLK       SB_DFF       Q       pwm_counter[3]         0.796       -0.498
pwm_inc_counter[4]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[4]     0.796       -0.498
pwm_counter[4]         top|CLK       SB_DFF       Q       pwm_counter[4]         0.796       -0.298
===================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                     Required           
Instance                Reference     Type         Pin     Net                       Time         Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
pwm_counter[15]         top|CLK       SB_DFF       D       pwm_counter_s[15]         6.069        -1.098
pwm_inc_counter[16]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[16]     6.069        -1.098
pwm_counter[14]         top|CLK       SB_DFF       D       pwm_counter_s[14]         6.069        -0.898
pwm_inc_counter[15]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[15]     6.069        -0.898
pwm_counter[13]         top|CLK       SB_DFF       D       pwm_counter_s[13]         6.069        -0.698
pwm_inc_counter[14]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[14]     6.069        -0.698
pwm_counter[12]         top|CLK       SB_DFF       D       pwm_counter_s[12]         6.069        -0.498
pwm_inc_counter[13]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[13]     6.069        -0.498
pwm_counter[11]         top|CLK       SB_DFF       D       pwm_counter_s[11]         6.069        -0.298
pwm_inc_counter[12]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[12]     6.069        -0.298
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_counter[0] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[0]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[0]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         5.195       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.660       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         7.168       -         
========================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[1] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[1]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.195       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.660       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         7.168       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.905

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[0] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[0]             Net          -        -       0.834     -           3         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.002       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.467       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.974       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.129 is 4.206(59.0%) logic and 2.923(41.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_counter[1] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[1]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         4.995       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.460       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         6.968       -         
========================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_inc_counter[2] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[2]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         4.995       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.460       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.968       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        49 uses
SB_DFF          26 uses
SB_DFFE         10 uses
SB_DFFSR        19 uses
SB_GB           1 use
SB_LUT4         62 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 11:20:39 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf ...
Warning: pin CLK doesn't exists in the package SG48. ignoring the set_io command on line 2 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin RX doesn't exists in the package SG48. ignoring the set_io command on line 4 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin TX doesn't exists in the package SG48. ignoring the set_io command on line 5 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN_N doesn't exists in the package SG48. ignoring the set_io command on line 7 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDR_N doesn't exists in the package SG48. ignoring the set_io command on line 8 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LEDG_N doesn't exists in the package SG48. ignoring the set_io command on line 9 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_RED_N doesn't exists in the package SG48. ignoring the set_io command on line 11 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_GRN_N doesn't exists in the package SG48. ignoring the set_io command on line 12 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED_BLU_N doesn't exists in the package SG48. ignoring the set_io command on line 13 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SCK doesn't exists in the package SG48. ignoring the set_io command on line 15 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_SSB doesn't exists in the package SG48. ignoring the set_io command on line 16 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO0 doesn't exists in the package SG48. ignoring the set_io command on line 17 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO1 doesn't exists in the package SG48. ignoring the set_io command on line 18 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO2 doesn't exists in the package SG48. ignoring the set_io command on line 19 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin FLASH_IO3 doesn't exists in the package SG48. ignoring the set_io command on line 20 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A1 doesn't exists in the package SG48. ignoring the set_io command on line 22 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A2 doesn't exists in the package SG48. ignoring the set_io command on line 23 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A3 doesn't exists in the package SG48. ignoring the set_io command on line 24 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A4 doesn't exists in the package SG48. ignoring the set_io command on line 25 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A7 doesn't exists in the package SG48. ignoring the set_io command on line 26 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A8 doesn't exists in the package SG48. ignoring the set_io command on line 27 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A9 doesn't exists in the package SG48. ignoring the set_io command on line 28 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1A10 doesn't exists in the package SG48. ignoring the set_io command on line 29 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B1 doesn't exists in the package SG48. ignoring the set_io command on line 31 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B2 doesn't exists in the package SG48. ignoring the set_io command on line 32 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B3 doesn't exists in the package SG48. ignoring the set_io command on line 33 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B4 doesn't exists in the package SG48. ignoring the set_io command on line 34 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B7 doesn't exists in the package SG48. ignoring the set_io command on line 35 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B8 doesn't exists in the package SG48. ignoring the set_io command on line 36 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B9 doesn't exists in the package SG48. ignoring the set_io command on line 37 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P1B10 doesn't exists in the package SG48. ignoring the set_io command on line 38 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_1 doesn't exists in the package SG48. ignoring the set_io command on line 40 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_2 doesn't exists in the package SG48. ignoring the set_io command on line 41 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_3 doesn't exists in the package SG48. ignoring the set_io command on line 42 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_4 doesn't exists in the package SG48. ignoring the set_io command on line 43 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_7 doesn't exists in the package SG48. ignoring the set_io command on line 44 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_8 doesn't exists in the package SG48. ignoring the set_io command on line 45 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_9 doesn't exists in the package SG48. ignoring the set_io command on line 46 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin P2_10 doesn't exists in the package SG48. ignoring the set_io command on line 47 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED1 doesn't exists in the package SG48. ignoring the set_io command on line 49 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED2 doesn't exists in the package SG48. ignoring the set_io command on line 50 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED3 doesn't exists in the package SG48. ignoring the set_io command on line 51 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED4 doesn't exists in the package SG48. ignoring the set_io command on line 52 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin LED5 doesn't exists in the package SG48. ignoring the set_io command on line 53 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN1 doesn't exists in the package SG48. ignoring the set_io command on line 54 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN2 doesn't exists in the package SG48. ignoring the set_io command on line 55 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
Warning: pin BTN3 doesn't exists in the package SG48. ignoring the set_io command on line 56 of file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf 
parse file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/icebreaker.pcf  error. But they are ignored
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	39
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	67/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.5 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	67/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 90.21 MHz | Target: 160.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 112 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Initializing timer and loading data ...
Timer loaded summary data. Total time 0(sec)


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 21 12:03:42 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Pruning register bits 6 to 1 of pwm_compare[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Register bit pwm_compare[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:03:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:03:43 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:03:43 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:03:44 2020

###########################################################]
Pre-mapping Report

# Sat Mar 21 12:03:44 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     304.9 MHz     3.280         inferred     Autoconstr_clkgroup_0     54   
====================================================================================

@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found inferred clock top|CLK which controls 54 sequential elements including pwm_inc_counter[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 12:03:44 2020

###########################################################]
Map & Optimize Report

# Sat Mar 21 12:03:44 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_inc_counter[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|User-specified initial value defined for instance pwm_counter[15:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare_value[9:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare[15:7] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|Found counter in view:work.top(verilog) instance pwm_counter[15:0] 
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found counter in view:work.top(verilog) instance pwm_compare_value[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.33ns		  60 /        54
   2		0h:00m:00s		    -1.33ns		  60 /        54
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Replicating instance pwm_inc_counter[17] (in view: work.top(verilog)) with 28 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":6:7:6:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|SB_GB inserted on the net pwm_inc_counter_iso[17].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               55         pwm_inc_counter[10]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.22ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 21 12:03:45 2020
#


Top view:               top
Requested Frequency:    160.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.098

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            160.7 MHz     136.6 MHz     6.224         7.322         -1.098     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.224       -1.098  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                  Arrival           
Instance               Reference     Type         Pin     Net                    Time        Slack 
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
pwm_counter[0]         top|CLK       SB_DFF       Q       pwm_counter[0]         0.796       -1.098
pwm_inc_counter[1]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[1]     0.796       -1.098
pwm_inc_counter[0]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[0]     0.796       -0.905
pwm_counter[1]         top|CLK       SB_DFF       Q       pwm_counter[1]         0.796       -0.898
pwm_inc_counter[2]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[2]     0.796       -0.898
pwm_counter[2]         top|CLK       SB_DFF       Q       pwm_counter[2]         0.796       -0.698
pwm_inc_counter[3]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[3]     0.796       -0.698
pwm_counter[3]         top|CLK       SB_DFF       Q       pwm_counter[3]         0.796       -0.498
pwm_inc_counter[4]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[4]     0.796       -0.498
pwm_counter[4]         top|CLK       SB_DFF       Q       pwm_counter[4]         0.796       -0.298
===================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                     Required           
Instance                Reference     Type         Pin     Net                       Time         Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
pwm_counter[15]         top|CLK       SB_DFF       D       pwm_counter_s[15]         6.069        -1.098
pwm_inc_counter[16]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[16]     6.069        -1.098
pwm_counter[14]         top|CLK       SB_DFF       D       pwm_counter_s[14]         6.069        -0.898
pwm_inc_counter[15]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[15]     6.069        -0.898
pwm_counter[13]         top|CLK       SB_DFF       D       pwm_counter_s[13]         6.069        -0.698
pwm_inc_counter[14]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[14]     6.069        -0.698
pwm_counter[12]         top|CLK       SB_DFF       D       pwm_counter_s[12]         6.069        -0.498
pwm_inc_counter[13]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[13]     6.069        -0.498
pwm_counter[11]         top|CLK       SB_DFF       D       pwm_counter_s[11]         6.069        -0.298
pwm_inc_counter[12]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[12]     6.069        -0.298
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_counter[0] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[0]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[0]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         5.195       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.660       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         7.168       -         
========================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[1] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[1]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.195       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.660       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         7.168       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.905

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[0] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[0]             Net          -        -       0.834     -           3         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.002       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.467       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.974       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.129 is 4.206(59.0%) logic and 2.923(41.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_counter[1] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[1]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         4.995       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.460       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         6.968       -         
========================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_inc_counter[2] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[2]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         4.995       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.460       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.968       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        49 uses
SB_DFF          26 uses
SB_DFFE         10 uses
SB_DFFSR        19 uses
SB_GB           1 use
SB_LUT4         62 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 12:03:45 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	39
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	67/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.4 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	67/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 90.21 MHz | Target: 160.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 112 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 5 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "IceBreak_Test_syn.prj" -log "IceBreak_Test_Implmnt/IceBreak_Test.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of IceBreak_Test_Implmnt/IceBreak_Test.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-FDJ29CO

# Sat Mar 21 12:10:40 2020

#Implementation: IceBreak_Test_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Synthesizing module top in library work.

@W: CL279 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Pruning register bits 6 to 1 of pwm_compare[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":43:0:43:5|Register bit pwm_compare[0] is always 0.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:10:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:10:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:10:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_comp.srs changed - recompiling
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\design_top.v":5:7:5:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Mar 21 12:10:42 2020

###########################################################]
Pre-mapping Report

# Sat Mar 21 12:10:42 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt 
Printing clock  summary report in "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=30  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     304.9 MHz     3.280         inferred     Autoconstr_clkgroup_0     54   
====================================================================================

@W: MT529 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found inferred clock top|CLK which controls 54 sequential elements including pwm_inc_counter[17:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 12:10:42 2020

###########################################################]
Map & Optimize Report

# Sat Mar 21 12:10:42 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_inc_counter[17:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|User-specified initial value defined for instance pwm_counter[15:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare_value[9:0] is being ignored. 
@W: FX1039 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|User-specified initial value defined for instance pwm_compare[15:7] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":19:0:19:5|Found counter in view:work.top(verilog) instance pwm_counter[15:0] 
@N: MO231 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Found counter in view:work.top(verilog) instance pwm_compare_value[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.33ns		  60 /        54
   2		0h:00m:00s		    -1.33ns		  60 /        54
@N: FX271 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|Replicating instance pwm_inc_counter[17] (in view: work.top(verilog)) with 28 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 0 LUTs via timing driven replication


@N: FX1016 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":6:7:6:9|SB_GB_IO inserted on the port CLK.
@N: FX1017 :"c:\users\birdman\documents\dirtbaglabsupplies\dmm\fpga\icebreaker_test\icebreak_test\design_top.v":43:0:43:5|SB_GB inserted on the net pwm_inc_counter_iso[17].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance    
-------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               55         pwm_inc_counter[10]
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\synwork\IceBreak_Test_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\IceBreak_Test.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|CLK with period 6.22ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 21 12:10:43 2020
#


Top view:               top
Requested Frequency:    160.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.098

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            160.7 MHz     136.6 MHz     6.224         7.322         -1.098     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  6.224       -1.098  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                       Starting                                                  Arrival           
Instance               Reference     Type         Pin     Net                    Time        Slack 
                       Clock                                                                       
---------------------------------------------------------------------------------------------------
pwm_counter[0]         top|CLK       SB_DFF       Q       pwm_counter[0]         0.796       -1.098
pwm_inc_counter[1]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[1]     0.796       -1.098
pwm_inc_counter[0]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[0]     0.796       -0.905
pwm_counter[1]         top|CLK       SB_DFF       Q       pwm_counter[1]         0.796       -0.898
pwm_inc_counter[2]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[2]     0.796       -0.898
pwm_counter[2]         top|CLK       SB_DFF       Q       pwm_counter[2]         0.796       -0.698
pwm_inc_counter[3]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[3]     0.796       -0.698
pwm_counter[3]         top|CLK       SB_DFF       Q       pwm_counter[3]         0.796       -0.498
pwm_inc_counter[4]     top|CLK       SB_DFFSR     Q       pwm_inc_counter[4]     0.796       -0.498
pwm_counter[4]         top|CLK       SB_DFF       Q       pwm_counter[4]         0.796       -0.298
===================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                     Required           
Instance                Reference     Type         Pin     Net                       Time         Slack 
                        Clock                                                                           
--------------------------------------------------------------------------------------------------------
pwm_counter[15]         top|CLK       SB_DFF       D       pwm_counter_s[15]         6.069        -1.098
pwm_inc_counter[16]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[16]     6.069        -1.098
pwm_counter[14]         top|CLK       SB_DFF       D       pwm_counter_s[14]         6.069        -0.898
pwm_inc_counter[15]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[15]     6.069        -0.898
pwm_counter[13]         top|CLK       SB_DFF       D       pwm_counter_s[13]         6.069        -0.698
pwm_inc_counter[14]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[14]     6.069        -0.698
pwm_counter[12]         top|CLK       SB_DFF       D       pwm_counter_s[12]         6.069        -0.498
pwm_inc_counter[13]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[13]     6.069        -0.498
pwm_counter[11]         top|CLK       SB_DFF       D       pwm_counter_s[11]         6.069        -0.298
pwm_inc_counter[12]     top|CLK       SB_DFFSR     D       pwm_inc_counter_1[12]     6.069        -0.298
========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_counter[0] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[0]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[0]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         5.195       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.660       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         7.168       -         
========================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      7.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.098

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[1] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[1]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[1]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_1_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.623       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.809       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.195       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.660       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         7.168       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.323 is 4.399(60.1%) logic and 2.923(39.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.905

    Number of logic level(s):                16
    Starting point:                          pwm_inc_counter[0] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[0]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[0]             Net          -        -       0.834     -           3         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CI       In      -         1.630       -         
pwm_inc_counter_1_cry_1_c      SB_CARRY     CO       Out     0.186     1.816       -         
pwm_inc_counter_1_cry_1        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CI       In      -         1.830       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.186     2.016       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.030       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.216       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.230       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.416       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.430       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.616       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.630       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.816       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.830       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.016       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.030       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.216       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.230       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.416       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.430       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.616       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.630       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.816       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.830       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.016       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.030       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.216       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.230       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.416       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.430       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.616       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         5.002       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.467       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.974       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.129 is 4.206(59.0%) logic and 2.923(41.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_counter[1] / Q
    Ending point:                            pwm_counter[15] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
pwm_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
pwm_counter[1]            Net          -        -       0.834     -           2         
pwm_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
pwm_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_counter_cry[1]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
pwm_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_counter_cry[2]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
pwm_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_counter_cry[3]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
pwm_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_counter_cry[4]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
pwm_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_counter_cry[5]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
pwm_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_counter_cry[6]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
pwm_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_counter_cry[7]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
pwm_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_counter_cry[8]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
pwm_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
pwm_counter_cry[9]        Net          -        -       0.014     -           2         
pwm_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
pwm_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_counter_cry[10]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
pwm_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_counter_cry[11]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
pwm_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_counter_cry[12]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
pwm_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_counter_cry[13]       Net          -        -       0.014     -           2         
pwm_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
pwm_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_counter_cry[14]       Net          -        -       0.386     -           1         
pwm_counter_RNO[15]       SB_LUT4      I3       In      -         4.995       -         
pwm_counter_RNO[15]       SB_LUT4      O        Out     0.465     5.460       -         
pwm_counter_s[15]         Net          -        -       1.507     -           1         
pwm_counter[15]           SB_DFF       D        In      -         6.968       -         
========================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.224
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.069

    - Propagation time:                      6.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.898

    Number of logic level(s):                15
    Starting point:                          pwm_inc_counter[2] / Q
    Ending point:                            pwm_inc_counter[16] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                           Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
pwm_inc_counter[2]             SB_DFFSR     Q        Out     0.796     0.796       -         
pwm_inc_counter[2]             Net          -        -       0.834     -           2         
pwm_inc_counter_1_cry_2_c      SB_CARRY     I0       In      -         1.630       -         
pwm_inc_counter_1_cry_2_c      SB_CARRY     CO       Out     0.380     2.009       -         
pwm_inc_counter_1_cry_2        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CI       In      -         2.023       -         
pwm_inc_counter_1_cry_3_c      SB_CARRY     CO       Out     0.186     2.209       -         
pwm_inc_counter_1_cry_3        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CI       In      -         2.223       -         
pwm_inc_counter_1_cry_4_c      SB_CARRY     CO       Out     0.186     2.409       -         
pwm_inc_counter_1_cry_4        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CI       In      -         2.423       -         
pwm_inc_counter_1_cry_5_c      SB_CARRY     CO       Out     0.186     2.609       -         
pwm_inc_counter_1_cry_5        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CI       In      -         2.623       -         
pwm_inc_counter_1_cry_6_c      SB_CARRY     CO       Out     0.186     2.809       -         
pwm_inc_counter_1_cry_6        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CI       In      -         2.823       -         
pwm_inc_counter_1_cry_7_c      SB_CARRY     CO       Out     0.186     3.009       -         
pwm_inc_counter_1_cry_7        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CI       In      -         3.023       -         
pwm_inc_counter_1_cry_8_c      SB_CARRY     CO       Out     0.186     3.209       -         
pwm_inc_counter_1_cry_8        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CI       In      -         3.223       -         
pwm_inc_counter_1_cry_9_c      SB_CARRY     CO       Out     0.186     3.409       -         
pwm_inc_counter_1_cry_9        Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CI       In      -         3.423       -         
pwm_inc_counter_1_cry_10_c     SB_CARRY     CO       Out     0.186     3.609       -         
pwm_inc_counter_1_cry_10       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CI       In      -         3.623       -         
pwm_inc_counter_1_cry_11_c     SB_CARRY     CO       Out     0.186     3.809       -         
pwm_inc_counter_1_cry_11       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CI       In      -         3.823       -         
pwm_inc_counter_1_cry_12_c     SB_CARRY     CO       Out     0.186     4.009       -         
pwm_inc_counter_1_cry_12       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CI       In      -         4.023       -         
pwm_inc_counter_1_cry_13_c     SB_CARRY     CO       Out     0.186     4.209       -         
pwm_inc_counter_1_cry_13       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CI       In      -         4.223       -         
pwm_inc_counter_1_cry_14_c     SB_CARRY     CO       Out     0.186     4.409       -         
pwm_inc_counter_1_cry_14       Net          -        -       0.014     -           2         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CI       In      -         4.423       -         
pwm_inc_counter_1_cry_15_c     SB_CARRY     CO       Out     0.186     4.609       -         
pwm_inc_counter_1_cry_15       Net          -        -       0.386     -           2         
pwm_inc_counter_RNO[16]        SB_LUT4      I3       In      -         4.995       -         
pwm_inc_counter_RNO[16]        SB_LUT4      O        Out     0.465     5.460       -         
pwm_inc_counter_1[16]          Net          -        -       1.507     -           1         
pwm_inc_counter[16]            SB_DFFSR     D        In      -         6.968       -         
=============================================================================================
Total path delay (propagation time + setup) of 7.123 is 4.213(59.2%) logic and 2.909(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48
Cell usage:
SB_CARRY        49 uses
SB_DFF          26 uses
SB_DFFE         10 uses
SB_DFFSR        19 uses
SB_GB           1 use
SB_LUT4         62 uses

I/O ports: 7
I/O primitives: 7
SB_GB_IO       1 use
SB_IO          6 uses

I/O Register bits:                  0
Register bits not including I/Os:   55 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 62 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 62 = 62 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 21 12:10:43 2020

###########################################################]


Synthesis exit by 0.
Current Implementation IceBreak_Test_Implmnt its sbt path: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf " "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist" "-pSG48" "-yC:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\constraint\top_pcf_sbt.pcf " -c --devicename iCE40UP5K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.edf...
Parsing constraint file: C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\constraint\top_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
sdc_reader OK C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/IceBreak_Test.scf
Stored edif netlist at C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top...

write Timing Constraint to C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --package SG48 --deviceMarketName iCE40UP5K --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --effort_level std --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --outdir C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --package SG48 --deviceMarketName iCE40UP5K --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --effort_level std --out-sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
Package              - SG48
Design database      - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	1
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	16
        LUT, DFF and CARRY	:	39
    Combinational LogicCells
        Only LUT         	:	2
        CARRY Only       	:	1
        LUT with CARRY   	:	9
    LogicCells                  :	67/5280
    PLBs                        :	12/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2108: 0 SB_IO_I3C instances present in the design. 2 I3C IOs available in the device
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.4 (sec)

Final Design Statistics
    Number of LUTs      	:	66
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	49
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDAIPs     	:	0
    Number of RGBADRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    Number of FILTER_50NSs     	:	0
    Number of SPRAMs     	:	0

Device Utilization Summary
    LogicCells                  :	67/5280
    PLBs                        :	13/660
    BRAMs                       :	0/30
    IOs and GBIOs               :	7/36
    PLLs                        :	0/1
    I2Cs                        :	0/2
    SPIs                        :	0/2
    DSPs                        :	0/8
    SBIOODs                     :	0/3
    RGBADRVs                    :	0/1
    LEDDAIPs                    :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1
    SPRAMs                      :	0/4
    FILTER50NSs                 :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 90.21 MHz | Target: 160.77 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40UP5K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 142
used logic cells: 67
Translating sdc file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\router --sdf_file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40UP5K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 112 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     2 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 6 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --splitio  --in-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib" --sdc-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40UP5K.lib --sdc-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\Users\birdman\Documents\DirtBagLabSupplies\DMM\FPGA\IceBreaker_Test\IceBreak_Test\IceBreak_Test_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T05.dev" --design "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\netlist\oadb-top" --device_name iCE40UP5K --package SG48 --outdir "C:/Users/birdman/Documents/DirtBagLabSupplies/DMM/FPGA/IceBreaker_Test/IceBreak_Test/IceBreak_Test_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 832584 (813K 72 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
12:13:07 PM
