#! c:/iverilog-x86/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 7;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_01d44c48 .scope module, "test_bench" "test_bench" 2 6;
 .timescale -6 -7;
v01113028_0 .var "clk", 0 0;
v01113080_0 .net "clkout", 0 0, v01d425f0_0;  1 drivers
v011130d8_0 .var "fenmu", 31 0;
v01d507f0_0 .var "fenzi", 31 0;
v01d508a0_0 .var "refclk", 0 0;
v01d508f8_0 .var "rstn", 0 0;
S_01d424c8 .scope module, "clkdiv" "clkdiv" 2 31, 3 6 0, S_01d44c48;
 .timescale -6 -7;
    .port_info 0 /OUTPUT 1 "clkout"
    .port_info 1 /INPUT 1 "rstn"
    .port_info 2 /INPUT 1 "refclk"
    .port_info 3 /INPUT 32 "fenzi"
    .port_info 4 /INPUT 32 "fenmu"
v0111b6b0_0 .net *"_s10", 0 0, L_01d50638;  1 drivers
v01d42598_0 .net *"_s5", 0 0, L_01d506e8;  1 drivers
v01d425f0_0 .var "clkout", 0 0;
v01d53968_0 .var "cnt", 31 0;
v01d539c0_0 .net "fenmu", 31 0, v011130d8_0;  1 drivers
v01d53a18_0 .net "fenzi", 31 0, v01d507f0_0;  1 drivers
v01d53a70_0 .net "refclk", 0 0, v01d508a0_0;  1 drivers
v01d53ac8_0 .net "rstn", 0 0, v01d508f8_0;  1 drivers
v01112fd0_0 .var "rstn_syn", 2 0;
E_01119f78/0 .event negedge, L_01d50638;
E_01119f78/1 .event posedge, v01d53a70_0;
E_01119f78 .event/or E_01119f78/0, E_01119f78/1;
E_01119fa0/0 .event negedge, L_01d506e8;
E_01119fa0/1 .event posedge, v01d53a70_0;
E_01119fa0 .event/or E_01119fa0/0, E_01119fa0/1;
E_0111a2c0 .event posedge, v01d53a70_0;
L_01d506e8 .part v01112fd0_0, 2, 1;
L_01d50638 .part v01112fd0_0, 2, 1;
    .scope S_01d424c8;
T_0 ;
    %wait E_0111a2c0;
    %load/vec4 v01d53ac8_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 200, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v01112fd0_0, 4, 5;
    %load/vec4 v01112fd0_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %ix/load 5, 200, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v01112fd0_0, 4, 5;
    %load/vec4 v01112fd0_0;
    %parti/s 1, 1, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 200, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v01112fd0_0, 4, 5;
    %jmp T_0;
    .thread T_0;
    .scope S_01d424c8;
T_1 ;
    %wait E_01119fa0;
    %load/vec4 v01112fd0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v01d53968_0, 200;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v01d53968_0;
    %load/vec4 v01d53a18_0;
    %cmp/u;
    %jmp/0xz  T_1.2, 5;
    %load/vec4 v01d53968_0;
    %load/vec4 v01d539c0_0;
    %add;
    %assign/vec4 v01d53968_0, 200;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v01d53968_0;
    %load/vec4 v01d539c0_0;
    %add;
    %load/vec4 v01d53a18_0;
    %sub;
    %assign/vec4 v01d53968_0, 200;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_01d424c8;
T_2 ;
    %wait E_01119f78;
    %load/vec4 v01112fd0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01d425f0_0, 200;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v01d53a18_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v01d53968_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v01d53968_0;
    %load/vec4 v01d53a18_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %load/vec4 v01d53968_0;
    %load/vec4 v01d53a18_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v01d425f0_0, 200;
    %jmp T_2.3;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v01d425f0_0, 200;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01d44c48;
T_3 ;
    %vpi_call/w 2 10 "$display", "//***************************************" {0 0 0};
    %vpi_call/w 2 11 "$display", "//==top input : rstn, refclk, [31:0] fenzi, [31:0] fenmu" {0 0 0};
    %vpi_call/w 2 12 "$display", "//==top output : clkout" {0 0 0};
    %vpi_call/w 2 13 "$display", "//***************************************" {0 0 0};
    %end;
    .thread T_3;
    .scope S_01d44c48;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01d508f8_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01d508a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v011130d8_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v01d507f0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_01d44c48;
T_5 ;
    %vpi_call/w 2 29 "$display", "===module : clkdiv" {0 0 0};
    %end;
    .thread T_5;
    .scope S_01d44c48;
T_6 ;
    %vpi_call/w 2 42 "$display", "===starting generating clk" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01113028_0, 0, 1;
T_6.0 ;
    %delay 500, 0;
    %load/vec4 v01113028_0;
    %nor/r;
    %store/vec4 v01113028_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_01d44c48;
T_7 ;
    %vpi_call/w 2 49 "$display", "===starting dump waveform" {0 0 0};
    %vpi_call/w 2 50 "$dumpfile", "dumpfile.vcd" {0 0 0};
    %vpi_call/w 2 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_01d424c8 {0 0 0};
    %end;
    .thread T_7;
    .scope S_01d44c48;
T_8 ;
    %vpi_call/w 2 56 "$display", "===starting pattern" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01d508f8_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01d508f8_0, 0, 1;
    %delay 1000, 0;
    %load/vec4 v01113028_0;
    %force/vec4 v01d508a0_0;
    %force/link v01d508a0_0, v01113028_0;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v01d507f0_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v011130d8_0, 0, 32;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v01d508f8_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v01d508f8_0, 0, 1;
    %vpi_call/w 2 70 "$display", "===all done" {0 0 0};
    %delay 100000, 0;
    %vpi_call/w 2 71 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "rtl/test_bench.v";
    "rtl/clkdiv.v";
