{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667234362725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667234362730 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 00:39:22 2022 " "Processing started: Tue Nov 01 00:39:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667234362730 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234362730 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab7_Counter -c Lab7_Counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab7_Counter -c Lab7_Counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234362730 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1667234363200 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1667234363200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file lab7_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab7_Counter " "Found entity 1: Lab7_Counter" {  } { { "Lab7_Counter.v" "" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667234370077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234370077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/Verilog/Lab7/FrequencyDivider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667234370081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234370081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667234370084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234370084 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "SevenDisplay,v.v " "Can't analyze file -- file SevenDisplay,v.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1667234370090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/Verilog/Lab7/SevenDisplay.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667234370093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234370093 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab7_Counter " "Elaborating entity \"Lab7_Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1667234370118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:u_FreqDiv " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:u_FreqDiv\"" {  } { { "Lab7_Counter.v" "u_FreqDiv" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667234370124 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FrequencyDivider.v(16) " "Verilog HDL assignment warning at FrequencyDivider.v(16): truncated value with size 32 to match size of target (1)" {  } { { "FrequencyDivider.v" "" { Text "C:/Verilog/Lab7/FrequencyDivider.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667234370125 "|Lab7_Counter|FrequencyDivider:u_FreqDiv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:u_counter " "Elaborating entity \"Counter\" for hierarchy \"Counter:u_counter\"" {  } { { "Lab7_Counter.v" "u_counter" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "reset Counter.v(10) " "Verilog HDL Always Construct warning at Counter.v(10): variable \"reset\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 10 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "updown Counter.v(17) " "Verilog HDL Always Construct warning at Counter.v(17): variable \"updown\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Counter.v(19) " "Verilog HDL Always Construct warning at Counter.v(19): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(19) " "Verilog HDL assignment warning at Counter.v(19): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "count Counter.v(24) " "Verilog HDL Always Construct warning at Counter.v(24): variable \"count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Counter.v(24) " "Verilog HDL assignment warning at Counter.v(24): truncated value with size 32 to match size of target (4)" {  } { { "Counter.v" "" { Text "C:/Verilog/Lab7/Counter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1667234370127 "|Lab7_Counter|Counter:u_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:u_display " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:u_display\"" {  } { { "Lab7_Counter.v" "u_display" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667234370128 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[4\] " "Net \"count\[4\]\" is missing source, defaulting to GND" {  } { { "Lab7_Counter.v" "count\[4\]" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667234370137 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1667234370137 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "count\[4\] " "Net \"count\[4\]\" is missing source, defaulting to GND" {  } { { "Lab7_Counter.v" "count\[4\]" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 7 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1667234370137 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1667234370137 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1667234370438 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "Lab7_Counter.v" "" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667234370450 "|Lab7_Counter|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "Lab7_Counter.v" "" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667234370450 "|Lab7_Counter|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[6\] VCC " "Pin \"out\[6\]\" is stuck at VCC" {  } { { "Lab7_Counter.v" "" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1667234370450 "|Lab7_Counter|out[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1667234370450 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1667234370502 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1667234370719 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1667234370719 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "Lab7_Counter.v" "" { Text "C:/Verilog/Lab7/Lab7_Counter.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1667234370739 "|Lab7_Counter|clock"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1667234370739 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1667234370739 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1667234370739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1667234370739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1667234370739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667234370753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 00:39:30 2022 " "Processing ended: Tue Nov 01 00:39:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667234370753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667234370753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667234370753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1667234370753 ""}
