Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 17 00:26:52 2019
| Host         : HP running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file test_env_control_sets_placed.rpt
| Design       : test_env
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    66 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            8 |
|      2 |            1 |
|      5 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               5 |            4 |
| Yes          | No                    | No                     |               2 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+---------------+------------------+------------------+----------------+
|       Clock Signal      | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------+---------------+------------------+------------------+----------------+
|  A2/PC_OUT_reg_rep[3]_5 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_6 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[1]_0 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_2 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_0 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_1 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_3 |               |                  |                1 |              1 |
|  A2/PC_OUT_reg_rep[3]_4 |               |                  |                1 |              1 |
|  clk_IBUF_BUFG          | C1/eqOp       |                  |                1 |              2 |
|  clk_IBUF_BUFG          |               | sw_IBUF[0]       |                4 |              5 |
|  clk_IBUF_BUFG          |               |                  |                7 |             23 |
|  clk_IBUF_BUFG          | C11/E[0]      | C12/SR[0]        |                6 |             24 |
|  clk_IBUF_BUFG          | C11/regWrite  |                  |                4 |             32 |
+-------------------------+---------------+------------------+------------------+----------------+


