--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 9.367 ns
From           : DFS1
To             : receiver:receiver_inst|varcic:varcic_inst_I1|sample_no[6]
From Clock     : --
To Clock       : CLKA
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 13.358 ns
From           : oddClockDivider:refClockDivider|div2
To             : TEST1
From Clock     : C8
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 9.356 ns
From           : C17
To             : CMCLK
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -0.027 ns
From           : C9
To             : PTT_out
From Clock     : --
To Clock       : C8
Failed Paths   : 0

Type           : Clock Setup: 'CLKA'
Slack          : 0.900 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : 138.16 MHz ( period = 7.238 ns )
From           : receiver:receiver_inst|fir:fir_inst_I|fir_shiftreg:fir_shiftreg_inst|altshift_taps:altshift_taps_component|shift_taps_ils:auto_generated|altsyncram_qka1:altsyncram2|q_b[17]
To             : receiver:receiver_inst|fir:fir_inst_I|fir_mac:fir_mac_inst|mult_24Sx24S:mult_24Sx24S_inst|lpm_mult:lpm_mult_component|mult_djp:auto_generated|mac_out4
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Setup: 'BCLK'
Slack          : 7.128 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_I|out_data[16]
To             : I2SEncode:I2S|data[16]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Setup: 'OSC_10MHZ'
Slack          : 47.364 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : 189.68 MHz ( period = 5.272 ns )
From           : oddClockDivider:refClockDivider|count[4]
To             : oddClockDivider:refClockDivider|div2
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Clock Setup: 'C8'
Slack          : 160.124 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : 189.68 MHz ( period = 5.272 ns )
From           : oddClockDivider:refClockDivider|count[4]
To             : oddClockDivider:refClockDivider|div2
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'BCLK'
Slack          : 0.285 ns
Required Time  : 12.29 MHz ( period = 81.380 ns )
Actual Time    : N/A
From           : receiver:receiver_inst|fir:fir_inst_Q|out_data[10]
To             : I2SEncode:I2S|local_right_sample[10]
From Clock     : CLKA
To Clock       : BCLK
Failed Paths   : 0

Type           : Clock Hold: 'C8'
Slack          : 0.646 ns
Required Time  : 3.07 MHz ( period = 325.520 ns )
Actual Time    : N/A
From           : CCdata[8]
To             : CCdata[8]
From Clock     : C8
To Clock       : C8
Failed Paths   : 0

Type           : Clock Hold: 'CLKA'
Slack          : 0.646 ns
Required Time  : 122.88 MHz ( period = 8.138 ns )
Actual Time    : N/A
From           : osc_80khz
To             : osc_80khz
From Clock     : CLKA
To Clock       : CLKA
Failed Paths   : 0

Type           : Clock Hold: 'OSC_10MHZ'
Slack          : 0.646 ns
Required Time  : 10.00 MHz ( period = 100.000 ns )
Actual Time    : N/A
From           : oddClockDivider:refClockDivider|count[6]
To             : oddClockDivider:refClockDivider|count[6]
From Clock     : OSC_10MHZ
To Clock       : OSC_10MHZ
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------

