<html><head><title>Icestorm: LDP (pre-index, S) measurements</title></head><body><style>body { background-color: #E7F2F8 }</style>
		<style>
		input[type=checkbox] {
			display: none;
		}
		input[type=checkbox]:checked ~ .remove-check {
		    display: none;
		}
		input[type=checkbox] ~ label > p::before {
			content: "\25BC\A0";
			width: 50px;
		font-family: "Arial", monospace;
		}
		input[type=checkbox]:checked ~ label > p::before {
			content: "\25BA\A0";
			width: 50px;
			font-family: "Arial", monospace;
		}
		pre { margin: 0; }
		label {
			cursor: pointer;
		}
		.clicky {
			text-decoration: underline;
		}
		td {
			text-align: right;
		}
		thead > tr > td {
			font-weight: bold;
			text-align: center;
		}
		</style>
		<pre><strong>Apple Microarchitecture Research</strong> by <a href="https://twitter.com/dougallj">Dougall Johnson</a>

M1/A14 P-core (Firestorm): <a href="../../firestorm.html">Overview</a> | <a href="../../firestorm-int.html">Base Instructions</a> | <a href="../../firestorm-simd.html">SIMD and FP Instructions</a>
M1/A14 E-core (Icestorm):  <a href="../../icestorm.html">Overview</a> | <a href="../../icestorm-int.html">Base Instructions</a> | <a href="../../icestorm-simd.html">SIMD and FP Instructions</a>

</pre><h1>LDP (pre-index, S)</h1><h2>Test 1: uops</h2><div style="margin-left: 40px"><p>Code:</p><pre>  ldp s0, s1, [x6, #0x10]!</pre><div><input type="checkbox" id="checkbox-0" checked="checked"><label for="checkbox-0"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(no loop instructions)</p><h3>1000 unrolls and 1 iteration</h3><div style="margin-left: 40px"><p>Retires: 2.000</p><p>Issues: 3.000</p><p>Integer unit issues: 1.001</p><p>Load/store unit issues: 2.000</p><p>SIMD/FP unit issues: 0.000</p><div><input type="checkbox" id="checkbox-1" checked="checked"><label for="checkbox-1"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map ldst uop (7d)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td></tr></thead><tr><td>2005</td><td>1820</td><td>3057</td><td>1027</td><td>2030</td><td>1026</td><td>2000</td><td>3516</td><td>24957</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1546</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24696</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1517</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24372</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1510</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24660</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1534</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24525</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1534</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24534</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1528</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24390</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1507</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24480</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1521</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24336</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr><tr><td>2004</td><td>1532</td><td>3001</td><td>1001</td><td>2000</td><td>1000</td><td>2000</td><td>3516</td><td>24723</td><td>3000</td><td>2000</td><td>2000</td><td>1001</td><td>2000</td></tr></table></div></div></div></div><h2>Test 2: Latency 1->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp s0, s1, [x6, #0x10]!
  fmov x0, d0
  eor x8, x8, x0
  eor x8, x8, x0
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-2" checked="checked"><label for="checkbox-2"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0118</p><div><input type="checkbox" id="checkbox-3" checked="checked"><label for="checkbox-3"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60214</td><td>102616</td><td>80236</td><td>50112</td><td>10104</td><td>20020</td><td>40385</td><td>10089</td><td>20006</td><td>2660968</td><td>1568604</td><td>789429</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20025</td><td>10013</td><td>50009</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660967</td><td>1568612</td><td>789433</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100109</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100104</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100108</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10002</td><td>20006</td><td>2661125</td><td>1568792</td><td>789511</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100122</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20024</td><td>2663533</td><td>1570282</td><td>790248</td><td>70173</td><td>30239</td><td>20028</td><td>10013</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100188</td><td>80107</td><td>50101</td><td>10006</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2661017</td><td>1568720</td><td>789476</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0119</p><div><input type="checkbox" id="checkbox-4" checked="checked"><label for="checkbox-4"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60034</td><td>102465</td><td>80143</td><td>50021</td><td>10102</td><td>20020</td><td>40294</td><td>10089</td><td>20024</td><td>2662305</td><td>1571030</td><td>790603</td><td>70083</td><td>30059</td><td>20028</td><td>10013</td><td>60038</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100086</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100081</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60025</td><td>100146</td><td>80028</td><td>50019</td><td>10007</td><td>20002</td><td>40046</td><td>10013</td><td>20000</td><td>2660248</td><td>1569816</td><td>789953</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr><tr><td>60024</td><td>100071</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2660194</td><td>1569780</td><td>789935</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>40010</td></tr></table></div></div></div></div><h2>Test 3: Latency 2->3 roundtrip</h2><div style="margin-left: 40px"><p>Chain cycles: 3</p><p>Code:</p><pre>  ldp s0, s1, [x6, #0x10]!
  fmov x1, d1
  eor x8, x8, x1
  eor x8, x8, x1
  add x6, x6, x8</pre><div><input type="checkbox" id="checkbox-5" checked="checked"><label for="checkbox-5"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x0, 1
  mov x1, 2
  mov x8, 0</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0080</p><div><input type="checkbox" id="checkbox-6" checked="checked"><label for="checkbox-6"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>60214</td><td>102243</td><td>80230</td><td>50112</td><td>10098</td><td>20020</td><td>40385</td><td>10089</td><td>20006</td><td>2660531</td><td>1568446</td><td>789313</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100080</td><td>80104</td><td>50101</td><td>10003</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60205</td><td>100199</td><td>80118</td><td>50109</td><td>10007</td><td>20002</td><td>40136</td><td>10013</td><td>20006</td><td>2660693</td><td>1568568</td><td>789362</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60218</td><td>20008</td><td>10003</td><td>50001</td><td>20000</td><td>40100</td></tr><tr><td>60204</td><td>100071</td><td>80103</td><td>50101</td><td>10002</td><td>20000</td><td>40104</td><td>10003</td><td>20006</td><td>2660126</td><td>1568190</td><td>789182</td><td>70113</td><td>30209</td><td>20008</td><td>10003</td><td>60278</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>40100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code, minus 3 chain cycles): 7.0079</p><div><input type="checkbox" id="checkbox-7" checked="checked"><label for="checkbox-7"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule simd uop (54)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch simd uop (57)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>ldst uops in schedulers (5b)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map simd uop (7e)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>map simd uop inputs (81)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? simd retires (ee)</td><td>? int retires (ef)</td></tr></thead><tr><td>60034</td><td>102453</td><td>80141</td><td>50021</td><td>10100</td><td>20020</td><td>40294</td><td>10089</td><td>20006</td><td>2660081</td><td>1569752</td><td>789927</td><td>70023</td><td>30029</td><td>20008</td><td>10003</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60025</td><td>100130</td><td>80028</td><td>50019</td><td>10007</td><td>20002</td><td>40046</td><td>10012</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100059</td><td>80013</td><td>50011</td><td>10002</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60098</td><td>20028</td><td>10013</td><td>50009</td><td>20000</td><td>0</td><td>40010</td></tr><tr><td>60024</td><td>100066</td><td>80014</td><td>50011</td><td>10003</td><td>20000</td><td>40010</td><td>10000</td><td>20000</td><td>2659870</td><td>1569572</td><td>789833</td><td>70010</td><td>30020</td><td>20000</td><td>10000</td><td>60020</td><td>20000</td><td>10000</td><td>50001</td><td>20000</td><td>0</td><td>40010</td></tr></table></div></div></div></div><h2>Test 4: throughput</h2><div style="margin-left: 40px"><p>Count: 8</p><p>Code:</p><pre>  ldp s0, s1, [x6, #0x10]!
  ldp s0, s1, [x7, #0x10]!
  ldp s0, s1, [x8, #0x10]!
  ldp s0, s1, [x9, #0x10]!
  ldp s0, s1, [x10, #0x10]!
  ldp s0, s1, [x11, #0x10]!
  ldp s0, s1, [x12, #0x10]!
  ldp s0, s1, [x13, #0x10]!</pre><div><input type="checkbox" id="checkbox-8" checked="checked"><label for="checkbox-8"><p>Initialization</p></label><div class="remove-check">
<pre>  mov x7, x6
  mov x8, x6
  mov x9, x6
  mov x10, x6
  mov x11, x6
  mov x12, x6
  mov x13, x6</pre></div></div><p>(fused SUBS/B.cc loop)</p><h3>100 unrolls and 100 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0794</p><div><input type="checkbox" id="checkbox-9" checked="checked"><label for="checkbox-9"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160214</td><td>88538</td><td>240665</td><td>80365</td><td>160300</td><td>80366</td><td>160005</td><td>240312</td><td>1392530</td><td>240109</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86362</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393500</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86377</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1392903</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86351</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393446</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160205</td><td>86372</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160005</td><td>240312</td><td>1393697</td><td>240109</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86348</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393446</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86354</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160005</td><td>240312</td><td>1393459</td><td>240109</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86348</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393446</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86348</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393446</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr><tr><td>160204</td><td>86348</td><td>240103</td><td>80103</td><td>160000</td><td>80104</td><td>160004</td><td>240312</td><td>1393446</td><td>240108</td><td>200</td><td>160008</td><td>200</td><td>160008</td><td>80003</td><td>160000</td><td>100</td></tr></table></div></div></div><h3>1000 unrolls and 10 iterations</h3><div style="margin-left: 40px"><p>Result (median cycles for code divided by count): 1.0793</p><div><input type="checkbox" id="checkbox-10" checked="checked"><label for="checkbox-10"><p>Recorded non-zero counters (first 10 of 64 runs)</p></label><div class="remove-check">
<table><thead><tr><td>retire uop (01)</td><td>cycle (02)</td><td>schedule uop (52)</td><td>schedule int uop (53)</td><td>schedule ldst uop (55)</td><td>dispatch int uop (56)</td><td>dispatch ldst uop (58)</td><td>int uops in schedulers (59)</td><td>simd uops in schedulers (5a)</td><td>dispatch uop (78)</td><td>map int uop (7c)</td><td>map ldst uop (7d)</td><td>map int uop inputs (7f)</td><td>map ldst uop inputs (80)</td><td>? int output thing (e9)</td><td>? ldst retires (ed)</td><td>? int retires (ef)</td></tr></thead><tr><td>160034</td><td>88709</td><td>240585</td><td>80285</td><td>160300</td><td>80286</td><td>160010</td><td>240051</td><td>1393210</td><td>240027</td><td>20</td><td>160014</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86357</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393443</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86358</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86806</td><td>240235</td><td>80115</td><td>160120</td><td>80114</td><td>160000</td><td>240030</td><td>1393470</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr><tr><td>160024</td><td>86347</td><td>240011</td><td>80011</td><td>160000</td><td>80010</td><td>160000</td><td>240030</td><td>1393425</td><td>240010</td><td>20</td><td>160000</td><td>20</td><td>160000</td><td>80001</td><td>160000</td><td>10</td></tr></table></div></div></div></div></body></html>