<profile>

<section name = "Vitis HLS Report for 'PE_kernel_modulate_1_0_1'" level="0">
<item name = "Date">Mon Nov  4 21:47:46 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">systolic_modulate</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.536 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">21, 21, 0.210 us, 0.210 us, 21, 21, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_S_k_0_k1">19, 19, 6, 2, 1, 8, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 32, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 305, 303, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 116, -</column>
<column name="Register">-, -, 113, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_3_full_dsp_1_U47">fadd_32ns_32ns_32_3_full_dsp_1, 0, 2, 177, 226, 0</column>
<column name="fmul_32ns_32ns_32_2_max_dsp_1_U48">fmul_32ns_32ns_32_2_max_dsp_1, 0, 3, 128, 77, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="k1_2_fu_116_p2">+, 0, 0, 12, 4, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln306_fu_110_p2">icmp, 0, 0, 12, 4, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage1_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_fifo_1_blk_n">9, 2, 1, 2</column>
<column name="A_fifo_2_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_1_0_blk_n">9, 2, 1, 2</column>
<column name="B_fifo_1_1_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">26, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_v37_load_1">9, 2, 32, 64</column>
<column name="k1_fu_50">9, 2, 4, 8</column>
<column name="v25_1_0">9, 2, 32, 64</column>
<column name="v37_fu_46">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="icmp_ln306_reg_164">1, 0, 1, 0</column>
<column name="k1_2_reg_168">4, 0, 4, 0</column>
<column name="k1_fu_50">4, 0, 4, 0</column>
<column name="v25_1_0_preg">32, 0, 32, 0</column>
<column name="v36_reg_183">32, 0, 32, 0</column>
<column name="v37_fu_46">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, PE_kernel_modulate_1_0.1, return value</column>
<column name="A_fifo_1_dout">in, 32, ap_fifo, A_fifo_1, pointer</column>
<column name="A_fifo_1_num_data_valid">in, 3, ap_fifo, A_fifo_1, pointer</column>
<column name="A_fifo_1_fifo_cap">in, 3, ap_fifo, A_fifo_1, pointer</column>
<column name="A_fifo_1_empty_n">in, 1, ap_fifo, A_fifo_1, pointer</column>
<column name="A_fifo_1_read">out, 1, ap_fifo, A_fifo_1, pointer</column>
<column name="B_fifo_1_0_dout">in, 32, ap_fifo, B_fifo_1_0, pointer</column>
<column name="B_fifo_1_0_num_data_valid">in, 5, ap_fifo, B_fifo_1_0, pointer</column>
<column name="B_fifo_1_0_fifo_cap">in, 5, ap_fifo, B_fifo_1_0, pointer</column>
<column name="B_fifo_1_0_empty_n">in, 1, ap_fifo, B_fifo_1_0, pointer</column>
<column name="B_fifo_1_0_read">out, 1, ap_fifo, B_fifo_1_0, pointer</column>
<column name="A_fifo_2_din">out, 32, ap_fifo, A_fifo_2, pointer</column>
<column name="A_fifo_2_num_data_valid">in, 3, ap_fifo, A_fifo_2, pointer</column>
<column name="A_fifo_2_fifo_cap">in, 3, ap_fifo, A_fifo_2, pointer</column>
<column name="A_fifo_2_full_n">in, 1, ap_fifo, A_fifo_2, pointer</column>
<column name="A_fifo_2_write">out, 1, ap_fifo, A_fifo_2, pointer</column>
<column name="B_fifo_1_1_din">out, 32, ap_fifo, B_fifo_1_1, pointer</column>
<column name="B_fifo_1_1_num_data_valid">in, 5, ap_fifo, B_fifo_1_1, pointer</column>
<column name="B_fifo_1_1_fifo_cap">in, 5, ap_fifo, B_fifo_1_1, pointer</column>
<column name="B_fifo_1_1_full_n">in, 1, ap_fifo, B_fifo_1_1, pointer</column>
<column name="B_fifo_1_1_write">out, 1, ap_fifo, B_fifo_1_1, pointer</column>
<column name="v25_1_0">out, 32, ap_none, v25_1_0, pointer</column>
</table>
</item>
</section>
</profile>
