// Seed: 3931023636
module module_0 ();
  logic id_1;
  assign module_1.id_5 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd83,
    parameter id_5 = 32'd55
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire _id_5;
  output supply1 id_4;
  input wire _id_3;
  output wire id_2;
  inout uwire id_1;
  assign id_4 = -1;
  logic [id_5 : -1] id_8;
  ;
  assign id_1 = -1;
  wire id_9;
  wire id_10 = -1 ? id_5 : -1;
  module_0 modCall_1 ();
  assign id_8[id_3] = -1;
endmodule
