Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Jun 10 17:17:55 2025
| Host         : linux-wooang running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file master_timing_summary_routed.rpt -pb master_timing_summary_routed.pb -rpx master_timing_summary_routed.rpx -warn_on_violation
| Design       : master
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description               Violations  
---------  --------  ------------------------  ----------  
TIMING-23  Warning   Combinational loop found  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (244)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 18 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (244)
-----------------------
 There are 244 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.219        0.000                      0                   49        0.261        0.000                      0                   49        4.500        0.000                       0                    26  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk0   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk0                6.219        0.000                      0                   49        0.261        0.000                      0                   49        4.500        0.000                       0                    26  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk0                        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        6.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.022%)  route 2.493ns (77.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.671     7.762    clk_4Hz
    SLICE_X54Y93         FDRE                                         r  count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X54Y93         FDRE                                         r  count_reg[0]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X54Y93         FDRE (Setup_fdre_C_R)       -0.524    13.981    count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.022%)  route 2.493ns (77.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.671     7.762    clk_4Hz
    SLICE_X55Y93         FDRE                                         r  count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y93         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.022%)  route 2.493ns (77.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.671     7.762    clk_4Hz
    SLICE_X55Y93         FDRE                                         r  count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y93         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.022%)  route 2.493ns (77.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.671     7.762    clk_4Hz
    SLICE_X55Y93         FDRE                                         r  count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y93         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.197ns  (logic 0.704ns (22.022%)  route 2.493ns (77.978%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.671     7.762    clk_4Hz
    SLICE_X55Y93         FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y93         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.519%)  route 2.422ns (77.481%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.600     7.691    clk_4Hz
    SLICE_X55Y96         FDRE                                         r  count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[13]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[13]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.519%)  route 2.422ns (77.481%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.600     7.691    clk_4Hz
    SLICE_X55Y96         FDRE                                         r  count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[14]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[14]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.519%)  route 2.422ns (77.481%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.600     7.691    clk_4Hz
    SLICE_X55Y96         FDRE                                         r  count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[15]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[15]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.384ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 0.704ns (22.519%)  route 2.422ns (77.481%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.600     7.691    clk_4Hz
    SLICE_X55Y96         FDRE                                         r  count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[16]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y96         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  6.384    

Slack (MET) :             6.413ns  (required time - arrival time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.097ns  (logic 0.704ns (22.730%)  route 2.393ns (77.270%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.205ns = ( 14.205 - 10.000 ) 
    Source Clock Delay      (SCD):    4.565ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.456     5.021 f  count_reg[9]/Q
                         net (fo=2, routed)           1.001     6.021    count[9]
    SLICE_X54Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.145 r  count[23]_i_5/O
                         net (fo=2, routed)           0.822     6.967    count[23]_i_5_n_0
    SLICE_X54Y96         LUT4 (Prop_lut4_I2_O)        0.124     7.091 r  count[23]_i_1/O
                         net (fo=24, routed)          0.571     7.662    clk_4Hz
    SLICE_X55Y94         FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.810    10.810 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.862    12.672    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.763 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.442    14.205    clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.335    14.540    
                         clock uncertainty           -0.035    14.505    
    SLICE_X55Y94         FDRE (Setup_fdre_C_R)       -0.429    14.076    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.076    
                         arrival time                          -7.662    
  -------------------------------------------------------------------
                         slack                                  6.413    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[16]/Q
                         net (fo=2, routed)           0.117     1.651    count[16]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.759 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.759    p_1_in[16]
    SLICE_X55Y96         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.394    clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  count_reg[20]/Q
                         net (fo=2, routed)           0.117     1.652    count[20]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.760 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.760    p_1_in[20]
    SLICE_X55Y97         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     1.910    clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.516     1.394    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.105     1.499    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[4]/Q
                         net (fo=2, routed)           0.119     1.654    count[4]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.762 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.762    p_1_in[4]
    SLICE_X55Y93         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[12]/Q
                         net (fo=2, routed)           0.120     1.655    count[12]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.763 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.763    p_1_in[12]
    SLICE_X55Y95         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[8]/Q
                         net (fo=2, routed)           0.120     1.655    count[8]
    SLICE_X55Y94         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.763 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.763    p_1_in[8]
    SLICE_X55Y94         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y94         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y94         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 count_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.181%)  route 0.114ns (30.819%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[9]/Q
                         net (fo=2, routed)           0.114     1.648    count[9]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.763 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.763    p_1_in[9]
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[9]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y96         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[13]/Q
                         net (fo=2, routed)           0.116     1.651    count[13]
    SLICE_X55Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.766 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.766    p_1_in[13]
    SLICE_X55Y96         FDRE                                         r  count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y96         FDRE                                         r  count_reg[13]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y96         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[11]/Q
                         net (fo=2, routed)           0.120     1.655    count[11]
    SLICE_X55Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.766 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.766    p_1_in[11]
    SLICE_X55Y95         FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y95         FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y95         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.910ns
    Source Clock Delay      (SCD):    1.394ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.565     1.394    clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.535 r  count_reg[19]/Q
                         net (fo=2, routed)           0.121     1.656    count[19]
    SLICE_X55Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.767 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.767    p_1_in[19]
    SLICE_X55Y97         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.835     1.910    clk_IBUF_BUFG
    SLICE_X55Y97         FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.516     1.394    
    SLICE_X55Y97         FDRE (Hold_fdre_C_D)         0.105     1.499    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.631     0.804    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.830 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.564     1.393    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     1.534 r  count_reg[3]/Q
                         net (fo=2, routed)           0.121     1.655    count[3]
    SLICE_X55Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.766 r  count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.766    p_1_in[3]
    SLICE_X55Y93         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.361     0.361 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.685     1.046    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.075 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          0.834     1.909    clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.516     1.393    
    SLICE_X55Y93         FDRE (Hold_fdre_C_D)         0.105     1.498    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y96   clk_4Hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93   count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95   count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95   count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y95   count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96   count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96   count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96   count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y96   count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96   clk_4Hz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96   clk_4Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93   count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93   count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96   clk_4Hz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y96   clk_4Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93   count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y93   count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y95   count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.602ns  (logic 13.085ns (22.329%)  route 45.517ns (77.671%))
  Logic Levels:           57  (IBUF=1 LUT2=4 LUT3=2 LUT4=15 LUT5=12 LUT6=22 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.188    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.312 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.682    51.993    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124    52.117 r  led_out_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.731    52.848    led_out_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.124    52.972 r  led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    55.084    led_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    58.602 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    58.602    led_out[1]
    P3                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.476ns  (logic 12.953ns (22.151%)  route 45.523ns (77.849%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.673    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.797 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.973    52.770    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124    52.894 r  led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072    54.966    led_out_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    58.476 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    58.476    led_out[3]
    N1                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.370ns  (logic 13.072ns (22.395%)  route 45.299ns (77.605%))
  Logic Levels:           57  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=13 LUT6=22 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.188    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.312 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.682    51.993    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124    52.117 r  led_out_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.818    52.935    led_out_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    53.059 r  led_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.807    54.866    led_out_OBUF[15]
    H1                   OBUF (Prop_obuf_I_O)         3.505    58.370 r  led_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    58.370    led_out[15]
    H1                                                                r  led_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        58.260ns  (logic 12.947ns (22.222%)  route 45.313ns (77.778%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=12 LUT6=22 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.673    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.797 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.978    52.775    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124    52.899 r  led_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.858    54.756    led_out_OBUF[8]
    L3                   OBUF (Prop_obuf_I_O)         3.503    58.260 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    58.260    led_out[8]
    L3                                                                r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.531ns  (logic 12.951ns (22.511%)  route 44.581ns (77.489%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.945    51.501    state[8]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124    51.625 f  led_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.151    51.776    led_out_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    51.900 r  led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.124    54.024    led_out_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    57.531 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    57.531    led_out[2]
    N3                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.525ns  (logic 12.950ns (22.512%)  route 44.575ns (77.488%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.673    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.797 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.572    52.369    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124    52.493 r  led_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.525    54.018    led_out_OBUF[13]
    K2                   OBUF (Prop_obuf_I_O)         3.507    57.525 r  led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    57.525    led_out[13]
    K2                                                                r  led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.458ns  (logic 12.947ns (22.532%)  route 44.511ns (77.467%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.188    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.312 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.808    52.119    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    52.243 r  led_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.711    53.955    led_out_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         3.503    57.458 r  led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    57.458    led_out[10]
    J3                                                                r  led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.305ns  (logic 12.948ns (22.596%)  route 44.356ns (77.404%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.887    51.443    state[8]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.124    51.567 r  led_out_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.433    52.000    led_out_OBUF[14]_inst_i_2_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.124    52.124 r  led_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.676    53.800    led_out_OBUF[14]
    J1                   OBUF (Prop_obuf_I_O)         3.505    57.305 r  led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    57.305    led_out[14]
    J1                                                                r  led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.061ns  (logic 12.954ns (22.702%)  route 44.107ns (77.298%))
  Logic Levels:           56  (IBUF=1 LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 r  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 f  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 r  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 f  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 r  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 f  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 r  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 f  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 r  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 f  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 f  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 f  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 r  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 f  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.215    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.367 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.343    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.669 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    48.156    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.280 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.900    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    49.024 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.832    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.956 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.431    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.555 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.865    51.421    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.545 f  led_out_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.151    51.696    led_out_OBUF[9]_inst_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124    51.820 r  led_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.730    53.550    led_out_OBUF[9]
    K3                   OBUF (Prop_obuf_I_O)         3.510    57.061 r  led_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    57.061    led_out[9]
    K3                                                                r  led_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.709ns  (logic 12.605ns (22.227%)  route 44.104ns (77.773%))
  Logic Levels:           55  (IBUF=1 LUT2=3 LUT3=3 LUT4=13 LUT5=12 LUT6=22 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.926     0.926 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         7.523     8.449    reset_button_IBUF
    SLICE_X54Y99         LUT5 (Prop_lut5_I2_O)        0.124     8.573 f  led_out_OBUF[16]_inst_i_185/O
                         net (fo=2, routed)           0.449     9.022    dm9/dff0/jk_ff/m_q__output
    SLICE_X54Y99         LUT5 (Prop_lut5_I4_O)        0.153     9.175 r  led_out_OBUF[16]_inst_i_159/O
                         net (fo=3, routed)           0.680     9.855    dm9/dff0/jk_ff/m_q_output
    SLICE_X54Y99         LUT3 (Prop_lut3_I2_O)        0.357    10.212 f  led_out_OBUF[16]_inst_i_116/O
                         net (fo=5, routed)           0.914    11.126    led_out_OBUF[16]_inst_i_116_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.355    11.481 r  led_out_OBUF[16]_inst_i_161/O
                         net (fo=3, routed)           0.287    11.768    led_out_OBUF[16]_inst_i_161_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.116    11.884 f  led_out_OBUF[16]_inst_i_160/O
                         net (fo=3, routed)           0.468    12.352    led_out_OBUF[16]_inst_i_160_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.328    12.680 r  led_out_OBUF[16]_inst_i_117/O
                         net (fo=5, routed)           0.535    13.214    led_out_OBUF[16]_inst_i_117_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I1_O)        0.124    13.338 f  led_out_OBUF[16]_inst_i_163/O
                         net (fo=3, routed)           0.460    13.798    led_out_OBUF[16]_inst_i_163_n_0
    SLICE_X54Y98         LUT5 (Prop_lut5_I3_O)        0.150    13.948 r  led_out_OBUF[16]_inst_i_162/O
                         net (fo=3, routed)           0.877    14.825    led_out_OBUF[16]_inst_i_162_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I2_O)        0.348    15.173 f  led_out_OBUF[16]_inst_i_118/O
                         net (fo=5, routed)           0.850    16.023    led_out_OBUF[16]_inst_i_118_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I2_O)        0.124    16.147 r  led_out_OBUF[16]_inst_i_114/O
                         net (fo=4, routed)           0.298    16.445    led_out_OBUF[16]_inst_i_114_n_0
    SLICE_X54Y97         LUT5 (Prop_lut5_I3_O)        0.116    16.561 r  led_out_OBUF[16]_inst_i_158/O
                         net (fo=3, routed)           0.785    17.346    led_out_OBUF[16]_inst_i_158_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I5_O)        0.328    17.674 r  led_out_OBUF[16]_inst_i_115/O
                         net (fo=2, routed)           0.477    18.151    led_out_OBUF[16]_inst_i_115_n_0
    SLICE_X54Y97         LUT6 (Prop_lut6_I2_O)        0.124    18.275 f  led_out_OBUF[16]_inst_i_65/O
                         net (fo=6, routed)           1.040    19.315    led_out_OBUF[16]_inst_i_65_n_0
    SLICE_X58Y96         LUT5 (Prop_lut5_I4_O)        0.150    19.465 r  led_out_OBUF[16]_inst_i_91/O
                         net (fo=9, routed)           0.854    20.319    led_out_OBUF[16]_inst_i_91_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I0_O)        0.326    20.645 r  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.696    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.820 r  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.253    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.377 r  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.681    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.805 f  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.976    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    23.100 r  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.529    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.653 f  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.348    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.498 f  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.934    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.260 r  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.973    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    26.097 f  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.258    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.382 r  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.977    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    27.101 r  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.234    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.358 f  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    29.008    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    29.132 f  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.755    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.879 r  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    30.040    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    30.164 f  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.759    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.883 r  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.387    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.511 f  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.327    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.451 f  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    34.131    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.255 f  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.944    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    35.068 r  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.689    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.813 f  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.489    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.613 r  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.306    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.430 r  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.613    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.737 r  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.778    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.902 f  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.571    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.695 f  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.518    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.642 f  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    41.116    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.240 f  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.933    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    42.057 r  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.680    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.804 f  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.965    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.089 f  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.576    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.700 f  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          0.961    45.662    state[1]
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.124    45.786 r  led_out_OBUF[16]_inst_i_38/O
                         net (fo=1, routed)           0.833    46.619    led_out_OBUF[16]_inst_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    46.743 r  led_out_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.780    47.523    led_out_OBUF[16]_inst_i_20_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.647 f  led_out_OBUF[16]_inst_i_9/O
                         net (fo=3, routed)           0.177    47.824    led_out_OBUF[16]_inst_i_9_n_0
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.124    47.948 f  led_out_OBUF[16]_inst_i_8/O
                         net (fo=4, routed)           0.297    48.244    st1/d9/jk_ff/m_q__output
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124    48.368 f  led_out_OBUF[16]_inst_i_3/O
                         net (fo=34, routed)          1.709    50.078    output_turn_OBUF
    SLICE_X64Y90         LUT5 (Prop_lut5_I0_O)        0.124    50.202 r  led_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.165    50.367    led_out_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.124    50.491 r  led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.703    53.193    led_out_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    56.709 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    56.709    led_out[0]
    P1                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.442ns  (logic 1.310ns (38.053%)  route 2.132ns (61.947%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.464     2.333    ssSel_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.109     3.442 r  ssSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.442    ssSel[2]
    U4                                                                r  ssSel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.333ns (38.438%)  route 2.136ns (61.562%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.694     1.849    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I3_O)        0.045     1.894 r  ssSel_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.442     2.336    ssSel_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.133     3.469 r  ssSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.469    ssSel[1]
    V4                                                                r  ssSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.469ns  (logic 1.314ns (37.861%)  route 2.156ns (62.139%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.718     1.873    reset_button_IBUF
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.045     1.918 r  ssSel_OBUF[3]_inst_i_1/O
                         net (fo=10, routed)          0.438     2.356    ssSel_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.113     3.469 r  ssSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.469    ssSel[3]
    U2                                                                r  ssSel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.675ns  (logic 1.366ns (37.176%)  route 2.309ns (62.824%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.309     2.178    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.223 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     2.554    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     3.675 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.675    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.680ns  (logic 1.360ns (36.957%)  route 2.320ns (63.043%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.245     2.114    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.159 r  ssDisp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.407     2.566    ssDisp_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.115     3.680 r  ssDisp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.680    ssDisp[5]
    V5                                                                r  ssDisp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.698ns  (logic 1.385ns (37.445%)  route 2.313ns (62.555%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 f  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.310     2.179    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     2.224 r  ssDisp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     2.559    ssDisp_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.139     3.698 r  ssDisp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.698    ssDisp[1]
    W6                                                                r  ssDisp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.712ns  (logic 1.375ns (37.049%)  route 2.337ns (62.951%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.245     2.114    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     2.159 r  ssDisp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.424     2.583    ssDisp_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.130     3.712 r  ssDisp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.712    ssDisp[4]
    U5                                                                r  ssDisp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.718ns  (logic 1.321ns (35.526%)  route 2.397ns (64.474%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.783     1.938    reset_button_IBUF
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  ssSel_OBUF[0]_inst_i_1/O
                         net (fo=15, routed)          0.614     2.598    ssSel_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.120     3.718 r  ssSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.718    ssSel[0]
    W4                                                                r  ssSel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.806ns  (logic 1.456ns (38.242%)  route 2.351ns (61.758%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.309     2.178    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.048     2.226 r  ssDisp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     2.599    ssDisp_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.207     3.806 r  ssDisp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.806    ssDisp[2]
    U8                                                                r  ssDisp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_button
                            (input port)
  Destination:            ssDisp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.860ns  (logic 1.462ns (37.871%)  route 2.398ns (62.129%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset_button (IN)
                         net (fo=0)                   0.000     0.000    reset_button
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 f  reset_button_IBUF_inst/O
                         net (fo=115, routed)         1.669     1.824    reset_button_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I2_O)        0.045     1.869 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.310     2.179    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.049     2.228 r  ssDisp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     2.648    ssDisp_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.212     3.860 r  ssDisp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.860    ssDisp[3]
    V8                                                                r  ssDisp[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.861ns  (logic 12.240ns (22.725%)  route 41.621ns (77.275%))
  Logic Levels:           56  (LUT2=4 LUT3=2 LUT4=15 LUT5=11 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.012    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.136 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.682    51.817    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124    51.941 r  led_out_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.731    52.672    led_out_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.124    52.796 r  led_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.112    54.908    led_out_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    58.426 r  led_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    58.426    led_out[1]
    P3                                                                r  led_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.735ns  (logic 12.108ns (22.532%)  route 41.627ns (77.468%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.496    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.620 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.973    52.594    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124    52.718 r  led_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.072    54.790    led_out_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.510    58.300 r  led_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    58.300    led_out[3]
    N1                                                                r  led_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.629ns  (logic 12.227ns (22.798%)  route 41.403ns (77.202%))
  Logic Levels:           56  (LUT2=4 LUT3=2 LUT4=14 LUT5=12 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.012    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.136 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.682    51.817    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y91         LUT5 (Prop_lut5_I4_O)        0.124    51.941 r  led_out_OBUF[15]_inst_i_3/O
                         net (fo=2, routed)           0.818    52.759    led_out_OBUF[15]_inst_i_3_n_0
    SLICE_X65Y92         LUT5 (Prop_lut5_I4_O)        0.124    52.883 r  led_out_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           1.807    54.690    led_out_OBUF[15]
    H1                   OBUF (Prop_obuf_I_O)         3.505    58.194 r  led_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000    58.194    led_out[15]
    H1                                                                r  led_out[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.519ns  (logic 12.101ns (22.611%)  route 41.417ns (77.389%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=11 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.496    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.620 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.978    52.599    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT5 (Prop_lut5_I0_O)        0.124    52.723 r  led_out_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.858    54.580    led_out_OBUF[8]
    L3                   OBUF (Prop_obuf_I_O)         3.503    58.083 r  led_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000    58.083    led_out[8]
    L3                                                                r  led_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.790ns  (logic 12.105ns (22.931%)  route 40.685ns (77.069%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.945    51.324    state[8]
    SLICE_X65Y93         LUT6 (Prop_lut6_I1_O)        0.124    51.448 f  led_out_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.151    51.600    led_out_OBUF[2]_inst_i_2_n_0
    SLICE_X65Y93         LUT6 (Prop_lut6_I5_O)        0.124    51.724 r  led_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.124    53.848    led_out_OBUF[2]
    N3                   OBUF (Prop_obuf_I_O)         3.507    57.355 r  led_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000    57.355    led_out[2]
    N3                                                                r  led_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.784ns  (logic 12.105ns (22.933%)  route 40.679ns (77.067%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          1.117    51.496    state[8]
    SLICE_X64Y94         LUT6 (Prop_lut6_I5_O)        0.124    51.620 r  led_out_OBUF[13]_inst_i_2/O
                         net (fo=3, routed)           0.572    52.193    led_out_OBUF[13]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I1_O)        0.124    52.317 r  led_out_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           1.525    53.842    led_out_OBUF[13]
    K2                   OBUF (Prop_obuf_I_O)         3.507    57.349 r  led_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000    57.349    led_out[13]
    K2                                                                r  led_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.717ns  (logic 12.101ns (22.955%)  route 40.615ns (77.044%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.632    51.012    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.136 f  led_out_OBUF[10]_inst_i_2/O
                         net (fo=2, routed)           0.808    51.943    led_out_OBUF[10]_inst_i_2_n_0
    SLICE_X65Y90         LUT6 (Prop_lut6_I5_O)        0.124    52.067 r  led_out_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.711    53.778    led_out_OBUF[10]
    J3                   OBUF (Prop_obuf_I_O)         3.503    57.282 r  led_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000    57.282    led_out[10]
    J3                                                                r  led_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.563ns  (logic 12.103ns (23.025%)  route 40.460ns (76.975%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.887    51.266    state[8]
    SLICE_X65Y94         LUT6 (Prop_lut6_I1_O)        0.124    51.390 r  led_out_OBUF[14]_inst_i_2/O
                         net (fo=1, routed)           0.433    51.823    led_out_OBUF[14]_inst_i_2_n_0
    SLICE_X65Y94         LUT6 (Prop_lut6_I0_O)        0.124    51.947 r  led_out_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           1.676    53.623    led_out_OBUF[14]
    J1                   OBUF (Prop_obuf_I_O)         3.505    57.128 r  led_out_OBUF[14]_inst/O
                         net (fo=0)                   0.000    57.128    led_out[14]
    J1                                                                r  led_out[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        52.319ns  (logic 12.108ns (23.143%)  route 40.211ns (76.857%))
  Logic Levels:           55  (LUT2=4 LUT3=2 LUT4=14 LUT5=10 LUT6=24 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 r  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 f  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 r  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 f  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 r  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 f  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 r  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 f  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 r  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 f  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 r  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 r  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 r  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 f  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 r  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 f  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 f  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 f  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 r  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 f  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 r  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 r  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 f  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 r  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 f  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 f  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 r  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 r  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 f  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 r  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 f  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 r  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 r  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 r  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 f  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 r  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 f  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 f  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 f  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 r  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 r  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 r  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 r  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 f  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 r  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 r  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 r  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          1.515    46.039    state[1]
    SLICE_X61Y91         LUT2 (Prop_lut2_I0_O)        0.152    46.191 r  led_out_OBUF[9]_inst_i_2/O
                         net (fo=3, routed)           0.976    47.166    led_out_OBUF[9]_inst_i_2_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I0_O)        0.326    47.492 r  led_out_OBUF[14]_inst_i_28/O
                         net (fo=1, routed)           0.488    47.980    p_56_out
    SLICE_X62Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.104 r  led_out_OBUF[14]_inst_i_12/O
                         net (fo=1, routed)           0.619    48.723    led_out_OBUF[14]_inst_i_12_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I4_O)        0.124    48.847 r  led_out_OBUF[14]_inst_i_7/O
                         net (fo=3, routed)           0.809    49.656    led_out_OBUF[14]_inst_i_7_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I3_O)        0.124    49.780 r  led_out_OBUF[14]_inst_i_6/O
                         net (fo=3, routed)           0.475    50.255    led_out_OBUF[14]_inst_i_6_n_0
    SLICE_X64Y93         LUT4 (Prop_lut4_I1_O)        0.124    50.379 r  led_out_OBUF[14]_inst_i_4/O
                         net (fo=30, routed)          0.865    51.245    state[8]
    SLICE_X65Y91         LUT6 (Prop_lut6_I4_O)        0.124    51.369 f  led_out_OBUF[9]_inst_i_3/O
                         net (fo=1, routed)           0.151    51.520    led_out_OBUF[9]_inst_i_3_n_0
    SLICE_X65Y91         LUT6 (Prop_lut6_I5_O)        0.124    51.644 r  led_out_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.730    53.374    led_out_OBUF[9]
    K3                   OBUF (Prop_obuf_I_O)         3.510    56.884 r  led_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000    56.884    led_out[9]
    K3                                                                r  led_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_4Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        51.968ns  (logic 11.759ns (22.628%)  route 40.208ns (77.372%))
  Logic Levels:           54  (LUT2=3 LUT3=3 LUT4=13 LUT5=11 LUT6=23 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.943     0.943 r  clk_IBUF_inst/O
                         net (fo=57, routed)          1.967     2.910    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  clk_IBUF_BUFG_inst/O
                         net (fo=25, routed)          1.559     4.565    clk_IBUF_BUFG
    SLICE_X54Y96         FDRE                                         r  clk_4Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y96         FDRE (Prop_fdre_C_Q)         0.518     5.083 f  clk_4Hz_reg/Q
                         net (fo=89, routed)          2.868     7.950    clk_4Hz_reg_n_0
    SLICE_X54Y88         LUT5 (Prop_lut5_I1_O)        0.124     8.074 r  led_out_OBUF[16]_inst_i_183/O
                         net (fo=2, routed)           0.449     8.523    dm7/dff0/jk_ff/m_q__output
    SLICE_X54Y88         LUT5 (Prop_lut5_I4_O)        0.150     8.673 f  led_out_OBUF[16]_inst_i_146/O
                         net (fo=3, routed)           0.830     9.503    dm7/dff0/jk_ff/m_q_output
    SLICE_X56Y88         LUT3 (Prop_lut3_I2_O)        0.348     9.851 r  led_out_OBUF[16]_inst_i_107/O
                         net (fo=5, routed)           0.893    10.744    led_out_OBUF[16]_inst_i_107_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    10.868 f  led_out_OBUF[16]_inst_i_148/O
                         net (fo=3, routed)           0.794    11.662    led_out_OBUF[16]_inst_i_148_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    11.812 r  led_out_OBUF[16]_inst_i_147/O
                         net (fo=3, routed)           0.725    12.537    led_out_OBUF[16]_inst_i_147_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.328    12.865 f  led_out_OBUF[16]_inst_i_108/O
                         net (fo=5, routed)           0.528    13.393    led_out_OBUF[16]_inst_i_108_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I1_O)        0.124    13.517 r  led_out_OBUF[16]_inst_i_150/O
                         net (fo=3, routed)           0.460    13.977    led_out_OBUF[16]_inst_i_150_n_0
    SLICE_X56Y95         LUT5 (Prop_lut5_I3_O)        0.150    14.127 f  led_out_OBUF[16]_inst_i_149/O
                         net (fo=3, routed)           0.877    15.004    led_out_OBUF[16]_inst_i_149_n_0
    SLICE_X56Y95         LUT6 (Prop_lut6_I2_O)        0.348    15.352 r  led_out_OBUF[16]_inst_i_109/O
                         net (fo=5, routed)           1.101    16.453    led_out_OBUF[16]_inst_i_109_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.124    16.577 f  led_out_OBUF[16]_inst_i_105/O
                         net (fo=4, routed)           0.296    16.873    led_out_OBUF[16]_inst_i_105_n_0
    SLICE_X58Y94         LUT5 (Prop_lut5_I3_O)        0.118    16.991 f  led_out_OBUF[16]_inst_i_145/O
                         net (fo=3, routed)           0.863    17.854    led_out_OBUF[16]_inst_i_145_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I5_O)        0.326    18.180 f  led_out_OBUF[16]_inst_i_106/O
                         net (fo=2, routed)           0.169    18.349    led_out_OBUF[16]_inst_i_106_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I2_O)        0.124    18.473 r  led_out_OBUF[16]_inst_i_63/O
                         net (fo=7, routed)           0.813    19.286    led_out_OBUF[16]_inst_i_63_n_0
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.124    19.410 f  led_out_OBUF[16]_inst_i_89/O
                         net (fo=17, routed)          0.935    20.345    led_out_OBUF[16]_inst_i_89_n_0
    SLICE_X58Y95         LUT3 (Prop_lut3_I2_O)        0.124    20.469 r  led_out_OBUF[16]_inst_i_56/O
                         net (fo=26, routed)          1.051    21.519    led_out_OBUF[16]_inst_i_56_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I0_O)        0.124    21.643 r  led_out_OBUF[0]_inst_i_11/O
                         net (fo=1, routed)           0.433    22.077    led_out_OBUF[0]_inst_i_11_n_0
    SLICE_X63Y92         LUT6 (Prop_lut6_I5_O)        0.124    22.201 r  led_out_OBUF[0]_inst_i_8/O
                         net (fo=2, routed)           0.304    22.505    led_out_OBUF[0]_inst_i_8_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124    22.629 f  led_out_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.171    22.800    led_out_OBUF[0]_inst_i_7_n_0
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.124    22.924 r  led_out_OBUF[0]_inst_i_5/O
                         net (fo=3, routed)           0.429    23.353    led_out_OBUF[0]_inst_i_5_n_0
    SLICE_X65Y92         LUT4 (Prop_lut4_I3_O)        0.124    23.477 f  led_out_OBUF[0]_inst_i_3/O
                         net (fo=24, routed)          0.695    24.171    led_out_OBUF[0]_inst_i_3_n_0
    SLICE_X62Y92         LUT5 (Prop_lut5_I4_O)        0.150    24.321 f  led_out_OBUF[15]_inst_i_13/O
                         net (fo=1, routed)           0.436    24.758    led_out_OBUF[15]_inst_i_13_n_0
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.326    25.084 r  led_out_OBUF[15]_inst_i_9/O
                         net (fo=2, routed)           0.713    25.797    led_out_OBUF[15]_inst_i_9_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I3_O)        0.124    25.921 f  led_out_OBUF[15]_inst_i_7/O
                         net (fo=1, routed)           0.161    26.082    led_out_OBUF[15]_inst_i_7_n_0
    SLICE_X62Y89         LUT2 (Prop_lut2_I1_O)        0.124    26.206 r  led_out_OBUF[15]_inst_i_5/O
                         net (fo=3, routed)           0.595    26.801    led_out_OBUF[15]_inst_i_5_n_0
    SLICE_X63Y89         LUT4 (Prop_lut4_I3_O)        0.124    26.925 r  led_out_OBUF[15]_inst_i_2/O
                         net (fo=29, routed)          1.133    28.058    state[7]
    SLICE_X61Y91         LUT6 (Prop_lut6_I5_O)        0.124    28.182 f  led_out_OBUF[11]_inst_i_10/O
                         net (fo=1, routed)           0.650    28.832    led_out_OBUF[11]_inst_i_10_n_0
    SLICE_X62Y90         LUT6 (Prop_lut6_I0_O)        0.124    28.956 f  led_out_OBUF[11]_inst_i_8/O
                         net (fo=2, routed)           0.623    29.579    led_out_OBUF[11]_inst_i_8_n_0
    SLICE_X62Y88         LUT6 (Prop_lut6_I3_O)        0.124    29.703 r  led_out_OBUF[11]_inst_i_7/O
                         net (fo=1, routed)           0.161    29.864    led_out_OBUF[11]_inst_i_7_n_0
    SLICE_X62Y88         LUT2 (Prop_lut2_I1_O)        0.124    29.988 f  led_out_OBUF[11]_inst_i_5/O
                         net (fo=3, routed)           0.595    30.583    led_out_OBUF[11]_inst_i_5_n_0
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.124    30.707 r  led_out_OBUF[11]_inst_i_2/O
                         net (fo=29, routed)          1.504    32.211    led_out_OBUF[11]_inst_i_2_n_0
    SLICE_X58Y93         LUT6 (Prop_lut6_I5_O)        0.124    32.335 f  led_out_OBUF[16]_inst_i_164/O
                         net (fo=1, routed)           0.815    33.150    led_out_OBUF[16]_inst_i_164_n_0
    SLICE_X58Y92         LUT6 (Prop_lut6_I1_O)        0.124    33.274 f  led_out_OBUF[16]_inst_i_119/O
                         net (fo=2, routed)           0.681    33.955    led_out_OBUF[16]_inst_i_119_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I2_O)        0.124    34.079 f  led_out_OBUF[16]_inst_i_67/O
                         net (fo=3, routed)           0.689    34.768    led_out_OBUF[16]_inst_i_67_n_0
    SLICE_X58Y92         LUT4 (Prop_lut4_I3_O)        0.124    34.892 r  led_out_OBUF[16]_inst_i_31/O
                         net (fo=24, routed)          0.621    35.513    led_out_OBUF[16]_inst_i_31_n_0
    SLICE_X60Y91         LUT6 (Prop_lut6_I5_O)        0.124    35.637 f  led_out_OBUF[16]_inst_i_121/O
                         net (fo=2, routed)           0.676    36.312    led_out_OBUF[16]_inst_i_121_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I4_O)        0.124    36.436 r  led_out_OBUF[16]_inst_i_72/O
                         net (fo=3, routed)           0.693    37.130    led_out_OBUF[16]_inst_i_72_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.124    37.254 r  led_out_OBUF[16]_inst_i_71/O
                         net (fo=3, routed)           0.184    37.437    led_out_OBUF[16]_inst_i_71_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.124    37.561 r  led_out_OBUF[16]_inst_i_37/O
                         net (fo=36, routed)          1.040    38.602    state[5]
    SLICE_X60Y91         LUT5 (Prop_lut5_I4_O)        0.124    38.726 f  led_out_OBUF[16]_inst_i_51/O
                         net (fo=2, routed)           0.669    39.394    st1/p_91_out
    SLICE_X61Y91         LUT6 (Prop_lut6_I4_O)        0.124    39.518 f  led_out_OBUF[16]_inst_i_22/O
                         net (fo=2, routed)           0.823    40.342    led_out_OBUF[16]_inst_i_22_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I2_O)        0.124    40.466 f  led_out_OBUF[16]_inst_i_11/O
                         net (fo=3, routed)           0.474    40.940    led_out_OBUF[16]_inst_i_11_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I3_O)        0.124    41.064 f  led_out_OBUF[16]_inst_i_10/O
                         net (fo=3, routed)           0.693    41.757    led_out_OBUF[16]_inst_i_10_n_0
    SLICE_X64Y91         LUT4 (Prop_lut4_I1_O)        0.124    41.881 r  led_out_OBUF[16]_inst_i_4/O
                         net (fo=59, routed)          1.623    43.504    led_op/additional/led_out6
    SLICE_X60Y96         LUT6 (Prop_lut6_I4_O)        0.124    43.628 f  led_out_OBUF[16]_inst_i_23/O
                         net (fo=1, routed)           0.161    43.789    led_out_OBUF[16]_inst_i_23_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    43.913 f  led_out_OBUF[16]_inst_i_12/O
                         net (fo=3, routed)           0.487    44.400    led_out_OBUF[16]_inst_i_12_n_0
    SLICE_X60Y96         LUT4 (Prop_lut4_I1_O)        0.124    44.524 f  led_out_OBUF[16]_inst_i_6/O
                         net (fo=36, routed)          0.961    45.485    state[1]
    SLICE_X62Y94         LUT6 (Prop_lut6_I1_O)        0.124    45.609 r  led_out_OBUF[16]_inst_i_38/O
                         net (fo=1, routed)           0.833    46.442    led_out_OBUF[16]_inst_i_38_n_0
    SLICE_X60Y93         LUT6 (Prop_lut6_I2_O)        0.124    46.566 r  led_out_OBUF[16]_inst_i_20/O
                         net (fo=1, routed)           0.780    47.347    led_out_OBUF[16]_inst_i_20_n_0
    SLICE_X61Y96         LUT6 (Prop_lut6_I3_O)        0.124    47.471 f  led_out_OBUF[16]_inst_i_9/O
                         net (fo=3, routed)           0.177    47.647    led_out_OBUF[16]_inst_i_9_n_0
    SLICE_X61Y96         LUT3 (Prop_lut3_I1_O)        0.124    47.771 f  led_out_OBUF[16]_inst_i_8/O
                         net (fo=4, routed)           0.297    48.068    st1/d9/jk_ff/m_q__output
    SLICE_X61Y96         LUT4 (Prop_lut4_I0_O)        0.124    48.192 f  led_out_OBUF[16]_inst_i_3/O
                         net (fo=34, routed)          1.709    49.902    output_turn_OBUF
    SLICE_X64Y90         LUT5 (Prop_lut5_I0_O)        0.124    50.026 r  led_out_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.165    50.191    led_out_OBUF[0]_inst_i_2_n_0
    SLICE_X64Y90         LUT6 (Prop_lut6_I0_O)        0.124    50.315 r  led_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.703    53.017    led_out_OBUF[0]
    P1                   OBUF (Prop_obuf_I_O)         3.515    56.533 r  led_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    56.533    led_out[0]
    P1                                                                r  led_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssSel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.327ns (56.587%)  route 1.018ns (43.413%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.464     1.235    ssSel_OBUF[2]
    U4                   OBUF (Prop_obuf_I_O)         1.109     2.345 r  ssSel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.345    ssSel[2]
    U4                                                                r  ssSel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssSel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.378ns  (logic 1.350ns (56.795%)  route 1.027ns (43.205%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.585     0.758    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I0_O)        0.045     0.803 r  ssSel_OBUF[1]_inst_i_1/O
                         net (fo=12, routed)          0.442     1.245    ssSel_OBUF[1]
    V4                   OBUF (Prop_obuf_I_O)         1.133     2.378 r  ssSel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.378    ssSel[1]
    V4                                                                r  ssSel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssSel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.375ns (56.585%)  route 1.055ns (43.415%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.544     0.717    clk_IBUF
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.762 f  ssSel_OBUF[3]_inst_i_3/O
                         net (fo=3, routed)           0.073     0.835    dc1/ff3/m_q_output
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.045     0.880 f  ssSel_OBUF[3]_inst_i_1/O
                         net (fo=10, routed)          0.438     1.318    ssSel_OBUF[3]
    U2                   OBUF (Prop_obuf_I_O)         1.113     2.431 f  ssSel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.431    ssSel[3]
    U2                                                                f  ssSel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssSel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.497ns  (logic 1.338ns (53.584%)  route 1.159ns (46.416%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.544     0.717    clk_IBUF
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.762 r  ssSel_OBUF[0]_inst_i_1/O
                         net (fo=15, routed)          0.614     1.376    ssSel_OBUF[0]
    W4                   OBUF (Prop_obuf_I_O)         1.120     2.497 r  ssSel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.497    ssSel[0]
    W4                                                                r  ssSel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.578ns  (logic 1.383ns (53.660%)  route 1.194ns (46.340%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.309     1.080    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.125 r  ssDisp_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.457    ssDisp_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.121     2.578 r  ssDisp_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.578    ssDisp[0]
    W7                                                                r  ssDisp[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.583ns  (logic 1.377ns (53.315%)  route 1.206ns (46.684%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.245     1.016    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.061 r  ssDisp_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.407     1.468    ssDisp_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.115     2.583 r  ssDisp_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.583    ssDisp[5]
    V5                                                                r  ssDisp[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.401ns (53.901%)  route 1.199ns (46.099%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 f  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.310     1.081    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.045     1.126 r  ssDisp_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.335     1.461    ssDisp_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.139     2.600 r  ssDisp_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.600    ssDisp[1]
    W6                                                                r  ssDisp[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.392ns (53.245%)  route 1.223ns (46.755%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.245     1.016    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.061 r  ssDisp_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.485    ssDisp_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.130     2.615 r  ssDisp_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.615    ssDisp[4]
    U5                                                                r  ssDisp[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.709ns  (logic 1.472ns (54.361%)  route 1.236ns (45.639%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.309     1.080    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I0_O)        0.048     1.128 r  ssDisp_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.373     1.502    ssDisp_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.207     2.709 r  ssDisp_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.709    ssDisp[2]
    U8                                                                r  ssDisp[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk
                            (clock source 'clk0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssDisp[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.479ns (53.527%)  route 1.284ns (46.473%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.172     0.172 r  clk_IBUF_inst/O
                         net (fo=57, routed)          0.554     0.727    clk_IBUF
    SLICE_X64Y26         LUT5 (Prop_lut5_I1_O)        0.045     0.772 r  ssSel_OBUF[2]_inst_i_1/O
                         net (fo=10, routed)          0.310     1.081    ssSel_OBUF[2]
    SLICE_X65Y24         LUT4 (Prop_lut4_I1_O)        0.049     1.130 r  ssDisp_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.420     1.550    ssDisp_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.212     2.763 r  ssDisp_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.763    ssDisp[3]
    V8                                                                r  ssDisp[3] (OUT)
  -------------------------------------------------------------------    -------------------





