0.6
2019.2
Nov  6 2019
21:57:16
D:/work/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/work/project_1/project_1.srcs/sim_1/new/ALU32_test.v,1615343153,verilog,,,,ALU32_test,,,,,,,,
D:/work/project_1/project_1.srcs/sources_1/new/ALU32.v,1615387100,verilog,,D:/work/project_1/project_1.srcs/sim_1/new/ALU32_test.v,,ALU32,,,,,,,,
