Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 08:22:53 2020
| Host         : LAPTOP-1LUN3BSP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[17]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.637        0.000                      0                  494        0.019        0.000                      0                  494        4.500        0.000                       0                   278  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.637        0.000                      0                  494        0.019        0.000                      0                  494        4.500        0.000                       0                   278  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/periodic_check_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.322ns  (logic 1.462ns (27.469%)  route 3.860ns (72.531%))
  Logic Levels:           7  (LUT4=1 LUT6=6)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X47Y18         FDRE                                         r  mouse_inst/MC1/periodic_check_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDRE (Prop_fdre_C_Q)         0.419     5.496 f  mouse_inst/MC1/periodic_check_cnt_reg[1]/Q
                         net (fo=2, routed)           0.821     6.317    mouse_inst/MC1/periodic_check_cnt[1]
    SLICE_X47Y20         LUT4 (Prop_lut4_I0_O)        0.299     6.616 r  mouse_inst/MC1/FSM_onehot_state[34]_i_6/O
                         net (fo=1, routed)           0.407     7.023    mouse_inst/MC1/FSM_onehot_state[34]_i_6_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I1_O)        0.124     7.147 r  mouse_inst/MC1/FSM_onehot_state[34]_i_3/O
                         net (fo=1, routed)           0.617     7.764    mouse_inst/MC1/FSM_onehot_state[34]_i_3_n_0
    SLICE_X47Y22         LUT6 (Prop_lut6_I0_O)        0.124     7.888 r  mouse_inst/MC1/FSM_onehot_state[34]_i_2/O
                         net (fo=32, routed)          0.825     8.713    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[31]_0
    SLICE_X38Y16         LUT6 (Prop_lut6_I0_O)        0.124     8.837 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_8/O
                         net (fo=1, routed)           0.423     9.261    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_8_n_0
    SLICE_X38Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.385 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_5/O
                         net (fo=1, routed)           0.424     9.808    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_5_n_0
    SLICE_X40Y14         LUT6 (Prop_lut6_I5_O)        0.124     9.932 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.343    10.276    mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_3_n_0
    SLICE_X41Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.400 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.400    mouse_inst/MC1/Inst_Ps2Interface_n_24
    SLICE_X41Y14         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.442    14.783    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X41Y14         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X41Y14         FDRE (Setup_fdre_C_D)        0.029    15.037    mouse_inst/MC1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -10.400    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.860ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.143ns  (logic 2.725ns (52.987%)  route 2.418ns (47.013%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.614     9.891    mouse_inst/MC1/gtOp
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.329    10.220 r  mouse_inst/MC1/x_pos[1]_i_1/O
                         net (fo=1, routed)           0.000    10.220    mouse_inst/MC1/x_pos[1]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[1]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.077    15.080    mouse_inst/MC1/x_pos_reg[1]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -10.220    
  -------------------------------------------------------------------
                         slack                                  4.860    

Slack (MET) :             4.867ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.140ns  (logic 2.725ns (53.018%)  route 2.415ns (46.982%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.611     9.888    mouse_inst/MC1/gtOp
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.329    10.217 r  mouse_inst/MC1/x_pos[2]_i_1/O
                         net (fo=1, routed)           0.000    10.217    mouse_inst/MC1/x_pos[2]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.081    15.084    mouse_inst/MC1/x_pos_reg[2]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -10.217    
  -------------------------------------------------------------------
                         slack                                  4.867    

Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.135ns  (logic 2.725ns (53.066%)  route 2.410ns (46.934%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 f  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.606     9.883    mouse_inst/MC1/gtOp
    SLICE_X42Y20         LUT3 (Prop_lut3_I0_O)        0.329    10.212 r  mouse_inst/MC1/x_pos[11]_i_1/O
                         net (fo=1, routed)           0.000    10.212    mouse_inst/MC1/x_pos[11]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  mouse_inst/MC1/x_pos_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.436    14.777    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  mouse_inst/MC1/x_pos_reg[11]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)        0.079    15.081    mouse_inst/MC1/x_pos_reg[11]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.212    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.878ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.126ns  (logic 2.725ns (53.160%)  route 2.401ns (46.840%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 f  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.597     9.874    mouse_inst/MC1/gtOp
    SLICE_X42Y20         LUT5 (Prop_lut5_I4_O)        0.329    10.203 r  mouse_inst/MC1/x_pos[9]_i_1/O
                         net (fo=1, routed)           0.000    10.203    mouse_inst/MC1/x_pos[9]_i_1_n_0
    SLICE_X42Y20         FDRE                                         r  mouse_inst/MC1/x_pos_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.436    14.777    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y20         FDRE                                         r  mouse_inst/MC1/x_pos_reg[9]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y20         FDRE (Setup_fdre_C_D)        0.079    15.081    mouse_inst/MC1/x_pos_reg[9]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -10.203    
  -------------------------------------------------------------------
                         slack                                  4.878    

Slack (MET) :             4.895ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 2.725ns (53.733%)  route 2.346ns (46.267%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.542     9.820    mouse_inst/MC1/gtOp
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.329    10.149 r  mouse_inst/MC1/x_pos[4]_i_1/O
                         net (fo=1, routed)           0.000    10.149    mouse_inst/MC1/x_pos[4]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.434    14.775    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[4]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.029    15.044    mouse_inst/MC1/x_pos_reg[4]
  -------------------------------------------------------------------
                         required time                         15.044    
                         arrival time                         -10.149    
  -------------------------------------------------------------------
                         slack                                  4.895    

Slack (MET) :             4.900ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 2.725ns (53.765%)  route 2.343ns (46.235%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.539     9.817    mouse_inst/MC1/gtOp
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.329    10.146 r  mouse_inst/MC1/x_pos[5]_i_1/O
                         net (fo=1, routed)           0.000    10.146    mouse_inst/MC1/x_pos[5]_i_1_n_0
    SLICE_X39Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.434    14.775    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[5]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X39Y19         FDRE (Setup_fdre_C_D)        0.031    15.046    mouse_inst/MC1/x_pos_reg[5]
  -------------------------------------------------------------------
                         required time                         15.046    
                         arrival time                         -10.146    
  -------------------------------------------------------------------
                         slack                                  4.900    

Slack (MET) :             4.942ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.063ns  (logic 2.725ns (53.824%)  route 2.338ns (46.176%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.534     9.811    mouse_inst/MC1/gtOp
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.329    10.140 r  mouse_inst/MC1/x_pos[0]_i_1/O
                         net (fo=1, routed)           0.000    10.140    mouse_inst/MC1/x_pos[0]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[0]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.079    15.082    mouse_inst/MC1/x_pos_reg[0]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.140    
  -------------------------------------------------------------------
                         slack                                  4.942    

Slack (MET) :             4.946ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.059ns  (logic 2.725ns (53.867%)  route 2.334ns (46.133%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.530     9.807    mouse_inst/MC1/gtOp
    SLICE_X42Y18         LUT5 (Prop_lut5_I3_O)        0.329    10.136 r  mouse_inst/MC1/x_pos[3]_i_1/O
                         net (fo=1, routed)           0.000    10.136    mouse_inst/MC1/x_pos[3]_i_1_n_0
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.437    14.778    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y18         FDRE                                         r  mouse_inst/MC1/x_pos_reg[3]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X42Y18         FDRE (Setup_fdre_C_D)        0.079    15.082    mouse_inst/MC1/x_pos_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.136    
  -------------------------------------------------------------------
                         slack                                  4.946    

Slack (MET) :             4.950ns  (required time - arrival time)
  Source:                 mouse_inst/MC1/x_overflow_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_pos_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.052ns  (logic 2.725ns (53.941%)  route 2.327ns (46.059%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.556     5.077    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_overflow_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y17         FDRE (Prop_fdre_C_Q)         0.419     5.496 r  mouse_inst/MC1/x_overflow_reg/Q
                         net (fo=19, routed)          1.002     6.499    mouse_inst/MC1/x_overflow
    SLICE_X41Y18         LUT3 (Prop_lut3_I1_O)        0.299     6.798 r  mouse_inst/MC1/x_pos[3]_i_6/O
                         net (fo=1, routed)           0.000     6.798    mouse_inst/MC1/x_pos[3]_i_6_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.330 r  mouse_inst/MC1/x_pos_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.330    mouse_inst/MC1/x_pos_reg[3]_i_2_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.444 r  mouse_inst/MC1/x_pos_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.444    mouse_inst/MC1/x_pos_reg[7]_i_2_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.683 r  mouse_inst/MC1/gtOp_carry_i_1/O[2]
                         net (fo=2, routed)           0.802     8.484    mouse_inst/MC1/plusOp6[10]
    SLICE_X43Y20         LUT2 (Prop_lut2_I0_O)        0.302     8.786 r  mouse_inst/MC1/gtOp_carry_i_3/O
                         net (fo=1, routed)           0.000     8.786    mouse_inst/MC1/gtOp_carry_i_3_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     9.277 r  mouse_inst/MC1/gtOp_carry/CO[1]
                         net (fo=12, routed)          0.523     9.800    mouse_inst/MC1/gtOp
    SLICE_X42Y19         LUT5 (Prop_lut5_I3_O)        0.329    10.129 r  mouse_inst/MC1/x_pos[6]_i_1/O
                         net (fo=1, routed)           0.000    10.129    mouse_inst/MC1/x_pos[6]_i_1_n_0
    SLICE_X42Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         1.436    14.777    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X42Y19         FDRE                                         r  mouse_inst/MC1/x_pos_reg[6]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X42Y19         FDRE (Setup_fdre_C_D)        0.077    15.079    mouse_inst/MC1/x_pos_reg[6]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -10.129    
  -------------------------------------------------------------------
                         slack                                  4.950    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/y_overflow_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.249%)  route 0.209ns (59.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]/Q
                         net (fo=7, routed)           0.209     1.791    mouse_inst/MC1/Inst_Ps2Interface_n_5
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/y_overflow_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.824     1.951    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/y_overflow_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.070     1.772    mouse_inst/MC1/y_overflow_reg
  -------------------------------------------------------------------
                         required time                         -1.772    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_inc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.072%)  route 0.229ns (61.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[6]/Q
                         net (fo=8, routed)           0.229     1.811    mouse_inst/MC1/p_0_in
    SLICE_X41Y16         FDRE                                         r  mouse_inst/MC1/x_inc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X41Y16         FDRE                                         r  mouse_inst/MC1/x_inc_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X41Y16         FDRE (Hold_fdre_C_D)         0.070     1.774    mouse_inst/MC1/x_inc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/tx_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/frame_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.593%)  route 0.213ns (53.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  mouse_inst/MC1/tx_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse_inst/MC1/tx_data_reg[5]/Q
                         net (fo=2, routed)           0.213     1.796    mouse_inst/MC1/Inst_Ps2Interface/Q[5]
    SLICE_X35Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.841 r  mouse_inst/MC1/Inst_Ps2Interface/frame[6]_i_1/O
                         net (fo=1, routed)           0.000     1.841    mouse_inst/MC1/Inst_Ps2Interface/frame[6]_i_1_n_0
    SLICE_X35Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.092     1.796    mouse_inst/MC1/Inst_Ps2Interface/frame_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/y_inc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.209ns (49.322%)  route 0.215ns (50.678%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[3]/Q
                         net (fo=9, routed)           0.215     1.820    mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]_0[3]
    SLICE_X37Y15         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  mouse_inst/MC1/Inst_Ps2Interface/y_inc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.865    mouse_inst/MC1/Inst_Ps2Interface_n_4
    SLICE_X37Y15         FDRE                                         r  mouse_inst/MC1/y_inc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  mouse_inst/MC1/y_inc_reg[5]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.092     1.796    mouse_inst/MC1/y_inc_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/err_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/FSM_onehot_state_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.227ns (49.765%)  route 0.229ns (50.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X33Y16         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/err_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.128     1.569 f  mouse_inst/MC1/Inst_Ps2Interface/err_reg/Q
                         net (fo=25, routed)          0.229     1.798    mouse_inst/MC1/Inst_Ps2Interface/err
    SLICE_X38Y16         LUT5 (Prop_lut5_I1_O)        0.099     1.897 r  mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state[30]_i_1/O
                         net (fo=1, routed)           0.000     1.897    mouse_inst/MC1/Inst_Ps2Interface_n_30
    SLICE_X38Y16         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.825     1.952    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X38Y16         FDRE                                         r  mouse_inst/MC1/FSM_onehot_state_reg[30]/C
                         clock pessimism             -0.249     1.703    
    SLICE_X38Y16         FDRE (Hold_fdre_C_D)         0.121     1.824    mouse_inst/MC1/FSM_onehot_state_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/tx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/frame_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.186ns (40.998%)  route 0.268ns (59.002%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  mouse_inst/MC1/tx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse_inst/MC1/tx_data_reg[7]/Q
                         net (fo=2, routed)           0.268     1.851    mouse_inst/MC1/Inst_Ps2Interface/Q[7]
    SLICE_X33Y15         LUT3 (Prop_lut3_I0_O)        0.045     1.896 r  mouse_inst/MC1/Inst_Ps2Interface/frame[8]_i_1/O
                         net (fo=1, routed)           0.000     1.896    mouse_inst/MC1/Inst_Ps2Interface/frame[8]_i_1_n_0
    SLICE_X33Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X33Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[8]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.092     1.796    mouse_inst/MC1/Inst_Ps2Interface/frame_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/y_inc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.206ns (43.635%)  route 0.266ns (56.365%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[2]/Q
                         net (fo=10, routed)          0.266     1.871    mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[7]_0[2]
    SLICE_X37Y15         LUT4 (Prop_lut4_I3_O)        0.042     1.913 r  mouse_inst/MC1/Inst_Ps2Interface/y_inc[3]_i_1/O
                         net (fo=1, routed)           0.000     1.913    mouse_inst/MC1/Inst_Ps2Interface_n_28
    SLICE_X37Y15         FDRE                                         r  mouse_inst/MC1/y_inc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y15         FDRE                                         r  mouse_inst/MC1/y_inc_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X37Y15         FDRE (Hold_fdre_C_D)         0.107     1.811    mouse_inst/MC1/y_inc_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/tx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.186ns (38.145%)  route 0.302ns (61.855%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  mouse_inst/MC1/tx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  mouse_inst/MC1/tx_data_reg[1]/Q
                         net (fo=2, routed)           0.302     1.885    mouse_inst/MC1/Inst_Ps2Interface/Q[1]
    SLICE_X34Y14         LUT3 (Prop_lut3_I0_O)        0.045     1.930 r  mouse_inst/MC1/Inst_Ps2Interface/frame[2]_i_1/O
                         net (fo=1, routed)           0.000     1.930    mouse_inst/MC1/Inst_Ps2Interface/frame[2]_i_1_n_0
    SLICE_X34Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.826     1.953    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X34Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDRE (Hold_fdre_C_D)         0.120     1.824    mouse_inst/MC1/Inst_Ps2Interface/frame_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/tx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.227ns (48.514%)  route 0.241ns (51.486%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.559     1.442    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X37Y14         FDRE                                         r  mouse_inst/MC1/tx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y14         FDRE (Prop_fdre_C_Q)         0.128     1.570 r  mouse_inst/MC1/tx_data_reg[0]/Q
                         net (fo=2, routed)           0.241     1.811    mouse_inst/MC1/Inst_Ps2Interface/Q[0]
    SLICE_X33Y14         LUT4 (Prop_lut4_I0_O)        0.099     1.910 r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.910    mouse_inst/MC1/Inst_Ps2Interface/tx_parity_i_1_n_0
    SLICE_X33Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.827     1.954    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X33Y14         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg/C
                         clock pessimism             -0.249     1.705    
    SLICE_X33Y14         FDRE (Hold_fdre_C_D)         0.091     1.796    mouse_inst/MC1/Inst_Ps2Interface/tx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mouse_inst/MC1/x_sign_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.141ns (31.973%)  route 0.300ns (68.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.558     1.441    mouse_inst/MC1/Inst_Ps2Interface/clk_IBUF_BUFG
    SLICE_X35Y15         FDRE                                         r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y15         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  mouse_inst/MC1/Inst_Ps2Interface/rx_data_reg[4]/Q
                         net (fo=10, routed)          0.300     1.882    mouse_inst/MC1/Inst_Ps2Interface_n_8
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_sign_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=277, routed)         0.824     1.951    mouse_inst/MC1/clk_IBUF_BUFG
    SLICE_X39Y17         FDRE                                         r  mouse_inst/MC1/x_sign_reg/C
                         clock pessimism             -0.249     1.702    
    SLICE_X39Y17         FDRE (Hold_fdre_C_D)         0.066     1.768    mouse_inst/MC1/x_sign_reg
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y14   mouse_inst/MC1/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y13   mouse_inst/MC1/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y14   mouse_inst/MC1/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y21   mouse_inst/MC1/Inst_Ps2Interface/delay_20us_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y20   mouse_inst/MC1/periodic_check_cnt_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   mouse_inst/MC1/periodic_check_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y18   mouse_inst/MC1/periodic_check_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y38   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y39   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y27   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y27   mouse_inst/MC1/Inst_Ps2Interface/clk_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y14   mouse_inst/MC1/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y13   mouse_inst/MC1/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y14   mouse_inst/MC1/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   mouse_inst/MC1/Inst_Ps2Interface/FSM_onehot_state_reg[15]/C



