[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of NLAS4599DFT2G production of ON SEMICONDUCTOR from the text:© Semiconductor Components Industries, LLC, 2011\nMarch, 2011 − Rev. 111 Publication Order Number:\nNLAS4599/DNLAS4599\nLow Voltage Single Supply\nSPDT Analog Switch\nThe NLAS4599 is an advanced high speed CMOS single pole −\ndouble throw analog switch fabricated with silicon gate CMOS\ntechnology. It achieves high speed propagation delays and low ON\nresistances while maintaining low power dissipation. This switch\ncontrols analog and digital voltages that may vary across the full\npower−supply range (from V CC to GND).\nThe device has been designed so the ON resistance (R ON) is much\nlower and more linear over input voltage than R ON of typical CMOS\nanalog switches.\nThe channel select input is compatible with standard CMOS outputs.\nThe channel select input structure provides protection when\nvoltages between 0 V and 5.5 V are applied, regardless of the supply\nvoltage. This input structure helps prevent device destruction caused\nby supply voltage − input/output voltage mismatch, battery backup,\nhot insertion, etc.\n•Channel Select Input Over −V oltage Tolerant to 5.5 V\n•Fast Switching and Propagation Speeds\n•Break−Before−Make Circuitry\n•Low Power Dissipation: I CC = 2 /C0109A (Max) at T A = 25 °C\n•Diode Protection Provided on Channel Select Input\n•Improved Linearity and Lower ON Resistance over Input V oltage\n•Latch−up Performance Exceeds 300 mA\n•ESD Performance: Human Body Model > 2000 V;\nMachine Model > 200 V\n•Chip Complexity: 38 FETs\n•Pb−Free Packages are AvailableU U\nCOMCHANNEL SELECT 2 X 0\n2 X 1 NO\nU\nNCNO SELECT 6 1\n2\n35\n4COM\nNC GNDV+\nFigure 1. Pin Assignment\nFigure 2. Logic SymbolFUNCTION TABLE\nSelect ON Channel\nL\nHNC\nNO\n*For additional information on our Pb −Free strategy and soldering details, please\ndownload the ON Semiconductor Soldering and Mounting Techniques\nReference Manual, SOLDERRM/D.MARKING\nDIAGRAMS\nTSOP−6\nDT SUFFIX\nCASE 318G\nSC−88\nDF SUFFIX\nCASE 419BA0 M /C0071\n/C0071\n16\nA0 = Specific Device Code\nM = Date Code\n/C0071= Pb−Free Package\n(Note: Microdot may be in either location)1A0 M /C0071\n/C0071\n11\nhttp://onsemi.com\nSee detailed ordering and shipping information in the package\ndimensions sect ion on page 9 of this data sheet.ORDERING INFORMATION\nNLAS4599\nhttp://onsemi.com\n2ABSOLUTE MAXIMUM RATINGS\nSymbol Parameter Value Unit\nVCC Positive DC Supply Voltage −0.5 to +7.0 V\nVIS Analog Input Voltage (V NO or V COM) −0.5 ≤ VIS ≤VCC /C00410.5 V\nVIN Digital Select Input Voltage −0.5 ≤ VI ≤ + 7.0 V\nIIK DC Current, Into or Out of Any Pin /C003650 mA\nPD Power Dissipation in Still Air SC −88\nTSOP−6200\n200mW\nTSTG Storage Temperature Range −65 to +150 °C\nTL Lead Temperature, 1mm from Case for 10 seconds 260 °C\nTJ Junction Temperature Under Bias 150 °C\nVESD ESD Withstand Voltage Human Body Model (Note 1)\nMachine Model (Note 2)\nCharged Device Model (Note 3)2000\n200\nN/AV\nILATCH−UP Latch−Up Performance Above V CC and Below GND at 125 °C (Note 4) /C0036300 mA\n/C0113JA Thermal Resistance SC −88\nTSOP−6333\n333°C/W\nStresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above t he\nRecommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may af fect\ndevice reliability.\n1. Tested to EIA/JESD22 −A114−A\n2. Tested to EIA/JESD22 −A115−A\n3. Tested to JESD22 −C101−A\n4. Tested to EIA/JESD78\nRECOMMENDED OPERATING CONDITIONS\nSymbol Characteristics Min Max Unit\nVCC DC Supply Voltage 2.0 5.5 V\nVIN Digital Select Input Voltage GND 5.5 V\nVIS Analog Input Voltage (NC, NO, COM) GND VCC V\nTA Operating Temperature Range −55 +125 °C\ntr, tf Input Rise or Fall Time,\nSELECT V CC = 3.3 V +  0.3 V\nVCC = 5.0 V +  0.5 V00 100\n20ns/V\nDEVICE JUNCTION TEMPERATURE VERSUS TIME\nTO 0.1% BOND FAILURES\nJunction\nTemperature /C0053C Time, Hours Time, Years\n80 1,032,200 117.8\n90 419,300 47.9\n100 178,700 20.4\n110 79,600 9.4\n120 37,000 4.2\n130 17,800 2.0\n140 8,900 1.01\n1 10 100 1000\nTIME, YEARSNORMALIZED FAILURE RATEFAILURE RATE OF PLASTIC = CERAMIC\nUNTIL INTERMETALLICS OCCUR\nFigure 3. Failure Rate vs. Time Junction Temperature\nTJ = 130 °C\nTJ = 110 °C\nTJ = 100 °C\nTJ = 90 °C\nTJ = 80 °CTJ = 120 °C\nNLAS4599\nhttp://onsemi.com\n3DC CHARACTERISTICS − Digital Section  (Voltages Referenced to GND)\nGuaranteed Limit\nSymbol Parameter Condition VCC −55 to 25 /C0053C <85 /C0053C <125 /C0053C Unit\nVIH Minimum High −Level\nInput Voltage, SelectInput2.02.53.04.55.51.51.92.1\n3.153.851.51.92.1\n3.153.851.51.92.1\n3.153.85V\nVIL Maximum Low −Level\nInput Voltage, SelectInput2.02.53.04.55.50.50.60.9\n1.351.650.50.60.9\n1.351.650.50.60.9\n1.351.65V\nIIN Maximum Input LeakageCurrent, Select Input VIN = 5.5 V or GND 5.5 +0.1 +1.0 +1.0 /C0109A\nIOFF Power Off Leakage\nCurrentVIN = 5.5 V or GND 0 /C003610 /C003610 /C003610 /C0109A\nICC Maximum Quiescent\nSupply CurrentSelect and V IS =  V CC or GND 5.5 1.0 1.0 2.0 /C0109A\nDC ELECTRICAL CHARACTERISTICS − Analog Section\nGuaranteed Limit\nSymbol Parameter Condition VCC −55 to 25 /C0053C <85 /C0053C <125 /C0053C Unit\nRON Maximum “ON”\nResistance(Figures 17 − 23)VIN = V IL or V IH\nVIS = GND to V CC\nIINI < 10.0 mA2.5\n3.04.55.58545302595503530105\n554035/C0087\nRFLAT\n(ON)ON Resistance Flatness\n(Figures 17 − 23)VIN = V IL or V IH\nIINI < 10.0 mA\nVIS = 1V, 2V, 3.5V4.5 4 4 5 /C0087\n/C0068RON\n(ON)ON Resistance Match\nBetween ChannelsVIN = V IL or V IH\nIINI < 10.0 mA\nVNO or V NC = 3.5 V4.5 2 2 3 /C0087\nINC(OFF)\nINO(OFF)NO or NC Off LeakageCurrent (Figure 9) VIN = V IL or V IH\nVNO or V NC = 1.0 V COM 4.5 V5.5 1 10 100 nA\nICOM(ON\n)COM ON Leakage\nCurrent (Figure 9)VIN = V IL or V IH\nVNO 1.0 V or 4.5 V with V NC\nfloating or\nVNO 1.0 V or 4.5 V with V NO\nfloating\nVCOM  = 1.0 V or 4.5 V5.5 1 10 100 nA\nNLAS4599\nhttp://onsemi.com\n4AC ELECTRICAL CHARACTERISTICS (Input t r = tf = 3.0 ns)\nSymbol Parameter Test ConditionsGuaranteed Max Limit\nUnitVCC VIS −55 to 25 /C0053C <85 /C0053C <125 /C0053C\n(V) (V) Min Typ* Max Min Max Min Max\ntON Turn−On Time\n(Figures 12 and 13)RL = 300  /C0087/C0044 CL = 35 pF\n(Figures 5 and 6)2.53.04.55.52.02.03.03.055222316\n11\n928211614552230252020552230252020ns\ntOFF Turn−Off Time\n(Figures 12 and 13)RL = 300  /C0087/C0044 CL = 35 pF\n(Figures 5 and 6)2.53.04.55.52.02.03.03.0111175431210\n98111115151212111115151212ns\ntBBM Minimum\nBreak−Before−Make\nTimeVIS = 3.0 V (Figure 4)\nRL = 300  /C0087/C0044 CL = 35 pF2.5\n3.04.55.52.02.03.03.0111112\n11\n6511111111ns\n*Typical Characteristics are at 25 °C.\nTypical @ 25, VCC = 5.0 V\nCIN\nCNO or CNC\nCCOM\nC(ON)Maximum Input Capacitance, Select Input\nAnalog I/O (switch off)Common I/O (switch off)Feedthrough (switch on)8\n101020pF\nADDITIONAL APPLICATION CHARACTERISTICS  (Voltages Referenced to GND Unless Noted)\nSymbol Parameter ConditionVCC\n(V)Typical\nUnit 25°C\nBW Maximum On −Channel −3dB Bandwidth or\nMinimum Frequency Response(Figure 10)VIN = 0 dBm\nVIN centered between V CC and GND\n(Figure 7)3.04.55.5 170200200 MHz\nVONL Maximum Feedthrough On Loss VIN = 0 dBm @ 100 kHz to 50 MHz\nVIN centered between V CC and GND\n(Figure 7)3.04.55.5 −3\n−3\n−3dB\nVISO Off−Channel Isolation\n(Figure 10)f = 100 kHz; V IS = 1 V RMS\nVIN centered between V CC and GND\n(Figure 7)3.04.55.5 −93\n−93\n−93dB\nQ Charge Injection Select Input to\nCommon I/O(Figure 15)VIN = VCC to GND, F IS = 20 kHz\ntr = tf = 3 ns\nRIS = 0 /C0087, CL = 1000 pF\nQ = C L * /C0068VOUT\n(Figure 8)3.0\n5.51.53.0 pC\nTHD Total Harmonic DistortionTHD + Noise(Figure 14) FIS = 20 Hz to 100 kHz, R L = Rgen = 600 /C0087,\nCL = 50 pF\nVIS = 5.0 V PP sine wave 5.5 0.1 %\nNLAS4599\nhttp://onsemi.com\n5Figure 4. t BBM (Time Break −Before−Make)OutputDUT\n300\n/C008735 pFVCC\nSwitch Select Pin90%\nOutputInputVCC\nGND\n90% of V OH\nGND\nFigure 5. t ON/tOFF50% 50%\n90% 90%\ntON tOFFVOH\nOutputInputVCC\n0 V\nFigure 6. t ON/tOFFDUT\nOpen35 pFVCC\nInput50% 50%\n10%\ntON tOFFOutputInputVCC\n0 V\n10%300 /C00870.1 /C0109F\ntBMM\nOutputVOUT\nVOL\nVOUT VOH\nVOLDUT\nOpenVCC\nInputOutput\n300\n/C008735 pFVOUT0.1 /C0109F\nNLAS4599\nhttp://onsemi.com\n6Channel switch control/s test socket is normalized. Off isolation is measured across an off channel. On loss is\nthe bandwidth of an On switch. V ISO, Bandwidth and V ONL are independent of the input signal direction.\nVISO = Off Channel Isolation = 20 Log                 for V IN at 100 kHz\nVONL = On Channel Loss = 20 Log                 for V IN at 100 kHz to 50 MHz\nBandwidth (BW) = the frequency 3 dB below V ONLOutputDUT\nInput\n50 /C008750 /C0087 GeneratorReference\nTransmitted\nFigure 7. Off Channel Isolation/On Channel Loss (BW)/Crosstalk\n(On Channel to Off Channel)/V ONL50 /C0087\n/C0466VOUT\nVIN/C0467\n/C0466VOUT\nVIN/C0467\nOffOn Off /C0068VOUTVCC\nGND\nOutputVIN\nCLDUT\nFigure 8. Charge Injection: (Q)VINOpen Output\n−55 −20LEAKAGE (nA)\nFigure 9. Switch Leakage vs. Temperature1\nINO(OFF)\nTEMPERATURE ( °C)0.01\n250.0010.1\n70 85 125ICOM(ON)\nICOM(OFF)\nVCC = 5.0 V10100\nNLAS4599\nhttp://onsemi.com\n71\n0.1\n0.013.010\n3020\n30FREQUENCY (MHz)\nFigure 10. Bandwidth and Off −Channel\nIsolationFigure 11. Phase vs. Frequency\n2.5 4.5 35\nFigure 12. t ON and t OFF vs. V CC at 25 /C0053CVCC (VOLTS)\nFigure 13. t ON and t OFF vs. TempTemperature ( °C)TIME (ns)TIME (ns)\nFigure 14. Total Harmonic Distortion\nPlus Noise vs. FrequencyFREQUENCY (kHz)\nFigure 15. Charge Injection vs. COM VoltageVCOM (V)THD + NOISE (%)\nQ (pC)\n10 1 1000.01 0.1 100\n−55 25 125 −4020\n1525\n0\n03 4 2 15tON\nVCC = 3 VVCC = 5 V2.5\n2.0\n1.5\n1.00.5\n0\n−0.5VINpp = 5.0 V\nVCC = 5.5 VVINpp = 3.0 V\nVCC = 3.6 V10\n5 tOFFtON (ns)\ntOFF (ns)1 10 2000\nVCC = 5.0 V\nTA = 25 °CPHASE (Degree)\nVCC = 4.5 V\n3.5 430\n20\n1525\n010\n5\n850.01 10 1 0.1(dB)\n−1000\nOff Isolation\nFREQUENCY (MHz)100 200−80−60−40−20Bandwidth\n(ON−RESPONSE)\nVCC = 5.0 V\nTA = 25 °C\nNLAS4599\nhttp://onsemi.com\n805101520253035404550\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.525°C\n−55°C85°C125°C85°C−55°C125°C\n0102030405060708090100\n0.0 0.5 1.0 1.5 2.0 2.525°C\n−55°C\n85°C25°C\n125°C0102030405060708090100\n0.0 0.5 1.0 1.5 2.0 2.5 3.00.0 2.0 1.0 3.0 4.0 5.0 6.0\nTemperature ( °C)\nFigure 16. I CC vs. Temp, V CC = 3 V & 5 VICC (nA)80100\n60\n40\n20\n0\nFigure 17. R ON vs. V CC, Temp = 25 /C0053CVIS (VDC)\nFigure 18. R ON vs Temp,  VCC = 2.0 VRON (/C0087)\nRON (/C0087)\nFigure 19. R ON vs. Temp,  VCC = 2.5 VVIS (VDC)\nFigure 20. R ON  vs. Temp, V CC = 3.0 VVIS (VDC)\nRON (/C0087)RON (/C0087)−40 60 80 20 0 100−20 120VCC = 2.0 V\nVCC = 2.5 V\nVCC = 3.0 V\nVCC = 4.0 V\nVCC = 5.5 VVCC = 3.0 V\nVCC = 5.0 V10\n1\n0.1100\n0.01\n0.001\n0.0001\n0.00001\nFigure 21. R ON vs. Temp,  VCC = 4.5 VVIS (VDC)\n051015202530\n0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5RON (/C0087)\nVIS (VDC)25°C\n−55°C125°C\n85°C\nNLAS4599\nhttp://onsemi.com\n9Figure 22. R ON vs. Temp,  VCC = 5.0 V Figure 23. R ON vs. Temp,  VCC = 5.5 V20\n15RON (/C0087)\n1025\nVIS (VDC)5\n00.0 2.0 1.5 1.0 0.5 2.5 3.0 3.5 4.0 4.5 5.025°C\n85°C125°C\n−55°C20\n15RON (/C0087)\n1025\nVIS (VDC)5\n00.0 2.0 1.5 1.0 0.5 2.5 3.0 3.5 4.0 4.5 5.0 5.525°C\n85°C125°C\n−55°C\nORDERING INFORMATION\nDeviceDevice Nomenclature\nPackage Shipping†Circuit\nIndicator TechnologyDevice\nFunction Suffix\nNLAS4599DFT2 NL AS DF T2 SC−88 3000 / Tape & Reel\nNLAS4599DFT2G NL AS DF T2G SC−88\n(Pb−Free)3000 / Tape & Reel\nNLAS4599DTT1 NL AS DT T1 TSOP−6 3000 / Tape & Reel\nNLAS4599DTT1G NL AS DT T1G TSOP−6\n(Pb−Free)3000 / Tape & Reel\nNLVAS4599DFT2 NL AS DF T2 SC−88 3000 / Tape & Reel\nNLVAS4599DFT2G NL AS DF T2G SC−88\n(Pb−Free)3000 / Tape & Reel\nNLVAS4599DTT1G NL AS DT T1G TSOP−6\n(Pb−Free)3000 / Tape & Reel\n†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging\nSpecifications Brochure, BRD8011/D.\nÉÉÉÉTSOP−6\nCASE 318G −02\nISSUE V\nDATE 12 JUN 2012SCALE 2:1\nSTYLE 1:\nPIN 1. DRAIN\n2. DRAIN3. GATE\n4. SOURCE\n5. DRAIN6. DRAIN234 5 6D\n1\nebE1\nA1A0.05NOTES:\n1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.2. CONTROLLING DIMENSION: MILLIMETERS.3. MAXIMUM LEAD THICKNESS INCLUDES LEAD FINISH. MINIMUM\nLEAD THICKNESS IS THE MINIMUM THICKNESS OF BASE MATERIAL.\n4. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,\nPROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRUSIONS, ORGATE BURRS SHALL NOT EXCEED 0.15 PER SIDE. DIMENSIONS DAND E1 ARE DETERMINED AT DATUM H.\n5. PIN ONE INDICATOR MUST BE LOCATED IN THE INDICATED ZONE.\nc\nSTYLE 2:\nPIN 1. EMITTER 2\n2. BASE 13. COLLECTOR 1\n4. EMITTER 1\n5. BASE 26. COLLECTOR 2STYLE 3:\nPIN 1. ENABLE\n2. N/C3. R BOOST\n4. Vz\n5. V in6. V outSTYLE 4:\nPIN 1. N/C\n2. V in3. NOT USED\n4. GROUND\n5. ENABLE6. LOAD\nXXX M /C0071\n/C0071\nXXX = Specific Device Code\nA =Assembly Location\nY = YearW = Work Week\n/C0071 = Pb−Free PackageSTYLE 5:\nPIN 1. EMITTER 2\n2. BASE 23. COLLECTOR 1\n4. EMITTER 1\n5. BASE 16. COLLECTOR 2STYLE 6:\nPIN 1. COLLECTOR\n2. COLLECTOR3. BASE\n4. EMITTER\n5. COLLECTOR6. COLLECTOR\nSTYLE 7:\nPIN 1. COLLECTOR\n2. COLLECTOR3. BASE\n4. N/C\n5. COLLECTOR6. EMITTERSTYLE 8:\nPIN 1. Vbus\n2. D(in)3. D(in)+\n4. D(out)+\n5. D(out)6. GND\nGENERIC\nMARKING DIAGRAM*STYLE 9:\nPIN 1. LOW VOLTAGE GATE\n2. DRAIN3. SOURCE\n4. DRAIN\n5. DRAIN6. HIGH VOLTAGE GATESTYLE 10:\nPIN 1. D(OUT)+\n2. GND3. D(OUT) −\n4. D(IN)−\n5. VBUS6. D(IN)+1\n1\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*STYLE 11:\nPIN 1. SOURCE 1\n2. DRAIN 23. DRAIN 2\n4. SOURCE 2\n5. GATE 16. DRAIN 1/GATE 2STYLE 12:\nPIN 1. I/O\n2. GROUND3. I/O\n4. I/O\n5. VCC6. I/O\n*This information is generic. Please refer to device data sheet\nfor actual part marking. Pb −Free indicator, “G” or microdot “\n/C0071”, may or may not be present.XXXAYW /C0071\n/C0071\n1\nSTANDARD IC\nXXX = Specific Device Code\nM = Date Code\n/C0071 = Pb−Free PackageDIM\nAMIN NOM MAXMILLIMETERS\n0.90 1.00 1.10\nA1 0.01 0.06 0.10\nb 0.25 0.38 0.50\nc 0.10 0.18 0.26\nD 2.90 3.00 3.10\nE 2.50 2.75 3.00\ne 0.85 0.95 1.05\nL 0.20 0.40 0.60\n0.25 BSC L2\n− 0° 10°\nSTYLE 13:\nPIN 1. GATE 1\n2. SOURCE 23. GATE 2\n4. DRAIN 2\n5. SOURCE 16. DRAIN 1STYLE 14:\nPIN 1. ANODE\n2. SOURCE3. GATE\n4. CATHODE/DRAIN\n5. CATHODE/DRAIN6. CATHODE/DRAINSTYLE 15:\nPIN 1. ANODE\n2. SOURCE3. GATE\n4. DRAIN\n5. N/C6. CATHODE1.30 1.50 1.70 E1E\nRECOMMENDEDNOTE 5L\nCMH\nL2\nSEATING\nPLANEGAUGE\nPLANE\nDETAIL Z\nDETAIL Z\n0.606X\n3.200.956X\n0.95\nPITCH\nDIMENSIONS: MILLIMETERSM\nSTYLE 16:\nPIN 1. ANODE/CATHODE\n2. BASE3. EMITTER\n4. COLLECTOR\n5. ANODE6. CATHODESTYLE 17:\nPIN 1. EMITTER\n2. BASE3. ANODE/CATHODE\n4. ANODE\n5. CATHODE6. COLLECTORMECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB14888C DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 1 TSOP−6\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSC−88/SC70 −6/SOT−363\nCASE 419B −02\nISSUE Y\nDATE 11 DEC 2012 SCALE 2:1\nNOTES:\n1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.2. CONTROLLING DIMENSION: MILLIMETERS.3. DIMENSIONS D AND E1 DO NOT INCLUDE MOLD FLASH,\nPROTRUSIONS, OR GATE BURRS. MOLD FLASH, PROTRU-SIONS, OR GATE BURRS SHALL NOT EXCEED 0.20 PER END.\n4. DIMENSIONS D AND E1 AT THE OUTERMOST EXTREMES OF\nTHE PLASTIC BODY AND DATUM H.\n5. DATUMS A AND B ARE DETERMINED AT DATUM H.6. DIMENSIONS b AND c APPLY TO THE FLAT SECTION OF THE\nLEAD BETWEEN 0.08 AND 0.15 FROM THE TIP.\n7. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION.\nALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 TOTAL INEXCESS OF DIMENSION b AT MAXIMUM  MATERIAL CONDI-TION. THE DAMBAR CANNOT BE LOCATED ON THE LOWERRADIUS OF THE FOOT.\nC ddd M12 3\nA1A\nc65 4\nE\nb6X\nXXXM /C0071\n/C0071\nXXX = Specific Device Code\nM = Date Code*\n/C0071 = Pb−Free PackageGENERIC\nMARKING DIAGRAM*\n16\nSTYLES ON PAGE 21\nDIM MIN NOM MAXMILLIMETERS\nA−−− −−− 1.10\nA1 0.00 −−− 0.10\ndddb 0.15 0.20 0.25\nC 0.08 0.15 0.22\nD 1.80 2.00 2.20−−− −−− 0.043\n0.000 −−− 0.004\n0.006 0.008 0.010\n0.003 0.006 0.009\n0.070 0.078 0.086MIN NOM MAXINCHES\n0.10 0.004E1 1.15 1.25 1.35\ne 0.65 BSC\nL 0.26 0.36 0.462.00 2.10 2.20\n0.045 0.049 0.053\n0.026 BSC\n0.010 0.014 0.0180.078 0.082 0.086\n(Note: Microdot may be in either location)\n*Date Code orientation and/or position may\nvary depending upon manufacturing location.\n*For additional information on our Pb −Free strategy and soldering\ndetails, please download the ON Semiconductor Soldering and\nMounting Techniques Reference Manual, SOLDERRM/D.SOLDERING FOOTPRINT*\n0.650.666X\nDIMENSIONS: MILLIMETERS0.30\nPITCH2.506XRECOMMENDEDTOP VIEW\nSIDE VIEW END VIEWbbb H\nB\nSEATING\nPLANEDETAIL AEA2 0.70 0.90 1.00 0.027 0.035 0.039\nL2 0.15 BSC 0.006 BSC\naaa 0.15 0.006\nbbb 0.30 0.012\nccc 0.10 0.004A-B Daaa C\n2X 3 TIPSDE1D\neA\n2Xaaa HD2X\nD\nLPLANE\nDETAIL AH\nGAGE\nL2\nCccc CA2\n6X\n*This information is generic. Please refer to\ndevice data sheet for actual part marking.\nPb−Free indicator , “G” or microdot “ /C0071”, may\nor may not be present. Some products maynot follow the Generic Marking.MECHANICAL CASE OUTLINE\nPACKAGE DIMENSIONS\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42985B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 1 OF 2 SC−88/SC70 −6/SOT−363\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nSTYLE 1:\nPIN 1. EMITTER 2\n 2. BASE 2 3. COLLECTOR 1\n 4. EMITTER 1\n 5. BASE 1 6. COLLECTOR 2STYLE 3:\nCANCELLEDSTYLE 2:\nCANCELLEDSTYLE 4:\nPIN 1. CATHODE\n 2. CATHODE 3. COLLECTOR\n 4. EMITTER\n 5. BASE 6. ANODESTYLE 5:\nPIN 1. ANODE\n 2. ANODE 3. COLLECTOR\n 4. EMITTER\n 5. BASE 6. CATHODESTYLE 6:\nPIN 1. ANODE 2\n 2. N/C 3. CATHODE 1\n 4. ANODE 1\n 5. N/C 6. CATHODE 2\nSTYLE 7:\nPIN 1. SOURCE 2\n 2. DRAIN 2 3. GATE 1\n 4. SOURCE 1\n 5. DRAIN 1 6. GATE 2STYLE 8:\nCANCELLEDSTYLE 11:\nPIN 1. CATHODE 2\n 2. CATHODE 2 3. ANODE 1\n 4. CATHODE 1\n 5. CATHODE 1 6. ANODE 2STYLE 9:\nPIN 1. EMITTER 2\n 2. EMITTER 1 3. COLLECTOR 1\n 4. BASE 1\n 5. BASE 2 6. COLLECTOR 2STYLE 10:\nPIN 1. SOURCE 2\n 2. SOURCE 1 3. GATE 1\n 4. DRAIN 1\n 5. DRAIN 2 6. GATE 2STYLE 12:\nPIN 1. ANODE 2\n 2. ANODE 2 3. CATHODE 1\n 4. ANODE 1\n 5. ANODE 1 6. CATHODE 2\nSTYLE 13:\nPIN 1. ANODE\n 2. N/C 3. COLLECTOR\n 4. EMITTER\n 5. BASE 6. CATHODESTYLE 14:\nPIN 1. VREF\n 2. GND 3. GND\n 4. IOUT\n 5. VEN 6. VCCSTYLE 15:\nPIN 1. ANODE 1\n 2. ANODE 2 3. ANODE 3\n 4. CATHODE 3\n 5. CATHODE 2 6. CATHODE 1STYLE 17:\nPIN 1. BASE 1\n 2. EMITTER 1 3. COLLECTOR 2\n 4. BASE 2\n 5. EMITTER 2 6. COLLECTOR 1STYLE 16:\nPIN 1. BASE 1\n 2. EMITTER 2 3. COLLECTOR 2\n 4. BASE 2\n 5. EMITTER 1 6. COLLECTOR 1STYLE 18:\nPIN 1. VIN1\n 2. VCC 3. VOUT2\n 4. VIN2\n 5. GND 6. VOUT1\nSTYLE 19:\nPIN 1. I OUT\n 2. GND 3. GND\n 4. V CC\n 5. V EN 6. V REFSTYLE 20:\nPIN 1. COLLECTOR\n 2. COLLECTOR 3. BASE\n 4. EMITTER\n 5. COLLECTOR 6. COLLECTORSTYLE 22:\nPIN 1. D1 (i)\n 2. GND 3. D2 (i)\n 4. D2 (c)\n 5. VBUS 6. D1 (c)STYLE 21:\nPIN 1. ANODE 1\n 2. N/C 3. ANODE 2\n 4. CATHODE 2\n 5. N/C\n 6. CATHODE 1STYLE 23:\nPIN 1.  Vn\n 2. CH1 3. Vp\n 4. N/C\n 5. CH2 6. N/CSTYLE 24:\nPIN 1. CATHODE\n 2. ANODE 3. CATHODE\n 4. CATHODE\n 5. CATHODE 6. CATHODE\nSTYLE 25:\nPIN 1. BASE 1\n 2. CATHODE 3. COLLECTOR 2\n 4. BASE 2\n 5. EMITTER 6. COLLECTOR 1STYLE 26:\nPIN 1. SOURCE 1\n 2. GATE 1 3. DRAIN 2\n 4. SOURCE 2\n 5. GATE 2 6. DRAIN 1STYLE 27:\nPIN 1. BASE 2\n 2. BASE 1 3. COLLECTOR 1\n 4. EMITTER 1\n 5. EMITTER 2 6. COLLECTOR 2STYLE 28:\nPIN 1. DRAIN\n 2. DRAIN 3. GATE\n 4. SOURCE\n 5. DRAIN 6. DRAINSTYLE 29:\nPIN 1. ANODE\n 2. ANODE 3. COLLECTOR\n 4. EMITTER\n 5. BASE/ANODE 6. CATHODESC−88/SC70 −6/SOT−363\nCASE 419B −02\nISSUE Y\nDATE 11 DEC 2012\nSTYLE 30:\nPIN 1. SOURCE 1\n 2. DRAIN 2 3. DRAIN 2\n 4. SOURCE 2\n 5. GATE 1 6. DRAIN 1\nNote: Please refer to datasheet for\nstyle callout. If style type is not called\nout in the datasheet refer to the devicedatasheet pinout or pin assignment.\nON Semiconductor and          are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiari es in the United States and/or other countries.\nON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no wa rranty, representation or guarantee regarding\nthe suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the a pplication or use of any product or circuit, and specifically\ndisclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor do es not convey any license under its patent rights nor the\nrights of others.\n98ASB42985B DOCUMENT NUMBER:\nDESCRIPTION:Electronic versions are uncontrolled except when accessed directly from the Document Repository.\nPrinted  versions are uncontrolled  except  when stamped  “CONTROLLED COPY” in red.\nPAGE 2 OF 2 SC−88/SC70 −6/SOT−363\n© Semiconductor Components Industries, LLC, 2019 www.onsemi.com\nonsemi ,  , and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC  dba “ onsemi ” or its af filiates\nand/or subsidiaries in the United States and/or other countries. onsemi  owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property.\nA listing of onsemi ’s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent −Marking.pdf . onsemi  reserves the right to make changes at any time to any\nproducts or information herein, without notice. The information herein is provided “as −is” and onsemi  makes no warranty, representation or guarantee regarding the accuracy of the\ninformation, product features, availability, functionality, or suitability of its products for any particular purpose, nor does  onsemi  assume any liability arising out of the application or use\nof any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequentia l or incidental damages. Buyer is responsible for its products\nand applications using onsemi  products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or a pplications information\nprovided by onsemi . “Typical” parameters which may be provided in onsemi  data sheets and/or specifications can and do vary in different applications and actual performance may\nvary over time. All operating parameters, including “Typicals” must be validated for each customer application by customer’s te chnical experts. onsemi  does not convey any license\nunder any of its intellectual property rights nor the rights of others. onsemi  products are not designed, intended, or authorized for use as a critical component in life support systems\nor any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any de vices intended for implantation in the human body. Should\nBuyer purchase or use onsemi  products for any such unintended or unauthorized application, Buyer shall indemnify and hold onsemi  and its of ficers, employees, subsidiaries, affiliates,\nand distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, direct ly or indirectly, any claim of personal injury or death\nassociated with such unintended or unauthorized use, even if such claim alleges that onsemi  was negligent regarding the design or manufacture of the part. onsemi  is an Equal\nOpportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in a ny manner.\nPUBLICATION ORDERING INFORMATION\nTECHNICAL SUPPORT\nNorth American Technical Support:\nVoice Mail: 1 800 −282−9855 Toll Free USA/Canada\nPhone: 011 421 33 790 2910LITERATURE FULFILLMENT :\nEmail Requests to:  orderlit@onsemi.com\nonsemi Website:  www.onsemi.comEurope, Middle East and Africa Technical Support:\nPhone: 00421 33 790 2910\nFor additional information, please contact your local Sales Representative\n◊\n'}]
!==============================================================================!
### Component Summary: NLAS4599DFT2G

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Positive DC Supply Voltage (VCC): -0.5 to +7.0 V
  - Recommended Operating Voltage (VCC): 2.0 to 5.5 V
  - Analog Input Voltage (VNO or VCOM): -0.5 to VCC - 0.5 V
  - Digital Select Input Voltage (VIN): -0.5 to +7.0 V

- **Current Ratings:**
  - DC Current into or out of any pin (IIK): ±650 mA
  - Maximum Quiescent Supply Current (ICC): 2.0 mA (max) at VCC = 5.5 V

- **Power Consumption:**
  - Power Dissipation in Still Air (PD): 200 mW (for SC-88 package)

- **Operating Temperature Range:**
  - Storage Temperature Range (TSTG): -65 to +150 °C
  - Operating Temperature Range (TA): -55 to +125 °C

- **Package Type:**
  - Available in SC-88 (DF suffix) and TSOP-6 (DT suffix)

- **Special Features or Notes:**
  - Low ON resistance (RON) and improved linearity over input voltage.
  - Fast switching and propagation speeds with break-before-make circuitry.
  - Over-voltage tolerant channel select input (up to 5.5 V).
  - ESD performance: Human Body Model > 2000 V; Machine Model > 200 V.
  - Latch-up performance exceeds 300 mA.
  - Moisture Sensitive Level: MSL 1 (JEDEC J-STD-020E).

### Description of the Component:

The **NLAS4599** is a low voltage single supply single pole-double throw (SPDT) analog switch designed using advanced high-speed CMOS technology. Its primary function is to control analog and digital signals, allowing for the switching of these signals between two outputs (NO and NC) based on a select input. The device is optimized for low power dissipation while providing high-speed operation and low ON resistance, making it suitable for various applications.

### Typical Applications:

The NLAS4599 is commonly used in applications such as:

- **Signal Routing:** It can be used to switch between different signal paths in audio and video applications.
- **Data Acquisition Systems:** The switch can route signals from sensors to processing units.
- **Multiplexing:** It is suitable for multiplexing applications where multiple signals need to be routed to a single output.
- **Battery-Powered Devices:** Due to its low power consumption, it is ideal for portable and battery-operated devices.
- **Communication Systems:** The switch can be used in RF applications for signal routing and switching.

This component is particularly valuable in scenarios where low power, high speed, and reliability are critical.