// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/18/2020 02:41:22"

// 
// Device: Altera EP2C5F256C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MEM_TEST (
	ANOTHERPC,
	PC,
	CLEAR,
	DO_UPDATE,
	CLOCK,
	OUT);
output 	[7:0] ANOTHERPC;
output 	[31:0] PC;
input 	CLEAR;
input 	DO_UPDATE;
input 	CLOCK;
output 	[31:0] OUT;

// Design Ports Information
// ANOTHERPC[7]	=>  Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[6]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[5]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[4]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[3]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[2]	=>  Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[1]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ANOTHERPC[0]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[31]	=>  Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[30]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[29]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[28]	=>  Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[27]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[26]	=>  Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[25]	=>  Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[24]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[23]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[22]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[21]	=>  Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[20]	=>  Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[19]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[18]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[17]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[16]	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[15]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[14]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[13]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[12]	=>  Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[11]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[10]	=>  Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[9]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[8]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[7]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[6]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[5]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[4]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[3]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[2]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[1]	=>  Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PC[0]	=>  Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[31]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[30]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[29]	=>  Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[28]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[27]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[26]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[25]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[24]	=>  Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[23]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[22]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[21]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[20]	=>  Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[19]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[18]	=>  Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[17]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[16]	=>  Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[15]	=>  Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[14]	=>  Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[13]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[12]	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[11]	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[10]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[9]	=>  Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[8]	=>  Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[7]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[6]	=>  Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[5]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[4]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[3]	=>  Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[2]	=>  Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[1]	=>  Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// OUT[0]	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLEAR	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// DO_UPDATE	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \CLOCK~combout ;
wire \CLOCK~clkctrl_outclk ;
wire \inst2|inst|dffs[3]~29_combout ;
wire \CLEAR~combout ;
wire \DO_UPDATE~combout ;
wire \inst2|inst|dffs[3]~30 ;
wire \inst2|inst|dffs[4]~32 ;
wire \inst2|inst|dffs[5]~33_combout ;
wire \inst2|inst|dffs[5]~34 ;
wire \inst2|inst|dffs[6]~36 ;
wire \inst2|inst|dffs[7]~38 ;
wire \inst2|inst|dffs[8]~39_combout ;
wire \inst2|inst|dffs[8]~40 ;
wire \inst2|inst|dffs[9]~41_combout ;
wire \inst2|inst|dffs[7]~37_combout ;
wire \inst2|inst|dffs[6]~35_combout ;
wire \inst2|inst|dffs[4]~31_combout ;
wire \inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0_combout ;
wire \inst2|inst|dffs[9]~42 ;
wire \inst2|inst|dffs[10]~43_combout ;
wire \inst2|inst|dffs[10]~44 ;
wire \inst2|inst|dffs[11]~46 ;
wire \inst2|inst|dffs[12]~47_combout ;
wire \inst2|inst|dffs[12]~48 ;
wire \inst2|inst|dffs[13]~50 ;
wire \inst2|inst|dffs[14]~51_combout ;
wire \inst2|inst|dffs[14]~52 ;
wire \inst2|inst|dffs[15]~53_combout ;
wire \inst2|inst|dffs[15]~54 ;
wire \inst2|inst|dffs[16]~55_combout ;
wire \inst2|inst|dffs[16]~56 ;
wire \inst2|inst|dffs[17]~57_combout ;
wire \inst2|inst|dffs[17]~58 ;
wire \inst2|inst|dffs[18]~59_combout ;
wire \inst2|inst|dffs[18]~60 ;
wire \inst2|inst|dffs[19]~61_combout ;
wire \inst2|inst|dffs[19]~62 ;
wire \inst2|inst|dffs[20]~64 ;
wire \inst2|inst|dffs[21]~65_combout ;
wire \inst2|inst|dffs[21]~66 ;
wire \inst2|inst|dffs[22]~68 ;
wire \inst2|inst|dffs[23]~70 ;
wire \inst2|inst|dffs[24]~71_combout ;
wire \inst2|inst|dffs[24]~72 ;
wire \inst2|inst|dffs[25]~74 ;
wire \inst2|inst|dffs[26]~75_combout ;
wire \inst2|inst|dffs[26]~76 ;
wire \inst2|inst|dffs[27]~78 ;
wire \inst2|inst|dffs[28]~79_combout ;
wire \inst2|inst|dffs[28]~80 ;
wire \inst2|inst|dffs[29]~82 ;
wire \inst2|inst|dffs[30]~83_combout ;
wire \inst2|inst|dffs[30]~84 ;
wire \inst2|inst|dffs[31]~85_combout ;
wire \inst2|inst|dffs[29]~81_combout ;
wire \inst2|inst|dffs[27]~77_combout ;
wire \inst2|inst|dffs[25]~73_combout ;
wire \inst2|inst|dffs[23]~69_combout ;
wire \inst2|inst|dffs[22]~67_combout ;
wire \inst2|inst|dffs[20]~63_combout ;
wire \inst2|inst|dffs[13]~49_combout ;
wire \inst2|inst|dffs[11]~45_combout ;
wire [31:0] \inst2|inst|dffs ;
wire [31:0] \inst|altsyncram_component|auto_generated|q_a ;

wire [17:0] \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [13:0] \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \inst|altsyncram_component|auto_generated|q_a [14] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [15] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [16] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [17] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [18] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \inst|altsyncram_component|auto_generated|q_a [19] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \inst|altsyncram_component|auto_generated|q_a [20] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \inst|altsyncram_component|auto_generated|q_a [21] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \inst|altsyncram_component|auto_generated|q_a [22] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \inst|altsyncram_component|auto_generated|q_a [23] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \inst|altsyncram_component|auto_generated|q_a [24] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \inst|altsyncram_component|auto_generated|q_a [25] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \inst|altsyncram_component|auto_generated|q_a [26] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \inst|altsyncram_component|auto_generated|q_a [27] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \inst|altsyncram_component|auto_generated|q_a [28] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \inst|altsyncram_component|auto_generated|q_a [29] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \inst|altsyncram_component|auto_generated|q_a [30] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \inst|altsyncram_component|auto_generated|q_a [31] = \inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \inst|altsyncram_component|auto_generated|q_a [0] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \inst|altsyncram_component|auto_generated|q_a [1] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \inst|altsyncram_component|auto_generated|q_a [2] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \inst|altsyncram_component|auto_generated|q_a [3] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \inst|altsyncram_component|auto_generated|q_a [4] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \inst|altsyncram_component|auto_generated|q_a [5] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \inst|altsyncram_component|auto_generated|q_a [6] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \inst|altsyncram_component|auto_generated|q_a [7] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \inst|altsyncram_component|auto_generated|q_a [8] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \inst|altsyncram_component|auto_generated|q_a [9] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \inst|altsyncram_component|auto_generated|q_a [10] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \inst|altsyncram_component|auto_generated|q_a [11] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \inst|altsyncram_component|auto_generated|q_a [12] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \inst|altsyncram_component|auto_generated|q_a [13] = \inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

// Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK));
// synopsys translate_off
defparam \CLOCK~I .input_async_reset = "none";
defparam \CLOCK~I .input_power_up = "low";
defparam \CLOCK~I .input_register_mode = "none";
defparam \CLOCK~I .input_sync_reset = "none";
defparam \CLOCK~I .oe_async_reset = "none";
defparam \CLOCK~I .oe_power_up = "low";
defparam \CLOCK~I .oe_register_mode = "none";
defparam \CLOCK~I .oe_sync_reset = "none";
defparam \CLOCK~I .operation_mode = "input";
defparam \CLOCK~I .output_async_reset = "none";
defparam \CLOCK~I .output_power_up = "low";
defparam \CLOCK~I .output_register_mode = "none";
defparam \CLOCK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK~clkctrl .clock_type = "global clock";
defparam \CLOCK~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N4
cycloneii_lcell_comb \inst2|inst|dffs[3]~29 (
// Equation(s):
// \inst2|inst|dffs[3]~29_combout  = (\inst2|inst|dffs [2] & (\inst2|inst|dffs [3] $ (VCC))) # (!\inst2|inst|dffs [2] & (\inst2|inst|dffs [3] & VCC))
// \inst2|inst|dffs[3]~30  = CARRY((\inst2|inst|dffs [2] & \inst2|inst|dffs [3]))

	.dataa(\inst2|inst|dffs [2]),
	.datab(\inst2|inst|dffs [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\inst2|inst|dffs[3]~29_combout ),
	.cout(\inst2|inst|dffs[3]~30 ));
// synopsys translate_off
defparam \inst2|inst|dffs[3]~29 .lut_mask = 16'h6688;
defparam \inst2|inst|dffs[3]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLEAR~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLEAR~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLEAR));
// synopsys translate_off
defparam \CLEAR~I .input_async_reset = "none";
defparam \CLEAR~I .input_power_up = "low";
defparam \CLEAR~I .input_register_mode = "none";
defparam \CLEAR~I .input_sync_reset = "none";
defparam \CLEAR~I .oe_async_reset = "none";
defparam \CLEAR~I .oe_power_up = "low";
defparam \CLEAR~I .oe_register_mode = "none";
defparam \CLEAR~I .oe_sync_reset = "none";
defparam \CLEAR~I .operation_mode = "input";
defparam \CLEAR~I .output_async_reset = "none";
defparam \CLEAR~I .output_power_up = "low";
defparam \CLEAR~I .output_register_mode = "none";
defparam \CLEAR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \DO_UPDATE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\DO_UPDATE~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(DO_UPDATE));
// synopsys translate_off
defparam \DO_UPDATE~I .input_async_reset = "none";
defparam \DO_UPDATE~I .input_power_up = "low";
defparam \DO_UPDATE~I .input_register_mode = "none";
defparam \DO_UPDATE~I .input_sync_reset = "none";
defparam \DO_UPDATE~I .oe_async_reset = "none";
defparam \DO_UPDATE~I .oe_power_up = "low";
defparam \DO_UPDATE~I .oe_register_mode = "none";
defparam \DO_UPDATE~I .oe_sync_reset = "none";
defparam \DO_UPDATE~I .operation_mode = "input";
defparam \DO_UPDATE~I .output_async_reset = "none";
defparam \DO_UPDATE~I .output_power_up = "low";
defparam \DO_UPDATE~I .output_register_mode = "none";
defparam \DO_UPDATE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X18_Y2_N5
cycloneii_lcell_ff \inst2|inst|dffs[3] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[3]~29_combout ),
	.sdata(\inst2|inst|dffs [3]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [3]));

// Location: LCCOMB_X18_Y2_N6
cycloneii_lcell_comb \inst2|inst|dffs[4]~31 (
// Equation(s):
// \inst2|inst|dffs[4]~31_combout  = (\inst2|inst|dffs [4] & (!\inst2|inst|dffs[3]~30 )) # (!\inst2|inst|dffs [4] & ((\inst2|inst|dffs[3]~30 ) # (GND)))
// \inst2|inst|dffs[4]~32  = CARRY((!\inst2|inst|dffs[3]~30 ) # (!\inst2|inst|dffs [4]))

	.dataa(\inst2|inst|dffs [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[3]~30 ),
	.combout(\inst2|inst|dffs[4]~31_combout ),
	.cout(\inst2|inst|dffs[4]~32 ));
// synopsys translate_off
defparam \inst2|inst|dffs[4]~31 .lut_mask = 16'h5A5F;
defparam \inst2|inst|dffs[4]~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N8
cycloneii_lcell_comb \inst2|inst|dffs[5]~33 (
// Equation(s):
// \inst2|inst|dffs[5]~33_combout  = (\inst2|inst|dffs [5] & (\inst2|inst|dffs[4]~32  $ (GND))) # (!\inst2|inst|dffs [5] & (!\inst2|inst|dffs[4]~32  & VCC))
// \inst2|inst|dffs[5]~34  = CARRY((\inst2|inst|dffs [5] & !\inst2|inst|dffs[4]~32 ))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[4]~32 ),
	.combout(\inst2|inst|dffs[5]~33_combout ),
	.cout(\inst2|inst|dffs[5]~34 ));
// synopsys translate_off
defparam \inst2|inst|dffs[5]~33 .lut_mask = 16'hC30C;
defparam \inst2|inst|dffs[5]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N9
cycloneii_lcell_ff \inst2|inst|dffs[5] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[5]~33_combout ),
	.sdata(\inst2|inst|dffs [5]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [5]));

// Location: LCCOMB_X18_Y2_N10
cycloneii_lcell_comb \inst2|inst|dffs[6]~35 (
// Equation(s):
// \inst2|inst|dffs[6]~35_combout  = (\inst2|inst|dffs [6] & (!\inst2|inst|dffs[5]~34 )) # (!\inst2|inst|dffs [6] & ((\inst2|inst|dffs[5]~34 ) # (GND)))
// \inst2|inst|dffs[6]~36  = CARRY((!\inst2|inst|dffs[5]~34 ) # (!\inst2|inst|dffs [6]))

	.dataa(\inst2|inst|dffs [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[5]~34 ),
	.combout(\inst2|inst|dffs[6]~35_combout ),
	.cout(\inst2|inst|dffs[6]~36 ));
// synopsys translate_off
defparam \inst2|inst|dffs[6]~35 .lut_mask = 16'h5A5F;
defparam \inst2|inst|dffs[6]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N12
cycloneii_lcell_comb \inst2|inst|dffs[7]~37 (
// Equation(s):
// \inst2|inst|dffs[7]~37_combout  = (\inst2|inst|dffs [7] & (\inst2|inst|dffs[6]~36  $ (GND))) # (!\inst2|inst|dffs [7] & (!\inst2|inst|dffs[6]~36  & VCC))
// \inst2|inst|dffs[7]~38  = CARRY((\inst2|inst|dffs [7] & !\inst2|inst|dffs[6]~36 ))

	.dataa(\inst2|inst|dffs [7]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[6]~36 ),
	.combout(\inst2|inst|dffs[7]~37_combout ),
	.cout(\inst2|inst|dffs[7]~38 ));
// synopsys translate_off
defparam \inst2|inst|dffs[7]~37 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[7]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N14
cycloneii_lcell_comb \inst2|inst|dffs[8]~39 (
// Equation(s):
// \inst2|inst|dffs[8]~39_combout  = (\inst2|inst|dffs [8] & (!\inst2|inst|dffs[7]~38 )) # (!\inst2|inst|dffs [8] & ((\inst2|inst|dffs[7]~38 ) # (GND)))
// \inst2|inst|dffs[8]~40  = CARRY((!\inst2|inst|dffs[7]~38 ) # (!\inst2|inst|dffs [8]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[7]~38 ),
	.combout(\inst2|inst|dffs[8]~39_combout ),
	.cout(\inst2|inst|dffs[8]~40 ));
// synopsys translate_off
defparam \inst2|inst|dffs[8]~39 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[8]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N15
cycloneii_lcell_ff \inst2|inst|dffs[8] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[8]~39_combout ),
	.sdata(\inst2|inst|dffs [8]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [8]));

// Location: LCCOMB_X18_Y2_N16
cycloneii_lcell_comb \inst2|inst|dffs[9]~41 (
// Equation(s):
// \inst2|inst|dffs[9]~41_combout  = (\inst2|inst|dffs [9] & (\inst2|inst|dffs[8]~40  $ (GND))) # (!\inst2|inst|dffs [9] & (!\inst2|inst|dffs[8]~40  & VCC))
// \inst2|inst|dffs[9]~42  = CARRY((\inst2|inst|dffs [9] & !\inst2|inst|dffs[8]~40 ))

	.dataa(\inst2|inst|dffs [9]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[8]~40 ),
	.combout(\inst2|inst|dffs[9]~41_combout ),
	.cout(\inst2|inst|dffs[9]~42 ));
// synopsys translate_off
defparam \inst2|inst|dffs[9]~41 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[9]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N17
cycloneii_lcell_ff \inst2|inst|dffs[9] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[9]~41_combout ),
	.sdata(\inst2|inst|dffs [9]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [9]));

// Location: LCFF_X18_Y2_N13
cycloneii_lcell_ff \inst2|inst|dffs[7] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[7]~37_combout ),
	.sdata(\inst2|inst|dffs [7]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [7]));

// Location: LCFF_X18_Y2_N11
cycloneii_lcell_ff \inst2|inst|dffs[6] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[6]~35_combout ),
	.sdata(\inst2|inst|dffs [6]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [6]));

// Location: LCFF_X18_Y2_N7
cycloneii_lcell_ff \inst2|inst|dffs[4] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[4]~31_combout ),
	.sdata(\inst2|inst|dffs [4]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [4]));

// Location: LCCOMB_X19_Y2_N4
cycloneii_lcell_comb \inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0 (
// Equation(s):
// \inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0_combout  = \inst2|inst|dffs [2] $ (\DO_UPDATE~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\inst2|inst|dffs [2]),
	.datad(\DO_UPDATE~combout ),
	.cin(gnd),
	.combout(\inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0 .lut_mask = 16'h0FF0;
defparam \inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X19_Y2_N5
cycloneii_lcell_ff \inst2|inst|dffs[2] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst7|LPM_MUX_component|auto_generated|result_node[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [2]));

// Location: LCCOMB_X18_Y2_N18
cycloneii_lcell_comb \inst2|inst|dffs[10]~43 (
// Equation(s):
// \inst2|inst|dffs[10]~43_combout  = (\inst2|inst|dffs [10] & (!\inst2|inst|dffs[9]~42 )) # (!\inst2|inst|dffs [10] & ((\inst2|inst|dffs[9]~42 ) # (GND)))
// \inst2|inst|dffs[10]~44  = CARRY((!\inst2|inst|dffs[9]~42 ) # (!\inst2|inst|dffs [10]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[9]~42 ),
	.combout(\inst2|inst|dffs[10]~43_combout ),
	.cout(\inst2|inst|dffs[10]~44 ));
// synopsys translate_off
defparam \inst2|inst|dffs[10]~43 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[10]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N19
cycloneii_lcell_ff \inst2|inst|dffs[10] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[10]~43_combout ),
	.sdata(\inst2|inst|dffs [10]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [10]));

// Location: LCCOMB_X18_Y2_N20
cycloneii_lcell_comb \inst2|inst|dffs[11]~45 (
// Equation(s):
// \inst2|inst|dffs[11]~45_combout  = (\inst2|inst|dffs [11] & (\inst2|inst|dffs[10]~44  $ (GND))) # (!\inst2|inst|dffs [11] & (!\inst2|inst|dffs[10]~44  & VCC))
// \inst2|inst|dffs[11]~46  = CARRY((\inst2|inst|dffs [11] & !\inst2|inst|dffs[10]~44 ))

	.dataa(\inst2|inst|dffs [11]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[10]~44 ),
	.combout(\inst2|inst|dffs[11]~45_combout ),
	.cout(\inst2|inst|dffs[11]~46 ));
// synopsys translate_off
defparam \inst2|inst|dffs[11]~45 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[11]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N22
cycloneii_lcell_comb \inst2|inst|dffs[12]~47 (
// Equation(s):
// \inst2|inst|dffs[12]~47_combout  = (\inst2|inst|dffs [12] & (!\inst2|inst|dffs[11]~46 )) # (!\inst2|inst|dffs [12] & ((\inst2|inst|dffs[11]~46 ) # (GND)))
// \inst2|inst|dffs[12]~48  = CARRY((!\inst2|inst|dffs[11]~46 ) # (!\inst2|inst|dffs [12]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[11]~46 ),
	.combout(\inst2|inst|dffs[12]~47_combout ),
	.cout(\inst2|inst|dffs[12]~48 ));
// synopsys translate_off
defparam \inst2|inst|dffs[12]~47 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[12]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N23
cycloneii_lcell_ff \inst2|inst|dffs[12] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[12]~47_combout ),
	.sdata(\inst2|inst|dffs [12]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [12]));

// Location: LCCOMB_X18_Y2_N24
cycloneii_lcell_comb \inst2|inst|dffs[13]~49 (
// Equation(s):
// \inst2|inst|dffs[13]~49_combout  = (\inst2|inst|dffs [13] & (\inst2|inst|dffs[12]~48  $ (GND))) # (!\inst2|inst|dffs [13] & (!\inst2|inst|dffs[12]~48  & VCC))
// \inst2|inst|dffs[13]~50  = CARRY((\inst2|inst|dffs [13] & !\inst2|inst|dffs[12]~48 ))

	.dataa(\inst2|inst|dffs [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[12]~48 ),
	.combout(\inst2|inst|dffs[13]~49_combout ),
	.cout(\inst2|inst|dffs[13]~50 ));
// synopsys translate_off
defparam \inst2|inst|dffs[13]~49 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[13]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y2_N26
cycloneii_lcell_comb \inst2|inst|dffs[14]~51 (
// Equation(s):
// \inst2|inst|dffs[14]~51_combout  = (\inst2|inst|dffs [14] & (!\inst2|inst|dffs[13]~50 )) # (!\inst2|inst|dffs [14] & ((\inst2|inst|dffs[13]~50 ) # (GND)))
// \inst2|inst|dffs[14]~52  = CARRY((!\inst2|inst|dffs[13]~50 ) # (!\inst2|inst|dffs [14]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[13]~50 ),
	.combout(\inst2|inst|dffs[14]~51_combout ),
	.cout(\inst2|inst|dffs[14]~52 ));
// synopsys translate_off
defparam \inst2|inst|dffs[14]~51 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[14]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N27
cycloneii_lcell_ff \inst2|inst|dffs[14] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[14]~51_combout ),
	.sdata(\inst2|inst|dffs [14]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [14]));

// Location: LCCOMB_X18_Y2_N28
cycloneii_lcell_comb \inst2|inst|dffs[15]~53 (
// Equation(s):
// \inst2|inst|dffs[15]~53_combout  = (\inst2|inst|dffs [15] & (\inst2|inst|dffs[14]~52  $ (GND))) # (!\inst2|inst|dffs [15] & (!\inst2|inst|dffs[14]~52  & VCC))
// \inst2|inst|dffs[15]~54  = CARRY((\inst2|inst|dffs [15] & !\inst2|inst|dffs[14]~52 ))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[14]~52 ),
	.combout(\inst2|inst|dffs[15]~53_combout ),
	.cout(\inst2|inst|dffs[15]~54 ));
// synopsys translate_off
defparam \inst2|inst|dffs[15]~53 .lut_mask = 16'hC30C;
defparam \inst2|inst|dffs[15]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N29
cycloneii_lcell_ff \inst2|inst|dffs[15] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[15]~53_combout ),
	.sdata(\inst2|inst|dffs [15]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [15]));

// Location: LCCOMB_X18_Y2_N30
cycloneii_lcell_comb \inst2|inst|dffs[16]~55 (
// Equation(s):
// \inst2|inst|dffs[16]~55_combout  = (\inst2|inst|dffs [16] & (!\inst2|inst|dffs[15]~54 )) # (!\inst2|inst|dffs [16] & ((\inst2|inst|dffs[15]~54 ) # (GND)))
// \inst2|inst|dffs[16]~56  = CARRY((!\inst2|inst|dffs[15]~54 ) # (!\inst2|inst|dffs [16]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[15]~54 ),
	.combout(\inst2|inst|dffs[16]~55_combout ),
	.cout(\inst2|inst|dffs[16]~56 ));
// synopsys translate_off
defparam \inst2|inst|dffs[16]~55 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[16]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y2_N31
cycloneii_lcell_ff \inst2|inst|dffs[16] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[16]~55_combout ),
	.sdata(\inst2|inst|dffs [16]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [16]));

// Location: LCCOMB_X18_Y1_N0
cycloneii_lcell_comb \inst2|inst|dffs[17]~57 (
// Equation(s):
// \inst2|inst|dffs[17]~57_combout  = (\inst2|inst|dffs [17] & (\inst2|inst|dffs[16]~56  $ (GND))) # (!\inst2|inst|dffs [17] & (!\inst2|inst|dffs[16]~56  & VCC))
// \inst2|inst|dffs[17]~58  = CARRY((\inst2|inst|dffs [17] & !\inst2|inst|dffs[16]~56 ))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[16]~56 ),
	.combout(\inst2|inst|dffs[17]~57_combout ),
	.cout(\inst2|inst|dffs[17]~58 ));
// synopsys translate_off
defparam \inst2|inst|dffs[17]~57 .lut_mask = 16'hC30C;
defparam \inst2|inst|dffs[17]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N1
cycloneii_lcell_ff \inst2|inst|dffs[17] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[17]~57_combout ),
	.sdata(\inst2|inst|dffs [17]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [17]));

// Location: LCCOMB_X18_Y1_N2
cycloneii_lcell_comb \inst2|inst|dffs[18]~59 (
// Equation(s):
// \inst2|inst|dffs[18]~59_combout  = (\inst2|inst|dffs [18] & (!\inst2|inst|dffs[17]~58 )) # (!\inst2|inst|dffs [18] & ((\inst2|inst|dffs[17]~58 ) # (GND)))
// \inst2|inst|dffs[18]~60  = CARRY((!\inst2|inst|dffs[17]~58 ) # (!\inst2|inst|dffs [18]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[17]~58 ),
	.combout(\inst2|inst|dffs[18]~59_combout ),
	.cout(\inst2|inst|dffs[18]~60 ));
// synopsys translate_off
defparam \inst2|inst|dffs[18]~59 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[18]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N3
cycloneii_lcell_ff \inst2|inst|dffs[18] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[18]~59_combout ),
	.sdata(\inst2|inst|dffs [18]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [18]));

// Location: LCCOMB_X18_Y1_N4
cycloneii_lcell_comb \inst2|inst|dffs[19]~61 (
// Equation(s):
// \inst2|inst|dffs[19]~61_combout  = (\inst2|inst|dffs [19] & (\inst2|inst|dffs[18]~60  $ (GND))) # (!\inst2|inst|dffs [19] & (!\inst2|inst|dffs[18]~60  & VCC))
// \inst2|inst|dffs[19]~62  = CARRY((\inst2|inst|dffs [19] & !\inst2|inst|dffs[18]~60 ))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[18]~60 ),
	.combout(\inst2|inst|dffs[19]~61_combout ),
	.cout(\inst2|inst|dffs[19]~62 ));
// synopsys translate_off
defparam \inst2|inst|dffs[19]~61 .lut_mask = 16'hC30C;
defparam \inst2|inst|dffs[19]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N5
cycloneii_lcell_ff \inst2|inst|dffs[19] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[19]~61_combout ),
	.sdata(\inst2|inst|dffs [19]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [19]));

// Location: LCCOMB_X18_Y1_N6
cycloneii_lcell_comb \inst2|inst|dffs[20]~63 (
// Equation(s):
// \inst2|inst|dffs[20]~63_combout  = (\inst2|inst|dffs [20] & (!\inst2|inst|dffs[19]~62 )) # (!\inst2|inst|dffs [20] & ((\inst2|inst|dffs[19]~62 ) # (GND)))
// \inst2|inst|dffs[20]~64  = CARRY((!\inst2|inst|dffs[19]~62 ) # (!\inst2|inst|dffs [20]))

	.dataa(\inst2|inst|dffs [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[19]~62 ),
	.combout(\inst2|inst|dffs[20]~63_combout ),
	.cout(\inst2|inst|dffs[20]~64 ));
// synopsys translate_off
defparam \inst2|inst|dffs[20]~63 .lut_mask = 16'h5A5F;
defparam \inst2|inst|dffs[20]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N8
cycloneii_lcell_comb \inst2|inst|dffs[21]~65 (
// Equation(s):
// \inst2|inst|dffs[21]~65_combout  = (\inst2|inst|dffs [21] & (\inst2|inst|dffs[20]~64  $ (GND))) # (!\inst2|inst|dffs [21] & (!\inst2|inst|dffs[20]~64  & VCC))
// \inst2|inst|dffs[21]~66  = CARRY((\inst2|inst|dffs [21] & !\inst2|inst|dffs[20]~64 ))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[20]~64 ),
	.combout(\inst2|inst|dffs[21]~65_combout ),
	.cout(\inst2|inst|dffs[21]~66 ));
// synopsys translate_off
defparam \inst2|inst|dffs[21]~65 .lut_mask = 16'hC30C;
defparam \inst2|inst|dffs[21]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N9
cycloneii_lcell_ff \inst2|inst|dffs[21] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[21]~65_combout ),
	.sdata(\inst2|inst|dffs [21]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [21]));

// Location: LCCOMB_X18_Y1_N10
cycloneii_lcell_comb \inst2|inst|dffs[22]~67 (
// Equation(s):
// \inst2|inst|dffs[22]~67_combout  = (\inst2|inst|dffs [22] & (!\inst2|inst|dffs[21]~66 )) # (!\inst2|inst|dffs [22] & ((\inst2|inst|dffs[21]~66 ) # (GND)))
// \inst2|inst|dffs[22]~68  = CARRY((!\inst2|inst|dffs[21]~66 ) # (!\inst2|inst|dffs [22]))

	.dataa(\inst2|inst|dffs [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[21]~66 ),
	.combout(\inst2|inst|dffs[22]~67_combout ),
	.cout(\inst2|inst|dffs[22]~68 ));
// synopsys translate_off
defparam \inst2|inst|dffs[22]~67 .lut_mask = 16'h5A5F;
defparam \inst2|inst|dffs[22]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N12
cycloneii_lcell_comb \inst2|inst|dffs[23]~69 (
// Equation(s):
// \inst2|inst|dffs[23]~69_combout  = (\inst2|inst|dffs [23] & (\inst2|inst|dffs[22]~68  $ (GND))) # (!\inst2|inst|dffs [23] & (!\inst2|inst|dffs[22]~68  & VCC))
// \inst2|inst|dffs[23]~70  = CARRY((\inst2|inst|dffs [23] & !\inst2|inst|dffs[22]~68 ))

	.dataa(\inst2|inst|dffs [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[22]~68 ),
	.combout(\inst2|inst|dffs[23]~69_combout ),
	.cout(\inst2|inst|dffs[23]~70 ));
// synopsys translate_off
defparam \inst2|inst|dffs[23]~69 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[23]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N14
cycloneii_lcell_comb \inst2|inst|dffs[24]~71 (
// Equation(s):
// \inst2|inst|dffs[24]~71_combout  = (\inst2|inst|dffs [24] & (!\inst2|inst|dffs[23]~70 )) # (!\inst2|inst|dffs [24] & ((\inst2|inst|dffs[23]~70 ) # (GND)))
// \inst2|inst|dffs[24]~72  = CARRY((!\inst2|inst|dffs[23]~70 ) # (!\inst2|inst|dffs [24]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[23]~70 ),
	.combout(\inst2|inst|dffs[24]~71_combout ),
	.cout(\inst2|inst|dffs[24]~72 ));
// synopsys translate_off
defparam \inst2|inst|dffs[24]~71 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[24]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N15
cycloneii_lcell_ff \inst2|inst|dffs[24] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[24]~71_combout ),
	.sdata(\inst2|inst|dffs [24]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [24]));

// Location: LCCOMB_X18_Y1_N16
cycloneii_lcell_comb \inst2|inst|dffs[25]~73 (
// Equation(s):
// \inst2|inst|dffs[25]~73_combout  = (\inst2|inst|dffs [25] & (\inst2|inst|dffs[24]~72  $ (GND))) # (!\inst2|inst|dffs [25] & (!\inst2|inst|dffs[24]~72  & VCC))
// \inst2|inst|dffs[25]~74  = CARRY((\inst2|inst|dffs [25] & !\inst2|inst|dffs[24]~72 ))

	.dataa(\inst2|inst|dffs [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[24]~72 ),
	.combout(\inst2|inst|dffs[25]~73_combout ),
	.cout(\inst2|inst|dffs[25]~74 ));
// synopsys translate_off
defparam \inst2|inst|dffs[25]~73 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[25]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N18
cycloneii_lcell_comb \inst2|inst|dffs[26]~75 (
// Equation(s):
// \inst2|inst|dffs[26]~75_combout  = (\inst2|inst|dffs [26] & (!\inst2|inst|dffs[25]~74 )) # (!\inst2|inst|dffs [26] & ((\inst2|inst|dffs[25]~74 ) # (GND)))
// \inst2|inst|dffs[26]~76  = CARRY((!\inst2|inst|dffs[25]~74 ) # (!\inst2|inst|dffs [26]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[25]~74 ),
	.combout(\inst2|inst|dffs[26]~75_combout ),
	.cout(\inst2|inst|dffs[26]~76 ));
// synopsys translate_off
defparam \inst2|inst|dffs[26]~75 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[26]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N19
cycloneii_lcell_ff \inst2|inst|dffs[26] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[26]~75_combout ),
	.sdata(\inst2|inst|dffs [26]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [26]));

// Location: LCCOMB_X18_Y1_N20
cycloneii_lcell_comb \inst2|inst|dffs[27]~77 (
// Equation(s):
// \inst2|inst|dffs[27]~77_combout  = (\inst2|inst|dffs [27] & (\inst2|inst|dffs[26]~76  $ (GND))) # (!\inst2|inst|dffs [27] & (!\inst2|inst|dffs[26]~76  & VCC))
// \inst2|inst|dffs[27]~78  = CARRY((\inst2|inst|dffs [27] & !\inst2|inst|dffs[26]~76 ))

	.dataa(\inst2|inst|dffs [27]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[26]~76 ),
	.combout(\inst2|inst|dffs[27]~77_combout ),
	.cout(\inst2|inst|dffs[27]~78 ));
// synopsys translate_off
defparam \inst2|inst|dffs[27]~77 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[27]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N22
cycloneii_lcell_comb \inst2|inst|dffs[28]~79 (
// Equation(s):
// \inst2|inst|dffs[28]~79_combout  = (\inst2|inst|dffs [28] & (!\inst2|inst|dffs[27]~78 )) # (!\inst2|inst|dffs [28] & ((\inst2|inst|dffs[27]~78 ) # (GND)))
// \inst2|inst|dffs[28]~80  = CARRY((!\inst2|inst|dffs[27]~78 ) # (!\inst2|inst|dffs [28]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[27]~78 ),
	.combout(\inst2|inst|dffs[28]~79_combout ),
	.cout(\inst2|inst|dffs[28]~80 ));
// synopsys translate_off
defparam \inst2|inst|dffs[28]~79 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[28]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N23
cycloneii_lcell_ff \inst2|inst|dffs[28] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[28]~79_combout ),
	.sdata(\inst2|inst|dffs [28]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [28]));

// Location: LCCOMB_X18_Y1_N24
cycloneii_lcell_comb \inst2|inst|dffs[29]~81 (
// Equation(s):
// \inst2|inst|dffs[29]~81_combout  = (\inst2|inst|dffs [29] & (\inst2|inst|dffs[28]~80  $ (GND))) # (!\inst2|inst|dffs [29] & (!\inst2|inst|dffs[28]~80  & VCC))
// \inst2|inst|dffs[29]~82  = CARRY((\inst2|inst|dffs [29] & !\inst2|inst|dffs[28]~80 ))

	.dataa(\inst2|inst|dffs [29]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[28]~80 ),
	.combout(\inst2|inst|dffs[29]~81_combout ),
	.cout(\inst2|inst|dffs[29]~82 ));
// synopsys translate_off
defparam \inst2|inst|dffs[29]~81 .lut_mask = 16'hA50A;
defparam \inst2|inst|dffs[29]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y1_N26
cycloneii_lcell_comb \inst2|inst|dffs[30]~83 (
// Equation(s):
// \inst2|inst|dffs[30]~83_combout  = (\inst2|inst|dffs [30] & (!\inst2|inst|dffs[29]~82 )) # (!\inst2|inst|dffs [30] & ((\inst2|inst|dffs[29]~82 ) # (GND)))
// \inst2|inst|dffs[30]~84  = CARRY((!\inst2|inst|dffs[29]~82 ) # (!\inst2|inst|dffs [30]))

	.dataa(vcc),
	.datab(\inst2|inst|dffs [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[29]~82 ),
	.combout(\inst2|inst|dffs[30]~83_combout ),
	.cout(\inst2|inst|dffs[30]~84 ));
// synopsys translate_off
defparam \inst2|inst|dffs[30]~83 .lut_mask = 16'h3C3F;
defparam \inst2|inst|dffs[30]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N27
cycloneii_lcell_ff \inst2|inst|dffs[30] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[30]~83_combout ),
	.sdata(\inst2|inst|dffs [30]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [30]));

// Location: LCCOMB_X18_Y1_N28
cycloneii_lcell_comb \inst2|inst|dffs[31]~85 (
// Equation(s):
// \inst2|inst|dffs[31]~85_combout  = \inst2|inst|dffs [31] $ (!\inst2|inst|dffs[30]~84 )

	.dataa(\inst2|inst|dffs [31]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\inst2|inst|dffs[30]~84 ),
	.combout(\inst2|inst|dffs[31]~85_combout ),
	.cout());
// synopsys translate_off
defparam \inst2|inst|dffs[31]~85 .lut_mask = 16'hA5A5;
defparam \inst2|inst|dffs[31]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X18_Y1_N29
cycloneii_lcell_ff \inst2|inst|dffs[31] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[31]~85_combout ),
	.sdata(\inst2|inst|dffs [31]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [31]));

// Location: LCFF_X18_Y1_N25
cycloneii_lcell_ff \inst2|inst|dffs[29] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[29]~81_combout ),
	.sdata(\inst2|inst|dffs [29]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [29]));

// Location: LCFF_X18_Y1_N21
cycloneii_lcell_ff \inst2|inst|dffs[27] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[27]~77_combout ),
	.sdata(\inst2|inst|dffs [27]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [27]));

// Location: LCFF_X18_Y1_N17
cycloneii_lcell_ff \inst2|inst|dffs[25] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[25]~73_combout ),
	.sdata(\inst2|inst|dffs [25]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [25]));

// Location: LCFF_X18_Y1_N13
cycloneii_lcell_ff \inst2|inst|dffs[23] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[23]~69_combout ),
	.sdata(\inst2|inst|dffs [23]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [23]));

// Location: LCFF_X18_Y1_N11
cycloneii_lcell_ff \inst2|inst|dffs[22] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[22]~67_combout ),
	.sdata(\inst2|inst|dffs [22]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [22]));

// Location: LCFF_X18_Y1_N7
cycloneii_lcell_ff \inst2|inst|dffs[20] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[20]~63_combout ),
	.sdata(\inst2|inst|dffs [20]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [20]));

// Location: LCFF_X18_Y2_N25
cycloneii_lcell_ff \inst2|inst|dffs[13] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[13]~49_combout ),
	.sdata(\inst2|inst|dffs [13]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [13]));

// Location: LCFF_X18_Y2_N21
cycloneii_lcell_ff \inst2|inst|dffs[11] (
	.clk(\CLOCK~clkctrl_outclk ),
	.datain(\inst2|inst|dffs[11]~45_combout ),
	.sdata(\inst2|inst|dffs [11]),
	.aclr(gnd),
	.sclr(\CLEAR~combout ),
	.sload(!\DO_UPDATE~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\inst2|inst|dffs [11]));

// Location: M4K_X23_Y2
cycloneii_ram_block \inst|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(18'b000000000000000000),
	.portaaddr({\inst2|inst|dffs [9],\inst2|inst|dffs [8],\inst2|inst|dffs [7],\inst2|inst|dffs [6],\inst2|inst|dffs [5],\inst2|inst|dffs [4],\inst2|inst|dffs [3],\inst2|inst|dffs [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file = "instruction3.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "ICACHE_TWO:inst|altsyncram:altsyncram_component|altsyncram_oo71:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2560'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000200000000000000000000000000000000000000000000200080001800070001400020000000000000000000000000000000C000800020000800020;
// synopsys translate_on

// Location: M4K_X23_Y6
cycloneii_ram_block \inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain(14'b00000000000000),
	.portaaddr({\inst2|inst|dffs [9],\inst2|inst|dffs [8],\inst2|inst|dffs [7],\inst2|inst|dffs [6],\inst2|inst|dffs [5],\inst2|inst|dffs [4],\inst2|inst|dffs [3],\inst2|inst|dffs [2]}),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "instruction3.mif";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ICACHE_TWO:inst|altsyncram:altsyncram_component|altsyncram_oo71:auto_generated|ALTSYNCRAM";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "rom";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clock = "none";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 1536'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000005AC14A04A4108039C0C60294042018C042008414B00A8889022108740904262114084018C04200847C102100430088021;
// synopsys translate_on

// Location: PIN_T5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[7]~I (
	.datain(\inst2|inst|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[7]));
// synopsys translate_off
defparam \ANOTHERPC[7]~I .input_async_reset = "none";
defparam \ANOTHERPC[7]~I .input_power_up = "low";
defparam \ANOTHERPC[7]~I .input_register_mode = "none";
defparam \ANOTHERPC[7]~I .input_sync_reset = "none";
defparam \ANOTHERPC[7]~I .oe_async_reset = "none";
defparam \ANOTHERPC[7]~I .oe_power_up = "low";
defparam \ANOTHERPC[7]~I .oe_register_mode = "none";
defparam \ANOTHERPC[7]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[7]~I .operation_mode = "output";
defparam \ANOTHERPC[7]~I .output_async_reset = "none";
defparam \ANOTHERPC[7]~I .output_power_up = "low";
defparam \ANOTHERPC[7]~I .output_register_mode = "none";
defparam \ANOTHERPC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[6]~I (
	.datain(\inst2|inst|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[6]));
// synopsys translate_off
defparam \ANOTHERPC[6]~I .input_async_reset = "none";
defparam \ANOTHERPC[6]~I .input_power_up = "low";
defparam \ANOTHERPC[6]~I .input_register_mode = "none";
defparam \ANOTHERPC[6]~I .input_sync_reset = "none";
defparam \ANOTHERPC[6]~I .oe_async_reset = "none";
defparam \ANOTHERPC[6]~I .oe_power_up = "low";
defparam \ANOTHERPC[6]~I .oe_register_mode = "none";
defparam \ANOTHERPC[6]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[6]~I .operation_mode = "output";
defparam \ANOTHERPC[6]~I .output_async_reset = "none";
defparam \ANOTHERPC[6]~I .output_power_up = "low";
defparam \ANOTHERPC[6]~I .output_register_mode = "none";
defparam \ANOTHERPC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[5]~I (
	.datain(\inst2|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[5]));
// synopsys translate_off
defparam \ANOTHERPC[5]~I .input_async_reset = "none";
defparam \ANOTHERPC[5]~I .input_power_up = "low";
defparam \ANOTHERPC[5]~I .input_register_mode = "none";
defparam \ANOTHERPC[5]~I .input_sync_reset = "none";
defparam \ANOTHERPC[5]~I .oe_async_reset = "none";
defparam \ANOTHERPC[5]~I .oe_power_up = "low";
defparam \ANOTHERPC[5]~I .oe_register_mode = "none";
defparam \ANOTHERPC[5]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[5]~I .operation_mode = "output";
defparam \ANOTHERPC[5]~I .output_async_reset = "none";
defparam \ANOTHERPC[5]~I .output_power_up = "low";
defparam \ANOTHERPC[5]~I .output_register_mode = "none";
defparam \ANOTHERPC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[4]~I (
	.datain(\inst2|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[4]));
// synopsys translate_off
defparam \ANOTHERPC[4]~I .input_async_reset = "none";
defparam \ANOTHERPC[4]~I .input_power_up = "low";
defparam \ANOTHERPC[4]~I .input_register_mode = "none";
defparam \ANOTHERPC[4]~I .input_sync_reset = "none";
defparam \ANOTHERPC[4]~I .oe_async_reset = "none";
defparam \ANOTHERPC[4]~I .oe_power_up = "low";
defparam \ANOTHERPC[4]~I .oe_register_mode = "none";
defparam \ANOTHERPC[4]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[4]~I .operation_mode = "output";
defparam \ANOTHERPC[4]~I .output_async_reset = "none";
defparam \ANOTHERPC[4]~I .output_power_up = "low";
defparam \ANOTHERPC[4]~I .output_register_mode = "none";
defparam \ANOTHERPC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[3]~I (
	.datain(\inst2|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[3]));
// synopsys translate_off
defparam \ANOTHERPC[3]~I .input_async_reset = "none";
defparam \ANOTHERPC[3]~I .input_power_up = "low";
defparam \ANOTHERPC[3]~I .input_register_mode = "none";
defparam \ANOTHERPC[3]~I .input_sync_reset = "none";
defparam \ANOTHERPC[3]~I .oe_async_reset = "none";
defparam \ANOTHERPC[3]~I .oe_power_up = "low";
defparam \ANOTHERPC[3]~I .oe_register_mode = "none";
defparam \ANOTHERPC[3]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[3]~I .operation_mode = "output";
defparam \ANOTHERPC[3]~I .output_async_reset = "none";
defparam \ANOTHERPC[3]~I .output_power_up = "low";
defparam \ANOTHERPC[3]~I .output_register_mode = "none";
defparam \ANOTHERPC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[2]~I (
	.datain(\inst2|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[2]));
// synopsys translate_off
defparam \ANOTHERPC[2]~I .input_async_reset = "none";
defparam \ANOTHERPC[2]~I .input_power_up = "low";
defparam \ANOTHERPC[2]~I .input_register_mode = "none";
defparam \ANOTHERPC[2]~I .input_sync_reset = "none";
defparam \ANOTHERPC[2]~I .oe_async_reset = "none";
defparam \ANOTHERPC[2]~I .oe_power_up = "low";
defparam \ANOTHERPC[2]~I .oe_register_mode = "none";
defparam \ANOTHERPC[2]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[2]~I .operation_mode = "output";
defparam \ANOTHERPC[2]~I .output_async_reset = "none";
defparam \ANOTHERPC[2]~I .output_power_up = "low";
defparam \ANOTHERPC[2]~I .output_register_mode = "none";
defparam \ANOTHERPC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[1]~I (
	.datain(\inst2|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[1]));
// synopsys translate_off
defparam \ANOTHERPC[1]~I .input_async_reset = "none";
defparam \ANOTHERPC[1]~I .input_power_up = "low";
defparam \ANOTHERPC[1]~I .input_register_mode = "none";
defparam \ANOTHERPC[1]~I .input_sync_reset = "none";
defparam \ANOTHERPC[1]~I .oe_async_reset = "none";
defparam \ANOTHERPC[1]~I .oe_power_up = "low";
defparam \ANOTHERPC[1]~I .oe_register_mode = "none";
defparam \ANOTHERPC[1]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[1]~I .operation_mode = "output";
defparam \ANOTHERPC[1]~I .output_async_reset = "none";
defparam \ANOTHERPC[1]~I .output_power_up = "low";
defparam \ANOTHERPC[1]~I .output_register_mode = "none";
defparam \ANOTHERPC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ANOTHERPC[0]~I (
	.datain(\inst2|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ANOTHERPC[0]));
// synopsys translate_off
defparam \ANOTHERPC[0]~I .input_async_reset = "none";
defparam \ANOTHERPC[0]~I .input_power_up = "low";
defparam \ANOTHERPC[0]~I .input_register_mode = "none";
defparam \ANOTHERPC[0]~I .input_sync_reset = "none";
defparam \ANOTHERPC[0]~I .oe_async_reset = "none";
defparam \ANOTHERPC[0]~I .oe_power_up = "low";
defparam \ANOTHERPC[0]~I .oe_register_mode = "none";
defparam \ANOTHERPC[0]~I .oe_sync_reset = "none";
defparam \ANOTHERPC[0]~I .operation_mode = "output";
defparam \ANOTHERPC[0]~I .output_async_reset = "none";
defparam \ANOTHERPC[0]~I .output_power_up = "low";
defparam \ANOTHERPC[0]~I .output_register_mode = "none";
defparam \ANOTHERPC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[31]~I (
	.datain(\inst2|inst|dffs [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[31]));
// synopsys translate_off
defparam \PC[31]~I .input_async_reset = "none";
defparam \PC[31]~I .input_power_up = "low";
defparam \PC[31]~I .input_register_mode = "none";
defparam \PC[31]~I .input_sync_reset = "none";
defparam \PC[31]~I .oe_async_reset = "none";
defparam \PC[31]~I .oe_power_up = "low";
defparam \PC[31]~I .oe_register_mode = "none";
defparam \PC[31]~I .oe_sync_reset = "none";
defparam \PC[31]~I .operation_mode = "output";
defparam \PC[31]~I .output_async_reset = "none";
defparam \PC[31]~I .output_power_up = "low";
defparam \PC[31]~I .output_register_mode = "none";
defparam \PC[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[30]~I (
	.datain(\inst2|inst|dffs [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[30]));
// synopsys translate_off
defparam \PC[30]~I .input_async_reset = "none";
defparam \PC[30]~I .input_power_up = "low";
defparam \PC[30]~I .input_register_mode = "none";
defparam \PC[30]~I .input_sync_reset = "none";
defparam \PC[30]~I .oe_async_reset = "none";
defparam \PC[30]~I .oe_power_up = "low";
defparam \PC[30]~I .oe_register_mode = "none";
defparam \PC[30]~I .oe_sync_reset = "none";
defparam \PC[30]~I .operation_mode = "output";
defparam \PC[30]~I .output_async_reset = "none";
defparam \PC[30]~I .output_power_up = "low";
defparam \PC[30]~I .output_register_mode = "none";
defparam \PC[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[29]~I (
	.datain(\inst2|inst|dffs [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[29]));
// synopsys translate_off
defparam \PC[29]~I .input_async_reset = "none";
defparam \PC[29]~I .input_power_up = "low";
defparam \PC[29]~I .input_register_mode = "none";
defparam \PC[29]~I .input_sync_reset = "none";
defparam \PC[29]~I .oe_async_reset = "none";
defparam \PC[29]~I .oe_power_up = "low";
defparam \PC[29]~I .oe_register_mode = "none";
defparam \PC[29]~I .oe_sync_reset = "none";
defparam \PC[29]~I .operation_mode = "output";
defparam \PC[29]~I .output_async_reset = "none";
defparam \PC[29]~I .output_power_up = "low";
defparam \PC[29]~I .output_register_mode = "none";
defparam \PC[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[28]~I (
	.datain(\inst2|inst|dffs [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[28]));
// synopsys translate_off
defparam \PC[28]~I .input_async_reset = "none";
defparam \PC[28]~I .input_power_up = "low";
defparam \PC[28]~I .input_register_mode = "none";
defparam \PC[28]~I .input_sync_reset = "none";
defparam \PC[28]~I .oe_async_reset = "none";
defparam \PC[28]~I .oe_power_up = "low";
defparam \PC[28]~I .oe_register_mode = "none";
defparam \PC[28]~I .oe_sync_reset = "none";
defparam \PC[28]~I .operation_mode = "output";
defparam \PC[28]~I .output_async_reset = "none";
defparam \PC[28]~I .output_power_up = "low";
defparam \PC[28]~I .output_register_mode = "none";
defparam \PC[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[27]~I (
	.datain(\inst2|inst|dffs [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[27]));
// synopsys translate_off
defparam \PC[27]~I .input_async_reset = "none";
defparam \PC[27]~I .input_power_up = "low";
defparam \PC[27]~I .input_register_mode = "none";
defparam \PC[27]~I .input_sync_reset = "none";
defparam \PC[27]~I .oe_async_reset = "none";
defparam \PC[27]~I .oe_power_up = "low";
defparam \PC[27]~I .oe_register_mode = "none";
defparam \PC[27]~I .oe_sync_reset = "none";
defparam \PC[27]~I .operation_mode = "output";
defparam \PC[27]~I .output_async_reset = "none";
defparam \PC[27]~I .output_power_up = "low";
defparam \PC[27]~I .output_register_mode = "none";
defparam \PC[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[26]~I (
	.datain(\inst2|inst|dffs [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[26]));
// synopsys translate_off
defparam \PC[26]~I .input_async_reset = "none";
defparam \PC[26]~I .input_power_up = "low";
defparam \PC[26]~I .input_register_mode = "none";
defparam \PC[26]~I .input_sync_reset = "none";
defparam \PC[26]~I .oe_async_reset = "none";
defparam \PC[26]~I .oe_power_up = "low";
defparam \PC[26]~I .oe_register_mode = "none";
defparam \PC[26]~I .oe_sync_reset = "none";
defparam \PC[26]~I .operation_mode = "output";
defparam \PC[26]~I .output_async_reset = "none";
defparam \PC[26]~I .output_power_up = "low";
defparam \PC[26]~I .output_register_mode = "none";
defparam \PC[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[25]~I (
	.datain(\inst2|inst|dffs [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[25]));
// synopsys translate_off
defparam \PC[25]~I .input_async_reset = "none";
defparam \PC[25]~I .input_power_up = "low";
defparam \PC[25]~I .input_register_mode = "none";
defparam \PC[25]~I .input_sync_reset = "none";
defparam \PC[25]~I .oe_async_reset = "none";
defparam \PC[25]~I .oe_power_up = "low";
defparam \PC[25]~I .oe_register_mode = "none";
defparam \PC[25]~I .oe_sync_reset = "none";
defparam \PC[25]~I .operation_mode = "output";
defparam \PC[25]~I .output_async_reset = "none";
defparam \PC[25]~I .output_power_up = "low";
defparam \PC[25]~I .output_register_mode = "none";
defparam \PC[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[24]~I (
	.datain(\inst2|inst|dffs [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[24]));
// synopsys translate_off
defparam \PC[24]~I .input_async_reset = "none";
defparam \PC[24]~I .input_power_up = "low";
defparam \PC[24]~I .input_register_mode = "none";
defparam \PC[24]~I .input_sync_reset = "none";
defparam \PC[24]~I .oe_async_reset = "none";
defparam \PC[24]~I .oe_power_up = "low";
defparam \PC[24]~I .oe_register_mode = "none";
defparam \PC[24]~I .oe_sync_reset = "none";
defparam \PC[24]~I .operation_mode = "output";
defparam \PC[24]~I .output_async_reset = "none";
defparam \PC[24]~I .output_power_up = "low";
defparam \PC[24]~I .output_register_mode = "none";
defparam \PC[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[23]~I (
	.datain(\inst2|inst|dffs [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[23]));
// synopsys translate_off
defparam \PC[23]~I .input_async_reset = "none";
defparam \PC[23]~I .input_power_up = "low";
defparam \PC[23]~I .input_register_mode = "none";
defparam \PC[23]~I .input_sync_reset = "none";
defparam \PC[23]~I .oe_async_reset = "none";
defparam \PC[23]~I .oe_power_up = "low";
defparam \PC[23]~I .oe_register_mode = "none";
defparam \PC[23]~I .oe_sync_reset = "none";
defparam \PC[23]~I .operation_mode = "output";
defparam \PC[23]~I .output_async_reset = "none";
defparam \PC[23]~I .output_power_up = "low";
defparam \PC[23]~I .output_register_mode = "none";
defparam \PC[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[22]~I (
	.datain(\inst2|inst|dffs [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[22]));
// synopsys translate_off
defparam \PC[22]~I .input_async_reset = "none";
defparam \PC[22]~I .input_power_up = "low";
defparam \PC[22]~I .input_register_mode = "none";
defparam \PC[22]~I .input_sync_reset = "none";
defparam \PC[22]~I .oe_async_reset = "none";
defparam \PC[22]~I .oe_power_up = "low";
defparam \PC[22]~I .oe_register_mode = "none";
defparam \PC[22]~I .oe_sync_reset = "none";
defparam \PC[22]~I .operation_mode = "output";
defparam \PC[22]~I .output_async_reset = "none";
defparam \PC[22]~I .output_power_up = "low";
defparam \PC[22]~I .output_register_mode = "none";
defparam \PC[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[21]~I (
	.datain(\inst2|inst|dffs [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[21]));
// synopsys translate_off
defparam \PC[21]~I .input_async_reset = "none";
defparam \PC[21]~I .input_power_up = "low";
defparam \PC[21]~I .input_register_mode = "none";
defparam \PC[21]~I .input_sync_reset = "none";
defparam \PC[21]~I .oe_async_reset = "none";
defparam \PC[21]~I .oe_power_up = "low";
defparam \PC[21]~I .oe_register_mode = "none";
defparam \PC[21]~I .oe_sync_reset = "none";
defparam \PC[21]~I .operation_mode = "output";
defparam \PC[21]~I .output_async_reset = "none";
defparam \PC[21]~I .output_power_up = "low";
defparam \PC[21]~I .output_register_mode = "none";
defparam \PC[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[20]~I (
	.datain(\inst2|inst|dffs [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[20]));
// synopsys translate_off
defparam \PC[20]~I .input_async_reset = "none";
defparam \PC[20]~I .input_power_up = "low";
defparam \PC[20]~I .input_register_mode = "none";
defparam \PC[20]~I .input_sync_reset = "none";
defparam \PC[20]~I .oe_async_reset = "none";
defparam \PC[20]~I .oe_power_up = "low";
defparam \PC[20]~I .oe_register_mode = "none";
defparam \PC[20]~I .oe_sync_reset = "none";
defparam \PC[20]~I .operation_mode = "output";
defparam \PC[20]~I .output_async_reset = "none";
defparam \PC[20]~I .output_power_up = "low";
defparam \PC[20]~I .output_register_mode = "none";
defparam \PC[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[19]~I (
	.datain(\inst2|inst|dffs [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[19]));
// synopsys translate_off
defparam \PC[19]~I .input_async_reset = "none";
defparam \PC[19]~I .input_power_up = "low";
defparam \PC[19]~I .input_register_mode = "none";
defparam \PC[19]~I .input_sync_reset = "none";
defparam \PC[19]~I .oe_async_reset = "none";
defparam \PC[19]~I .oe_power_up = "low";
defparam \PC[19]~I .oe_register_mode = "none";
defparam \PC[19]~I .oe_sync_reset = "none";
defparam \PC[19]~I .operation_mode = "output";
defparam \PC[19]~I .output_async_reset = "none";
defparam \PC[19]~I .output_power_up = "low";
defparam \PC[19]~I .output_register_mode = "none";
defparam \PC[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[18]~I (
	.datain(\inst2|inst|dffs [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[18]));
// synopsys translate_off
defparam \PC[18]~I .input_async_reset = "none";
defparam \PC[18]~I .input_power_up = "low";
defparam \PC[18]~I .input_register_mode = "none";
defparam \PC[18]~I .input_sync_reset = "none";
defparam \PC[18]~I .oe_async_reset = "none";
defparam \PC[18]~I .oe_power_up = "low";
defparam \PC[18]~I .oe_register_mode = "none";
defparam \PC[18]~I .oe_sync_reset = "none";
defparam \PC[18]~I .operation_mode = "output";
defparam \PC[18]~I .output_async_reset = "none";
defparam \PC[18]~I .output_power_up = "low";
defparam \PC[18]~I .output_register_mode = "none";
defparam \PC[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[17]~I (
	.datain(\inst2|inst|dffs [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[17]));
// synopsys translate_off
defparam \PC[17]~I .input_async_reset = "none";
defparam \PC[17]~I .input_power_up = "low";
defparam \PC[17]~I .input_register_mode = "none";
defparam \PC[17]~I .input_sync_reset = "none";
defparam \PC[17]~I .oe_async_reset = "none";
defparam \PC[17]~I .oe_power_up = "low";
defparam \PC[17]~I .oe_register_mode = "none";
defparam \PC[17]~I .oe_sync_reset = "none";
defparam \PC[17]~I .operation_mode = "output";
defparam \PC[17]~I .output_async_reset = "none";
defparam \PC[17]~I .output_power_up = "low";
defparam \PC[17]~I .output_register_mode = "none";
defparam \PC[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[16]~I (
	.datain(\inst2|inst|dffs [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[16]));
// synopsys translate_off
defparam \PC[16]~I .input_async_reset = "none";
defparam \PC[16]~I .input_power_up = "low";
defparam \PC[16]~I .input_register_mode = "none";
defparam \PC[16]~I .input_sync_reset = "none";
defparam \PC[16]~I .oe_async_reset = "none";
defparam \PC[16]~I .oe_power_up = "low";
defparam \PC[16]~I .oe_register_mode = "none";
defparam \PC[16]~I .oe_sync_reset = "none";
defparam \PC[16]~I .operation_mode = "output";
defparam \PC[16]~I .output_async_reset = "none";
defparam \PC[16]~I .output_power_up = "low";
defparam \PC[16]~I .output_register_mode = "none";
defparam \PC[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[15]~I (
	.datain(\inst2|inst|dffs [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[15]));
// synopsys translate_off
defparam \PC[15]~I .input_async_reset = "none";
defparam \PC[15]~I .input_power_up = "low";
defparam \PC[15]~I .input_register_mode = "none";
defparam \PC[15]~I .input_sync_reset = "none";
defparam \PC[15]~I .oe_async_reset = "none";
defparam \PC[15]~I .oe_power_up = "low";
defparam \PC[15]~I .oe_register_mode = "none";
defparam \PC[15]~I .oe_sync_reset = "none";
defparam \PC[15]~I .operation_mode = "output";
defparam \PC[15]~I .output_async_reset = "none";
defparam \PC[15]~I .output_power_up = "low";
defparam \PC[15]~I .output_register_mode = "none";
defparam \PC[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[14]~I (
	.datain(\inst2|inst|dffs [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[14]));
// synopsys translate_off
defparam \PC[14]~I .input_async_reset = "none";
defparam \PC[14]~I .input_power_up = "low";
defparam \PC[14]~I .input_register_mode = "none";
defparam \PC[14]~I .input_sync_reset = "none";
defparam \PC[14]~I .oe_async_reset = "none";
defparam \PC[14]~I .oe_power_up = "low";
defparam \PC[14]~I .oe_register_mode = "none";
defparam \PC[14]~I .oe_sync_reset = "none";
defparam \PC[14]~I .operation_mode = "output";
defparam \PC[14]~I .output_async_reset = "none";
defparam \PC[14]~I .output_power_up = "low";
defparam \PC[14]~I .output_register_mode = "none";
defparam \PC[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[13]~I (
	.datain(\inst2|inst|dffs [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[13]));
// synopsys translate_off
defparam \PC[13]~I .input_async_reset = "none";
defparam \PC[13]~I .input_power_up = "low";
defparam \PC[13]~I .input_register_mode = "none";
defparam \PC[13]~I .input_sync_reset = "none";
defparam \PC[13]~I .oe_async_reset = "none";
defparam \PC[13]~I .oe_power_up = "low";
defparam \PC[13]~I .oe_register_mode = "none";
defparam \PC[13]~I .oe_sync_reset = "none";
defparam \PC[13]~I .operation_mode = "output";
defparam \PC[13]~I .output_async_reset = "none";
defparam \PC[13]~I .output_power_up = "low";
defparam \PC[13]~I .output_register_mode = "none";
defparam \PC[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[12]~I (
	.datain(\inst2|inst|dffs [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[12]));
// synopsys translate_off
defparam \PC[12]~I .input_async_reset = "none";
defparam \PC[12]~I .input_power_up = "low";
defparam \PC[12]~I .input_register_mode = "none";
defparam \PC[12]~I .input_sync_reset = "none";
defparam \PC[12]~I .oe_async_reset = "none";
defparam \PC[12]~I .oe_power_up = "low";
defparam \PC[12]~I .oe_register_mode = "none";
defparam \PC[12]~I .oe_sync_reset = "none";
defparam \PC[12]~I .operation_mode = "output";
defparam \PC[12]~I .output_async_reset = "none";
defparam \PC[12]~I .output_power_up = "low";
defparam \PC[12]~I .output_register_mode = "none";
defparam \PC[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[11]~I (
	.datain(\inst2|inst|dffs [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[11]));
// synopsys translate_off
defparam \PC[11]~I .input_async_reset = "none";
defparam \PC[11]~I .input_power_up = "low";
defparam \PC[11]~I .input_register_mode = "none";
defparam \PC[11]~I .input_sync_reset = "none";
defparam \PC[11]~I .oe_async_reset = "none";
defparam \PC[11]~I .oe_power_up = "low";
defparam \PC[11]~I .oe_register_mode = "none";
defparam \PC[11]~I .oe_sync_reset = "none";
defparam \PC[11]~I .operation_mode = "output";
defparam \PC[11]~I .output_async_reset = "none";
defparam \PC[11]~I .output_power_up = "low";
defparam \PC[11]~I .output_register_mode = "none";
defparam \PC[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[10]~I (
	.datain(\inst2|inst|dffs [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[10]));
// synopsys translate_off
defparam \PC[10]~I .input_async_reset = "none";
defparam \PC[10]~I .input_power_up = "low";
defparam \PC[10]~I .input_register_mode = "none";
defparam \PC[10]~I .input_sync_reset = "none";
defparam \PC[10]~I .oe_async_reset = "none";
defparam \PC[10]~I .oe_power_up = "low";
defparam \PC[10]~I .oe_register_mode = "none";
defparam \PC[10]~I .oe_sync_reset = "none";
defparam \PC[10]~I .operation_mode = "output";
defparam \PC[10]~I .output_async_reset = "none";
defparam \PC[10]~I .output_power_up = "low";
defparam \PC[10]~I .output_register_mode = "none";
defparam \PC[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[9]~I (
	.datain(\inst2|inst|dffs [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[9]));
// synopsys translate_off
defparam \PC[9]~I .input_async_reset = "none";
defparam \PC[9]~I .input_power_up = "low";
defparam \PC[9]~I .input_register_mode = "none";
defparam \PC[9]~I .input_sync_reset = "none";
defparam \PC[9]~I .oe_async_reset = "none";
defparam \PC[9]~I .oe_power_up = "low";
defparam \PC[9]~I .oe_register_mode = "none";
defparam \PC[9]~I .oe_sync_reset = "none";
defparam \PC[9]~I .operation_mode = "output";
defparam \PC[9]~I .output_async_reset = "none";
defparam \PC[9]~I .output_power_up = "low";
defparam \PC[9]~I .output_register_mode = "none";
defparam \PC[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[8]~I (
	.datain(\inst2|inst|dffs [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[8]));
// synopsys translate_off
defparam \PC[8]~I .input_async_reset = "none";
defparam \PC[8]~I .input_power_up = "low";
defparam \PC[8]~I .input_register_mode = "none";
defparam \PC[8]~I .input_sync_reset = "none";
defparam \PC[8]~I .oe_async_reset = "none";
defparam \PC[8]~I .oe_power_up = "low";
defparam \PC[8]~I .oe_register_mode = "none";
defparam \PC[8]~I .oe_sync_reset = "none";
defparam \PC[8]~I .operation_mode = "output";
defparam \PC[8]~I .output_async_reset = "none";
defparam \PC[8]~I .output_power_up = "low";
defparam \PC[8]~I .output_register_mode = "none";
defparam \PC[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[7]~I (
	.datain(\inst2|inst|dffs [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[7]));
// synopsys translate_off
defparam \PC[7]~I .input_async_reset = "none";
defparam \PC[7]~I .input_power_up = "low";
defparam \PC[7]~I .input_register_mode = "none";
defparam \PC[7]~I .input_sync_reset = "none";
defparam \PC[7]~I .oe_async_reset = "none";
defparam \PC[7]~I .oe_power_up = "low";
defparam \PC[7]~I .oe_register_mode = "none";
defparam \PC[7]~I .oe_sync_reset = "none";
defparam \PC[7]~I .operation_mode = "output";
defparam \PC[7]~I .output_async_reset = "none";
defparam \PC[7]~I .output_power_up = "low";
defparam \PC[7]~I .output_register_mode = "none";
defparam \PC[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[6]~I (
	.datain(\inst2|inst|dffs [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[6]));
// synopsys translate_off
defparam \PC[6]~I .input_async_reset = "none";
defparam \PC[6]~I .input_power_up = "low";
defparam \PC[6]~I .input_register_mode = "none";
defparam \PC[6]~I .input_sync_reset = "none";
defparam \PC[6]~I .oe_async_reset = "none";
defparam \PC[6]~I .oe_power_up = "low";
defparam \PC[6]~I .oe_register_mode = "none";
defparam \PC[6]~I .oe_sync_reset = "none";
defparam \PC[6]~I .operation_mode = "output";
defparam \PC[6]~I .output_async_reset = "none";
defparam \PC[6]~I .output_power_up = "low";
defparam \PC[6]~I .output_register_mode = "none";
defparam \PC[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[5]~I (
	.datain(\inst2|inst|dffs [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[5]));
// synopsys translate_off
defparam \PC[5]~I .input_async_reset = "none";
defparam \PC[5]~I .input_power_up = "low";
defparam \PC[5]~I .input_register_mode = "none";
defparam \PC[5]~I .input_sync_reset = "none";
defparam \PC[5]~I .oe_async_reset = "none";
defparam \PC[5]~I .oe_power_up = "low";
defparam \PC[5]~I .oe_register_mode = "none";
defparam \PC[5]~I .oe_sync_reset = "none";
defparam \PC[5]~I .operation_mode = "output";
defparam \PC[5]~I .output_async_reset = "none";
defparam \PC[5]~I .output_power_up = "low";
defparam \PC[5]~I .output_register_mode = "none";
defparam \PC[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[4]~I (
	.datain(\inst2|inst|dffs [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[4]));
// synopsys translate_off
defparam \PC[4]~I .input_async_reset = "none";
defparam \PC[4]~I .input_power_up = "low";
defparam \PC[4]~I .input_register_mode = "none";
defparam \PC[4]~I .input_sync_reset = "none";
defparam \PC[4]~I .oe_async_reset = "none";
defparam \PC[4]~I .oe_power_up = "low";
defparam \PC[4]~I .oe_register_mode = "none";
defparam \PC[4]~I .oe_sync_reset = "none";
defparam \PC[4]~I .operation_mode = "output";
defparam \PC[4]~I .output_async_reset = "none";
defparam \PC[4]~I .output_power_up = "low";
defparam \PC[4]~I .output_register_mode = "none";
defparam \PC[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[3]~I (
	.datain(\inst2|inst|dffs [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[3]));
// synopsys translate_off
defparam \PC[3]~I .input_async_reset = "none";
defparam \PC[3]~I .input_power_up = "low";
defparam \PC[3]~I .input_register_mode = "none";
defparam \PC[3]~I .input_sync_reset = "none";
defparam \PC[3]~I .oe_async_reset = "none";
defparam \PC[3]~I .oe_power_up = "low";
defparam \PC[3]~I .oe_register_mode = "none";
defparam \PC[3]~I .oe_sync_reset = "none";
defparam \PC[3]~I .operation_mode = "output";
defparam \PC[3]~I .output_async_reset = "none";
defparam \PC[3]~I .output_power_up = "low";
defparam \PC[3]~I .output_register_mode = "none";
defparam \PC[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[2]~I (
	.datain(\inst2|inst|dffs [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[2]));
// synopsys translate_off
defparam \PC[2]~I .input_async_reset = "none";
defparam \PC[2]~I .input_power_up = "low";
defparam \PC[2]~I .input_register_mode = "none";
defparam \PC[2]~I .input_sync_reset = "none";
defparam \PC[2]~I .oe_async_reset = "none";
defparam \PC[2]~I .oe_power_up = "low";
defparam \PC[2]~I .oe_register_mode = "none";
defparam \PC[2]~I .oe_sync_reset = "none";
defparam \PC[2]~I .operation_mode = "output";
defparam \PC[2]~I .output_async_reset = "none";
defparam \PC[2]~I .output_power_up = "low";
defparam \PC[2]~I .output_register_mode = "none";
defparam \PC[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[1]));
// synopsys translate_off
defparam \PC[1]~I .input_async_reset = "none";
defparam \PC[1]~I .input_power_up = "low";
defparam \PC[1]~I .input_register_mode = "none";
defparam \PC[1]~I .input_sync_reset = "none";
defparam \PC[1]~I .oe_async_reset = "none";
defparam \PC[1]~I .oe_power_up = "low";
defparam \PC[1]~I .oe_register_mode = "none";
defparam \PC[1]~I .oe_sync_reset = "none";
defparam \PC[1]~I .operation_mode = "output";
defparam \PC[1]~I .output_async_reset = "none";
defparam \PC[1]~I .output_power_up = "low";
defparam \PC[1]~I .output_register_mode = "none";
defparam \PC[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PC[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PC[0]));
// synopsys translate_off
defparam \PC[0]~I .input_async_reset = "none";
defparam \PC[0]~I .input_power_up = "low";
defparam \PC[0]~I .input_register_mode = "none";
defparam \PC[0]~I .input_sync_reset = "none";
defparam \PC[0]~I .oe_async_reset = "none";
defparam \PC[0]~I .oe_power_up = "low";
defparam \PC[0]~I .oe_register_mode = "none";
defparam \PC[0]~I .oe_sync_reset = "none";
defparam \PC[0]~I .operation_mode = "output";
defparam \PC[0]~I .output_async_reset = "none";
defparam \PC[0]~I .output_power_up = "low";
defparam \PC[0]~I .output_register_mode = "none";
defparam \PC[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[31]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [31]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[31]));
// synopsys translate_off
defparam \OUT[31]~I .input_async_reset = "none";
defparam \OUT[31]~I .input_power_up = "low";
defparam \OUT[31]~I .input_register_mode = "none";
defparam \OUT[31]~I .input_sync_reset = "none";
defparam \OUT[31]~I .oe_async_reset = "none";
defparam \OUT[31]~I .oe_power_up = "low";
defparam \OUT[31]~I .oe_register_mode = "none";
defparam \OUT[31]~I .oe_sync_reset = "none";
defparam \OUT[31]~I .operation_mode = "output";
defparam \OUT[31]~I .output_async_reset = "none";
defparam \OUT[31]~I .output_power_up = "low";
defparam \OUT[31]~I .output_register_mode = "none";
defparam \OUT[31]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[30]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [30]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[30]));
// synopsys translate_off
defparam \OUT[30]~I .input_async_reset = "none";
defparam \OUT[30]~I .input_power_up = "low";
defparam \OUT[30]~I .input_register_mode = "none";
defparam \OUT[30]~I .input_sync_reset = "none";
defparam \OUT[30]~I .oe_async_reset = "none";
defparam \OUT[30]~I .oe_power_up = "low";
defparam \OUT[30]~I .oe_register_mode = "none";
defparam \OUT[30]~I .oe_sync_reset = "none";
defparam \OUT[30]~I .operation_mode = "output";
defparam \OUT[30]~I .output_async_reset = "none";
defparam \OUT[30]~I .output_power_up = "low";
defparam \OUT[30]~I .output_register_mode = "none";
defparam \OUT[30]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[29]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [29]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[29]));
// synopsys translate_off
defparam \OUT[29]~I .input_async_reset = "none";
defparam \OUT[29]~I .input_power_up = "low";
defparam \OUT[29]~I .input_register_mode = "none";
defparam \OUT[29]~I .input_sync_reset = "none";
defparam \OUT[29]~I .oe_async_reset = "none";
defparam \OUT[29]~I .oe_power_up = "low";
defparam \OUT[29]~I .oe_register_mode = "none";
defparam \OUT[29]~I .oe_sync_reset = "none";
defparam \OUT[29]~I .operation_mode = "output";
defparam \OUT[29]~I .output_async_reset = "none";
defparam \OUT[29]~I .output_power_up = "low";
defparam \OUT[29]~I .output_register_mode = "none";
defparam \OUT[29]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[28]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [28]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[28]));
// synopsys translate_off
defparam \OUT[28]~I .input_async_reset = "none";
defparam \OUT[28]~I .input_power_up = "low";
defparam \OUT[28]~I .input_register_mode = "none";
defparam \OUT[28]~I .input_sync_reset = "none";
defparam \OUT[28]~I .oe_async_reset = "none";
defparam \OUT[28]~I .oe_power_up = "low";
defparam \OUT[28]~I .oe_register_mode = "none";
defparam \OUT[28]~I .oe_sync_reset = "none";
defparam \OUT[28]~I .operation_mode = "output";
defparam \OUT[28]~I .output_async_reset = "none";
defparam \OUT[28]~I .output_power_up = "low";
defparam \OUT[28]~I .output_register_mode = "none";
defparam \OUT[28]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[27]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [27]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[27]));
// synopsys translate_off
defparam \OUT[27]~I .input_async_reset = "none";
defparam \OUT[27]~I .input_power_up = "low";
defparam \OUT[27]~I .input_register_mode = "none";
defparam \OUT[27]~I .input_sync_reset = "none";
defparam \OUT[27]~I .oe_async_reset = "none";
defparam \OUT[27]~I .oe_power_up = "low";
defparam \OUT[27]~I .oe_register_mode = "none";
defparam \OUT[27]~I .oe_sync_reset = "none";
defparam \OUT[27]~I .operation_mode = "output";
defparam \OUT[27]~I .output_async_reset = "none";
defparam \OUT[27]~I .output_power_up = "low";
defparam \OUT[27]~I .output_register_mode = "none";
defparam \OUT[27]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[26]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [26]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[26]));
// synopsys translate_off
defparam \OUT[26]~I .input_async_reset = "none";
defparam \OUT[26]~I .input_power_up = "low";
defparam \OUT[26]~I .input_register_mode = "none";
defparam \OUT[26]~I .input_sync_reset = "none";
defparam \OUT[26]~I .oe_async_reset = "none";
defparam \OUT[26]~I .oe_power_up = "low";
defparam \OUT[26]~I .oe_register_mode = "none";
defparam \OUT[26]~I .oe_sync_reset = "none";
defparam \OUT[26]~I .operation_mode = "output";
defparam \OUT[26]~I .output_async_reset = "none";
defparam \OUT[26]~I .output_power_up = "low";
defparam \OUT[26]~I .output_register_mode = "none";
defparam \OUT[26]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[25]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [25]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[25]));
// synopsys translate_off
defparam \OUT[25]~I .input_async_reset = "none";
defparam \OUT[25]~I .input_power_up = "low";
defparam \OUT[25]~I .input_register_mode = "none";
defparam \OUT[25]~I .input_sync_reset = "none";
defparam \OUT[25]~I .oe_async_reset = "none";
defparam \OUT[25]~I .oe_power_up = "low";
defparam \OUT[25]~I .oe_register_mode = "none";
defparam \OUT[25]~I .oe_sync_reset = "none";
defparam \OUT[25]~I .operation_mode = "output";
defparam \OUT[25]~I .output_async_reset = "none";
defparam \OUT[25]~I .output_power_up = "low";
defparam \OUT[25]~I .output_register_mode = "none";
defparam \OUT[25]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[24]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [24]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[24]));
// synopsys translate_off
defparam \OUT[24]~I .input_async_reset = "none";
defparam \OUT[24]~I .input_power_up = "low";
defparam \OUT[24]~I .input_register_mode = "none";
defparam \OUT[24]~I .input_sync_reset = "none";
defparam \OUT[24]~I .oe_async_reset = "none";
defparam \OUT[24]~I .oe_power_up = "low";
defparam \OUT[24]~I .oe_register_mode = "none";
defparam \OUT[24]~I .oe_sync_reset = "none";
defparam \OUT[24]~I .operation_mode = "output";
defparam \OUT[24]~I .output_async_reset = "none";
defparam \OUT[24]~I .output_power_up = "low";
defparam \OUT[24]~I .output_register_mode = "none";
defparam \OUT[24]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[23]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [23]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[23]));
// synopsys translate_off
defparam \OUT[23]~I .input_async_reset = "none";
defparam \OUT[23]~I .input_power_up = "low";
defparam \OUT[23]~I .input_register_mode = "none";
defparam \OUT[23]~I .input_sync_reset = "none";
defparam \OUT[23]~I .oe_async_reset = "none";
defparam \OUT[23]~I .oe_power_up = "low";
defparam \OUT[23]~I .oe_register_mode = "none";
defparam \OUT[23]~I .oe_sync_reset = "none";
defparam \OUT[23]~I .operation_mode = "output";
defparam \OUT[23]~I .output_async_reset = "none";
defparam \OUT[23]~I .output_power_up = "low";
defparam \OUT[23]~I .output_register_mode = "none";
defparam \OUT[23]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[22]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [22]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[22]));
// synopsys translate_off
defparam \OUT[22]~I .input_async_reset = "none";
defparam \OUT[22]~I .input_power_up = "low";
defparam \OUT[22]~I .input_register_mode = "none";
defparam \OUT[22]~I .input_sync_reset = "none";
defparam \OUT[22]~I .oe_async_reset = "none";
defparam \OUT[22]~I .oe_power_up = "low";
defparam \OUT[22]~I .oe_register_mode = "none";
defparam \OUT[22]~I .oe_sync_reset = "none";
defparam \OUT[22]~I .operation_mode = "output";
defparam \OUT[22]~I .output_async_reset = "none";
defparam \OUT[22]~I .output_power_up = "low";
defparam \OUT[22]~I .output_register_mode = "none";
defparam \OUT[22]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[21]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [21]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[21]));
// synopsys translate_off
defparam \OUT[21]~I .input_async_reset = "none";
defparam \OUT[21]~I .input_power_up = "low";
defparam \OUT[21]~I .input_register_mode = "none";
defparam \OUT[21]~I .input_sync_reset = "none";
defparam \OUT[21]~I .oe_async_reset = "none";
defparam \OUT[21]~I .oe_power_up = "low";
defparam \OUT[21]~I .oe_register_mode = "none";
defparam \OUT[21]~I .oe_sync_reset = "none";
defparam \OUT[21]~I .operation_mode = "output";
defparam \OUT[21]~I .output_async_reset = "none";
defparam \OUT[21]~I .output_power_up = "low";
defparam \OUT[21]~I .output_register_mode = "none";
defparam \OUT[21]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[20]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [20]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[20]));
// synopsys translate_off
defparam \OUT[20]~I .input_async_reset = "none";
defparam \OUT[20]~I .input_power_up = "low";
defparam \OUT[20]~I .input_register_mode = "none";
defparam \OUT[20]~I .input_sync_reset = "none";
defparam \OUT[20]~I .oe_async_reset = "none";
defparam \OUT[20]~I .oe_power_up = "low";
defparam \OUT[20]~I .oe_register_mode = "none";
defparam \OUT[20]~I .oe_sync_reset = "none";
defparam \OUT[20]~I .operation_mode = "output";
defparam \OUT[20]~I .output_async_reset = "none";
defparam \OUT[20]~I .output_power_up = "low";
defparam \OUT[20]~I .output_register_mode = "none";
defparam \OUT[20]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[19]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [19]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[19]));
// synopsys translate_off
defparam \OUT[19]~I .input_async_reset = "none";
defparam \OUT[19]~I .input_power_up = "low";
defparam \OUT[19]~I .input_register_mode = "none";
defparam \OUT[19]~I .input_sync_reset = "none";
defparam \OUT[19]~I .oe_async_reset = "none";
defparam \OUT[19]~I .oe_power_up = "low";
defparam \OUT[19]~I .oe_register_mode = "none";
defparam \OUT[19]~I .oe_sync_reset = "none";
defparam \OUT[19]~I .operation_mode = "output";
defparam \OUT[19]~I .output_async_reset = "none";
defparam \OUT[19]~I .output_power_up = "low";
defparam \OUT[19]~I .output_register_mode = "none";
defparam \OUT[19]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[18]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [18]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[18]));
// synopsys translate_off
defparam \OUT[18]~I .input_async_reset = "none";
defparam \OUT[18]~I .input_power_up = "low";
defparam \OUT[18]~I .input_register_mode = "none";
defparam \OUT[18]~I .input_sync_reset = "none";
defparam \OUT[18]~I .oe_async_reset = "none";
defparam \OUT[18]~I .oe_power_up = "low";
defparam \OUT[18]~I .oe_register_mode = "none";
defparam \OUT[18]~I .oe_sync_reset = "none";
defparam \OUT[18]~I .operation_mode = "output";
defparam \OUT[18]~I .output_async_reset = "none";
defparam \OUT[18]~I .output_power_up = "low";
defparam \OUT[18]~I .output_register_mode = "none";
defparam \OUT[18]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[17]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [17]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[17]));
// synopsys translate_off
defparam \OUT[17]~I .input_async_reset = "none";
defparam \OUT[17]~I .input_power_up = "low";
defparam \OUT[17]~I .input_register_mode = "none";
defparam \OUT[17]~I .input_sync_reset = "none";
defparam \OUT[17]~I .oe_async_reset = "none";
defparam \OUT[17]~I .oe_power_up = "low";
defparam \OUT[17]~I .oe_register_mode = "none";
defparam \OUT[17]~I .oe_sync_reset = "none";
defparam \OUT[17]~I .operation_mode = "output";
defparam \OUT[17]~I .output_async_reset = "none";
defparam \OUT[17]~I .output_power_up = "low";
defparam \OUT[17]~I .output_register_mode = "none";
defparam \OUT[17]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[16]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [16]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[16]));
// synopsys translate_off
defparam \OUT[16]~I .input_async_reset = "none";
defparam \OUT[16]~I .input_power_up = "low";
defparam \OUT[16]~I .input_register_mode = "none";
defparam \OUT[16]~I .input_sync_reset = "none";
defparam \OUT[16]~I .oe_async_reset = "none";
defparam \OUT[16]~I .oe_power_up = "low";
defparam \OUT[16]~I .oe_register_mode = "none";
defparam \OUT[16]~I .oe_sync_reset = "none";
defparam \OUT[16]~I .operation_mode = "output";
defparam \OUT[16]~I .output_async_reset = "none";
defparam \OUT[16]~I .output_power_up = "low";
defparam \OUT[16]~I .output_register_mode = "none";
defparam \OUT[16]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[15]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [15]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[15]));
// synopsys translate_off
defparam \OUT[15]~I .input_async_reset = "none";
defparam \OUT[15]~I .input_power_up = "low";
defparam \OUT[15]~I .input_register_mode = "none";
defparam \OUT[15]~I .input_sync_reset = "none";
defparam \OUT[15]~I .oe_async_reset = "none";
defparam \OUT[15]~I .oe_power_up = "low";
defparam \OUT[15]~I .oe_register_mode = "none";
defparam \OUT[15]~I .oe_sync_reset = "none";
defparam \OUT[15]~I .operation_mode = "output";
defparam \OUT[15]~I .output_async_reset = "none";
defparam \OUT[15]~I .output_power_up = "low";
defparam \OUT[15]~I .output_register_mode = "none";
defparam \OUT[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[14]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [14]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[14]));
// synopsys translate_off
defparam \OUT[14]~I .input_async_reset = "none";
defparam \OUT[14]~I .input_power_up = "low";
defparam \OUT[14]~I .input_register_mode = "none";
defparam \OUT[14]~I .input_sync_reset = "none";
defparam \OUT[14]~I .oe_async_reset = "none";
defparam \OUT[14]~I .oe_power_up = "low";
defparam \OUT[14]~I .oe_register_mode = "none";
defparam \OUT[14]~I .oe_sync_reset = "none";
defparam \OUT[14]~I .operation_mode = "output";
defparam \OUT[14]~I .output_async_reset = "none";
defparam \OUT[14]~I .output_power_up = "low";
defparam \OUT[14]~I .output_register_mode = "none";
defparam \OUT[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[13]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [13]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[13]));
// synopsys translate_off
defparam \OUT[13]~I .input_async_reset = "none";
defparam \OUT[13]~I .input_power_up = "low";
defparam \OUT[13]~I .input_register_mode = "none";
defparam \OUT[13]~I .input_sync_reset = "none";
defparam \OUT[13]~I .oe_async_reset = "none";
defparam \OUT[13]~I .oe_power_up = "low";
defparam \OUT[13]~I .oe_register_mode = "none";
defparam \OUT[13]~I .oe_sync_reset = "none";
defparam \OUT[13]~I .operation_mode = "output";
defparam \OUT[13]~I .output_async_reset = "none";
defparam \OUT[13]~I .output_power_up = "low";
defparam \OUT[13]~I .output_register_mode = "none";
defparam \OUT[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[12]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [12]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[12]));
// synopsys translate_off
defparam \OUT[12]~I .input_async_reset = "none";
defparam \OUT[12]~I .input_power_up = "low";
defparam \OUT[12]~I .input_register_mode = "none";
defparam \OUT[12]~I .input_sync_reset = "none";
defparam \OUT[12]~I .oe_async_reset = "none";
defparam \OUT[12]~I .oe_power_up = "low";
defparam \OUT[12]~I .oe_register_mode = "none";
defparam \OUT[12]~I .oe_sync_reset = "none";
defparam \OUT[12]~I .operation_mode = "output";
defparam \OUT[12]~I .output_async_reset = "none";
defparam \OUT[12]~I .output_power_up = "low";
defparam \OUT[12]~I .output_register_mode = "none";
defparam \OUT[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[11]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [11]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[11]));
// synopsys translate_off
defparam \OUT[11]~I .input_async_reset = "none";
defparam \OUT[11]~I .input_power_up = "low";
defparam \OUT[11]~I .input_register_mode = "none";
defparam \OUT[11]~I .input_sync_reset = "none";
defparam \OUT[11]~I .oe_async_reset = "none";
defparam \OUT[11]~I .oe_power_up = "low";
defparam \OUT[11]~I .oe_register_mode = "none";
defparam \OUT[11]~I .oe_sync_reset = "none";
defparam \OUT[11]~I .operation_mode = "output";
defparam \OUT[11]~I .output_async_reset = "none";
defparam \OUT[11]~I .output_power_up = "low";
defparam \OUT[11]~I .output_register_mode = "none";
defparam \OUT[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[10]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [10]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[10]));
// synopsys translate_off
defparam \OUT[10]~I .input_async_reset = "none";
defparam \OUT[10]~I .input_power_up = "low";
defparam \OUT[10]~I .input_register_mode = "none";
defparam \OUT[10]~I .input_sync_reset = "none";
defparam \OUT[10]~I .oe_async_reset = "none";
defparam \OUT[10]~I .oe_power_up = "low";
defparam \OUT[10]~I .oe_register_mode = "none";
defparam \OUT[10]~I .oe_sync_reset = "none";
defparam \OUT[10]~I .operation_mode = "output";
defparam \OUT[10]~I .output_async_reset = "none";
defparam \OUT[10]~I .output_power_up = "low";
defparam \OUT[10]~I .output_register_mode = "none";
defparam \OUT[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[9]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [9]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[9]));
// synopsys translate_off
defparam \OUT[9]~I .input_async_reset = "none";
defparam \OUT[9]~I .input_power_up = "low";
defparam \OUT[9]~I .input_register_mode = "none";
defparam \OUT[9]~I .input_sync_reset = "none";
defparam \OUT[9]~I .oe_async_reset = "none";
defparam \OUT[9]~I .oe_power_up = "low";
defparam \OUT[9]~I .oe_register_mode = "none";
defparam \OUT[9]~I .oe_sync_reset = "none";
defparam \OUT[9]~I .operation_mode = "output";
defparam \OUT[9]~I .output_async_reset = "none";
defparam \OUT[9]~I .output_power_up = "low";
defparam \OUT[9]~I .output_register_mode = "none";
defparam \OUT[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[8]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [8]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[8]));
// synopsys translate_off
defparam \OUT[8]~I .input_async_reset = "none";
defparam \OUT[8]~I .input_power_up = "low";
defparam \OUT[8]~I .input_register_mode = "none";
defparam \OUT[8]~I .input_sync_reset = "none";
defparam \OUT[8]~I .oe_async_reset = "none";
defparam \OUT[8]~I .oe_power_up = "low";
defparam \OUT[8]~I .oe_register_mode = "none";
defparam \OUT[8]~I .oe_sync_reset = "none";
defparam \OUT[8]~I .operation_mode = "output";
defparam \OUT[8]~I .output_async_reset = "none";
defparam \OUT[8]~I .output_power_up = "low";
defparam \OUT[8]~I .output_register_mode = "none";
defparam \OUT[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[7]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[7]));
// synopsys translate_off
defparam \OUT[7]~I .input_async_reset = "none";
defparam \OUT[7]~I .input_power_up = "low";
defparam \OUT[7]~I .input_register_mode = "none";
defparam \OUT[7]~I .input_sync_reset = "none";
defparam \OUT[7]~I .oe_async_reset = "none";
defparam \OUT[7]~I .oe_power_up = "low";
defparam \OUT[7]~I .oe_register_mode = "none";
defparam \OUT[7]~I .oe_sync_reset = "none";
defparam \OUT[7]~I .operation_mode = "output";
defparam \OUT[7]~I .output_async_reset = "none";
defparam \OUT[7]~I .output_power_up = "low";
defparam \OUT[7]~I .output_register_mode = "none";
defparam \OUT[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[6]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[6]));
// synopsys translate_off
defparam \OUT[6]~I .input_async_reset = "none";
defparam \OUT[6]~I .input_power_up = "low";
defparam \OUT[6]~I .input_register_mode = "none";
defparam \OUT[6]~I .input_sync_reset = "none";
defparam \OUT[6]~I .oe_async_reset = "none";
defparam \OUT[6]~I .oe_power_up = "low";
defparam \OUT[6]~I .oe_register_mode = "none";
defparam \OUT[6]~I .oe_sync_reset = "none";
defparam \OUT[6]~I .operation_mode = "output";
defparam \OUT[6]~I .output_async_reset = "none";
defparam \OUT[6]~I .output_power_up = "low";
defparam \OUT[6]~I .output_register_mode = "none";
defparam \OUT[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[5]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[5]));
// synopsys translate_off
defparam \OUT[5]~I .input_async_reset = "none";
defparam \OUT[5]~I .input_power_up = "low";
defparam \OUT[5]~I .input_register_mode = "none";
defparam \OUT[5]~I .input_sync_reset = "none";
defparam \OUT[5]~I .oe_async_reset = "none";
defparam \OUT[5]~I .oe_power_up = "low";
defparam \OUT[5]~I .oe_register_mode = "none";
defparam \OUT[5]~I .oe_sync_reset = "none";
defparam \OUT[5]~I .operation_mode = "output";
defparam \OUT[5]~I .output_async_reset = "none";
defparam \OUT[5]~I .output_power_up = "low";
defparam \OUT[5]~I .output_register_mode = "none";
defparam \OUT[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[4]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[4]));
// synopsys translate_off
defparam \OUT[4]~I .input_async_reset = "none";
defparam \OUT[4]~I .input_power_up = "low";
defparam \OUT[4]~I .input_register_mode = "none";
defparam \OUT[4]~I .input_sync_reset = "none";
defparam \OUT[4]~I .oe_async_reset = "none";
defparam \OUT[4]~I .oe_power_up = "low";
defparam \OUT[4]~I .oe_register_mode = "none";
defparam \OUT[4]~I .oe_sync_reset = "none";
defparam \OUT[4]~I .operation_mode = "output";
defparam \OUT[4]~I .output_async_reset = "none";
defparam \OUT[4]~I .output_power_up = "low";
defparam \OUT[4]~I .output_register_mode = "none";
defparam \OUT[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[3]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[3]));
// synopsys translate_off
defparam \OUT[3]~I .input_async_reset = "none";
defparam \OUT[3]~I .input_power_up = "low";
defparam \OUT[3]~I .input_register_mode = "none";
defparam \OUT[3]~I .input_sync_reset = "none";
defparam \OUT[3]~I .oe_async_reset = "none";
defparam \OUT[3]~I .oe_power_up = "low";
defparam \OUT[3]~I .oe_register_mode = "none";
defparam \OUT[3]~I .oe_sync_reset = "none";
defparam \OUT[3]~I .operation_mode = "output";
defparam \OUT[3]~I .output_async_reset = "none";
defparam \OUT[3]~I .output_power_up = "low";
defparam \OUT[3]~I .output_register_mode = "none";
defparam \OUT[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[2]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[2]));
// synopsys translate_off
defparam \OUT[2]~I .input_async_reset = "none";
defparam \OUT[2]~I .input_power_up = "low";
defparam \OUT[2]~I .input_register_mode = "none";
defparam \OUT[2]~I .input_sync_reset = "none";
defparam \OUT[2]~I .oe_async_reset = "none";
defparam \OUT[2]~I .oe_power_up = "low";
defparam \OUT[2]~I .oe_register_mode = "none";
defparam \OUT[2]~I .oe_sync_reset = "none";
defparam \OUT[2]~I .operation_mode = "output";
defparam \OUT[2]~I .output_async_reset = "none";
defparam \OUT[2]~I .output_power_up = "low";
defparam \OUT[2]~I .output_register_mode = "none";
defparam \OUT[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[1]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[1]));
// synopsys translate_off
defparam \OUT[1]~I .input_async_reset = "none";
defparam \OUT[1]~I .input_power_up = "low";
defparam \OUT[1]~I .input_register_mode = "none";
defparam \OUT[1]~I .input_sync_reset = "none";
defparam \OUT[1]~I .oe_async_reset = "none";
defparam \OUT[1]~I .oe_power_up = "low";
defparam \OUT[1]~I .oe_register_mode = "none";
defparam \OUT[1]~I .oe_sync_reset = "none";
defparam \OUT[1]~I .operation_mode = "output";
defparam \OUT[1]~I .output_async_reset = "none";
defparam \OUT[1]~I .output_power_up = "low";
defparam \OUT[1]~I .output_register_mode = "none";
defparam \OUT[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \OUT[0]~I (
	.datain(\inst|altsyncram_component|auto_generated|q_a [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(OUT[0]));
// synopsys translate_off
defparam \OUT[0]~I .input_async_reset = "none";
defparam \OUT[0]~I .input_power_up = "low";
defparam \OUT[0]~I .input_register_mode = "none";
defparam \OUT[0]~I .input_sync_reset = "none";
defparam \OUT[0]~I .oe_async_reset = "none";
defparam \OUT[0]~I .oe_power_up = "low";
defparam \OUT[0]~I .oe_register_mode = "none";
defparam \OUT[0]~I .oe_sync_reset = "none";
defparam \OUT[0]~I .operation_mode = "output";
defparam \OUT[0]~I .output_async_reset = "none";
defparam \OUT[0]~I .output_power_up = "low";
defparam \OUT[0]~I .output_register_mode = "none";
defparam \OUT[0]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
