Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Tue Apr 14 21:34:55 2015
| Host         : variable running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    41 |
| Minimum Number of register sites lost to control set restrictions |   109 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             108 |           36 |
| No           | No                    | Yes                    |              72 |           24 |
| No           | Yes                   | No                     |              82 |           23 |
| Yes          | No                    | No                     |             354 |           94 |
| Yes          | No                    | Yes                    |             173 |           63 |
| Yes          | Yes                   | No                     |              22 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|           Clock Signal          |                                                                     Enable Signal                                                                    |                                                                Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_read_temp[7]_i_1                           | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[1] |                1 |              1 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                             |                                                                                                                                                |                1 |              2 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9                           |                                                                                                                                                |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O11[0]                       |                                                                                                                                                |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11                          | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O2                     |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O11                          |                                                                                                                                                |                2 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O9                           | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O2                     |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                   |                3 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O9[0]                        |                                                                                                                                                |                1 |              4 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/reset |                4 |              6 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                          | System_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                             |                1 |              6 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_FSM_onehot_is_Transmit[7]_i_1              | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[0] |                4 |              7 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_read_temp[7]_i_1                           | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[0] |                3 |              7 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[1] |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/SR[0]                                 |                3 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                               | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                     |                2 |              8 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/dut_enable     | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[1] |                4 |             10 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O13                          |                                                                                                                                                |                3 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                         |                                                                                                                                                |                7 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O10[0]                       |                                                                                                                                                |                6 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O12                          |                                                                                                                                                |                3 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O10[0]                       |                                                                                                                                                |                6 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                         |                                                                                                                                                |                5 |             12 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                   |                                                                                                                                                |                4 |             13 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/aw_transfer | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/reset |                5 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/O2                                          |                                                                                                                                                |                3 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                      |                                                                                                                                                |                3 |             14 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_dut_inst/u_hdl_dut/u_Transmit/n_0_bit_count[15]_i_1                          | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[0] |                4 |             16 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O3                           |                                                                                                                                                |                3 |             20 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/rd_enb      | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/reset |                7 |             32 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                      |                                                                                                                                                |                9 |             34 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/O2                                         |                                                                                                                                                |                8 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/O2                                         |                                                                                                                                                |                9 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/O14[0]                       |                                                                                                                                                |                9 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/O13[0]                       |                                                                                                                                                |                9 |             36 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/O2                                          |                                                                                                                                                |                9 |             47 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                      |                                                                                                                                                |                9 |             47 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[0] |               17 |             58 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      | System_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                           |               17 |             70 |
|  System_i/clk_wiz_0/U0/clk_out1 | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_addr_decoder_inst/dut_enable     | System_i/L3G4200D_SPI_hdl_dut_ipcore_0/U0/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_inst/u_L3G4200D_SPI_hdl_dut_ipcore_axi_lite_module_inst/AR[0] |               35 |             86 |
|  System_i/clk_wiz_0/U0/clk_out1 |                                                                                                                                                      |                                                                                                                                                |               37 |            109 |
+---------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


