# 
# Steps log generated by v++
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running v++
Environment variables :
------------------------------------------
NV_LIBCUBLAS_VERSION=11.4.1.1043-1
NVIDIA_VISIBLE_DEVICES=none
KUBERNETES_SERVICE_PORT_HTTPS=443
TURN_TLS=false
KUBERNETES_SERVICE_PORT=443
RDI_APPROOT=/tools/Xilinx/Vitis/2022.2
RDI_JAVA_PLATFORM=
HOSTNAME=egl
LANGUAGE=en_US:en
TURN_HOST=turn.nrp-nautilus.io
MAKE_TERMOUT=/dev/pts/4
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
RDI_BINROOT=/tools/Xilinx/Vitis/2022.2/bin
XILINX_VIVADO=/tools/Xilinx/Vivado/2022.2
NVIDIA_REQUIRE_CUDA=cuda>=11.2 brand=tesla,driver>=418,driver<419 brand=tesla,driver>=440,driver<441 driver>=450
NOVNC_ENABLE=true
DPI=96
NV_NVTX_VERSION=11.2.152-1
RDI_OPT_EXT=.o
RDI_INSTALLVER=2022.2
RDI_INSTALLROOT=/tools/Xilinx
NV_LIBCUSPARSE_VERSION=11.4.1.1152-1
ENABLE_BASIC_AUTH=true
NV_LIBNPP_VERSION=11.3.2.152-1
RDI_PATCHROOT=
XILINX_XRT=/opt/xilinx/xrt
NCCL_VERSION=2.8.4-1
XIL_NO_OVERRIDE=0
RDI_LIBDIR=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o
PWD=/home/ayvol/accelerator_wrapper
_RDI_DONT_SET_XILINX_AS_PATH=True
NVIDIA_DRIVER_CAPABILITIES=all
SIZEW=1920
NV_LIBNPP_PACKAGE=libnpp-11-2=11.3.2.152-1
MAKEOVERRIDES=${-*-command-variables-*-}
SIZEH=1200
TZ=UTC
RDI_PREPEND_PATH=/tools/Xilinx/Vitis/2022.2/bin
XILINX_DSP=
LD_PRELOAD=/lib/x86_64-linux-gnu/libudev.so.1
NV_CUDA_CUDART_VERSION=11.2.152-1
HOME=/home/user
SYNTH_COMMON=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
LANG=en_US.UTF-8
KUBERNETES_PORT_443_TCP=tcp://10.96.0.1:443
TURN_SHARED_SECRET=cup5dBCknRijK4roVJSEUFikEpu8xdKAqGxubX7CbZ2YkpgC4zFsU5Ukqf97PHsE
CUDA_VERSION=11.2.2
NV_LIBCUBLAS_PACKAGE=libcublas-11-2=11.4.1.1043-1
XILINX_HLS=/tools/Xilinx/Vitis_HLS/2022.2
HDI_PROCESSOR=x86_64
RDI_BUILD=yes
XILINXD_LICENSE_FILE=2100@xilinxd
RDI_PROG=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
TURN_PORT=3478
WEBRTC_ENCODER=x264enc
NV_LIBCUBLAS_PACKAGE_NAME=libcublas-11-2
TURN_PROTOCOL=udp
RT_TCL_PATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/base_tcl/tcl
MFLAGS=
REFRESH=60
XILINX_SDK=/tools/Xilinx/Vitis/2022.2
MAKEFLAGS= -- DEVICE=xilinx_u55c_gen3x16_xdma_3_202210_1 TARGET=hw
PYTHONPATH=/opt/xilinx/xrt/python
TERM=xterm
PASSWD=chuhua123
APPIMAGE_EXTRACT_AND_RUN=1
USER=user
MAKE_TERMERR=/dev/pts/4
XILINX_PLANAHEAD=/tools/Xilinx/Vitis/2022.2
RDI_BASEROOT=/tools/Xilinx/Vitis
RDI_TPS_ROOT=/tools/Xilinx/Vivado/2022.2/tps/lnx64
RDI_JAVA_VERSION=11.0.11_9
RDI_DATADIR=/tools/Xilinx/Vitis/2022.2/data
DISPLAY=:0
SHLVL=3
MAKELEVEL=1
NV_CUDA_LIB_VERSION=11.2.2-1
NVARCH=x86_64
KUBERNETES_PORT_443_TCP_PROTO=tcp
CDEPTH=24
XILINX_VIVADO_HLS=/tools/Xilinx/Vivado/2022.2
XIL_CHECK_TCL_DEBUG=False
KUBERNETES_PORT_443_TCP_ADDR=10.96.0.1
WEBRTC_ENABLE_RESIZE=false
NV_CUDA_COMPAT_PACKAGE=cuda-compat-11-2
DEVICE=xilinx_u55c_gen3x16_xdma_3_202210_1
VGL_DISPLAY=egl
NV_LIBNCCL_PACKAGE=libnccl2=2.8.4-1+cuda11.2
LD_LIBRARY_PATH=/tools/Xilinx/Vitis/2022.2/tps/lnx64/java-cef-95.0.4638.69/bin/lib/linux64:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib/:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/lib//server:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/lib/x86_64-linux-gnu:/usr/lib/i386-linux-gnu:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
HDIPRELDPATH=/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu/20:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vitis/2022.2/lib/lnx64.o:/opt/xilinx/xrt/lib:/usr/lib/x86_64-linux-gnu:/usr/lib/i386-linux-gnu:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/usr/local/nvidia/lib:/usr/local/nvidia/lib64:/tools/Xilinx/Vitis/2022.2/bin/../lnx64/tools/dot/lib
XDG_RUNTIME_DIR=/tmp
TCL_LIBRARY=/tools/Xilinx/Vitis/2022.2/tps/tcl/tcl8.5
KUBERNETES_SERVICE_HOST=10.96.0.1
LC_ALL=en_US.UTF-8
KUBERNETES_PORT=tcp://10.96.0.1:443
KUBERNETES_PORT_443_TCP_PORT=443
PATH=/tools/Xilinx/Vivado/2022.2/tps/lnx64/binutils-2.26/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/ppc64le/4.9.3/lnx64/bin:/tools/Xilinx/Vitis/2022.2/bin/../gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vivado/2022.2/tps/lnx64/gcc-8.3.0/bin:/tools/Xilinx/Vivado/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/jre11.0.11_9/bin:/tools/Xilinx/Vivado/2022.2/bin:/tools/Xilinx/Vitis_HLS/2022.2/bin:/tools/Xilinx/Model_Composer/2022.2/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/arm/lin/bin:/tools/Xilinx/Vitis/2022.2/gnu/microblaze/linux_toolchain/lin64_le/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-linux-gnueabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch32/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-linux/bin:/tools/Xilinx/Vitis/2022.2/gnu/aarch64/lin/aarch64-none/bin:/tools/Xilinx/Vitis/2022.2/gnu/armr5/lin/gcc-arm-none-eabi/bin:/tools/Xilinx/Vitis/2022.2/tps/lnx64/cmake-3.3.2/bin:/tools/Xilinx/Vitis/2022.2/aietools/bin:/tools/Xilinx/DocNav:/opt/xilinx/xrt/bin:/usr/local/nvidia/bin:/usr/local/cuda/bin:/usr/local/sbin:/usr/local/bin:/usr/sbin:/usr/bin:/sbin:/bin
RT_LIBPATH=/tools/Xilinx/Vitis/2022.2/scripts/rt/data
NV_LIBNCCL_PACKAGE_NAME=libnccl2
NV_LIBNCCL_PACKAGE_VERSION=2.8.4-1
HDI_APPROOT=/tools/Xilinx/Vitis/2022.2
RDI_PLATFORM=lnx64
MYVIVADO=
ENABLE_AUDIO=true
ISL_IOSTREAMS_RSA=/tools/Xilinx/Vitis/2022.2/tps/isl
PULSE_SERVER=127.0.0.1:4713
XILINX_VITIS=/tools/Xilinx/Vitis/2022.2
OLDPWD=/tools/Xilinx/Vitis/2022.2/bin
TARGET=hw
_=/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++
XILINX_CD_CONNECT_ID=34841
XILINX_CD_SESSION=f4ca51e9-6846-4859-bbc6-b7801c5fc697


V++ command line:
------------------------------------------
/tools/Xilinx/Vitis/2022.2/bin/unwrapped/lnx64.o/v++ -t hw --platform xilinx_u55c_gen3x16_xdma_3_202210_1 --save-temps --temp_dir ./_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1 -c -k alveo_hls4ml -Isrc -o_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo src/alveo_hls4ml.cpp src/myproject.cpp -DMYPROJ=myproject -DIS_CONV2D -DIO_STREAM -I./src/ -I./src/weights -I./src/nnet_utils/ --config config.ini 

FINAL PROGRAM OPTIONS
--advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11
--compile
--config config.ini
--connectivity.nk alveo_hls4ml:4
--connectivity.sp alveo_hls4ml_1.in:HBM[0:3]
--connectivity.sp alveo_hls4ml_1.out:HBM[4:7]
--connectivity.sp alveo_hls4ml_2.in:HBM[8:11]
--connectivity.sp alveo_hls4ml_2.out:HBM[12:15]
--connectivity.sp alveo_hls4ml_3.in:HBM[16:19]
--connectivity.sp alveo_hls4ml_3.out:HBM[20:23]
--connectivity.sp alveo_hls4ml_4.in:HBM[24:27]
--connectivity.sp alveo_hls4ml_4.out:HBM[28:31]
--define MYPROJ=myproject
--define IS_CONV2D
--define IO_STREAM
--hls.pre_tcl ./config.tcl
--include src
--include ./src/
--include ./src/weights
--include ./src/nnet_utils/
--input_files src/alveo_hls4ml.cpp
--input_files src/myproject.cpp
--kernel alveo_hls4ml
--optimize 0
--output _x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo
--platform xilinx_u55c_gen3x16_xdma_3_202210_1
--report_level 0
--save-temps
--target hw
--temp_dir ./_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1
--vivado.prop run.impl_1.STEPS.OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
--vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=AltSpreadLogic_high
--vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.imp1_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
--vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
--vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore

PARSED COMMAND LINE OPTIONS
-t hw 
--platform xilinx_u55c_gen3x16_xdma_3_202210_1 
--save-temps 
--temp_dir ./_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1 
-c 
-k alveo_hls4ml 
-Isrc 
-o_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml.xo 
src/alveo_hls4ml.cpp 
src/myproject.cpp 
-DMYPROJ=myproject 
-DIS_CONV2D 
-DIO_STREAM 
-I./src/ 
-I./src/weights 
-I./src/nnet_utils/ 
--config config.ini 

PARSED CONFIG FILE (1) OPTIONS
file: config.ini
advanced.prop kernel.alveo_hls4ml.kernel_flags=-std=c++11 
hls.pre_tcl ./config.tcl 
connectivity.nk alveo_hls4ml:4 
connectivity.sp alveo_hls4ml_1.in:HBM[0:3] 
connectivity.sp alveo_hls4ml_1.out:HBM[4:7] 
connectivity.sp alveo_hls4ml_2.in:HBM[8:11] 
connectivity.sp alveo_hls4ml_2.out:HBM[12:15] 
connectivity.sp alveo_hls4ml_3.in:HBM[16:19] 
connectivity.sp alveo_hls4ml_3.out:HBM[20:23] 
connectivity.sp alveo_hls4ml_4.in:HBM[24:27] 
connectivity.sp alveo_hls4ml_4.out:HBM[28:31] 
vivado.prop run.impl_1.STEPS.OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore 
vivado.prop run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=AltSpreadLogic_high 
vivado.prop run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.imp1_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore 
vivado.prop run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=Explore 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true 
vivado.prop run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore 

EXPANDED PARAMETERS
From application of optMap.xml: 
 --vivado.prop "run.__KERNEL__.{STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS}={-directive sdx_optimization_effort_high}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_route_design_summary steps {route_design} runs {impl_1} options {-max_paths 10}" --advanced.misc "report=type report_timing_summary name impl_report_timing_summary_post_route_phys_opt_design_summary steps {post_route_phys_opt_design} runs {impl_1} options {-max_paths 10}"


FINAL PLATFORM PATH
/opt/xilinx/platforms/xilinx_u55c_gen3x16_xdma_3_202210_1/xilinx_u55c_gen3x16_xdma_3_202210_1.xpfm

==========================================
new:  steps log generated by v++ for new launch 
timestamp: 08 Mar 2024 18:22:34
------------------------------------------
step: performing high-level synthesis for kernel:alveo_hls4ml
timestamp: 08 Mar 2024 19:29:31
launch dir: /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml
cmd: vitis_hls -f /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/alveo_hls4ml/alveo_hls4ml/alveo_hls4ml.tcl -messageDb vitis_hls.pb
V++ internal step status: success
------------------------------------------
V++ internal step: generating system estimate report file
timestamp: 08 Mar 2024 19:29:56
output: /home/ayvol/accelerator_wrapper/_x.hw.xilinx_u55c_gen3x16_xdma_3_202210_1/reports/alveo_hls4ml/system_estimate_alveo_hls4ml.xtxt
V++ internal step status: success
------------------------------------------
system estimate report task completed
timestamp: 08 Mar 2024 19:29:57
