<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: CTU_CAN_FD_TB.OVERLOAD_FTEST</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_CTU_CAN_FD_TB.OVERLOAD_FTEST'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_CTU_CAN_FD_TB.OVERLOAD_FTEST')">CTU_CAN_FD_TB.OVERLOAD_FTEST</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt"><a href="mod49.html#Line" >100.00</a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/feature_tests/overload_ftest.vhd')">/home/oille/Downloads/ctucanfd_ip_core/test/main_tb/feature_tests/overload_ftest.vhd</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_CTU_CAN_FD_TB.OVERLOAD_FTEST'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod49.html" >CTU_CAN_FD_TB.OVERLOAD_FTEST</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>51</td><td>51</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">VHDL_PROCEDURE</td><td>133</td><td>51</td><td>51</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
132                             -----------------------------------------------------------------------
133        1/1                  info_m(&quot;Step 1&quot;);
134                             
135        1/1                  CAN_generate_frame(frame_1);
136        1/1                  CAN_send_frame(frame_1, 1, DUT_NODE, chn, frame_sent);
137                             
138        1/1                  CAN_wait_pc_state(pc_deb_intermission, DUT_NODE, chn);
139        1/1                  wait for 15 ns;
140                     
141        1/1                  force_bus_level(DOMINANT, chn);
142        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
143        1/1                  wait for 15 ns; -- To be sure sample point was processed!
144        1/1                  release_bus_level(chn);
145                     
146        1/1                  CAN_read_pc_debug_m(pc_dbg, DUT_NODE, chn);
147                     
148                             -- Now we check for whole duration of overload flag! Check that
149                             -- dominant bit is transmitted!
150        1/1                  for i in 0 to 5 loop
151        1/1                      info_m(&quot;Overload flag index: &quot; &amp; integer'image(i));
152        1/1                      check_m(pc_dbg = pc_deb_overload, &quot;Overload frame transmitted!&quot;);
153        1/1                      CAN_wait_sample_point(DUT_NODE, chn);
154        1/1                      check_can_tx(DOMINANT, DUT_NODE, &quot;Dominant Overload flag transmitted!&quot;, chn);
155                             end loop;
156                     
157        1/1                  CAN_wait_not_pc_state(pc_deb_overload, DUT_NODE, chn); 
158                     
159                             -----------------------------------------------------------------------
160                             -- @2. Check that we are in &quot;Intermission field now&quot;. Wait until second
161                             --     bit of Intermission and force bus low. Wait until sample point
162                             --     and check that Node has transmitted Overload frame. Wait until
163                             --     the end of Overload frame. Wait until bus is idle for both Nodes.
164                             -----------------------------------------------------------------------
165        1/1                  info_m(&quot;Step 2&quot;);
166                             
167        1/1                  CAN_read_pc_debug_m(pc_dbg, DUT_NODE, chn);
168        1/1                  check_m(pc_dbg = pc_deb_intermission, &quot;Intermission after Overload frame&quot;);
169                     
170        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
171                     
172                             -- Now we are beyond sample point in first bit of intermission!
173        1/1                  force_bus_level(DOMINANT, chn);
174        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
175        1/1                  wait for 15 ns; -- To be sure sample point was processed!
176        1/1                  release_bus_level(chn);
177                     
178                             -- Now we check for whole duration of overload flag! Check that
179                             -- dominant bit is transmitted!
180        1/1                  for i in 0 to 5 loop
181        1/1                      info_m(&quot;Overload flag index: &quot; &amp; integer'image(i));
182        1/1                      CAN_read_pc_debug_m(pc_dbg, DUT_NODE, chn);
183        1/1                      check_m(pc_dbg = pc_deb_overload, &quot;Overload frame transmitted!&quot;);
184        1/1                      CAN_wait_sample_point(DUT_NODE, chn, false);
185        1/1                      check_can_tx(DOMINANT, DUT_NODE, &quot;Dominant Overload flag transmitted!&quot;, chn);
186                             end loop;
187                     
188        1/1                  CAN_wait_not_pc_state(pc_deb_overload, DUT_NODE, chn); 
189        1/1                  CAN_wait_bus_idle(DUT_NODE, chn);
190        1/1                  CAN_wait_bus_idle(TEST_NODE, chn);
191                     
192                             -----------------------------------------------------------------------
193                             -- @3. Send frame by DUT. Wait until last bit of End of Frame field
194                             --     of DUT. Force bus low. Check that DUT reacts with Error
195                             --     frame. Check that Test node reacts with Overload frame.
196                             -----------------------------------------------------------------------
197        1/1                  info_m(&quot;Step 3&quot;);
198        1/1                  CAN_generate_frame(frame_1);
199        1/1                  CAN_send_frame(frame_1, 1, DUT_NODE, chn, frame_sent);
200                     
201        1/1                  CAN_wait_pc_state(pc_deb_eof, DUT_NODE, chn);
202        1/1                  for i in 0 to 5 loop
203        1/1                      CAN_wait_sample_point(DUT_NODE, chn, false);
204                             end loop;
205                             
206                             -- This is to cover possibility that sample point of one bit before end
207                             -- of EOF in Test node did not pass yet! We want to be also in last bit
208                             -- of EOF of Test node, because only then we get Overload frame!
209        1/1                  wait for 100 ns;
210                     
211                             -- Now we should be in one bit before the end of EOF!
212        1/1                  force_bus_level(DOMINANT, chn);
213        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
214        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
215        1/1                  wait for 25 ns; -- To be sure sample point was processed!
216        1/1                  release_bus_level(chn);
217                     
218        1/1                  get_controller_status(status, DUT_NODE, chn);
219        1/1                  check_m(status.error_transmission,
220                                 &quot;Transmitter sends error frame due to dominant bit in last bit of EOF!&quot;);
221                     
222                             -- Test node is transmitting overload as a result of last bit of EOF
223                             -- dominant during EOF! 
224        1/1                  CAN_wait_sample_point(DUT_NODE, chn, false);
225        1/1                  CAN_read_pc_debug_m(pc_dbg, TEST_NODE, chn);
226        1/1                  check_m(pc_dbg = pc_deb_overload,
227                                 &quot;Receiver sends overload frame due to dominant bit in last bit of EOF!&quot;);
228                     
229        1/1                  CAN_wait_bus_idle(DUT_NODE, chn);
</pre>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_CTU_CAN_FD_TB.OVERLOAD_FTEST">
    <li>
      <a href="#Line">Line</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
