// Seed: 1965641543
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output logic id_3,
    input id_4,
    output id_5,
    input logic id_6,
    input id_7,
    input id_8,
    output id_9
);
  logic id_10;
  logic id_11;
  assign id_9 = 1 ? 1'b0 : id_2 ? 1'b0 : 1;
  logic id_12 = 1'b0;
  always @(1) begin
    id_9 <= 1;
  end
endmodule
