{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1718150892201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1718150892202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 11 21:08:12 2024 " "Processing started: Tue Jun 11 21:08:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1718150892202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718150892202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datamemory -c datamemory " "Command: quartus_map --read_settings_files=on --write_settings_files=off datamemory -c datamemory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718150892202 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1718150893346 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1718150893346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench-arch_1 " "Found design unit 1: testbench-arch_1" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718150919250 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "hdl/testbench.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718150919250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718150919250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdl/data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hdl/data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-arch_1 " "Found design unit 1: data_memory-arch_1" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718150919255 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1718150919255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1718150919255 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "data_memory " "Elaborating entity \"data_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1718150919455 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memory data_memory.vhd(26) " "VHDL Process Statement warning at data_memory.vhd(26): signal \"memory\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718150919470 "|data_memory"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_ADDRESS data_memory.vhd(26) " "VHDL Process Statement warning at data_memory.vhd(26): signal \"i_ADDRESS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1718150919470 "|data_memory"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory " "RAM logic \"memory\" is uninferred due to asynchronous read logic" {  } { { "hdl/data_memory.vhd" "memory" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1718150920096 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1718150920096 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1718150937496 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1718150945179 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1718150945179 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[9\] " "No output dependent on input pin \"i_ADDRESS\[9\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[10\] " "No output dependent on input pin \"i_ADDRESS\[10\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[11\] " "No output dependent on input pin \"i_ADDRESS\[11\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[12\] " "No output dependent on input pin \"i_ADDRESS\[12\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[13\] " "No output dependent on input pin \"i_ADDRESS\[13\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[14\] " "No output dependent on input pin \"i_ADDRESS\[14\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[15\] " "No output dependent on input pin \"i_ADDRESS\[15\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[16\] " "No output dependent on input pin \"i_ADDRESS\[16\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[17\] " "No output dependent on input pin \"i_ADDRESS\[17\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[18\] " "No output dependent on input pin \"i_ADDRESS\[18\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[19\] " "No output dependent on input pin \"i_ADDRESS\[19\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[20\] " "No output dependent on input pin \"i_ADDRESS\[20\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[21\] " "No output dependent on input pin \"i_ADDRESS\[21\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[22\] " "No output dependent on input pin \"i_ADDRESS\[22\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[23\] " "No output dependent on input pin \"i_ADDRESS\[23\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[24\] " "No output dependent on input pin \"i_ADDRESS\[24\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[25\] " "No output dependent on input pin \"i_ADDRESS\[25\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[26\] " "No output dependent on input pin \"i_ADDRESS\[26\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[27\] " "No output dependent on input pin \"i_ADDRESS\[27\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[28\] " "No output dependent on input pin \"i_ADDRESS\[28\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[29\] " "No output dependent on input pin \"i_ADDRESS\[29\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[30\] " "No output dependent on input pin \"i_ADDRESS\[30\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_ADDRESS\[31\] " "No output dependent on input pin \"i_ADDRESS\[31\]\"" {  } { { "hdl/data_memory.vhd" "" { Text "C:/Users/Levy/Downloads/Coding/Hardware Description/VHDL/rv32-single-cycle/Componentes/memoria-de-dados/hdl/data_memory.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1718150951462 "|data_memory|i_ADDRESS[31]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1718150951462 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22506 " "Implemented 22506 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "66 " "Implemented 66 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1718150951599 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1718150951599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22408 " "Implemented 22408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1718150951599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1718150951599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4929 " "Peak virtual memory: 4929 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1718150951710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 11 21:09:11 2024 " "Processing ended: Tue Jun 11 21:09:11 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1718150951710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1718150951710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1718150951710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1718150951710 ""}
