$date
	Sun Sep 07 19:13:15 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module digital_lock_tb $end
$var wire 1 ! out $end
$var reg 1 " clk $end
$var reg 1 # in_seq $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # in_seq $end
$var wire 1 $ rst $end
$var parameter 3 % OPEN_STATE $end
$var parameter 3 & S0 $end
$var parameter 3 ' S1 $end
$var parameter 3 ( S2 $end
$var parameter 3 ) S3 $end
$var reg 3 * next_state [2:0] $end
$var reg 1 ! out $end
$var reg 3 + state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 )
b10 (
b1 '
b0 &
b100 %
$end
#0
$dumpvars
b0 +
b0 *
1$
0#
0"
0!
$end
#5000
1"
0$
#10000
0"
#15000
b1 *
1"
1#
#20000
0"
#25000
b10 *
b1 +
1"
#30000
0"
#35000
b10 +
b11 *
1"
0#
#40000
0"
#45000
b11 +
b100 *
1"
1#
#50000
0"
#55000
b0 *
1!
b100 +
1"
#60000
0"
#65000
b1 *
0!
b0 +
1"
