==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.3
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'mm-small/src/main.c' ... 
@I [HLS-10] Importing test bench file 'mm-small/src/mm_ip.h' ... 
@I [HLS-10] Analyzing design file 'mm-small/src/mm_ip.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-501] Unrolling loop 'mm_label0' (mm-small/src/mm_ip.c:10) in function 'mm_ip': changing partial unrolling into complete unrolling since the unrolling factor (=128) is no less than the loop trip count (=128).
@I [XFORM-501] Unrolling loop 'mm_label0' (mm-small/src/mm_ip.c:10) in function 'mm_ip' completely.
@I [XFORM-11] Balancing expressions in function 'mm_ip' (mm-small/src/mm_ip.c:3)...127 expression(s) balanced.
@I [HLS-111] Elapsed time: 17.725 seconds; current memory usage: 50.5 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'mm_ip' ...
@W [RTGEN-101] Legalizing port name 'mm_ip/in' to 'mm_ip/in_r'.
@W [RTGEN-101] Legalizing port name 'mm_ip/out' to 'mm_ip/out_r'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'mm_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 6.481 seconds; current memory usage: 59.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'mm_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 1.501 seconds; current memory usage: 63.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'mm_ip' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'mm_ip/in_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'mm_ip/out_r' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'mm_ip' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'mm_ip_mul_32s_32s_32_7': 4 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'mm_ip'.
@I [HLS-111] Elapsed time: 1.442 seconds; current memory usage: 71.9 MB.
@I [RTMG-282] Generating pipelined core: 'mm_ip_mul_32s_32s_32_7_MulnS_0'
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'mm_ip'.
@I [WVHDL-304] Generating RTL VHDL for 'mm_ip'.
@I [WVLOG-307] Generating RTL Verilog for 'mm_ip'.
@I [HLS-112] Total elapsed time: 29.128 seconds; peak memory usage: 71.9 MB.
@I [LIC-101] Checked in feature [VIVADO_HLS]
