 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : worker
Version: O-2018.06
Date   : Sun Jan 12 20:43:35 2020
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32hvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: part_reg_reg_3__5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: res4_comp_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  worker             140000                saed32hvt_ss0p95v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                  0.0000     0.0000
  clock network delay (ideal)            0.0000     0.0000
  part_reg_reg_3__5_/CLK (DFFX1_HVT)     0.0000 #   0.0000 r
  part_reg_reg_3__5_/Q (DFFX1_HVT)       0.2050     0.2050 r
  U14869/Y (NAND2X0_HVT)                 0.0759     0.2809 f
  U14870/Y (NAND2X0_HVT)                 0.0621     0.3430 r
  U14871/Y (NAND2X0_HVT)                 0.0530     0.3960 f
  U10319/Y (AND3X1_HVT)                  0.0935     0.4895 f
  U14877/Y (INVX0_HVT)                   0.0317     0.5212 r
  U14878/Y (AO21X1_HVT)                  0.0660     0.5872 r
  U14881/Y (AND2X1_HVT)                  0.0739     0.6610 r
  U10211/Y (NAND2X1_HVT)                 0.1622     0.8233 f
  U14906/Y (MUX21X1_HVT)                 0.1671     0.9904 f
  U14907/Y (NAND2X0_HVT)                 0.0739     1.0643 r
  U14908/CO (FADDX1_HVT)                 0.1290     1.1932 r
  U14910/Y (AOI22X1_HVT)                 0.1261     1.3193 f
  U10404/Y (OA21X1_HVT)                  0.1472     1.4665 f
  U14933/Y (MUX21X1_HVT)                 0.1749     1.6414 f
  U14935/Y (OA22X1_HVT)                  0.1129     1.7544 f
  U14944/Y (NAND2X0_HVT)                 0.0595     1.8138 r
  U10422/Y (OA21X1_HVT)                  0.1095     1.9234 r
  U10420/Y (NAND2X0_HVT)                 0.0490     1.9724 f
  U10209/Y (AO21X1_HVT)                  0.1141     2.0865 f
  U10233/Y (MUX21X1_HVT)                 0.1634     2.2499 f
  U15138/Y (NAND2X0_HVT)                 0.0766     2.3265 r
  U15139/CO (FADDX1_HVT)                 0.1280     2.4545 r
  U10436/Y (AO21X1_HVT)                  0.1323     2.5868 r
  U10435/Y (AO22X1_HVT)                  0.0963     2.6831 r
  U10417/Y (OR2X1_HVT)                   0.0729     2.7560 r
  U10415/Y (AND3X1_HVT)                  0.0863     2.8423 r
  U10215/Y (AO21X1_HVT)                  0.1198     2.9621 r
  U10289/Y (AND2X1_HVT)                  0.0828     3.0449 r
  U10285/Y (AND2X1_HVT)                  0.0710     3.1158 r
  res4_comp_reg_0_/D (DFFX1_HVT)         0.0000     3.1158 r
  data arrival time                                 3.1158

  clock clk (rise edge)                  3.2000     3.2000
  clock network delay (ideal)            0.0000     3.2000
  res4_comp_reg_0_/CLK (DFFX1_HVT)       0.0000     3.2000 r
  library setup time                    -0.0838     3.1162
  data required time                                3.1162
  -----------------------------------------------------------
  data required time                                3.1162
  data arrival time                                -3.1158
  -----------------------------------------------------------
  slack (MET)                                       0.0003


1
