// Seed: 2733021897
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2;
  assign module_1.id_2 = 0;
  assign id_2 = id_1 ? 1'b0 : id_1;
  supply1 id_3 = 1;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  id_2 :
  assert property (@(posedge id_2) 1)
  else $display;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(1) id_3[1] = id_2;
  module_0 modCall_1 (id_2);
  assign modCall_1.id_3 = 0;
  assign id_1[1] = id_2;
  wire id_4;
endmodule
