[03/18 21:57:48      0s] 
[03/18 21:57:48      0s] Cadence Innovus(TM) Implementation System.
[03/18 21:57:48      0s] Copyright 2019 Cadence Design Systems, Inc. All rights reserved worldwide.
[03/18 21:57:48      0s] 
[03/18 21:57:48      0s] Version:	v19.17-s077_1, built Tue Dec 1 11:09:44 PST 2020
[03/18 21:57:48      0s] Options:	
[03/18 21:57:48      0s] Date:		Sat Mar 18 21:57:48 2023
[03/18 21:57:48      0s] Host:		ieng6-ece-14.ucsd.edu (x86_64 w/Linux 3.10.0-1160.80.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) CPU E5-2650 v2 @ 2.60GHz 20480KB)
[03/18 21:57:48      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[03/18 21:57:48      0s] 
[03/18 21:57:48      0s] License:
[03/18 21:57:48      0s] 		invs	Innovus Implementation System	19.1	checkout succeeded
[03/18 21:57:48      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[03/18 21:58:05     14s] @(#)CDS: Innovus v19.17-s077_1 (64bit) 12/01/2020 11:09 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 21:58:05     14s] @(#)CDS: NanoRoute 19.17-s077_1 NR201130-0207/19_17-UB (database version 18.20, 510.7.1) {superthreading v1.53}
[03/18 21:58:05     14s] @(#)CDS: AAE 19.17-s018 (64bit) 12/01/2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 21:58:05     14s] @(#)CDS: CTE 19.17-s022_1 () Nov 18 2020 03:10:35 ( )
[03/18 21:58:05     14s] @(#)CDS: SYNTECH 19.17-s005_1 () Oct 28 2020 05:12:49 ( )
[03/18 21:58:05     14s] @(#)CDS: CPE v19.17-s044
[03/18 21:58:05     14s] @(#)CDS: IQuantus/TQuantus 19.1.3-s268 (64bit) Mon Aug 10 22:57:12 PDT 2020 (Linux 2.6.32-431.11.2.el6.x86_64)
[03/18 21:58:05     14s] @(#)CDS: OA 22.60-s011 Tue Jun 16 12:27:00 2020
[03/18 21:58:05     14s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[03/18 21:58:05     14s] @(#)CDS: RCDB 11.14.18
[03/18 21:58:05     14s] @(#)CDS: STYLUS 19.10-s021_1 (10/28/2020 08:51 PDT)
[03/18 21:58:05     14s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r.

[03/18 21:58:05     14s] Change the soft stacksize limit to 0.2%RAM (64 mbytes). Set global soft_stack_size_limit to change the value.
[03/18 21:58:06     15s] 
[03/18 21:58:06     15s] **INFO:  MMMC transition support version v31-84 
[03/18 21:58:06     15s] 
[03/18 21:58:06     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[03/18 21:58:06     15s] <CMD> suppressMessage ENCEXT-2799
[03/18 21:58:06     15s] <CMD> win
[03/18 21:59:16     28s] <CMD> set init_pwr_net VDD
[03/18 21:59:16     28s] <CMD> set init_gnd_net VSS
[03/18 21:59:16     28s] <CMD> set init_verilog ./netlist/fullchip.out.v
[03/18 21:59:16     28s] <CMD> set init_design_netlisttype Verilog
[03/18 21:59:16     28s] <CMD> set init_design_settop 1
[03/18 21:59:16     28s] <CMD> set init_top_cell fullchip
[03/18 21:59:16     28s] <CMD> set init_lef_file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
[03/18 21:59:16     28s] <CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
[03/18 21:59:16     28s] <CMD> create_library_set -name BC_LIB -timing $best_timing_lib
[03/18 21:59:16     28s] <CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
[03/18 21:59:16     28s] <CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
[03/18 21:59:16     28s] <CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
[03/18 21:59:16     28s] <CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
[03/18 21:59:16     28s] <CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
[03/18 21:59:16     28s] <CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
[03/18 21:59:16     28s] <CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
[03/18 21:59:16     28s] <CMD> init_design -setup WC_VIEW -hold BC_VIEW
[03/18 21:59:16     28s] 
[03/18 21:59:16     28s] Loading LEF file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
[03/18 21:59:16     28s] WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
[03/18 21:59:16     28s] WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
[03/18 21:59:16     28s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
[03/18 21:59:16     28s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
[03/18 21:59:16     28s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
[03/18 21:59:16     28s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
[03/18 21:59:16     28s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
[03/18 21:59:16     28s] WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
[03/18 21:59:16     28s] WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
[03/18 21:59:16     28s] The LEF parser will ignore this statement.
[03/18 21:59:16     28s] To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi23/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
[03/18 21:59:16     28s] Set DBUPerIGU to M2 pitch 400.
[03/18 21:59:16     29s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[03/18 21:59:16     29s] Type 'man IMPLF-200' for more detail.
[03/18 21:59:16     29s] 
[03/18 21:59:16     29s] viaInitial starts at Sat Mar 18 21:59:16 2023
viaInitial ends at Sat Mar 18 21:59:16 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

[03/18 21:59:16     29s] Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gpluswc.lib' ...
[03/18 21:59:17     30s] Read 811 cells in library 'tcbn65gpluswc' 
[03/18 21:59:17     30s] Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi23/public/PDKdata/lib/tcbn65gplusbc.lib' ...
[03/18 21:59:19     31s] Read 811 cells in library 'tcbn65gplusbc' 
[03/18 21:59:19     31s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=602.6M, current mem=514.2M)
[03/18 21:59:19     31s] *** End library_loading (cpu=0.04min, real=0.05min, mem=28.0M, fe_cpu=0.53min, fe_real=1.52min, fe_mem=742.3M) ***
[03/18 21:59:19     31s] #% Begin Load netlist data ... (date=03/18 21:59:19, mem=514.2M)
[03/18 21:59:19     31s] *** Begin netlist parsing (mem=742.3M) ***
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
[03/18 21:59:19     31s] Type 'man IMPVL-159' for more detail.
[03/18 21:59:19     31s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[03/18 21:59:19     31s] To increase the message display limit, refer to the product command reference manual.
[03/18 21:59:19     31s] Created 811 new cells from 2 timing libraries.
[03/18 21:59:19     31s] Reading netlist ...
[03/18 21:59:19     31s] Backslashed names will retain backslash and a trailing blank character.
[03/18 21:59:19     31s] Reading verilog netlist './netlist/fullchip.out.v'
[03/18 21:59:19     31s] **WARN: (IMPVL-346):	Module 'sfp_row' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
[03/18 21:59:19     31s] Type 'man IMPVL-346' for more detail.
[03/18 21:59:19     31s] Undeclared bus sfp_in in module sfp_row ... created as [127:0].
[03/18 21:59:19     31s] Undeclared bus sfp_out in module sfp_row ... created as [127:0].
[03/18 21:59:19     31s] 
[03/18 21:59:19     31s] *** Memory Usage v#1 (Current mem = 744.340M, initial mem = 283.785M) ***
[03/18 21:59:19     31s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=744.3M) ***
[03/18 21:59:19     31s] #% End Load netlist data ... (date=03/18 21:59:19, total cpu=0:00:00.2, real=0:00:00.0, peak res=533.8M, current mem=533.8M)
[03/18 21:59:19     31s] Set top cell to fullchip.
[03/18 21:59:19     32s] Hooked 1622 DB cells to tlib cells.
[03/18 21:59:19     32s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=564.1M, current mem=564.1M)
[03/18 21:59:19     32s] **WARN: (IMPDB-2504):	Cell 'sfp_row' is instantiated in the Verilog netlist, but it is not defined in the library or design data.  Its pin directions may be derived incorrectly.  Provide the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
[03/18 21:59:19     32s] Type 'man IMPDB-2504' for more detail.
[03/18 21:59:19     32s] 1 empty module found.
[03/18 21:59:19     32s] Starting recursive module instantiation check.
[03/18 21:59:19     32s] No recursion found.
[03/18 21:59:19     32s] Term dir updated for 0 vinsts of 1 cells.
[03/18 21:59:19     32s] Building hierarchical netlist for Cell fullchip ...
[03/18 21:59:19     32s] *** Netlist is unique.
[03/18 21:59:19     32s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[03/18 21:59:19     32s] ** info: there are 1659 modules.
[03/18 21:59:19     32s] ** info: there are 14080 stdCell insts.
[03/18 21:59:19     32s] 
[03/18 21:59:19     32s] *** Memory Usage v#1 (Current mem = 813.766M, initial mem = 283.785M) ***
[03/18 21:59:19     32s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 21:59:19     32s] Type 'man IMPFP-3961' for more detail.
[03/18 21:59:19     32s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 21:59:19     32s] Type 'man IMPFP-3961' for more detail.
[03/18 21:59:19     32s] Set Default Net Delay as 1000 ps.
[03/18 21:59:19     32s] Set Default Net Load as 0.5 pF. 
[03/18 21:59:19     32s] Set Default Input Pin Transition as 0.1 ps.
[03/18 21:59:20     32s] Extraction setup Started 
[03/18 21:59:20     32s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[03/18 21:59:20     32s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
[03/18 21:59:20     32s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 21:59:20     32s] Reading Capacitance Table File /home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
[03/18 21:59:20     32s] **WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
[03/18 21:59:20     32s] **WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
[03/18 21:59:20     32s] Importing multi-corner RC tables ... 
[03/18 21:59:20     32s] Summary of Active RC-Corners : 
[03/18 21:59:20     32s]  
[03/18 21:59:20     32s]  Analysis View: WC_VIEW
[03/18 21:59:20     32s]     RC-Corner Name        : Cmax
[03/18 21:59:20     32s]     RC-Corner Index       : 0
[03/18 21:59:20     32s]     RC-Corner Temperature : 125 Celsius
[03/18 21:59:20     32s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
[03/18 21:59:20     32s]     RC-Corner PreRoute Res Factor         : 1
[03/18 21:59:20     32s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 21:59:20     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 21:59:20     32s]  
[03/18 21:59:20     32s]  Analysis View: BC_VIEW
[03/18 21:59:20     32s]     RC-Corner Name        : Cmin
[03/18 21:59:20     32s]     RC-Corner Index       : 1
[03/18 21:59:20     32s]     RC-Corner Temperature : -40 Celsius
[03/18 21:59:20     32s]     RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi23/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
[03/18 21:59:20     32s]     RC-Corner PreRoute Res Factor         : 1
[03/18 21:59:20     32s]     RC-Corner PreRoute Cap Factor         : 1
[03/18 21:59:20     32s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[03/18 21:59:20     32s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[03/18 21:59:20     32s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[03/18 21:59:20     32s] LayerId::1 widthSet size::4
[03/18 21:59:20     32s] LayerId::2 widthSet size::4
[03/18 21:59:20     32s] LayerId::3 widthSet size::4
[03/18 21:59:20     32s] LayerId::4 widthSet size::4
[03/18 21:59:20     32s] LayerId::5 widthSet size::4
[03/18 21:59:20     32s] LayerId::6 widthSet size::4
[03/18 21:59:20     32s] LayerId::7 widthSet size::4
[03/18 21:59:20     32s] LayerId::8 widthSet size::4
[03/18 21:59:20     32s] Updating RC grid for preRoute extraction ...
[03/18 21:59:20     32s] Initializing multi-corner capacitance tables ... 
[03/18 21:59:20     32s] Initializing multi-corner resistance tables ...
[03/18 21:59:20     32s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.850000 ; wcR: 0.000000 ; newSi: 0.000000 ; pMod: 82 ; 
[03/18 21:59:20     32s] *Info: initialize multi-corner CTS.
[03/18 21:59:20     32s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=749.2M, current mem=568.5M)
[03/18 21:59:20     32s] Reading timing constraints file './constraints/fullchip.sdc' ...
[03/18 21:59:20     32s] Current (total cpu=0:00:32.9, real=0:01:32, peak res=759.2M, current mem=759.2M)
[03/18 21:59:20     32s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/fullchip.sdc, Line 13).
[03/18 21:59:20     32s] 
[03/18 21:59:20     32s] INFO (CTE): Reading of timing constraints file ./constraints/fullchip.sdc completed, with 1 WARNING
[03/18 21:59:20     32s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=777.1M, current mem=777.1M)
[03/18 21:59:20     32s] Current (total cpu=0:00:33.0, real=0:01:32, peak res=777.1M, current mem=777.1M)
[03/18 21:59:20     32s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 21:59:20     32s] Creating Cell Server ...(0, 1, 1, 1)
[03/18 21:59:20     33s] Summary for sequential cells identification: 
[03/18 21:59:20     33s]   Identified SBFF number: 199
[03/18 21:59:20     33s]   Identified MBFF number: 0
[03/18 21:59:20     33s]   Identified SB Latch number: 0
[03/18 21:59:20     33s]   Identified MB Latch number: 0
[03/18 21:59:20     33s]   Not identified SBFF number: 0
[03/18 21:59:20     33s]   Not identified MBFF number: 0
[03/18 21:59:20     33s]   Not identified SB Latch number: 0
[03/18 21:59:20     33s]   Not identified MB Latch number: 0
[03/18 21:59:20     33s]   Number of sequential cells which are not FFs: 104
[03/18 21:59:20     33s] Total number of combinational cells: 497
[03/18 21:59:20     33s] Total number of sequential cells: 303
[03/18 21:59:20     33s] Total number of tristate cells: 11
[03/18 21:59:20     33s] Total number of level shifter cells: 0
[03/18 21:59:20     33s] Total number of power gating cells: 0
[03/18 21:59:20     33s] Total number of isolation cells: 0
[03/18 21:59:20     33s] Total number of power switch cells: 0
[03/18 21:59:20     33s] Total number of pulse generator cells: 0
[03/18 21:59:20     33s] Total number of always on buffers: 0
[03/18 21:59:20     33s] Total number of retention cells: 0
[03/18 21:59:20     33s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
[03/18 21:59:20     33s] Total number of usable buffers: 18
[03/18 21:59:20     33s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[03/18 21:59:20     33s] Total number of unusable buffers: 9
[03/18 21:59:20     33s] List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
[03/18 21:59:20     33s] Total number of usable inverters: 18
[03/18 21:59:20     33s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[03/18 21:59:20     33s] Total number of unusable inverters: 9
[03/18 21:59:20     33s] List of identified usable delay cells:
[03/18 21:59:20     33s] Total number of identified usable delay cells: 0
[03/18 21:59:20     33s] List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[03/18 21:59:20     33s] Total number of identified unusable delay cells: 9
[03/18 21:59:20     33s] Creating Cell Server, finished. 
[03/18 21:59:20     33s] 
[03/18 21:59:20     33s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[03/18 21:59:20     33s] Deleting Cell Server ...
[03/18 21:59:20     33s] 
[03/18 21:59:20     33s] *** Summary of all messages that are not suppressed in this session:
[03/18 21:59:20     33s] Severity  ID               Count  Summary                                  
[03/18 21:59:20     33s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 21:59:20     33s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[03/18 21:59:20     33s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/18 21:59:20     33s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/18 21:59:20     33s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/18 21:59:20     33s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/18 21:59:20     33s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[03/18 21:59:20     33s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 21:59:20     33s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[03/18 21:59:20     33s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/18 21:59:20     33s] *** Message Summary: 1636 warning(s), 0 error(s)
[03/18 21:59:20     33s] 
[03/18 21:59:20     33s] <CMD> set_interactive_constraint_modes {CON}
[03/18 21:59:20     33s] <CMD> setDesignMode -process 65
[03/18 21:59:20     33s] ##  Process: 65            (User Set)               
[03/18 21:59:20     33s] ##     Node: (not set)                           
[03/18 21:59:20     33s] 
##  Check design process and node:  
##  Design tech node is not set.

[03/18 21:59:20     33s] Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[03/18 21:59:20     33s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[03/18 21:59:20     33s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[03/18 21:59:20     33s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[03/18 21:59:20     33s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
[03/18 21:59:23     33s] <CMD> floorPlan -site core -r 1 0.50 10.0 10.0 10.0 10.0
[03/18 21:59:23     33s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 21:59:23     33s] Type 'man IMPFP-3961' for more detail.
[03/18 21:59:23     33s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[03/18 21:59:23     33s] Type 'man IMPFP-3961' for more detail.
[03/18 21:59:23     33s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[03/18 21:59:23     33s] <CMD> timeDesign -preplace -prefix preplace
[03/18 21:59:23     33s] Setting timing_disable_library_data_to_data_checks to 'true'.
[03/18 21:59:23     33s] Setting timing_disable_user_data_to_data_checks to 'true'.
[03/18 21:59:23     33s] Set Using Default Delay Limit as 101.
[03/18 21:59:23     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[03/18 21:59:23     33s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[03/18 21:59:23     33s] Set Default Net Delay as 0 ps.
[03/18 21:59:23     33s] Set Default Net Load as 0 pF. 
[03/18 21:59:23     33s] Effort level <high> specified for reg2reg path_group
[03/18 21:59:24     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1084.8M
[03/18 21:59:24     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1084.8M
[03/18 21:59:24     34s] Use non-trimmed site array because memory saving is not enough.
[03/18 21:59:24     34s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1086.5M
[03/18 21:59:24     34s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.000, MEM:1086.5M
[03/18 21:59:24     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1086.5M
[03/18 21:59:24     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.090, MEM:1086.5M
[03/18 21:59:24     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1086.5M
[03/18 21:59:24     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1084.8M
[03/18 21:59:24     34s] Starting delay calculation for Setup views
[03/18 21:59:25     35s] AAE DB initialization (MEM=1107.73 CPU=0:00:00.3 REAL=0:00:01.0) 
[03/18 21:59:25     35s] #################################################################################
[03/18 21:59:25     35s] # Design Stage: PreRoute
[03/18 21:59:25     35s] # Design Name: fullchip
[03/18 21:59:25     35s] # Design Mode: 65nm
[03/18 21:59:25     35s] # Analysis Mode: MMMC Non-OCV 
[03/18 21:59:25     35s] # Parasitics Mode: No SPEF/RCDB
[03/18 21:59:25     35s] # Signoff Settings: SI Off 
[03/18 21:59:25     35s] #################################################################################
[03/18 21:59:25     35s] Calculate delays in BcWc mode...
[03/18 21:59:25     35s] Topological Sorting (REAL = 0:00:00.0, MEM = 1107.7M, InitMEM = 1107.7M)
[03/18 21:59:25     35s] Start delay calculation (fullDC) (1 T). (MEM=1107.73)
[03/18 21:59:25     35s] Start AAE Lib Loading. (MEM=1119.24)
[03/18 21:59:25     35s] End AAE Lib Loading. (MEM=1147.86 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 21:59:25     35s] End AAE Lib Interpolated Model. (MEM=1147.86 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 21:59:25     35s] First Iteration Infinite Tw... 
[03/18 21:59:28     38s] Total number of fetched objects 15924
[03/18 21:59:28     38s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 21:59:28     38s] End delay calculation. (MEM=1254.64 CPU=0:00:02.0 REAL=0:00:02.0)
[03/18 21:59:28     38s] End delay calculation (fullDC). (MEM=1227.56 CPU=0:00:02.8 REAL=0:00:03.0)
[03/18 21:59:28     38s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 1227.6M) ***
[03/18 21:59:28     38s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:04.0 totSessionCpu=0:00:38.7 mem=1227.6M)
[03/18 21:59:29     39s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.003  |  0.006  |  0.003  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8625   |  5461   |  6193   |
+--------------------+---------+---------+---------+

Density: 49.975%
------------------------------------------------------------
Set Using Default Delay Limit as 1000.
[03/18 21:59:29     39s] Resetting back High Fanout Nets as non-ideal
[03/18 21:59:29     39s] Set Default Net Delay as 1000 ps.
[03/18 21:59:29     39s] Set Default Net Load as 0.5 pF. 
[03/18 21:59:29     39s] Reported timing to dir ./timingReports
[03/18 21:59:29     39s] Total CPU time: 5.51 sec
[03/18 21:59:29     39s] Total Real time: 6.0 sec
[03/18 21:59:29     39s] Total Memory Usage: 1163.035156 Mbytes
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] =============================================================================================
[03/18 21:59:29     39s]  Final TAT Report for timeDesign
[03/18 21:59:29     39s] =============================================================================================
[03/18 21:59:29     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 21:59:29     39s] ---------------------------------------------------------------------------------------------
[03/18 21:59:29     39s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 21:59:29     39s] [ TimingUpdate           ]      1   0:00:00.4  (   7.1 % )     0:00:04.0 /  0:00:04.0    1.0
[03/18 21:59:29     39s] [ FullDelayCalc          ]      1   0:00:03.6  (  65.0 % )     0:00:03.6 /  0:00:03.6    1.0
[03/18 21:59:29     39s] [ OptSummaryReport       ]      1   0:00:00.3  (   5.6 % )     0:00:04.7 /  0:00:04.7    1.0
[03/18 21:59:29     39s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 21:59:29     39s] [ GenerateReports        ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 21:59:29     39s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   5.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 21:59:29     39s] [ MISC                   ]          0:00:00.8  (  14.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 21:59:29     39s] ---------------------------------------------------------------------------------------------
[03/18 21:59:29     39s]  timeDesign TOTAL                   0:00:05.6  ( 100.0 % )     0:00:05.6 /  0:00:05.5    1.0
[03/18 21:59:29     39s] ---------------------------------------------------------------------------------------------
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[03/18 21:59:29     39s] 14080 new pwr-pin connections were made to global net 'VDD'.
[03/18 21:59:29     39s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[03/18 21:59:29     39s] 14080 new gnd-pin connections were made to global net 'VSS'.
[03/18 21:59:29     39s] <CMD> addRing -spacing {top 2 bottom 2 left 2 right 2} -width {top 3 bottom 3 left 3 right 3} -layer {top M1 bottom M1 left M2 right M2} -center 1 -type core_rings -nets {VSS VDD}
[03/18 21:59:29     39s] #% Begin addRing (date=03/18 21:59:29, mem=866.9M)
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Ring generation is complete.
[03/18 21:59:29     39s] vias are now being generated.
[03/18 21:59:29     39s] addRing created 8 wires.
[03/18 21:59:29     39s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] |  Layer |     Created    |     Deleted    |
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] |   M1   |        4       |       NA       |
[03/18 21:59:29     39s] |  VIA1  |        8       |        0       |
[03/18 21:59:29     39s] |   M2   |        4       |       NA       |
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] #% End addRing (date=03/18 21:59:29, total cpu=0:00:00.0, real=0:00:00.0, peak res=868.6M, current mem=868.6M)
[03/18 21:59:29     39s] <CMD> setAddStripeMode -break_At block_ring
[03/18 21:59:29     39s] Stripe will break at block ring.
[03/18 21:59:29     39s] <CMD> addStripe -nets {VDD VSS} -layer M4 -direction vertical -width 2 -spacing 6 -number_of_sets 32 -start_from left -start 20 -stop 660
[03/18 21:59:29     39s] #% Begin addStripe (date=03/18 21:59:29, mem=868.7M)
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] Initialize fgc environment(mem: 1163.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Starting stripe generation ...
[03/18 21:59:29     39s] Non-Default Mode Option Settings :
[03/18 21:59:29     39s]   NONE
[03/18 21:59:29     39s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1163.0M)
[03/18 21:59:29     39s] Stripe generation is complete.
[03/18 21:59:29     39s] vias are now being generated.
[03/18 21:59:29     39s] addStripe created 37 wires.
[03/18 21:59:29     39s] ViaGen created 222 vias, deleted 0 via to avoid violation.
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] |  Layer |     Created    |     Deleted    |
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] |  VIA1  |       74       |        0       |
[03/18 21:59:29     39s] |  VIA2  |       74       |        0       |
[03/18 21:59:29     39s] |  VIA3  |       74       |        0       |
[03/18 21:59:29     39s] |   M4   |       37       |       NA       |
[03/18 21:59:29     39s] +--------+----------------+----------------+
[03/18 21:59:29     39s] #% End addStripe (date=03/18 21:59:29, total cpu=0:00:00.1, real=0:00:00.0, peak res=869.4M, current mem=869.4M)
[03/18 21:59:29     39s] <CMD> sroute
[03/18 21:59:29     39s] #% Begin sroute (date=03/18 21:59:29, mem=869.4M)
[03/18 21:59:29     39s] *** Begin SPECIAL ROUTE on Sat Mar 18 21:59:29 2023 ***
[03/18 21:59:29     39s] SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr
[03/18 21:59:29     39s] SPECIAL ROUTE ran on machine: ieng6-ece-14.ucsd.edu (Linux 3.10.0-1160.80.1.el7.x86_64 Xeon 2.60Ghz)
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] Begin option processing ...
[03/18 21:59:29     39s] srouteConnectPowerBump set to false
[03/18 21:59:29     39s] routeSpecial set to true
[03/18 21:59:29     39s] srouteConnectConverterPin set to false
[03/18 21:59:29     39s] srouteFollowCorePinEnd set to 3
[03/18 21:59:29     39s] srouteJogControl set to "preferWithChanges differentLayer"
[03/18 21:59:29     39s] sroutePadPinAllPorts set to true
[03/18 21:59:29     39s] sroutePreserveExistingRoutes set to true
[03/18 21:59:29     39s] srouteRoutePowerBarPortOnBothDir set to true
[03/18 21:59:29     39s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2203.00 megs.
[03/18 21:59:29     39s] 
[03/18 21:59:29     39s] Reading DB technology information...
[03/18 21:59:29     39s] Finished reading DB technology information.
[03/18 21:59:29     39s] Reading floorplan and netlist information...
[03/18 21:59:29     39s] Finished reading floorplan and netlist information.
[03/18 21:59:29     39s] Read in 17 layers, 8 routing layers, 1 overlap layer
[03/18 21:59:29     39s] Read in 846 macros, 89 used
[03/18 21:59:29     39s] Read in 89 components
[03/18 21:59:29     39s]   89 core components: 89 unplaced, 0 placed, 0 fixed
[03/18 21:59:29     39s] Read in 205 logical pins
[03/18 21:59:29     39s] Read in 205 nets
[03/18 21:59:29     39s] Read in 2 special nets, 2 routed
[03/18 21:59:29     39s] Read in 178 terminals
[03/18 21:59:29     39s] Begin power routing ...
[03/18 21:59:29     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/18 21:59:29     39s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/18 21:59:29     39s] Type 'man IMPSR-1256' for more detail.
[03/18 21:59:29     39s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 21:59:29     39s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[03/18 21:59:29     39s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[03/18 21:59:29     39s] Type 'man IMPSR-1256' for more detail.
[03/18 21:59:29     39s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[03/18 21:59:30     40s] CPU time for FollowPin 0 seconds
[03/18 21:59:30     40s] CPU time for FollowPin 0 seconds
[03/18 21:59:30     40s]   Number of IO ports routed: 0
[03/18 21:59:30     40s]   Number of Block ports routed: 0
[03/18 21:59:30     40s]   Number of Stripe ports routed: 0
[03/18 21:59:30     40s]   Number of Core ports routed: 422
[03/18 21:59:30     40s]   Number of Pad ports routed: 0
[03/18 21:59:30     40s]   Number of Power Bump ports routed: 0
[03/18 21:59:30     40s]   Number of Followpin connections: 211
[03/18 21:59:30     40s] End power routing: cpu: 0:00:01, real: 0:00:01, peak: 2226.00 megs.
[03/18 21:59:30     40s] 
[03/18 21:59:30     40s] 
[03/18 21:59:30     40s] 
[03/18 21:59:30     40s]  Begin updating DB with routing results ...
[03/18 21:59:30     40s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[03/18 21:59:30     40s] Pin and blockage extraction finished
[03/18 21:59:30     40s] 
[03/18 21:59:30     40s] sroute created 633 wires.
[03/18 21:59:30     40s] ViaGen created 12134 vias, deleted 0 via to avoid violation.
[03/18 21:59:30     40s] +--------+----------------+----------------+
[03/18 21:59:30     40s] |  Layer |     Created    |     Deleted    |
[03/18 21:59:30     40s] +--------+----------------+----------------+
[03/18 21:59:30     40s] |   M1   |       633      |       NA       |
[03/18 21:59:30     40s] |  VIA1  |      4326      |        0       |
[03/18 21:59:30     40s] |  VIA2  |      3904      |        0       |
[03/18 21:59:30     40s] |  VIA3  |      3904      |        0       |
[03/18 21:59:30     40s] +--------+----------------+----------------+
[03/18 21:59:30     40s] #% End sroute (date=03/18 21:59:30, total cpu=0:00:01.1, real=0:00:01.0, peak res=882.5M, current mem=882.5M)
[03/18 21:59:34     41s] <CMD> saveDesign floorplan.enc
[03/18 21:59:34     41s] #% Begin save design ... (date=03/18 21:59:34, mem=883.0M)
[03/18 21:59:34     41s] % Begin Save ccopt configuration ... (date=03/18 21:59:34, mem=886.0M)
[03/18 21:59:34     41s] % End Save ccopt configuration ... (date=03/18 21:59:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=886.9M, current mem=886.9M)
[03/18 21:59:34     41s] % Begin Save netlist data ... (date=03/18 21:59:34, mem=886.9M)
[03/18 21:59:34     41s] Writing Binary DB to floorplan.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 21:59:34     41s] % End Save netlist data ... (date=03/18 21:59:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=886.9M, current mem=885.9M)
[03/18 21:59:34     41s] Saving congestion map file floorplan.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 21:59:34     41s] % Begin Save AAE data ... (date=03/18 21:59:34, mem=886.7M)
[03/18 21:59:34     41s] Saving AAE Data ...
[03/18 21:59:35     41s] % End Save AAE data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:01.0, peak res=886.7M, current mem=886.7M)
[03/18 21:59:35     41s] % Begin Save clock tree data ... (date=03/18 21:59:35, mem=887.1M)
[03/18 21:59:35     41s] % End Save clock tree data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=887.2M, current mem=887.2M)
[03/18 21:59:35     41s] Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
[03/18 21:59:35     41s] Saving mode setting ...
[03/18 21:59:35     41s] Saving global file ...
[03/18 21:59:35     41s] % Begin Save floorplan data ... (date=03/18 21:59:35, mem=887.8M)
[03/18 21:59:35     41s] Saving floorplan file ...
[03/18 21:59:35     41s] % End Save floorplan data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=887.8M, current mem=887.8M)
[03/18 21:59:35     41s] Saving PG file floorplan.enc.dat.tmp/fullchip.pg.gz
[03/18 21:59:35     41s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1184.6M) ***
[03/18 21:59:35     41s] Saving Drc markers ...
[03/18 21:59:35     41s] ... No Drc file written since there is no markers found.
[03/18 21:59:35     41s] % Begin Save placement data ... (date=03/18 21:59:35, mem=888.1M)
[03/18 21:59:35     41s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 21:59:35     41s] Save Adaptive View Pruing View Names to Binary file
[03/18 21:59:35     41s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1187.6M) ***
[03/18 21:59:35     41s] % End Save placement data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.1M, current mem=888.1M)
[03/18 21:59:35     41s] % Begin Save routing data ... (date=03/18 21:59:35, mem=888.1M)
[03/18 21:59:35     41s] Saving route file ...
[03/18 21:59:35     41s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1184.6M) ***
[03/18 21:59:35     41s] % End Save routing data ... (date=03/18 21:59:35, total cpu=0:00:00.0, real=0:00:00.0, peak res=888.4M, current mem=888.4M)
[03/18 21:59:35     41s] Saving property file floorplan.enc.dat.tmp/fullchip.prop
[03/18 21:59:35     41s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1187.6M) ***
[03/18 21:59:36     41s] % Begin Save power constraints data ... (date=03/18 21:59:36, mem=888.9M)
[03/18 21:59:36     41s] % End Save power constraints data ... (date=03/18 21:59:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=889.0M, current mem=889.0M)
[03/18 21:59:37     43s] Generated self-contained design floorplan.enc.dat.tmp
[03/18 21:59:37     43s] #% End save design ... (date=03/18 21:59:37, total cpu=0:00:01.9, real=0:00:03.0, peak res=891.0M, current mem=891.0M)
[03/18 21:59:37     43s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 21:59:37     43s] 
[03/18 21:59:37     43s] <CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
[03/18 21:59:37     43s] **WARN: (IMPTCM-125):	Option "-modulePlan" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[03/18 21:59:37     43s] <CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
[03/18 21:59:37     43s] <CMD> place_opt_design
[03/18 21:59:37     43s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[03/18 21:59:37     43s] *** Starting GigaPlace ***
[03/18 21:59:37     43s] **INFO: user set placement options
[03/18 21:59:37     43s] setPlaceMode -place_global_cong_effort medium -place_global_reorder_scan false -timingDriven true
[03/18 21:59:37     43s] **INFO: user set opt options
[03/18 21:59:37     43s] setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
[03/18 21:59:37     43s] #optDebug: fT-E <X 2 3 1 0>
[03/18 21:59:37     43s] OPERPROF: Starting DPlace-Init at level 1, MEM:1215.9M
[03/18 21:59:37     43s] z: 2, totalTracks: 1
[03/18 21:59:37     43s] z: 4, totalTracks: 1
[03/18 21:59:37     43s] z: 6, totalTracks: 1
[03/18 21:59:37     43s] z: 8, totalTracks: 1
[03/18 21:59:37     43s] #spOpts: N=65 
[03/18 21:59:37     43s] All LLGs are deleted
[03/18 21:59:37     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1218.9M
[03/18 21:59:37     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.001, MEM:1218.9M
[03/18 21:59:37     43s] # Building fullchip llgBox search-tree.
[03/18 21:59:37     43s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1218.9M
[03/18 21:59:37     43s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1218.9M
[03/18 21:59:37     43s] Core basic site is core
[03/18 21:59:37     43s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 21:59:37     43s] SiteArray: use 1,720,320 bytes
[03/18 21:59:37     43s] SiteArray: current memory after site array memory allocation 1220.5M
[03/18 21:59:37     43s] SiteArray: FP blocked sites are writable
[03/18 21:59:37     43s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 21:59:37     43s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1220.5M
[03/18 21:59:37     43s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 21:59:37     43s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.106, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:     Starting CMU at level 3, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.113, MEM:1220.5M
[03/18 21:59:37     43s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1220.5MB).
[03/18 21:59:37     43s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.149, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1220.5M
[03/18 21:59:37     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1218.9M
[03/18 21:59:37     43s] All LLGs are deleted
[03/18 21:59:37     43s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1218.9M
[03/18 21:59:37     43s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1218.9M
[03/18 21:59:37     43s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.017, MEM:1218.9M
[03/18 21:59:38     43s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 21:59:38     43s] -place_design_floorplan_mode false         # bool, default=false
[03/18 21:59:38     43s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 4537, percentage of missing scan cell = 0.00% (0 / 4537)
[03/18 21:59:38     43s] no activity file in design. spp won't run.
[03/18 21:59:38     43s] ### Time Record (colorize_geometry) is installed.
[03/18 21:59:38     43s] #Start colorize_geometry on Sat Mar 18 21:59:38 2023
[03/18 21:59:38     43s] #
[03/18 21:59:38     43s] ### Time Record (Pre Callback) is installed.
[03/18 21:59:38     43s] ### Time Record (Pre Callback) is uninstalled.
[03/18 21:59:38     43s] ### Time Record (DB Import) is installed.
[03/18 21:59:39     44s] ### Time Record (DB Import) is uninstalled.
[03/18 21:59:39     44s] ### Time Record (Post Callback) is installed.
[03/18 21:59:39     44s] ### Time Record (Post Callback) is uninstalled.
[03/18 21:59:39     44s] #Cpu time = 00:00:01
[03/18 21:59:39     44s] #Elapsed time = 00:00:01
[03/18 21:59:39     44s] #Increased memory = 18.86 (MB)
[03/18 21:59:39     44s] #Total memory = 921.12 (MB)
[03/18 21:59:39     44s] #Peak memory = 921.62 (MB)
[03/18 21:59:39     44s] #WARNING (NRIF-19) Failed to complete colorize_geometry on Sat Mar 18 21:59:39 2023
[03/18 21:59:39     44s] #
[03/18 21:59:39     44s] ### Time Record (colorize_geometry) is uninstalled.
[03/18 21:59:39     44s] ### 
[03/18 21:59:39     44s] ###   Scalability Statistics
[03/18 21:59:39     44s] ### 
[03/18 21:59:39     44s] ### ------------------------+----------------+----------------+----------------+
[03/18 21:59:39     44s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[03/18 21:59:39     44s] ### ------------------------+----------------+----------------+----------------+
[03/18 21:59:39     44s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[03/18 21:59:39     44s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[03/18 21:59:39     44s] ###   DB Import             |        00:00:01|        00:00:01|             1.0|
[03/18 21:59:39     44s] ###   Entire Command        |        00:00:01|        00:00:01|             1.2|
[03/18 21:59:39     44s] ### ------------------------+----------------+----------------+----------------+
[03/18 21:59:39     44s] ### 
[03/18 21:59:39     44s] ### Creating LA Mngr. totSessionCpu=0:00:44.8 mem=1236.9M
[03/18 21:59:39     44s] ### Creating LA Mngr, finished. totSessionCpu=0:00:44.8 mem=1236.9M
[03/18 21:59:39     44s] *** Start deleteBufferTree ***
[03/18 21:59:40     45s] *info: Marking 0 level shifter instances dont touch
[03/18 21:59:40     45s] *info: Marking 0 always on instances dont touch
[03/18 21:59:40     45s] Info: Detect buffers to remove automatically.
[03/18 21:59:40     45s] Analyzing netlist ...
[03/18 21:59:40     45s] Updating netlist
[03/18 21:59:40     45s] 
[03/18 21:59:40     45s] Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 59 instances (buffers/inverters) removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'INVD2' removed
[03/18 21:59:40     45s] *       :      2 instances of type 'INVD1' removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'INVD0' removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'CKND4' removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'CKBD4' removed
[03/18 21:59:40     45s] *       :     40 instances of type 'CKBD1' removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'BUFFD4' removed
[03/18 21:59:40     45s] *       :      3 instances of type 'BUFFD3' removed
[03/18 21:59:40     45s] *       :      8 instances of type 'BUFFD2' removed
[03/18 21:59:40     45s] *       :      1 instance  of type 'BUFFD1' removed
[03/18 21:59:40     45s] *** Finish deleteBufferTree (0:00:01.0) ***
[03/18 21:59:40     45s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/18 21:59:40     45s] **INFO: No dynamic/leakage power view specified, setting up the setup view "WC_VIEW" as power view
[03/18 21:59:40     45s] 
[03/18 21:59:40     45s] Power Net Detected:
[03/18 21:59:40     45s]         Voltage	    Name
[03/18 21:59:40     45s]              0V	    VSS
[03/18 21:59:40     45s]            0.9V	    VDD
[03/18 21:59:40     46s] #################################################################################
[03/18 21:59:40     46s] # Design Stage: PreRoute
[03/18 21:59:40     46s] # Design Name: fullchip
[03/18 21:59:40     46s] # Design Mode: 65nm
[03/18 21:59:40     46s] # Analysis Mode: MMMC Non-OCV 
[03/18 21:59:40     46s] # Parasitics Mode: No SPEF/RCDB
[03/18 21:59:40     46s] # Signoff Settings: SI Off 
[03/18 21:59:40     46s] #################################################################################
[03/18 21:59:41     46s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1253.2M) ***
[03/18 21:59:41     46s]              0V	    VSS
[03/18 21:59:41     46s]            0.9V	    VDD
[03/18 21:59:41     47s] clk(833.333MHz) Processing average sequential pin duty cycle 
[03/18 21:59:42     48s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 21:59:42     48s] Summary for sequential cells identification: 
[03/18 21:59:42     48s]   Identified SBFF number: 199
[03/18 21:59:42     48s]   Identified MBFF number: 0
[03/18 21:59:42     48s]   Identified SB Latch number: 0
[03/18 21:59:42     48s]   Identified MB Latch number: 0
[03/18 21:59:42     48s]   Not identified SBFF number: 0
[03/18 21:59:42     48s]   Not identified MBFF number: 0
[03/18 21:59:42     48s]   Not identified SB Latch number: 0
[03/18 21:59:42     48s]   Not identified MB Latch number: 0
[03/18 21:59:42     48s]   Number of sequential cells which are not FFs: 104
[03/18 21:59:42     48s]  Visiting view : WC_VIEW
[03/18 21:59:42     48s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 21:59:42     48s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 21:59:42     48s]  Visiting view : BC_VIEW
[03/18 21:59:42     48s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 21:59:42     48s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 21:59:42     48s]  Setting StdDelay to 14.50
[03/18 21:59:42     48s] Creating Cell Server, finished. 
[03/18 21:59:42     48s] 
[03/18 21:59:42     48s] Processing average sequential pin duty cycle 
[03/18 21:59:42     48s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1261.2M
[03/18 21:59:42     48s] Deleted 0 physical inst  (cell - / prefix -).
[03/18 21:59:42     48s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.001, MEM:1261.2M
[03/18 21:59:42     48s] INFO: #ExclusiveGroups=0
[03/18 21:59:42     48s] INFO: There are no Exclusive Groups.
[03/18 21:59:42     48s] No user-set net weight.
[03/18 21:59:42     48s] Net fanout histogram:
[03/18 21:59:42     48s] 2		: 12723 (80.8%) nets
[03/18 21:59:42     48s] 3		: 904 (5.7%) nets
[03/18 21:59:42     48s] 4     -	14	: 1979 (12.6%) nets
[03/18 21:59:42     48s] 15    -	39	: 80 (0.5%) nets
[03/18 21:59:42     48s] 40    -	79	: 40 (0.3%) nets
[03/18 21:59:42     48s] 80    -	159	: 26 (0.2%) nets
[03/18 21:59:42     48s] 160   -	319	: 0 (0.0%) nets
[03/18 21:59:42     48s] 320   -	639	: 1 (0.0%) nets
[03/18 21:59:42     48s] 640   -	1279	: 0 (0.0%) nets
[03/18 21:59:42     48s] 1280  -	2559	: 0 (0.0%) nets
[03/18 21:59:42     48s] 2560  -	5119	: 1 (0.0%) nets
[03/18 21:59:42     48s] 5120+		: 0 (0.0%) nets
[03/18 21:59:42     48s] no activity file in design. spp won't run.
[03/18 21:59:42     48s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
[03/18 21:59:42     48s] Scan chains were not defined.
[03/18 21:59:42     48s] z: 2, totalTracks: 1
[03/18 21:59:42     48s] z: 4, totalTracks: 1
[03/18 21:59:42     48s] z: 6, totalTracks: 1
[03/18 21:59:42     48s] z: 8, totalTracks: 1
[03/18 21:59:42     48s] #spOpts: N=65 minPadR=1.1 
[03/18 21:59:42     48s] #std cell=14022 (0 fixed + 14022 movable) #buf cell=0 #inv cell=1439 #block=0 (0 floating + 0 preplaced)
[03/18 21:59:42     48s] #ioInst=0 #net=15754 #term=52340 #term/net=3.32, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=196
[03/18 21:59:42     48s] stdCell: 14022 single + 0 double + 0 multi
[03/18 21:59:42     48s] Total standard cell length = 39.7428 (mm), area = 0.0715 (mm^2)
[03/18 21:59:42     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1261.2M
[03/18 21:59:42     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1261.2M
[03/18 21:59:42     48s] Core basic site is core
[03/18 21:59:42     48s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 21:59:42     48s] SiteArray: use 1,720,320 bytes
[03/18 21:59:42     48s] SiteArray: current memory after site array memory allocation 1262.9M
[03/18 21:59:42     48s] SiteArray: FP blocked sites are writable
[03/18 21:59:42     48s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 21:59:42     48s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1262.9M
[03/18 21:59:42     48s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 21:59:42     48s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.022, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.107, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.150, REAL:0.157, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF: Starting pre-place ADS at level 1, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.004, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.002, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.007, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.008, MEM:1262.9M
[03/18 21:59:42     48s] ADSU 0.499 -> 0.499. GS 14.400
[03/18 21:59:42     48s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.037, MEM:1262.9M
[03/18 21:59:42     48s] Average module density = 0.499.
[03/18 21:59:42     48s] Density for the design = 0.499.
[03/18 21:59:42     48s]        = stdcell_area 198714 sites (71537 um^2) / alloc_area 398160 sites (143338 um^2).
[03/18 21:59:42     48s] Pin Density = 0.1315.
[03/18 21:59:42     48s]             = total # of pins 52340 / total area 398160.
[03/18 21:59:42     48s] OPERPROF: Starting spMPad at level 1, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:   Starting spContextMPad at level 2, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1262.9M
[03/18 21:59:42     48s] Initial padding reaches pin density 0.394 for top
[03/18 21:59:42     48s] InitPadU 0.499 -> 0.601 for top
[03/18 21:59:42     48s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1262.9M
[03/18 21:59:42     48s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.010, REAL:0.006, MEM:1262.9M
[03/18 21:59:42     48s] === lastAutoLevel = 9 
[03/18 21:59:42     48s] Init WL Bound For Global Placement... 
[03/18 21:59:42     48s] OPERPROF: Starting spInitNetWt at level 1, MEM:1262.9M
[03/18 21:59:42     48s] no activity file in design. spp won't run.
[03/18 21:59:42     48s] [spp] 0
[03/18 21:59:42     48s] [adp] 0:1:1:3
[03/18 21:59:42     48s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.020, REAL:0.018, MEM:1262.9M
[03/18 21:59:42     48s] Clock gating cells determined by native netlist tracing.
[03/18 21:59:42     48s] no activity file in design. spp won't run.
[03/18 21:59:42     48s] no activity file in design. spp won't run.
[03/18 21:59:43     48s] OPERPROF: Starting npMain at level 1, MEM:1262.9M
[03/18 21:59:44     48s] OPERPROF:   Starting npPlace at level 2, MEM:1274.9M
[03/18 21:59:44     48s] Iteration  1: Total net bbox = 5.822e-08 (3.98e-08 1.85e-08)
[03/18 21:59:44     48s]               Est.  stn bbox = 6.070e-08 (4.15e-08 1.92e-08)
[03/18 21:59:44     48s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1319.9M
[03/18 21:59:44     48s] Iteration  2: Total net bbox = 5.822e-08 (3.98e-08 1.85e-08)
[03/18 21:59:44     48s]               Est.  stn bbox = 6.070e-08 (4.15e-08 1.92e-08)
[03/18 21:59:44     48s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1319.9M
[03/18 21:59:44     48s] OPERPROF:     Starting InitSKP at level 3, MEM:1333.9M
[03/18 21:59:51     55s] *** Finished SKP initialization (cpu=0:00:06.9, real=0:00:07.0)***
[03/18 21:59:51     55s] OPERPROF:     Finished InitSKP at level 3, CPU:6.880, REAL:6.860, MEM:1458.6M
[03/18 21:59:51     55s] exp_mt_sequential is set from setPlaceMode option to 1
[03/18 21:59:51     55s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[03/18 21:59:51     55s] place_exp_mt_interval set to default 32
[03/18 21:59:51     55s] place_exp_mt_interval_bias (first half) set to default 0.750000
[03/18 21:59:51     56s] Iteration  3: Total net bbox = 3.402e+03 (1.75e+03 1.65e+03)
[03/18 21:59:51     56s]               Est.  stn bbox = 4.360e+03 (2.24e+03 2.12e+03)
[03/18 21:59:51     56s]               cpu = 0:00:07.6 real = 0:00:07.0 mem = 1467.5M
[03/18 21:59:56     60s] Iteration  4: Total net bbox = 1.193e+05 (6.11e+04 5.83e+04)
[03/18 21:59:56     60s]               Est.  stn bbox = 1.414e+05 (7.04e+04 7.10e+04)
[03/18 21:59:56     60s]               cpu = 0:00:04.4 real = 0:00:05.0 mem = 1500.9M
[03/18 21:59:56     60s] Iteration  5: Total net bbox = 1.193e+05 (6.11e+04 5.83e+04)
[03/18 21:59:56     60s]               Est.  stn bbox = 1.414e+05 (7.04e+04 7.10e+04)
[03/18 21:59:56     60s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1500.9M
[03/18 21:59:56     60s] OPERPROF:   Finished npPlace at level 2, CPU:12.080, REAL:12.011, MEM:1500.9M
[03/18 21:59:56     60s] OPERPROF: Finished npMain at level 1, CPU:12.230, REAL:13.170, MEM:1500.9M
[03/18 21:59:56     60s] OPERPROF: Starting npMain at level 1, MEM:1500.9M
[03/18 21:59:56     60s] OPERPROF:   Starting npPlace at level 2, MEM:1500.9M
[03/18 22:00:01     66s] Iteration  6: Total net bbox = 1.365e+05 (6.37e+04 7.27e+04)
[03/18 22:00:01     66s]               Est.  stn bbox = 1.717e+05 (7.83e+04 9.34e+04)
[03/18 22:00:01     66s]               cpu = 0:00:05.4 real = 0:00:05.0 mem = 1468.9M
[03/18 22:00:01     66s] OPERPROF:   Finished npPlace at level 2, CPU:5.410, REAL:5.364, MEM:1468.9M
[03/18 22:00:01     66s] OPERPROF: Finished npMain at level 1, CPU:5.610, REAL:5.561, MEM:1468.9M
[03/18 22:00:01     66s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1468.9M
[03/18 22:00:01     66s] Starting Early Global Route rough congestion estimation: mem = 1468.9M
[03/18 22:00:01     66s] (I)       Started Loading and Dumping File ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Reading DB...
[03/18 22:00:01     66s] (I)       Read data from FE... (mem=1468.9M)
[03/18 22:00:01     66s] (I)       Read nodes and places... (mem=1468.9M)
[03/18 22:00:01     66s] (I)       Done Read nodes and places (cpu=0.010s, mem=1468.9M)
[03/18 22:00:01     66s] (I)       Read nets... (mem=1468.9M)
[03/18 22:00:01     66s] (I)       Done Read nets (cpu=0.050s, mem=1468.9M)
[03/18 22:00:01     66s] (I)       Done Read data from FE (cpu=0.060s, mem=1468.9M)
[03/18 22:00:01     66s] (I)       before initializing RouteDB syMemory usage = 1468.9 MB
[03/18 22:00:01     66s] (I)       Print mode             : 2
[03/18 22:00:01     66s] (I)       Stop if highly congested: false
[03/18 22:00:01     66s] (I)       Honor MSV route constraint: false
[03/18 22:00:01     66s] (I)       Maximum routing layer  : 127
[03/18 22:00:01     66s] (I)       Minimum routing layer  : 2
[03/18 22:00:01     66s] (I)       Supply scale factor H  : 1.00
[03/18 22:00:01     66s] (I)       Supply scale factor V  : 1.00
[03/18 22:00:01     66s] (I)       Tracks used by clock wire: 0
[03/18 22:00:01     66s] (I)       Reverse direction      : 
[03/18 22:00:01     66s] (I)       Honor partition pin guides: true
[03/18 22:00:01     66s] (I)       Route selected nets only: false
[03/18 22:00:01     66s] (I)       Route secondary PG pins: false
[03/18 22:00:01     66s] (I)       Second PG max fanout   : 2147483647
[03/18 22:00:01     66s] (I)       Assign partition pins  : false
[03/18 22:00:01     66s] (I)       Support large GCell    : true
[03/18 22:00:01     66s] (I)       Number of rows per GCell: 14
[03/18 22:00:01     66s] (I)       Max num rows per GCell : 32
[03/18 22:00:01     66s] (I)       Apply function for special wires: true
[03/18 22:00:01     66s] (I)       Layer by layer blockage reading: true
[03/18 22:00:01     66s] (I)       Offset calculation fix : true
[03/18 22:00:01     66s] (I)       Route stripe layer range: 
[03/18 22:00:01     66s] (I)       Honor partition fences : 
[03/18 22:00:01     66s] (I)       Honor partition pin    : 
[03/18 22:00:01     66s] (I)       Honor partition fences with feedthrough: 
[03/18 22:00:01     66s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:00:01     66s] (I)       Use row-based GCell size
[03/18 22:00:01     66s] (I)       Use row-based GCell align
[03/18 22:00:01     66s] (I)       GCell unit size   : 3600
[03/18 22:00:01     66s] (I)       GCell multiplier  : 14
[03/18 22:00:01     66s] (I)       GCell row height  : 3600
[03/18 22:00:01     66s] (I)       Actual row height : 3600
[03/18 22:00:01     66s] (I)       GCell align ref   : 20000 20000
[03/18 22:00:01     66s] [NR-eGR] Track table information for default rule: 
[03/18 22:00:01     66s] [NR-eGR] M1 has no routable track
[03/18 22:00:01     66s] [NR-eGR] M2 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M3 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M4 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M5 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M6 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M7 has single uniform track structure
[03/18 22:00:01     66s] [NR-eGR] M8 has single uniform track structure
[03/18 22:00:01     66s] (I)       ===========================================================================
[03/18 22:00:01     66s] (I)       == Report All Rule Vias ==
[03/18 22:00:01     66s] (I)       ===========================================================================
[03/18 22:00:01     66s] (I)        Via Rule : (Default)
[03/18 22:00:01     66s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:00:01     66s] (I)       ---------------------------------------------------------------------------
[03/18 22:00:01     66s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:00:01     66s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:00:01     66s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:00:01     66s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:00:01     66s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:00:01     66s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:00:01     66s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:00:01     66s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:00:01     66s] (I)       ===========================================================================
[03/18 22:00:01     66s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] [NR-eGR] Read 20361 PG shapes
[03/18 22:00:01     66s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:00:01     66s] [NR-eGR] #Instance Blockages : 0
[03/18 22:00:01     66s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:00:01     66s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:00:01     66s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:00:01     66s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:00:01     66s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:00:01     66s] (I)       readDataFromPlaceDB
[03/18 22:00:01     66s] (I)       Read net information..
[03/18 22:00:01     66s] [NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[03/18 22:00:01     66s] (I)       Read testcase time = 0.010 seconds
[03/18 22:00:01     66s] 
[03/18 22:00:01     66s] (I)       early_global_route_priority property id does not exist.
[03/18 22:00:01     66s] (I)       Start initializing grid graph
[03/18 22:00:01     66s] (I)       End initializing grid graph
[03/18 22:00:01     66s] (I)       Model blockages into capacity
[03/18 22:00:01     66s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:00:01     66s] (I)       Started Modeling ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 1 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 2 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 3 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 4 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 5 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 6 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 7 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Started Modeling Layer 8 ( Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:01     66s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       Finished Modeling ( CPU: 0.00 sec, Real: 0.02 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:01     66s] (I)       -- layer congestion ratio --
[03/18 22:00:01     66s] (I)       Layer 1 : 0.100000
[03/18 22:00:01     66s] (I)       Layer 2 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 3 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 4 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 5 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 6 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 7 : 0.700000
[03/18 22:00:01     66s] (I)       Layer 8 : 0.700000
[03/18 22:00:01     66s] (I)       ----------------------------
[03/18 22:00:01     66s] (I)       Number of ignored nets = 0
[03/18 22:00:01     66s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:00:01     66s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:00:01     66s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:00:01     66s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:00:01     66s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:00:01     66s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1468.9 MB
[03/18 22:00:01     66s] (I)       Ndr track 0 does not exist
[03/18 22:00:01     66s] (I)       Layer1  viaCost=300.00
[03/18 22:00:01     66s] (I)       Layer2  viaCost=100.00
[03/18 22:00:01     66s] (I)       Layer3  viaCost=100.00
[03/18 22:00:01     66s] (I)       Layer4  viaCost=100.00
[03/18 22:00:01     66s] (I)       Layer5  viaCost=100.00
[03/18 22:00:01     66s] (I)       Layer6  viaCost=200.00
[03/18 22:00:01     66s] (I)       Layer7  viaCost=100.00
[03/18 22:00:01     66s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:00:01     66s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:00:01     66s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:00:01     66s] (I)       Site width          :   400  (dbu)
[03/18 22:00:01     66s] (I)       Row height          :  3600  (dbu)
[03/18 22:00:01     66s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:00:01     66s] (I)       GCell width         : 50400  (dbu)
[03/18 22:00:01     66s] (I)       GCell height        : 50400  (dbu)
[03/18 22:00:01     66s] (I)       Grid                :    16    16     8
[03/18 22:00:01     66s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:00:01     66s] (I)       Vertical capacity   :     0 50400     0 50400     0 50400     0 50400
[03/18 22:00:01     66s] (I)       Horizontal capacity :     0     0 50400     0 50400     0 50400     0
[03/18 22:00:01     66s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:00:01     66s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:00:01     66s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:01     66s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:01     66s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:00:01     66s] (I)       Num tracks per GCell: 140.00 126.00 126.00 126.00 126.00 126.00 31.50 31.50
[03/18 22:00:01     66s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:00:01     66s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:00:01     66s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:00:01     66s] (I)       --------------------------------------------------------
[03/18 22:00:01     66s] 
[03/18 22:00:01     66s] [NR-eGR] ============ Routing rule table ============
[03/18 22:00:01     66s] [NR-eGR] Rule id: 0  Nets: 15734 
[03/18 22:00:01     66s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:00:02     66s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:00:02     66s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:02     66s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:02     66s] [NR-eGR] ========================================
[03/18 22:00:02     66s] [NR-eGR] 
[03/18 22:00:02     66s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer2 : = 8520 / 31936 (26.68%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer3 : = 10698 / 31824 (33.62%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer4 : = 9248 / 31936 (28.96%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer5 : = 0 / 31824 (0.00%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer6 : = 0 / 31936 (0.00%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer7 : = 0 / 7952 (0.00%)
[03/18 22:00:02     66s] (I)       blocked tracks on layer8 : = 0 / 7984 (0.00%)
[03/18 22:00:02     66s] (I)       After initializing earlyGlobalRoute syMemory usage = 1468.9 MB
[03/18 22:00:02     66s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.26 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       ============= Initialization =============
[03/18 22:00:02     66s] (I)       numLocalWires=59957  numGlobalNetBranches=14640  numLocalNetBranches=15578
[03/18 22:00:02     66s] (I)       totalPins=52124  totalGlobalPin=10505 (20.15%)
[03/18 22:00:02     66s] (I)       Started Build MST ( Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       Generate topology with single threads
[03/18 22:00:02     66s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       total 2D Cap : 160027 = (69111 H, 90916 V)
[03/18 22:00:02     66s] (I)       ============  Phase 1a Route ============
[03/18 22:00:02     66s] (I)       Started Phase 1a ( Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:00:02     66s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1468.87 MB )
[03/18 22:00:02     66s] (I)       Usage: 7434 = (4193 H, 3241 V) = (6.07% H, 3.56% V) = (1.057e+05um H, 8.167e+04um V)
[03/18 22:00:02     66s] (I)       
[03/18 22:00:02     66s] (I)       ============  Phase 1b Route ============
[03/18 22:00:02     66s] (I)       Usage: 7434 = (4193 H, 3241 V) = (6.07% H, 3.56% V) = (1.057e+05um H, 8.167e+04um V)
[03/18 22:00:02     66s] (I)       
[03/18 22:00:02     66s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:00:02     66s] 
[03/18 22:00:02     66s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:00:02     66s] Finished Early Global Route rough congestion estimation: mem = 1468.9M
[03/18 22:00:02     66s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.296, MEM:1468.9M
[03/18 22:00:02     66s] earlyGlobalRoute rough estimation gcell size 14 row height
[03/18 22:00:02     66s] OPERPROF: Starting CDPad at level 1, MEM:1468.9M
[03/18 22:00:02     66s] CDPadU 0.601 -> 0.601. R=0.499, N=14022, GS=25.200
[03/18 22:00:02     66s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.068, MEM:1468.9M
[03/18 22:00:02     66s] OPERPROF: Starting npMain at level 1, MEM:1468.9M
[03/18 22:00:02     66s] OPERPROF:   Starting npPlace at level 2, MEM:1468.9M
[03/18 22:00:02     66s] OPERPROF:   Finished npPlace at level 2, CPU:0.170, REAL:0.168, MEM:1445.9M
[03/18 22:00:02     66s] OPERPROF: Finished npMain at level 1, CPU:0.360, REAL:0.372, MEM:1445.9M
[03/18 22:00:02     66s] Global placement CDP skipped at cutLevel 7.
[03/18 22:00:02     66s] Iteration  7: Total net bbox = 2.509e+05 (1.22e+05 1.29e+05)
[03/18 22:00:02     66s]               Est.  stn bbox = 3.185e+05 (1.53e+05 1.66e+05)
[03/18 22:00:02     66s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 1445.9M
[03/18 22:00:02     66s] Iteration  8: Total net bbox = 2.509e+05 (1.22e+05 1.29e+05)
[03/18 22:00:02     66s]               Est.  stn bbox = 3.185e+05 (1.53e+05 1.66e+05)
[03/18 22:00:02     66s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1445.9M
[03/18 22:00:02     66s] OPERPROF: Starting npMain at level 1, MEM:1445.9M
[03/18 22:00:02     67s] OPERPROF:   Starting npPlace at level 2, MEM:1445.9M
[03/18 22:00:08     72s] OPERPROF:   Finished npPlace at level 2, CPU:5.480, REAL:5.500, MEM:1452.0M
[03/18 22:00:08     72s] OPERPROF: Finished npMain at level 1, CPU:5.670, REAL:5.699, MEM:1452.0M
[03/18 22:00:08     72s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1452.0M
[03/18 22:00:08     72s] Starting Early Global Route rough congestion estimation: mem = 1452.0M
[03/18 22:00:08     72s] (I)       Started Loading and Dumping File ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Reading DB...
[03/18 22:00:08     72s] (I)       Read data from FE... (mem=1452.0M)
[03/18 22:00:08     72s] (I)       Read nodes and places... (mem=1452.0M)
[03/18 22:00:08     72s] (I)       Done Read nodes and places (cpu=0.010s, mem=1452.0M)
[03/18 22:00:08     72s] (I)       Read nets... (mem=1452.0M)
[03/18 22:00:08     72s] (I)       Done Read nets (cpu=0.040s, mem=1452.0M)
[03/18 22:00:08     72s] (I)       Done Read data from FE (cpu=0.050s, mem=1452.0M)
[03/18 22:00:08     72s] (I)       before initializing RouteDB syMemory usage = 1452.0 MB
[03/18 22:00:08     72s] (I)       Print mode             : 2
[03/18 22:00:08     72s] (I)       Stop if highly congested: false
[03/18 22:00:08     72s] (I)       Honor MSV route constraint: false
[03/18 22:00:08     72s] (I)       Maximum routing layer  : 127
[03/18 22:00:08     72s] (I)       Minimum routing layer  : 2
[03/18 22:00:08     72s] (I)       Supply scale factor H  : 1.00
[03/18 22:00:08     72s] (I)       Supply scale factor V  : 1.00
[03/18 22:00:08     72s] (I)       Tracks used by clock wire: 0
[03/18 22:00:08     72s] (I)       Reverse direction      : 
[03/18 22:00:08     72s] (I)       Honor partition pin guides: true
[03/18 22:00:08     72s] (I)       Route selected nets only: false
[03/18 22:00:08     72s] (I)       Route secondary PG pins: false
[03/18 22:00:08     72s] (I)       Second PG max fanout   : 2147483647
[03/18 22:00:08     72s] (I)       Assign partition pins  : false
[03/18 22:00:08     72s] (I)       Support large GCell    : true
[03/18 22:00:08     72s] (I)       Number of rows per GCell: 7
[03/18 22:00:08     72s] (I)       Max num rows per GCell : 32
[03/18 22:00:08     72s] (I)       Apply function for special wires: true
[03/18 22:00:08     72s] (I)       Layer by layer blockage reading: true
[03/18 22:00:08     72s] (I)       Offset calculation fix : true
[03/18 22:00:08     72s] (I)       Route stripe layer range: 
[03/18 22:00:08     72s] (I)       Honor partition fences : 
[03/18 22:00:08     72s] (I)       Honor partition pin    : 
[03/18 22:00:08     72s] (I)       Honor partition fences with feedthrough: 
[03/18 22:00:08     72s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:00:08     72s] (I)       Use row-based GCell size
[03/18 22:00:08     72s] (I)       Use row-based GCell align
[03/18 22:00:08     72s] (I)       GCell unit size   : 3600
[03/18 22:00:08     72s] (I)       GCell multiplier  : 7
[03/18 22:00:08     72s] (I)       GCell row height  : 3600
[03/18 22:00:08     72s] (I)       Actual row height : 3600
[03/18 22:00:08     72s] (I)       GCell align ref   : 20000 20000
[03/18 22:00:08     72s] [NR-eGR] Track table information for default rule: 
[03/18 22:00:08     72s] [NR-eGR] M1 has no routable track
[03/18 22:00:08     72s] [NR-eGR] M2 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M3 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M4 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M5 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M6 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M7 has single uniform track structure
[03/18 22:00:08     72s] [NR-eGR] M8 has single uniform track structure
[03/18 22:00:08     72s] (I)       ===========================================================================
[03/18 22:00:08     72s] (I)       == Report All Rule Vias ==
[03/18 22:00:08     72s] (I)       ===========================================================================
[03/18 22:00:08     72s] (I)        Via Rule : (Default)
[03/18 22:00:08     72s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:00:08     72s] (I)       ---------------------------------------------------------------------------
[03/18 22:00:08     72s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:00:08     72s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:00:08     72s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:00:08     72s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:00:08     72s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:00:08     72s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:00:08     72s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:00:08     72s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:00:08     72s] (I)       ===========================================================================
[03/18 22:00:08     72s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] [NR-eGR] Read 20361 PG shapes
[03/18 22:00:08     72s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:00:08     72s] [NR-eGR] #Instance Blockages : 0
[03/18 22:00:08     72s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:00:08     72s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:00:08     72s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:00:08     72s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:00:08     72s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:00:08     72s] (I)       readDataFromPlaceDB
[03/18 22:00:08     72s] (I)       Read net information..
[03/18 22:00:08     72s] [NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[03/18 22:00:08     72s] (I)       Read testcase time = 0.010 seconds
[03/18 22:00:08     72s] 
[03/18 22:00:08     72s] (I)       early_global_route_priority property id does not exist.
[03/18 22:00:08     72s] (I)       Start initializing grid graph
[03/18 22:00:08     72s] (I)       End initializing grid graph
[03/18 22:00:08     72s] (I)       Model blockages into capacity
[03/18 22:00:08     72s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:00:08     72s] (I)       Started Modeling ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 1 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 2 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 3 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 4 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 5 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 6 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 7 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Modeling Layer 8 ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:08     72s] (I)       Finished Modeling Layer 8 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       -- layer congestion ratio --
[03/18 22:00:08     72s] (I)       Layer 1 : 0.100000
[03/18 22:00:08     72s] (I)       Layer 2 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 3 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 4 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 5 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 6 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 7 : 0.700000
[03/18 22:00:08     72s] (I)       Layer 8 : 0.700000
[03/18 22:00:08     72s] (I)       ----------------------------
[03/18 22:00:08     72s] (I)       Number of ignored nets = 0
[03/18 22:00:08     72s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:00:08     72s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:00:08     72s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:00:08     72s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:00:08     72s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:00:08     72s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1452.0 MB
[03/18 22:00:08     72s] (I)       Ndr track 0 does not exist
[03/18 22:00:08     72s] (I)       Layer1  viaCost=300.00
[03/18 22:00:08     72s] (I)       Layer2  viaCost=100.00
[03/18 22:00:08     72s] (I)       Layer3  viaCost=100.00
[03/18 22:00:08     72s] (I)       Layer4  viaCost=100.00
[03/18 22:00:08     72s] (I)       Layer5  viaCost=100.00
[03/18 22:00:08     72s] (I)       Layer6  viaCost=200.00
[03/18 22:00:08     72s] (I)       Layer7  viaCost=100.00
[03/18 22:00:08     72s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:00:08     72s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:00:08     72s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:00:08     72s] (I)       Site width          :   400  (dbu)
[03/18 22:00:08     72s] (I)       Row height          :  3600  (dbu)
[03/18 22:00:08     72s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:00:08     72s] (I)       GCell width         : 25200  (dbu)
[03/18 22:00:08     72s] (I)       GCell height        : 25200  (dbu)
[03/18 22:00:08     72s] (I)       Grid                :    32    32     8
[03/18 22:00:08     72s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:00:08     72s] (I)       Vertical capacity   :     0 25200     0 25200     0 25200     0 25200
[03/18 22:00:08     72s] (I)       Horizontal capacity :     0     0 25200     0 25200     0 25200     0
[03/18 22:00:08     72s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:00:08     72s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:00:08     72s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:08     72s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:08     72s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:00:08     72s] (I)       Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75
[03/18 22:00:08     72s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:00:08     72s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:00:08     72s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:00:08     72s] (I)       --------------------------------------------------------
[03/18 22:00:08     72s] 
[03/18 22:00:08     72s] [NR-eGR] ============ Routing rule table ============
[03/18 22:00:08     72s] [NR-eGR] Rule id: 0  Nets: 15734 
[03/18 22:00:08     72s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:00:08     72s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:00:08     72s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:08     72s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:08     72s] [NR-eGR] ========================================
[03/18 22:00:08     72s] [NR-eGR] 
[03/18 22:00:08     72s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer2 : = 16816 / 63872 (26.33%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer3 : = 15331 / 63648 (24.09%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer4 : = 18496 / 63872 (28.96%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer5 : = 0 / 63648 (0.00%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer6 : = 0 / 63872 (0.00%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer7 : = 0 / 15904 (0.00%)
[03/18 22:00:08     72s] (I)       blocked tracks on layer8 : = 0 / 15968 (0.00%)
[03/18 22:00:08     72s] (I)       After initializing earlyGlobalRoute syMemory usage = 1452.0 MB
[03/18 22:00:08     72s] (I)       Finished Loading and Dumping File ( CPU: 0.11 sec, Real: 0.24 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       ============= Initialization =============
[03/18 22:00:08     72s] (I)       numLocalWires=46973  numGlobalNetBranches=13327  numLocalNetBranches=10208
[03/18 22:00:08     72s] (I)       totalPins=52124  totalGlobalPin=19754 (37.90%)
[03/18 22:00:08     72s] (I)       Started Build MST ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Generate topology with single threads
[03/18 22:00:08     72s] (I)       Finished Build MST ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       total 2D Cap : 320066 = (138109 H, 181957 V)
[03/18 22:00:08     72s] (I)       ============  Phase 1a Route ============
[03/18 22:00:08     72s] (I)       Started Phase 1a ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Finished Phase 1a ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:00:08     72s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1452.01 MB )
[03/18 22:00:08     72s] (I)       Usage: 17161 = (8773 H, 8388 V) = (6.35% H, 4.61% V) = (1.105e+05um H, 1.057e+05um V)
[03/18 22:00:08     72s] (I)       
[03/18 22:00:08     72s] (I)       ============  Phase 1b Route ============
[03/18 22:00:08     72s] (I)       Usage: 17161 = (8773 H, 8388 V) = (6.35% H, 4.61% V) = (1.105e+05um H, 1.057e+05um V)
[03/18 22:00:08     72s] (I)       
[03/18 22:00:08     72s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:00:08     72s] 
[03/18 22:00:08     72s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:00:08     72s] Finished Early Global Route rough congestion estimation: mem = 1452.0M
[03/18 22:00:08     72s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.140, REAL:0.277, MEM:1452.0M
[03/18 22:00:08     72s] earlyGlobalRoute rough estimation gcell size 7 row height
[03/18 22:00:08     72s] OPERPROF: Starting CDPad at level 1, MEM:1452.0M
[03/18 22:00:08     72s] CDPadU 0.601 -> 0.601. R=0.499, N=14022, GS=12.600
[03/18 22:00:08     72s] OPERPROF: Finished CDPad at level 1, CPU:0.060, REAL:0.067, MEM:1452.0M
[03/18 22:00:08     72s] OPERPROF: Starting npMain at level 1, MEM:1452.0M
[03/18 22:00:08     73s] OPERPROF:   Starting npPlace at level 2, MEM:1452.0M
[03/18 22:00:08     73s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.136, MEM:1452.0M
[03/18 22:00:08     73s] OPERPROF: Finished npMain at level 1, CPU:0.330, REAL:0.333, MEM:1452.0M
[03/18 22:00:08     73s] Global placement CDP skipped at cutLevel 9.
[03/18 22:00:08     73s] Iteration  9: Total net bbox = 2.692e+05 (1.29e+05 1.40e+05)
[03/18 22:00:08     73s]               Est.  stn bbox = 3.426e+05 (1.62e+05 1.80e+05)
[03/18 22:00:08     73s]               cpu = 0:00:06.2 real = 0:00:06.0 mem = 1452.0M
[03/18 22:00:08     73s] Iteration 10: Total net bbox = 2.692e+05 (1.29e+05 1.40e+05)
[03/18 22:00:08     73s]               Est.  stn bbox = 3.426e+05 (1.62e+05 1.80e+05)
[03/18 22:00:08     73s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1452.0M
[03/18 22:00:08     73s] OPERPROF: Starting npMain at level 1, MEM:1452.0M
[03/18 22:00:09     73s] OPERPROF:   Starting npPlace at level 2, MEM:1452.0M
[03/18 22:00:28     93s] Iteration 11: Total net bbox = 1.699e+05 (7.95e+04 9.05e+04)
[03/18 22:00:28     93s]               Est.  stn bbox = 2.099e+05 (9.62e+04 1.14e+05)
[03/18 22:00:28     93s]               cpu = 0:00:03.5 real = 0:00:03.0 mem = 1458.0M
[03/18 22:00:28     93s] OPERPROF:   Finished npPlace at level 2, CPU:19.780, REAL:19.676, MEM:1458.0M
[03/18 22:00:28     93s] OPERPROF: Finished npMain at level 1, CPU:19.980, REAL:19.875, MEM:1458.0M
[03/18 22:00:28     93s] Iteration 12: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
[03/18 22:00:28     93s]               Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
[03/18 22:00:28     93s]               cpu = 0:00:20.0 real = 0:00:20.0 mem = 1458.0M
[03/18 22:00:28     93s] Iteration 13: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
[03/18 22:00:28     93s]               Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
[03/18 22:00:28     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.0M
[03/18 22:00:28     93s] [adp] clock
[03/18 22:00:28     93s] [adp] weight, nr nets, wire length
[03/18 22:00:28     93s] [adp]      0        1  763.869500
[03/18 22:00:28     93s] [adp] data
[03/18 22:00:28     93s] [adp] weight, nr nets, wire length
[03/18 22:00:28     93s] [adp]      0    15753  279963.257000
[03/18 22:00:28     93s] [adp] 0.000000|0.000000|0.000000
[03/18 22:00:28     93s] Iteration 14: Total net bbox = 2.807e+05 (1.35e+05 1.46e+05)
[03/18 22:00:28     93s]               Est.  stn bbox = 3.526e+05 (1.68e+05 1.85e+05)
[03/18 22:00:28     93s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1458.0M
[03/18 22:00:28     93s] Clear WL Bound Manager after Global Placement... 
[03/18 22:00:28     93s] Finished Global Placement (cpu=0:00:44.8, real=0:00:46.0, mem=1458.0M)
[03/18 22:00:28     93s] 0 delay mode for cte disabled.
[03/18 22:00:28     93s] SKP cleared!
[03/18 22:00:28     93s] Info: 0 clock gating cells identified, 0 (on average) moved 0/5
[03/18 22:00:28     93s] net ignore based on current view = 0
[03/18 22:00:28     93s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1458.0M
[03/18 22:00:28     93s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.001, MEM:1456.4M
[03/18 22:00:28     93s] Solver runtime cpu: 0:00:33.3 real: 0:00:33.1
[03/18 22:00:28     93s] Core Placement runtime cpu: 0:00:44.2 real: 0:00:44.0
[03/18 22:00:28     93s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1456.4M
[03/18 22:00:28     93s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1456.4M
[03/18 22:00:28     93s] z: 2, totalTracks: 1
[03/18 22:00:28     93s] z: 4, totalTracks: 1
[03/18 22:00:28     93s] z: 6, totalTracks: 1
[03/18 22:00:28     93s] z: 8, totalTracks: 1
[03/18 22:00:28     93s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:28     93s] All LLGs are deleted
[03/18 22:00:28     93s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:1456.4M
[03/18 22:00:28     93s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.001, MEM:1456.4M
[03/18 22:00:28     93s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1456.4M
[03/18 22:00:28     93s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:1456.4M
[03/18 22:00:28     93s] Core basic site is core
[03/18 22:00:29     93s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:00:29     93s] SiteArray: use 1,720,320 bytes
[03/18 22:00:29     93s] SiteArray: current memory after site array memory allocation 1458.0M
[03/18 22:00:29     93s] SiteArray: FP blocked sites are writable
[03/18 22:00:29     93s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:00:29     93s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:1458.0M
[03/18 22:00:29     93s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:00:29     93s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:0.020, REAL:0.023, MEM:1458.0M
[03/18 22:00:29     93s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.100, REAL:0.105, MEM:1458.0M
[03/18 22:00:29     93s] OPERPROF:       Starting CMU at level 4, MEM:1458.0M
[03/18 22:00:29     93s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1458.0M
[03/18 22:00:29     93s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.110, REAL:0.112, MEM:1458.0M
[03/18 22:00:29     93s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1458.0MB).
[03/18 22:00:29     93s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.130, REAL:0.141, MEM:1458.0M
[03/18 22:00:29     93s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.130, REAL:0.143, MEM:1458.0M
[03/18 22:00:29     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.1
[03/18 22:00:29     93s] OPERPROF: Starting RefinePlace at level 1, MEM:1458.0M
[03/18 22:00:29     93s] *** Starting refinePlace (0:01:33 mem=1458.0M) ***
[03/18 22:00:29     93s] Total net bbox length = 2.807e+05 (1.351e+05 1.457e+05) (ext = 9.173e+04)
[03/18 22:00:29     93s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:00:29     93s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1458.0M
[03/18 22:00:29     93s] Starting refinePlace ...
[03/18 22:00:29     93s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:00:29     93s]    Spread Effort: high, standalone mode, useDDP on.
[03/18 22:00:29     93s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1458.0MB) @(0:01:33 - 0:01:34).
[03/18 22:00:29     93s] Move report: preRPlace moves 14022 insts, mean move: 0.69 um, max move: 5.31 um
[03/18 22:00:29     93s] 	Max move on inst (core_instance_mac_array_instance_col_idx_6__mac_col_inst_key_q_reg_7_): (124.20, 90.71) --> (122.20, 87.40)
[03/18 22:00:29     93s] 	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
[03/18 22:00:29     93s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:00:29     93s] Placement tweakage begins.
[03/18 22:00:29     93s] wire length = 2.533e+05
[03/18 22:00:31     95s] wire length = 2.314e+05
[03/18 22:00:31     95s] Placement tweakage ends.
[03/18 22:00:31     95s] Move report: tweak moves 3590 insts, mean move: 3.54 um, max move: 34.60 um
[03/18 22:00:31     95s] 	Max move on inst (U12299): (71.40, 206.20) --> (36.80, 206.20)
[03/18 22:00:31     95s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.7, real=0:00:02.0, mem=1458.0MB) @(0:01:34 - 0:01:35).
[03/18 22:00:31     95s] 
[03/18 22:00:31     95s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:00:31     95s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:00:31     95s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1458.0MB) @(0:01:35 - 0:01:36).
[03/18 22:00:31     95s] Move report: Detail placement moves 14022 insts, mean move: 1.42 um, max move: 34.76 um
[03/18 22:00:31     95s] 	Max move on inst (U12299): (71.41, 206.05) --> (36.80, 206.20)
[03/18 22:00:31     95s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1458.0MB
[03/18 22:00:31     95s] Statistics of distance of Instance movement in refine placement:
[03/18 22:00:31     95s]   maximum (X+Y) =        34.76 um
[03/18 22:00:31     95s]   inst (U12299) with max move: (71.408, 206.049) -> (36.8, 206.2)
[03/18 22:00:31     95s]   mean    (X+Y) =         1.42 um
[03/18 22:00:31     95s] Summary Report:
[03/18 22:00:31     95s] Instances move: 14022 (out of 14022 movable)
[03/18 22:00:31     95s] Instances flipped: 0
[03/18 22:00:31     95s] Mean displacement: 1.42 um
[03/18 22:00:31     95s] Max displacement: 34.76 um (Instance: U12299) (71.408, 206.049) -> (36.8, 206.2)
[03/18 22:00:31     95s] 	Length: 6 sites, height: 1 rows, site name: core, cell type: INR2D0
[03/18 22:00:31     95s] Total instances moved : 14022
[03/18 22:00:31     95s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.520, REAL:2.521, MEM:1458.0M
[03/18 22:00:31     96s] Total net bbox length = 2.598e+05 (1.135e+05 1.463e+05) (ext = 9.132e+04)
[03/18 22:00:31     96s] Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 1458.0MB
[03/18 22:00:31     96s] [CPU] RefinePlace/total (cpu=0:00:02.5, real=0:00:02.0, mem=1458.0MB) @(0:01:33 - 0:01:36).
[03/18 22:00:31     96s] *** Finished refinePlace (0:01:36 mem=1458.0M) ***
[03/18 22:00:31     96s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.1
[03/18 22:00:31     96s] OPERPROF: Finished RefinePlace at level 1, CPU:2.560, REAL:2.566, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.005, MEM:1456.4M
[03/18 22:00:31     96s] All LLGs are deleted
[03/18 22:00:31     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.020, REAL:0.021, MEM:1456.4M
[03/18 22:00:31     96s] *** Finished Initial Placement (cpu=0:00:47.9, real=0:00:49.0, mem=1456.4M) ***
[03/18 22:00:31     96s] z: 2, totalTracks: 1
[03/18 22:00:31     96s] z: 4, totalTracks: 1
[03/18 22:00:31     96s] z: 6, totalTracks: 1
[03/18 22:00:31     96s] z: 8, totalTracks: 1
[03/18 22:00:31     96s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:31     96s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1456.4M
[03/18 22:00:31     96s] Core basic site is core
[03/18 22:00:31     96s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:00:31     96s] SiteArray: use 1,720,320 bytes
[03/18 22:00:31     96s] SiteArray: current memory after site array memory allocation 1458.0M
[03/18 22:00:31     96s] SiteArray: FP blocked sites are writable
[03/18 22:00:31     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:00:31     96s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1458.0M
[03/18 22:00:31     96s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:00:31     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.022, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.103, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.108, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF: Starting Cal-LLG-Density-Map at level 1, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF: Finished Cal-LLG-Density-Map at level 1, CPU:0.010, REAL:0.009, MEM:1458.0M
[03/18 22:00:31     96s] default core: bins with density > 0.750 = 30.52 % ( 141 / 462 )
[03/18 22:00:31     96s] Density distribution unevenness ratio = 30.460%
[03/18 22:00:31     96s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1458.0M
[03/18 22:00:31     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1456.4M
[03/18 22:00:31     96s] All LLGs are deleted
[03/18 22:00:31     96s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.014, MEM:1456.4M
[03/18 22:00:31     96s] Effort level <high> specified for tdgp_reg2reg_default path_group
[03/18 22:00:31     96s] 
[03/18 22:00:31     96s] *** Start incrementalPlace ***
[03/18 22:00:31     96s] User Input Parameters:
[03/18 22:00:31     96s] - Congestion Driven    : On
[03/18 22:00:31     96s] - Timing Driven        : On
[03/18 22:00:31     96s] - Area-Violation Based : On
[03/18 22:00:31     96s] - Start Rollback Level : -5
[03/18 22:00:31     96s] - Legalized            : On
[03/18 22:00:31     96s] - Window Based         : Off
[03/18 22:00:31     96s] - eDen incr mode       : Off
[03/18 22:00:31     96s] - Small incr mode      : Off
[03/18 22:00:31     96s] 
[03/18 22:00:31     96s] Init WL Bound for IncrIp in placeDesign ... 
[03/18 22:00:31     96s] No Views given, use default active views for adaptive view pruning
[03/18 22:00:31     96s] SKP will enable view:
[03/18 22:00:31     96s]   WC_VIEW
[03/18 22:00:31     96s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1456.4M
[03/18 22:00:31     96s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1456.4M
[03/18 22:00:31     96s] Starting Early Global Route congestion estimation: mem = 1456.4M
[03/18 22:00:31     96s] (I)       Started Loading and Dumping File ( Curr Mem: 1456.39 MB )
[03/18 22:00:31     96s] (I)       Reading DB...
[03/18 22:00:31     96s] (I)       Read data from FE... (mem=1456.4M)
[03/18 22:00:31     96s] (I)       Read nodes and places... (mem=1456.4M)
[03/18 22:00:31     96s] (I)       Done Read nodes and places (cpu=0.010s, mem=1456.4M)
[03/18 22:00:31     96s] (I)       Read nets... (mem=1456.4M)
[03/18 22:00:31     96s] (I)       Done Read nets (cpu=0.030s, mem=1456.4M)
[03/18 22:00:31     96s] (I)       Done Read data from FE (cpu=0.040s, mem=1456.4M)
[03/18 22:00:31     96s] (I)       before initializing RouteDB syMemory usage = 1456.4 MB
[03/18 22:00:31     96s] (I)       Honor MSV route constraint: false
[03/18 22:00:31     96s] (I)       Maximum routing layer  : 127
[03/18 22:00:31     96s] (I)       Minimum routing layer  : 2
[03/18 22:00:31     96s] (I)       Supply scale factor H  : 1.00
[03/18 22:00:31     96s] (I)       Supply scale factor V  : 1.00
[03/18 22:00:31     96s] (I)       Tracks used by clock wire: 0
[03/18 22:00:31     96s] (I)       Reverse direction      : 
[03/18 22:00:31     96s] (I)       Honor partition pin guides: true
[03/18 22:00:31     96s] (I)       Route selected nets only: false
[03/18 22:00:31     96s] (I)       Route secondary PG pins: false
[03/18 22:00:31     96s] (I)       Second PG max fanout   : 2147483647
[03/18 22:00:31     96s] (I)       Apply function for special wires: true
[03/18 22:00:31     96s] (I)       Layer by layer blockage reading: true
[03/18 22:00:31     96s] (I)       Offset calculation fix : true
[03/18 22:00:31     96s] (I)       Route stripe layer range: 
[03/18 22:00:31     96s] (I)       Honor partition fences : 
[03/18 22:00:31     96s] (I)       Honor partition pin    : 
[03/18 22:00:31     96s] (I)       Honor partition fences with feedthrough: 
[03/18 22:00:31     96s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:00:31     96s] (I)       Use row-based GCell size
[03/18 22:00:31     96s] (I)       Use row-based GCell align
[03/18 22:00:31     96s] (I)       GCell unit size   : 3600
[03/18 22:00:31     96s] (I)       GCell multiplier  : 1
[03/18 22:00:31     96s] (I)       GCell row height  : 3600
[03/18 22:00:31     96s] (I)       Actual row height : 3600
[03/18 22:00:32     96s] (I)       GCell align ref   : 20000 20000
[03/18 22:00:32     96s] [NR-eGR] Track table information for default rule: 
[03/18 22:00:32     96s] [NR-eGR] M1 has no routable track
[03/18 22:00:32     96s] [NR-eGR] M2 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M3 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M4 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M5 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M6 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M7 has single uniform track structure
[03/18 22:00:32     96s] [NR-eGR] M8 has single uniform track structure
[03/18 22:00:32     96s] (I)       ===========================================================================
[03/18 22:00:32     96s] (I)       == Report All Rule Vias ==
[03/18 22:00:32     96s] (I)       ===========================================================================
[03/18 22:00:32     96s] (I)        Via Rule : (Default)
[03/18 22:00:32     96s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:00:32     96s] (I)       ---------------------------------------------------------------------------
[03/18 22:00:32     96s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:00:32     96s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:00:32     96s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:00:32     96s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:00:32     96s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:00:32     96s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:00:32     96s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:00:32     96s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:00:32     96s] (I)       ===========================================================================
[03/18 22:00:32     96s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] [NR-eGR] Read 20361 PG shapes
[03/18 22:00:32     96s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:00:32     96s] [NR-eGR] #Instance Blockages : 0
[03/18 22:00:32     96s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:00:32     96s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:00:32     96s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:00:32     96s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:00:32     96s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:00:32     96s] (I)       readDataFromPlaceDB
[03/18 22:00:32     96s] (I)       Read net information..
[03/18 22:00:32     96s] [NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[03/18 22:00:32     96s] (I)       Read testcase time = 0.000 seconds
[03/18 22:00:32     96s] 
[03/18 22:00:32     96s] (I)       early_global_route_priority property id does not exist.
[03/18 22:00:32     96s] (I)       Start initializing grid graph
[03/18 22:00:32     96s] (I)       End initializing grid graph
[03/18 22:00:32     96s] (I)       Model blockages into capacity
[03/18 22:00:32     96s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:00:32     96s] (I)       Started Modeling ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 1 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 2 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 3 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 4 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 5 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 6 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 7 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Modeling Layer 8 ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:32     96s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       -- layer congestion ratio --
[03/18 22:00:32     96s] (I)       Layer 1 : 0.100000
[03/18 22:00:32     96s] (I)       Layer 2 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 3 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 4 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 5 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 6 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 7 : 0.700000
[03/18 22:00:32     96s] (I)       Layer 8 : 0.700000
[03/18 22:00:32     96s] (I)       ----------------------------
[03/18 22:00:32     96s] (I)       Number of ignored nets = 0
[03/18 22:00:32     96s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:00:32     96s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:00:32     96s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:00:32     96s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:00:32     96s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:00:32     96s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1456.4 MB
[03/18 22:00:32     96s] (I)       Ndr track 0 does not exist
[03/18 22:00:32     96s] (I)       Layer1  viaCost=300.00
[03/18 22:00:32     96s] (I)       Layer2  viaCost=100.00
[03/18 22:00:32     96s] (I)       Layer3  viaCost=100.00
[03/18 22:00:32     96s] (I)       Layer4  viaCost=100.00
[03/18 22:00:32     96s] (I)       Layer5  viaCost=100.00
[03/18 22:00:32     96s] (I)       Layer6  viaCost=200.00
[03/18 22:00:32     96s] (I)       Layer7  viaCost=100.00
[03/18 22:00:32     96s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:00:32     96s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:00:32     96s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:00:32     96s] (I)       Site width          :   400  (dbu)
[03/18 22:00:32     96s] (I)       Row height          :  3600  (dbu)
[03/18 22:00:32     96s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:00:32     96s] (I)       GCell width         :  3600  (dbu)
[03/18 22:00:32     96s] (I)       GCell height        :  3600  (dbu)
[03/18 22:00:32     96s] (I)       Grid                :   222   221     8
[03/18 22:00:32     96s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:00:32     96s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:00:32     96s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:00:32     96s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:00:32     96s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:00:32     96s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:32     96s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:32     96s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:00:32     96s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:00:32     96s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:00:32     96s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:00:32     96s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:00:32     96s] (I)       --------------------------------------------------------
[03/18 22:00:32     96s] 
[03/18 22:00:32     96s] [NR-eGR] ============ Routing rule table ============
[03/18 22:00:32     96s] [NR-eGR] Rule id: 0  Nets: 15734 
[03/18 22:00:32     96s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:00:32     96s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:00:32     96s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:32     96s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:32     96s] [NR-eGR] ========================================
[03/18 22:00:32     96s] [NR-eGR] 
[03/18 22:00:32     96s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:00:32     96s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:00:32     96s] (I)       After initializing earlyGlobalRoute syMemory usage = 1456.4 MB
[03/18 22:00:32     96s] (I)       Finished Loading and Dumping File ( CPU: 0.10 sec, Real: 0.21 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Global Routing ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       ============= Initialization =============
[03/18 22:00:32     96s] (I)       totalPins=52124  totalGlobalPin=51012 (97.87%)
[03/18 22:00:32     96s] (I)       Started Build MST ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Generate topology with single threads
[03/18 22:00:32     96s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:00:32     96s] [NR-eGR] Layer group 1: route 15734 net(s) in layer range [2, 8]
[03/18 22:00:32     96s] (I)       ============  Phase 1a Route ============
[03/18 22:00:32     96s] (I)       Started Phase 1a ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Usage: 123836 = (58107 H, 65729 V) = (6.01% H, 5.28% V) = (1.046e+05um H, 1.183e+05um V)
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] (I)       ============  Phase 1b Route ============
[03/18 22:00:32     96s] (I)       Usage: 123836 = (58107 H, 65729 V) = (6.01% H, 5.28% V) = (1.046e+05um H, 1.183e+05um V)
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.229048e+05um
[03/18 22:00:32     96s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:00:32     96s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:00:32     96s] (I)       ============  Phase 1c Route ============
[03/18 22:00:32     96s] (I)       Usage: 123836 = (58107 H, 65729 V) = (6.01% H, 5.28% V) = (1.046e+05um H, 1.183e+05um V)
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] (I)       ============  Phase 1d Route ============
[03/18 22:00:32     96s] (I)       Usage: 123836 = (58107 H, 65729 V) = (6.01% H, 5.28% V) = (1.046e+05um H, 1.183e+05um V)
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] (I)       ============  Phase 1e Route ============
[03/18 22:00:32     96s] (I)       Started Phase 1e ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Usage: 123836 = (58107 H, 65729 V) = (6.01% H, 5.28% V) = (1.046e+05um H, 1.183e+05um V)
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.229048e+05um
[03/18 22:00:32     96s] [NR-eGR] 
[03/18 22:00:32     96s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Running layer assignment with 1 threads
[03/18 22:00:32     96s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       ============  Phase 1l Route ============
[03/18 22:00:32     96s] (I)       
[03/18 22:00:32     96s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:00:32     96s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:00:32     96s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:00:32     96s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:00:32     96s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:00:32     96s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M2  (2)        19( 0.04%)         1( 0.00%)   ( 0.04%) 
[03/18 22:00:32     96s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:32     96s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:00:32     96s] [NR-eGR] Total               20( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:00:32     96s] [NR-eGR] 
[03/18 22:00:32     96s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.21 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:00:32     96s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:00:32     96s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:00:32     96s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1456.4M
[03/18 22:00:32     96s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.280, REAL:0.443, MEM:1456.4M
[03/18 22:00:32     96s] OPERPROF: Starting HotSpotCal at level 1, MEM:1456.4M
[03/18 22:00:32     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:00:32     96s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:00:32     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:00:32     96s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:00:32     96s] [hotspot] +------------+---------------+---------------+
[03/18 22:00:32     96s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:00:32     96s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:00:32     96s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1456.4M
[03/18 22:00:32     96s] Skipped repairing congestion.
[03/18 22:00:32     96s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1456.4M
[03/18 22:00:32     96s] Starting Early Global Route wiring: mem = 1456.4M
[03/18 22:00:32     96s] (I)       ============= track Assignment ============
[03/18 22:00:32     96s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Finished Extract Global 3D Wires ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Started Greedy Track Assignment ( Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:00:32     96s] (I)       Running track assignment with 1 threads
[03/18 22:00:32     96s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] (I)       Run Multi-thread track assignment
[03/18 22:00:32     96s] (I)       Finished Greedy Track Assignment ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 1456.39 MB )
[03/18 22:00:32     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:32     96s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52124
[03/18 22:00:32     96s] [NR-eGR]     M2  (2V) length: 1.078460e+05um, number of vias: 80065
[03/18 22:00:32     96s] [NR-eGR]     M3  (3H) length: 1.066543e+05um, number of vias: 1623
[03/18 22:00:32     96s] [NR-eGR]     M4  (4V) length: 1.322019e+04um, number of vias: 310
[03/18 22:00:32     96s] [NR-eGR]     M5  (5H) length: 2.793200e+03um, number of vias: 143
[03/18 22:00:32     96s] [NR-eGR]     M6  (6V) length: 2.292400e+03um, number of vias: 0
[03/18 22:00:32     96s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:00:32     96s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:00:32     96s] [NR-eGR] Total length: 2.328061e+05um, number of vias: 134265
[03/18 22:00:32     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:32     96s] [NR-eGR] Total eGR-routed clock nets wire length: 1.522740e+04um 
[03/18 22:00:32     96s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:32     96s] Early Global Route wiring runtime: 0.35 seconds, mem = 1398.4M
[03/18 22:00:32     96s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.340, REAL:0.352, MEM:1398.4M
[03/18 22:00:32     96s] Tdgp not successfully inited but do clear!
[03/18 22:00:32     96s] 0 delay mode for cte disabled.
[03/18 22:00:32     96s] SKP cleared!
[03/18 22:00:32     96s] 
[03/18 22:00:32     96s] *** Finished incrementalPlace (cpu=0:00:00.6, real=0:00:01.0)***
[03/18 22:00:32     96s] Tdgp not successfully inited but do clear!
[03/18 22:00:32     96s] 0 delay mode for cte disabled.
[03/18 22:00:32     96s] SKP cleared!
[03/18 22:00:32     97s] **placeDesign ... cpu = 0: 0:53, real = 0: 0:54, mem = 1392.4M **
[03/18 22:00:32     97s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[03/18 22:00:33     97s] VSMManager cleared!
[03/18 22:00:33     97s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1014.7M, totSessionCpu=0:01:37 **
[03/18 22:00:33     97s] **WARN: (IMPOPT-576):	196 nets have unplaced terms. 
[03/18 22:00:33     97s] Type 'man IMPOPT-576' for more detail.
[03/18 22:00:33     97s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 22:00:33     97s] GigaOpt running with 1 threads.
[03/18 22:00:33     97s] Info: 1 threads available for lower-level modules during optimization.
[03/18 22:00:33     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:1392.4M
[03/18 22:00:33     97s] z: 2, totalTracks: 1
[03/18 22:00:33     97s] z: 4, totalTracks: 1
[03/18 22:00:33     97s] z: 6, totalTracks: 1
[03/18 22:00:33     97s] z: 8, totalTracks: 1
[03/18 22:00:33     97s] #spOpts: N=65 minPadR=1.1 
[03/18 22:00:33     97s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1392.4M
[03/18 22:00:33     97s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1392.4M
[03/18 22:00:33     97s] Core basic site is core
[03/18 22:00:33     97s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:00:33     97s] SiteArray: use 1,720,320 bytes
[03/18 22:00:33     97s] SiteArray: current memory after site array memory allocation 1394.0M
[03/18 22:00:33     97s] SiteArray: FP blocked sites are writable
[03/18 22:00:33     97s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:00:33     97s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1394.0M
[03/18 22:00:33     97s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:00:33     97s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.021, MEM:1394.0M
[03/18 22:00:33     97s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.111, MEM:1394.0M
[03/18 22:00:33     97s] OPERPROF:     Starting CMU at level 3, MEM:1394.0M
[03/18 22:00:33     97s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1394.0M
[03/18 22:00:33     97s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:1394.0M
[03/18 22:00:33     97s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=1394.0MB).
[03/18 22:00:33     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.150, REAL:0.146, MEM:1394.0M
[03/18 22:00:33     97s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:00:33     97s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 22:00:33     97s] 	Cell FILL1_LL, site bcore.
[03/18 22:00:33     97s] 	Cell FILL_NW_HH, site bcore.
[03/18 22:00:33     97s] 	Cell FILL_NW_LL, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHCD1, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHCD2, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHCD4, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHCD8, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHD1, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHD2, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHD4, site bcore.
[03/18 22:00:33     97s] 	Cell LVLLHD8, site bcore.
[03/18 22:00:33     97s] .
[03/18 22:00:33     97s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1394.0M
[03/18 22:00:33     97s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1394.0M
[03/18 22:00:33     97s] LayerId::1 widthSet size::4
[03/18 22:00:33     97s] LayerId::2 widthSet size::4
[03/18 22:00:33     97s] LayerId::3 widthSet size::4
[03/18 22:00:33     97s] LayerId::4 widthSet size::4
[03/18 22:00:33     97s] LayerId::5 widthSet size::4
[03/18 22:00:33     97s] LayerId::6 widthSet size::4
[03/18 22:00:33     97s] LayerId::7 widthSet size::4
[03/18 22:00:33     97s] LayerId::8 widthSet size::4
[03/18 22:00:33     97s] Updating RC grid for preRoute extraction ...
[03/18 22:00:33     97s] Initializing multi-corner capacitance tables ... 
[03/18 22:00:33     97s] Initializing multi-corner resistance tables ...
[03/18 22:00:33     97s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.078631 ; aWlH: 0.000000 ; Pmax: 0.811200 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:00:33     97s] 
[03/18 22:00:33     97s] Creating Lib Analyzer ...
[03/18 22:00:33     97s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:00:33     97s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:00:33     97s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:00:33     97s] 
[03/18 22:00:34     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:39 mem=1418.1M
[03/18 22:00:34     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:39 mem=1418.1M
[03/18 22:00:34     98s] Creating Lib Analyzer, finished. 
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[63] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[62] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[61] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[60] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[59] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[58] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[57] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[56] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[55] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[54] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[53] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[52] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[51] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[50] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[49] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[48] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[47] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[46] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (IMPOPT-665):	mem_in[45] : Net has unplaced terms or is connected to uplaced instances in design. 
[03/18 22:00:34     98s] Type 'man IMPOPT-665' for more detail.
[03/18 22:00:34     98s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[03/18 22:00:34     98s] To increase the message display limit, refer to the product command reference manual.
[03/18 22:00:34     98s] #optDebug: fT-S <1 2 3 1 0>
[03/18 22:00:34     99s] Initializing cpe interface
[03/18 22:00:36    100s] Processing average sequential pin duty cycle 
[03/18 22:00:39    104s] **optDesign ... cpu = 0:00:07, real = 0:00:06, mem = 1108.8M, totSessionCpu=0:01:44 **
[03/18 22:00:39    104s] *** optDesign -preCTS ***
[03/18 22:00:39    104s] DRC Margin: user margin 0.0; extra margin 0.2
[03/18 22:00:39    104s] Setup Target Slack: user slack 0; extra slack 0.0
[03/18 22:00:39    104s] Hold Target Slack: user slack 0
[03/18 22:00:39    104s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 22:00:39    104s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1454.7M
[03/18 22:00:40    104s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:1454.7M
[03/18 22:00:40    104s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1454.7M
[03/18 22:00:40    104s] All LLGs are deleted
[03/18 22:00:40    104s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1454.7M
[03/18 22:00:40    104s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1453.0M
[03/18 22:00:40    104s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:1453.0M
[03/18 22:00:40    104s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=1453.0M
[03/18 22:00:40    104s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=1453.0M
[03/18 22:00:40    104s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 1453.05 MB )
[03/18 22:00:40    104s] (I)       Started Loading and Dumping File ( Curr Mem: 1453.05 MB )
[03/18 22:00:40    104s] (I)       Reading DB...
[03/18 22:00:40    104s] (I)       Read data from FE... (mem=1453.0M)
[03/18 22:00:40    104s] (I)       Read nodes and places... (mem=1453.0M)
[03/18 22:00:40    104s] (I)       Number of ignored instance 0
[03/18 22:00:40    104s] (I)       Number of inbound cells 0
[03/18 22:00:40    104s] (I)       numMoveCells=14022, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[03/18 22:00:40    104s] (I)       cell height: 3600, count: 14022
[03/18 22:00:40    104s] (I)       Done Read nodes and places (cpu=0.010s, mem=1455.2M)
[03/18 22:00:40    104s] (I)       Read nets... (mem=1455.2M)
[03/18 22:00:40    104s] (I)       numNets=15734  ignoredNets=132
[03/18 22:00:40    104s] (I)       Done Read nets (cpu=0.040s, mem=1457.2M)
[03/18 22:00:40    104s] (I)       Read rows... (mem=1457.2M)
[03/18 22:00:40    104s] (I)       Done Read rows (cpu=0.000s, mem=1457.2M)
[03/18 22:00:40    104s] (I)       Identified Clock instances: Flop 4537, Clock buffer/inverter 0, Gate 0, Logic 0
[03/18 22:00:40    104s] (I)       Read module constraints... (mem=1457.2M)
[03/18 22:00:40    104s] (I)       Done Read module constraints (cpu=0.000s, mem=1457.2M)
[03/18 22:00:40    104s] (I)       Done Read data from FE (cpu=0.060s, mem=1457.2M)
[03/18 22:00:40    104s] (I)       before initializing RouteDB syMemory usage = 1457.2 MB
[03/18 22:00:40    104s] (I)       Honor MSV route constraint: false
[03/18 22:00:40    104s] (I)       Maximum routing layer  : 127
[03/18 22:00:40    104s] (I)       Minimum routing layer  : 2
[03/18 22:00:40    104s] (I)       Supply scale factor H  : 1.00
[03/18 22:00:40    104s] (I)       Supply scale factor V  : 1.00
[03/18 22:00:40    104s] (I)       Tracks used by clock wire: 0
[03/18 22:00:40    104s] (I)       Reverse direction      : 
[03/18 22:00:40    104s] (I)       Honor partition pin guides: true
[03/18 22:00:40    104s] (I)       Route selected nets only: false
[03/18 22:00:40    104s] (I)       Route secondary PG pins: false
[03/18 22:00:40    104s] (I)       Second PG max fanout   : 2147483647
[03/18 22:00:40    104s] (I)       Buffering-aware routing: true
[03/18 22:00:40    104s] (I)       Spread congestion away from blockages: true
[03/18 22:00:40    104s] (I)       Overflow penalty cost  : 10
[03/18 22:00:40    104s] (I)       punchThroughDistance   : 5581.47
[03/18 22:00:40    104s] (I)       source-to-sink ratio   : 0.30
[03/18 22:00:40    104s] (I)       Apply function for special wires: true
[03/18 22:00:40    104s] (I)       Layer by layer blockage reading: true
[03/18 22:00:40    104s] (I)       Offset calculation fix : true
[03/18 22:00:40    104s] (I)       Route stripe layer range: 
[03/18 22:00:40    104s] (I)       Honor partition fences : 
[03/18 22:00:40    104s] (I)       Honor partition pin    : 
[03/18 22:00:40    104s] (I)       Honor partition fences with feedthrough: 
[03/18 22:00:40    104s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:00:40    104s] (I)       Use row-based GCell size
[03/18 22:00:40    104s] (I)       Use row-based GCell align
[03/18 22:00:40    104s] (I)       GCell unit size   : 3600
[03/18 22:00:40    104s] (I)       GCell multiplier  : 1
[03/18 22:00:40    104s] (I)       GCell row height  : 3600
[03/18 22:00:40    104s] (I)       Actual row height : 3600
[03/18 22:00:40    104s] (I)       GCell align ref   : 20000 20000
[03/18 22:00:40    104s] [NR-eGR] Track table information for default rule: 
[03/18 22:00:40    104s] [NR-eGR] M1 has no routable track
[03/18 22:00:40    104s] [NR-eGR] M2 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M3 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M4 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M5 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M6 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M7 has single uniform track structure
[03/18 22:00:40    104s] [NR-eGR] M8 has single uniform track structure
[03/18 22:00:40    104s] (I)       ===========================================================================
[03/18 22:00:40    104s] (I)       == Report All Rule Vias ==
[03/18 22:00:40    104s] (I)       ===========================================================================
[03/18 22:00:40    104s] (I)        Via Rule : (Default)
[03/18 22:00:40    104s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:00:40    104s] (I)       ---------------------------------------------------------------------------
[03/18 22:00:40    104s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:00:40    104s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:00:40    104s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:00:40    104s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:00:40    104s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:00:40    104s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:00:40    104s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:00:40    104s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:00:40    104s] (I)       ===========================================================================
[03/18 22:00:40    104s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1457.17 MB )
[03/18 22:00:40    104s] [NR-eGR] Read 20361 PG shapes
[03/18 22:00:40    104s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1457.17 MB )
[03/18 22:00:40    104s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:00:40    104s] [NR-eGR] #Instance Blockages : 0
[03/18 22:00:40    104s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:00:40    104s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:00:40    104s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:00:40    104s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:00:40    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:00:40    104s] (I)       readDataFromPlaceDB
[03/18 22:00:40    104s] (I)       Read net information..
[03/18 22:00:40    104s] [NR-eGR] Read numTotalNets=15734  numIgnoredNets=0
[03/18 22:00:40    104s] (I)       Read testcase time = 0.000 seconds
[03/18 22:00:40    104s] 
[03/18 22:00:40    104s] (I)       early_global_route_priority property id does not exist.
[03/18 22:00:40    104s] (I)       Start initializing grid graph
[03/18 22:00:40    104s] (I)       End initializing grid graph
[03/18 22:00:40    104s] (I)       Model blockages into capacity
[03/18 22:00:40    104s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:00:40    104s] (I)       Started Modeling ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 1 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 2 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 3 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 3 ( CPU: 0.02 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 4 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 5 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 6 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 7 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Started Modeling Layer 8 ( Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:00:40    104s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1460.66 MB )
[03/18 22:00:40    104s] (I)       -- layer congestion ratio --
[03/18 22:00:40    104s] (I)       Layer 1 : 0.100000
[03/18 22:00:40    104s] (I)       Layer 2 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 3 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 4 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 5 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 6 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 7 : 0.700000
[03/18 22:00:40    104s] (I)       Layer 8 : 0.700000
[03/18 22:00:40    104s] (I)       ----------------------------
[03/18 22:00:40    104s] (I)       Number of ignored nets = 0
[03/18 22:00:40    104s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:00:40    104s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:00:40    104s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:00:40    104s] (I)       Constructing bin map
[03/18 22:00:40    104s] (I)       Initialize bin information with width=7200 height=7200
[03/18 22:00:40    104s] (I)       Done constructing bin map
[03/18 22:00:40    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:00:40    104s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1460.7 MB
[03/18 22:00:40    104s] (I)       Ndr track 0 does not exist
[03/18 22:00:40    104s] (I)       Layer1  viaCost=300.00
[03/18 22:00:40    104s] (I)       Layer2  viaCost=100.00
[03/18 22:00:40    104s] (I)       Layer3  viaCost=100.00
[03/18 22:00:40    104s] (I)       Layer4  viaCost=100.00
[03/18 22:00:40    104s] (I)       Layer5  viaCost=100.00
[03/18 22:00:40    104s] (I)       Layer6  viaCost=200.00
[03/18 22:00:40    104s] (I)       Layer7  viaCost=100.00
[03/18 22:00:40    104s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:00:40    104s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:00:40    104s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:00:40    104s] (I)       Site width          :   400  (dbu)
[03/18 22:00:40    104s] (I)       Row height          :  3600  (dbu)
[03/18 22:00:40    104s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:00:40    104s] (I)       GCell width         :  3600  (dbu)
[03/18 22:00:40    104s] (I)       GCell height        :  3600  (dbu)
[03/18 22:00:40    104s] (I)       Grid                :   222   221     8
[03/18 22:00:40    104s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:00:40    104s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:00:40    104s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:00:40    104s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:00:40    104s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:00:40    104s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:40    104s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:00:40    104s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:00:40    104s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:00:40    104s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:00:40    104s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:00:40    104s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:00:40    104s] (I)       --------------------------------------------------------
[03/18 22:00:40    104s] 
[03/18 22:00:40    104s] [NR-eGR] ============ Routing rule table ============
[03/18 22:00:40    104s] [NR-eGR] Rule id: 0  Nets: 15734 
[03/18 22:00:40    104s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:00:40    104s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:00:40    104s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:40    104s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:00:40    104s] [NR-eGR] ========================================
[03/18 22:00:40    104s] [NR-eGR] 
[03/18 22:00:40    104s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:00:40    104s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:00:40    104s] (I)       After initializing earlyGlobalRoute syMemory usage = 1462.6 MB
[03/18 22:00:40    104s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.25 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Started Global Routing ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       ============= Initialization =============
[03/18 22:00:40    104s] (I)       totalPins=52124  totalGlobalPin=51012 (97.87%)
[03/18 22:00:40    104s] (I)       Started Build MST ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Generate topology with single threads
[03/18 22:00:40    104s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:00:40    104s] (I)       #blocked areas for congestion spreading : 0
[03/18 22:00:40    104s] [NR-eGR] Layer group 1: route 15734 net(s) in layer range [2, 8]
[03/18 22:00:40    104s] (I)       ============  Phase 1a Route ============
[03/18 22:00:40    104s] (I)       Started Phase 1a ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Finished Phase 1a ( CPU: 0.04 sec, Real: 0.03 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Usage: 125840 = (59001 H, 66839 V) = (6.11% H, 5.37% V) = (1.062e+05um H, 1.203e+05um V)
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] (I)       ============  Phase 1b Route ============
[03/18 22:00:40    104s] (I)       Usage: 125840 = (59001 H, 66839 V) = (6.11% H, 5.37% V) = (1.062e+05um H, 1.203e+05um V)
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265120e+05um
[03/18 22:00:40    104s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:00:40    104s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:00:40    104s] (I)       ============  Phase 1c Route ============
[03/18 22:00:40    104s] (I)       Usage: 125840 = (59001 H, 66839 V) = (6.11% H, 5.37% V) = (1.062e+05um H, 1.203e+05um V)
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] (I)       ============  Phase 1d Route ============
[03/18 22:00:40    104s] (I)       Usage: 125840 = (59001 H, 66839 V) = (6.11% H, 5.37% V) = (1.062e+05um H, 1.203e+05um V)
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] (I)       ============  Phase 1e Route ============
[03/18 22:00:40    104s] (I)       Started Phase 1e ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Started Legalize Reach Aware Violations ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Finished Legalize Reach Aware Violations ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Usage: 125840 = (59001 H, 66839 V) = (6.11% H, 5.37% V) = (1.062e+05um H, 1.203e+05um V)
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.265120e+05um
[03/18 22:00:40    104s] [NR-eGR] 
[03/18 22:00:40    104s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Running layer assignment with 1 threads
[03/18 22:00:40    104s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       ============  Phase 1l Route ============
[03/18 22:00:40    104s] (I)       
[03/18 22:00:40    104s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:00:40    104s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:00:40    104s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:00:40    104s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:00:40    104s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:00:40    104s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M2  (2)        23( 0.05%)         1( 0.00%)   ( 0.05%) 
[03/18 22:00:40    104s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:00:40    104s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:00:40    104s] [NR-eGR] Total               24( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:00:40    104s] [NR-eGR] 
[03/18 22:00:40    104s] (I)       Finished Global Routing ( CPU: 0.15 sec, Real: 0.20 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:00:40    104s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:00:40    104s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:00:40    104s] (I)       ============= track Assignment ============
[03/18 22:00:40    104s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Started Greedy Track Assignment ( Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:00:40    104s] (I)       Running track assignment with 1 threads
[03/18 22:00:40    104s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1462.62 MB )
[03/18 22:00:40    104s] (I)       Run Multi-thread track assignment
[03/18 22:00:40    104s] (I)       Finished Greedy Track Assignment ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 1464.79 MB )
[03/18 22:00:40    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:40    104s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 52124
[03/18 22:00:40    104s] [NR-eGR]     M2  (2V) length: 1.084219e+05um, number of vias: 79876
[03/18 22:00:40    104s] [NR-eGR]     M3  (3H) length: 1.076617e+05um, number of vias: 1888
[03/18 22:00:40    104s] [NR-eGR]     M4  (4V) length: 1.478169e+04um, number of vias: 356
[03/18 22:00:40    104s] [NR-eGR]     M5  (5H) length: 3.252600e+03um, number of vias: 152
[03/18 22:00:40    104s] [NR-eGR]     M6  (6V) length: 2.316800e+03um, number of vias: 0
[03/18 22:00:40    104s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:00:40    104s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:00:40    104s] [NR-eGR] Total length: 2.364347e+05um, number of vias: 134396
[03/18 22:00:40    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:40    104s] [NR-eGR] Total eGR-routed clock nets wire length: 1.607860e+04um 
[03/18 22:00:40    104s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:00:40    104s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.68 sec, Real: 0.84 sec, Curr Mem: 1460.79 MB )
[03/18 22:00:40    104s] Extraction called for design 'fullchip' of instances=14022 and nets=16029 using extraction engine 'preRoute' .
[03/18 22:00:40    104s] PreRoute RC Extraction called for design fullchip.
[03/18 22:00:40    104s] RC Extraction called in multi-corner(2) mode.
[03/18 22:00:40    104s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:00:40    104s] RCMode: PreRoute
[03/18 22:00:40    104s]       RC Corner Indexes            0       1   
[03/18 22:00:40    104s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:00:40    104s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:00:40    104s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:00:40    104s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:00:40    104s] Shrink Factor                : 1.00000
[03/18 22:00:40    104s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:00:40    104s] Using capacitance table file ...
[03/18 22:00:41    104s] LayerId::1 widthSet size::4
[03/18 22:00:41    104s] LayerId::2 widthSet size::4
[03/18 22:00:41    104s] LayerId::3 widthSet size::4
[03/18 22:00:41    104s] LayerId::4 widthSet size::4
[03/18 22:00:41    104s] LayerId::5 widthSet size::4
[03/18 22:00:41    104s] LayerId::6 widthSet size::4
[03/18 22:00:41    104s] LayerId::7 widthSet size::4
[03/18 22:00:41    104s] LayerId::8 widthSet size::4
[03/18 22:00:41    104s] Updating RC grid for preRoute extraction ...
[03/18 22:00:41    104s] Initializing multi-corner capacitance tables ... 
[03/18 22:00:41    105s] Initializing multi-corner resistance tables ...
[03/18 22:00:41    105s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.086075 ; aWlH: 0.000000 ; Pmax: 0.811800 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:00:41    105s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 1453.789M)
[03/18 22:00:41    105s] ** Profile ** Start :  cpu=0:00:00.0, mem=1453.8M
[03/18 22:00:41    105s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1453.8M
[03/18 22:00:41    105s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1453.8M
[03/18 22:00:41    105s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1455.4M
[03/18 22:00:41    105s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.021, MEM:1455.4M
[03/18 22:00:41    105s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.104, MEM:1455.4M
[03/18 22:00:41    105s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.109, MEM:1455.4M
[03/18 22:00:41    105s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1455.4M
[03/18 22:00:41    105s] Starting delay calculation for Setup views
[03/18 22:00:41    105s] #################################################################################
[03/18 22:00:41    105s] # Design Stage: PreRoute
[03/18 22:00:41    105s] # Design Name: fullchip
[03/18 22:00:41    105s] # Design Mode: 65nm
[03/18 22:00:41    105s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:00:41    105s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:00:41    105s] # Signoff Settings: SI Off 
[03/18 22:00:41    105s] #################################################################################
[03/18 22:00:42    105s] Calculate delays in BcWc mode...
[03/18 22:00:42    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 1472.4M, InitMEM = 1470.3M)
[03/18 22:00:42    106s] Start delay calculation (fullDC) (1 T). (MEM=1472.41)
[03/18 22:00:42    106s] End AAE Lib Interpolated Model. (MEM=1483.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:00:43    107s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[35]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/18 22:00:45    109s] Total number of fetched objects 15866
[03/18 22:00:45    109s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:00:45    109s] End delay calculation. (MEM=1539.61 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 22:00:45    109s] End delay calculation (fullDC). (MEM=1539.61 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 22:00:45    109s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 1539.6M) ***
[03/18 22:00:45    109s] *** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:04.0 totSessionCpu=0:01:50 mem=1539.6M)
[03/18 22:00:45    109s] ** Profile ** Overall slacks :  cpu=0:00:04.4, mem=1539.6M
[03/18 22:00:46    110s] ** Profile ** DRVs :  cpu=0:00:00.4, mem=1539.6M
[03/18 22:00:46    110s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -5.321  |
|           TNS (ns):| -5672.4 |
|    Violating Paths:|  5448   |
|          All Paths:|  8625   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    242 (242)     |   -0.571   |    242 (242)     |
|   max_tran     |    703 (8519)    |   -7.976   |    703 (8533)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.908%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1539.6M
[03/18 22:00:46    110s] **optDesign ... cpu = 0:00:13, real = 0:00:13, mem = 1163.0M, totSessionCpu=0:01:50 **
[03/18 22:00:46    110s] ** INFO : this run is activating medium effort placeOptDesign flow
[03/18 22:00:46    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:00:46    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=1497.6M
[03/18 22:00:46    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1497.6M
[03/18 22:00:46    110s] z: 2, totalTracks: 1
[03/18 22:00:46    110s] z: 4, totalTracks: 1
[03/18 22:00:46    110s] z: 6, totalTracks: 1
[03/18 22:00:46    110s] z: 8, totalTracks: 1
[03/18 22:00:46    110s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:46    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:     Starting CMU at level 3, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1497.6M
[03/18 22:00:46    110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1497.6MB).
[03/18 22:00:46    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.105, MEM:1497.6M
[03/18 22:00:46    110s] TotalInstCnt at PhyDesignMc Initialization: 14,022
[03/18 22:00:46    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=1497.6M
[03/18 22:00:46    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.028, MEM:1497.6M
[03/18 22:00:46    110s] TotalInstCnt at PhyDesignMc Destruction: 14,022
[03/18 22:00:46    110s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:00:46    110s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=1497.6M
[03/18 22:00:46    110s] OPERPROF: Starting DPlace-Init at level 1, MEM:1497.6M
[03/18 22:00:46    110s] z: 2, totalTracks: 1
[03/18 22:00:46    110s] z: 4, totalTracks: 1
[03/18 22:00:46    110s] z: 6, totalTracks: 1
[03/18 22:00:46    110s] z: 8, totalTracks: 1
[03/18 22:00:46    110s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:46    110s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:     Starting CMU at level 3, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1497.6M
[03/18 22:00:46    110s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1497.6MB).
[03/18 22:00:46    110s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.099, MEM:1497.6M
[03/18 22:00:46    110s] TotalInstCnt at PhyDesignMc Initialization: 14,022
[03/18 22:00:46    110s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=1497.6M
[03/18 22:00:46    110s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1497.6M
[03/18 22:00:46    110s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.029, MEM:1497.6M
[03/18 22:00:46    110s] TotalInstCnt at PhyDesignMc Destruction: 14,022
[03/18 22:00:46    110s] *** Starting optimizing excluded clock nets MEM= 1497.6M) ***
[03/18 22:00:46    110s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1497.6M) ***
[03/18 22:00:46    110s] FDS started ...
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] Begin Power Analysis
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s]              0V	    VSS
[03/18 22:00:47    110s]            0.9V	    VDD
[03/18 22:00:47    110s] Begin Processing Timing Library for Power Calculation
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] Begin Processing Timing Library for Power Calculation
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.89MB/2642.50MB/1168.90MB)
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:00:47    110s] 
[03/18 22:00:47    110s] clk(833.333MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.91MB/2642.50MB/1168.91MB)
[03/18 22:00:47    111s] 
[03/18 22:00:47    111s] Begin Processing User Attributes
[03/18 22:00:47    111s] 
[03/18 22:00:47    111s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1168.91MB/2642.50MB/1168.91MB)
[03/18 22:00:47    111s] 
[03/18 22:00:47    111s] Begin Processing Signal Activity
[03/18 22:00:47    111s] 
[03/18 22:00:48    111s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1169.05MB/2642.50MB/1169.05MB)
[03/18 22:00:48    111s] 
[03/18 22:00:48    111s] Begin Power Computation
[03/18 22:00:48    111s] 
[03/18 22:00:48    111s]       ----------------------------------------------------------
[03/18 22:00:48    111s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:00:48    111s]       # of cell(s) missing power table: 2
[03/18 22:00:48    111s]       # of cell(s) missing leakage table: 0
[03/18 22:00:48    111s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:00:48    111s]       ----------------------------------------------------------
[03/18 22:00:48    111s] CellName                                  Missing Table(s)
[03/18 22:00:48    111s] TIEH                                      internal power, 
[03/18 22:00:48    111s] TIEL                                      internal power, 
[03/18 22:00:48    111s] 
[03/18 22:00:48    111s] 
[03/18 22:00:49    113s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1169.39MB/2642.50MB/1169.41MB)
[03/18 22:00:49    113s] 
[03/18 22:00:49    113s] Begin Processing User Attributes
[03/18 22:00:49    113s] 
[03/18 22:00:49    113s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1169.41MB/2642.50MB/1169.46MB)
[03/18 22:00:49    113s] 
[03/18 22:00:49    113s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1169.46MB/2642.50MB/1169.47MB)
[03/18 22:00:49    113s] 
[03/18 22:00:50    113s] *



[03/18 22:00:50    113s] Total Power
[03/18 22:00:50    113s] -----------------------------------------------------------------------------------------
[03/18 22:00:50    113s] Total Internal Power:       36.56419777 	   86.3934%
[03/18 22:00:50    113s] Total Switching Power:       5.25257394 	   12.4107%
[03/18 22:00:50    113s] Total Leakage Power:         0.50612420 	    1.1959%
[03/18 22:00:50    113s] Total Power:                42.32289594
[03/18 22:00:50    113s] -----------------------------------------------------------------------------------------
[03/18 22:00:50    114s] Processing average sequential pin duty cycle 
[03/18 22:00:50    114s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:00:50    114s] ### Creating PhyDesignMc. totSessionCpu=0:01:54 mem=1502.4M
[03/18 22:00:50    114s] OPERPROF: Starting DPlace-Init at level 1, MEM:1502.4M
[03/18 22:00:50    114s] z: 2, totalTracks: 1
[03/18 22:00:50    114s] z: 4, totalTracks: 1
[03/18 22:00:50    114s] z: 6, totalTracks: 1
[03/18 22:00:50    114s] z: 8, totalTracks: 1
[03/18 22:00:50    114s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:50    114s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1502.4M
[03/18 22:00:50    114s] OPERPROF:     Starting CMU at level 3, MEM:1502.4M
[03/18 22:00:50    114s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1502.4M
[03/18 22:00:50    114s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.079, MEM:1502.4M
[03/18 22:00:50    114s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1502.4MB).
[03/18 22:00:50    114s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.108, MEM:1502.4M
[03/18 22:00:50    114s] TotalInstCnt at PhyDesignMc Initialization: 14,022
[03/18 22:00:50    114s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:54 mem=1502.4M
[03/18 22:00:50    114s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1502.4M
[03/18 22:00:50    114s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1502.4M
[03/18 22:00:50    114s] Finished cut-off ROI computation ...
[03/18 22:00:51    115s] Completed resizing move eval ...
[03/18 22:00:51    115s] Committed moves ...
[03/18 22:00:51    115s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1503.4M
[03/18 22:00:51    115s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.045, MEM:1503.4M
[03/18 22:00:51    115s] TotalInstCnt at PhyDesignMc Destruction: 14,022
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s]  0 instances changed cell type
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s]                        UpSize    DownSize   SameSize   Total
[03/18 22:00:51    115s]                        ------    --------   --------   -----
[03/18 22:00:51    115s]     Sequential            0          0          0          0
[03/18 22:00:51    115s]  Combinational            0          0          0          0
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s]  0 instances resized during new FDS.
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s] Number of insts committed for which the initial cell was dont use = 0
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s] *** FDS finished (cpu=0:00:05.0 real=0:00:05.0 mem=1503.4M) ***
[03/18 22:00:51    115s] 
[03/18 22:00:51    115s] The useful skew maximum allowed delay is: 0.24
[03/18 22:00:52    115s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:00:52    115s] optDesignOneStep: Power Flow
[03/18 22:00:52    115s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:00:52    115s] Deleting Lib Analyzer.
[03/18 22:00:52    116s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:00:52    116s] ### Creating LA Mngr. totSessionCpu=0:01:56 mem=1503.4M
[03/18 22:00:52    116s] ### Creating LA Mngr, finished. totSessionCpu=0:01:56 mem=1503.4M
[03/18 22:00:52    116s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/18 22:00:52    116s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:56.1/0:03:02.3 (0.6), mem = 1503.4M
[03/18 22:00:52    116s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.1
[03/18 22:00:52    116s] (I,S,L,T): WC_VIEW: 36.5085, 5.25257, 0.507892, 42.269
[03/18 22:00:52    116s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:00:52    116s] ### Creating PhyDesignMc. totSessionCpu=0:01:56 mem=1511.4M
[03/18 22:00:52    116s] OPERPROF: Starting DPlace-Init at level 1, MEM:1511.4M
[03/18 22:00:52    116s] z: 2, totalTracks: 1
[03/18 22:00:52    116s] z: 4, totalTracks: 1
[03/18 22:00:52    116s] z: 6, totalTracks: 1
[03/18 22:00:52    116s] z: 8, totalTracks: 1
[03/18 22:00:52    116s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:52    116s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1511.4M
[03/18 22:00:52    116s] OPERPROF:     Starting CMU at level 3, MEM:1511.4M
[03/18 22:00:52    116s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1511.4M
[03/18 22:00:52    116s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1511.4M
[03/18 22:00:52    116s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1511.4MB).
[03/18 22:00:52    116s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.120, REAL:0.113, MEM:1511.4M
[03/18 22:00:52    116s] TotalInstCnt at PhyDesignMc Initialization: 14,022
[03/18 22:00:52    116s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:56 mem=1511.4M
[03/18 22:00:52    116s] ### Creating TopoMgr, started
[03/18 22:00:52    116s] ### Creating TopoMgr, finished
[03/18 22:00:52    116s] 
[03/18 22:00:52    116s] Footprint cell information for calculating maxBufDist
[03/18 22:00:52    116s] *info: There are 18 candidate Buffer cells
[03/18 22:00:52    116s] *info: There are 18 candidate Inverter cells
[03/18 22:00:52    116s] 
[03/18 22:00:53    116s] ### Creating RouteCongInterface, started
[03/18 22:00:53    116s] 
[03/18 22:00:53    116s] Creating Lib Analyzer ...
[03/18 22:00:53    117s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:00:53    117s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:00:53    117s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:00:53    117s] 
[03/18 22:00:54    118s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:58 mem=1625.4M
[03/18 22:00:54    118s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:58 mem=1625.4M
[03/18 22:00:54    118s] Creating Lib Analyzer, finished. 
[03/18 22:00:54    118s] 
[03/18 22:00:54    118s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:00:54    118s] 
[03/18 22:00:54    118s] #optDebug: {0, 1.200}
[03/18 22:00:54    118s] ### Creating RouteCongInterface, finished
[03/18 22:00:55    119s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1644.5M
[03/18 22:00:55    119s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1644.5M
[03/18 22:00:55    119s] 
[03/18 22:00:55    119s] Netlist preparation processing... 
[03/18 22:00:55    119s] 
[03/18 22:00:55    119s] Constant propagation run...
[03/18 22:00:55    119s] CPU of constant propagation run : 0:00:00.0 (mem :1644.5M)
[03/18 22:00:55    119s] 
[03/18 22:00:55    119s] Dangling output instance removal run...
[03/18 22:00:55    119s] CPU of dangling output instance removal run : 0:00:00.0 (mem :1644.5M)
[03/18 22:00:55    119s] 
[03/18 22:00:55    119s] Dont care observability instance removal run...
[03/18 22:00:55    119s] CPU of dont care observability instance removal run : 0:00:00.0 (mem :1644.5M)
[03/18 22:00:55    119s] 
[03/18 22:00:55    119s] Removed instances... 
[03/18 22:00:55    119s]     -Remove inst U12006 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U12005 (CKXOR2D1) 
[03/18 22:00:55    119s]     -Remove inst U12004 (CKXOR2D0) 
[03/18 22:00:55    119s]     -Remove inst U12002 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U12001 (CKXOR2D1) 
[03/18 22:00:55    119s]     -Remove inst U12000 (CKXOR2D0) 
[03/18 22:00:55    119s]     -Remove inst U11803 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U11802 (XNR2D0) 
[03/18 22:00:55    119s]     -Remove inst U11801 (XNR2D0) 
[03/18 22:00:55    119s]     -Remove inst U11800 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U11733 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9875 (XNR2D0) 
[03/18 22:00:55    119s]     -Remove inst U9874 (XNR2D0) 
[03/18 22:00:55    119s]     -Remove inst U9873 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9643 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9642 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9641 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9640 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9639 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9638 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9637 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9636 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9635 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9634 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9633 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9632 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9631 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9630 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9629 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9628 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9586 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9585 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9584 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9583 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9582 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9581 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9580 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9579 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9578 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9577 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9576 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9575 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9574 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9573 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9572 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9571 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9570 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9569 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9568 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9567 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9566 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9565 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9564 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9563 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9562 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9561 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9560 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9559 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9199 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9198 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9197 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9196 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9195 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9194 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9193 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U9192 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U9191 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U5225 (NR2XD0) 
[03/18 22:00:55    119s]     -Remove inst U5224 (INVD0) 
[03/18 22:00:55    119s]     -Remove inst U5223 (CKXOR2D0) 
[03/18 22:00:55    119s]     -Remove inst U5222 (NR2XD0) 
[03/18 22:00:55    119s]     -Remove inst U5221 (XNR2D1) 
[03/18 22:00:55    119s]     -Remove inst U5220 (CKXOR2D0) 
[03/18 22:00:55    119s]     -Remove inst U5219 (AOI22D1) 
[03/18 22:00:55    119s]     -Remove inst U5216 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U5215 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U5214 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U5213 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U4674 (OR2D0) 
[03/18 22:00:55    119s]     -Remove inst U4673 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U4672 (OR2D0) 
[03/18 22:00:55    119s]     -Remove inst U4651 (IOA21D2) 
[03/18 22:00:55    119s]     -Remove inst U4646 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U4645 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U4644 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3937 (CKND2D0) 
[03/18 22:00:55    119s]     -Remove inst U3936 (HA1D0) 
[03/18 22:00:55    119s]     -Remove inst U3935 (HA1D0) 
[03/18 22:00:55    119s]     -Remove inst U3288 (INVD2) 
[03/18 22:00:55    119s]     -Remove inst U3264 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3259 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3258 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3257 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3256 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3254 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3253 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3252 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3251 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3249 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3247 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3245 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3244 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3243 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3242 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3241 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3240 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3239 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3238 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3237 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3236 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3235 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3234 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3233 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3230 (AN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3229 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3227 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3221 (AN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3220 (XNR2D0) 
[03/18 22:00:55    119s]     -Remove inst U3219 (AN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3212 (NR2D1) 
[03/18 22:00:55    119s]     -Remove inst U3199 (FA1D0) 
[03/18 22:00:55    119s]     -Remove inst U3192 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3190 (CKAN2D0) 
[03/18 22:00:55    119s]     -Remove inst U3153 (INVD0) 
[03/18 22:00:55    119s]     -Remove inst U3084 (HA1D0) 
[03/18 22:00:55    119s]     -Remove inst U3083 (HA1D0) 
[03/18 22:00:55    119s]     -Remove inst U3082 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst U3081 (FA1D1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_63_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_62_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_61_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_60_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_59_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_58_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_57_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_56_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_55_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_54_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_53_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_52_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_51_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_50_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_49_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_48_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_47_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_46_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_45_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_44_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_43_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_42_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_41_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_40_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_39_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_38_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_37_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_36_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_35_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_34_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_33_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_32_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_31_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_30_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_29_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_28_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_27_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_26_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_25_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_24_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_23_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_22_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_21_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_20_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_19_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_18_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_17_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_16_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_15_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_14_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_13_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_12_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_11_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_10_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_9_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_8_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_7_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_6_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_5_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_4_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_3_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_2_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_1_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_pmem_combined_reg_reg_0_ (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst core_instance_col_c_reg_reg (EDFQD1) 
[03/18 22:00:55    119s]     -Remove inst U3068 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3067 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3066 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3065 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3064 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3063 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3062 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3061 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3060 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3059 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3058 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U4675 (CKND2D0) 
[03/18 22:00:55    119s]     -Remove inst U3057 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3056 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3055 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3054 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3053 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3052 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3051 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3050 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3049 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3048 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3047 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3046 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3045 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3044 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3043 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3042 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U9158 (CKND2D0) 
[03/18 22:00:55    119s]     -Remove inst U3041 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3040 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3039 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3038 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3037 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3036 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3035 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3034 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3033 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3032 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3031 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3030 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3029 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3028 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3027 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U3026 (AO22D0) 
[03/18 22:00:55    119s]     -Remove inst U4676 (CKND2D0) 
[03/18 22:00:55    119s]     -Remove inst U3025 (IOA21D0) 
[03/18 22:00:55    119s]     -Remove inst U3024 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3023 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3022 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3021 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3020 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3019 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3018 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3017 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3016 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3015 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3014 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3013 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3012 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3011 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U3010 (AO22D0) 
[03/18 22:00:56    119s]     -Remove inst U9159 (CKND2D0) 
[03/18 22:00:56    119s]     -Remove inst U3009 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3008 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3007 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3006 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3005 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U5217 (TIEH) 
[03/18 22:00:56    119s]     -Remove inst U3004 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3003 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3002 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3001 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U3000 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2999 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2998 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2997 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2996 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2995 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2994 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2993 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2992 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2991 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2990 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2989 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2988 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2987 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2986 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2985 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2984 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2983 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2982 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2981 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2980 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2979 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2978 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2977 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2976 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2975 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2974 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2973 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2972 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2971 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2970 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2969 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2968 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2967 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2966 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2965 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2964 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2963 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2962 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2961 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2960 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2959 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2958 (IOA21D0) 
[03/18 22:00:56    119s]     -Remove inst U2957 (IOA21D0) 
[03/18 22:00:56    119s] 
[03/18 22:00:56    119s] Replaced instances... 
[03/18 22:00:56    119s] 
[03/18 22:00:56    119s] Removed 310 instances
[03/18 22:00:56    119s] 	CPU for removing db instances : 0:00:00.1 (mem :1644.5M)
[03/18 22:00:56    119s] 	CPU for removing timing graph nodes : 0:00:00.0 (mem :1644.5M)
[03/18 22:00:56    119s] CPU of: netlist preparation :0:00:00.1 (mem :1644.5M)
[03/18 22:00:56    119s] 
[03/18 22:00:56    119s] Mark undriven nets with IPOIgnored run...
[03/18 22:00:56    119s] CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1644.5M)
[03/18 22:00:56    119s] *info: Marking 0 isolation instances dont touch
[03/18 22:00:56    119s] *info: Marking 0 level shifter instances dont touch
[03/18 22:00:56    119s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1625.4M
[03/18 22:00:56    119s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1625.4M
[03/18 22:00:56    119s] TotalInstCnt at PhyDesignMc Destruction: 13,712
[03/18 22:00:56    119s] (I,S,L,T): WC_VIEW: 35.8816, 5.16311, 0.496169, 41.5409
[03/18 22:00:56    119s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.1
[03/18 22:00:56    119s] *** AreaOpt [finish] : cpu/real = 0:00:03.8/0:00:04.0 (0.9), totSession cpu/real = 0:01:59.8/0:03:06.4 (0.6), mem = 1625.4M
[03/18 22:00:56    119s] 
[03/18 22:00:56    119s] =============================================================================================
[03/18 22:00:56    119s]  Step TAT Report for SimplifyNetlist #1
[03/18 22:00:56    119s] =============================================================================================
[03/18 22:00:56    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:00:56    119s] ---------------------------------------------------------------------------------------------
[03/18 22:00:56    119s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  26.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:00:56    119s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:00:56    119s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:00:56    119s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:00:56    119s] [ SteinerInterfaceInit   ]      1   0:00:00.5  (  12.4 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:00:56    119s] [ PostCommitDelayUpdate  ]      1   0:00:00.1  (   1.8 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:00:56    119s] [ IncrDelayCalc          ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:00:56    119s] [ MISC                   ]          0:00:02.1  (  50.6 % )     0:00:02.1 /  0:00:01.8    0.9
[03/18 22:00:56    119s] ---------------------------------------------------------------------------------------------
[03/18 22:00:56    119s]  SimplifyNetlist #1 TOTAL           0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:03.8    0.9
[03/18 22:00:56    119s] ---------------------------------------------------------------------------------------------
[03/18 22:00:56    119s] 
[03/18 22:00:56    119s] skipped the cell partition in DRV
[03/18 22:00:56    120s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:00:56    120s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:00:56    120s] optDesignOneStep: Power Flow
[03/18 22:00:56    120s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:00:56    120s] Deleting Lib Analyzer.
[03/18 22:00:56    120s] Begin: GigaOpt high fanout net optimization
[03/18 22:00:56    120s] GigaOpt HFN: use maxLocalDensity 1.2
[03/18 22:00:56    120s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:00:56    120s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:00:56    120s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:00.4/0:03:06.9 (0.6), mem = 1563.4M
[03/18 22:00:56    120s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.2
[03/18 22:00:57    120s] (I,S,L,T): WC_VIEW: 35.8816, 5.16311, 0.496169, 41.5409
[03/18 22:00:57    120s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:00:57    120s] ### Creating PhyDesignMc. totSessionCpu=0:02:01 mem=1563.4M
[03/18 22:00:57    120s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:00:57    120s] OPERPROF: Starting DPlace-Init at level 1, MEM:1563.4M
[03/18 22:00:57    120s] z: 2, totalTracks: 1
[03/18 22:00:57    120s] z: 4, totalTracks: 1
[03/18 22:00:57    120s] z: 6, totalTracks: 1
[03/18 22:00:57    120s] z: 8, totalTracks: 1
[03/18 22:00:57    120s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:00:57    120s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1563.4M
[03/18 22:00:57    120s] OPERPROF:     Starting CMU at level 3, MEM:1563.4M
[03/18 22:00:57    120s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1563.4M
[03/18 22:00:57    120s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1563.4M
[03/18 22:00:57    120s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1563.4MB).
[03/18 22:00:57    120s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.106, MEM:1563.4M
[03/18 22:00:57    120s] TotalInstCnt at PhyDesignMc Initialization: 13,712
[03/18 22:00:57    120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:01 mem=1563.4M
[03/18 22:00:57    120s] ### Creating RouteCongInterface, started
[03/18 22:00:57    120s] 
[03/18 22:00:57    120s] Creating Lib Analyzer ...
[03/18 22:00:57    120s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:00:57    120s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:00:57    120s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:00:57    120s] 
[03/18 22:00:58    121s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:02 mem=1563.4M
[03/18 22:00:58    121s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:02 mem=1563.4M
[03/18 22:00:58    121s] Creating Lib Analyzer, finished. 
[03/18 22:00:58    121s] 
[03/18 22:00:58    121s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:00:58    121s] 
[03/18 22:00:58    121s] #optDebug: {0, 1.200}
[03/18 22:00:58    121s] ### Creating RouteCongInterface, finished
[03/18 22:01:00    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:00    124s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1582.5M
[03/18 22:01:00    124s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1582.5M
[03/18 22:01:01    124s] +----------+---------+--------+---------+------------+--------+
[03/18 22:01:01    124s] | Density  | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[03/18 22:01:01    124s] +----------+---------+--------+---------+------------+--------+
[03/18 22:01:01    124s] |    48.86%|        -|  -5.321|-5435.452|   0:00:00.0| 1582.5M|
[03/18 22:01:01    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:01    124s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:01    124s] |    48.88%|       17|  -5.321|-4824.254|   0:00:00.0| 1626.7M|
[03/18 22:01:01    124s] +----------+---------+--------+---------+------------+--------+
[03/18 22:01:01    124s] 
[03/18 22:01:01    124s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1626.7M) ***
[03/18 22:01:01    124s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:01:01    124s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:01:01    124s] **** End NDR-Layer Usage Statistics ****
[03/18 22:01:01    124s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1607.6M
[03/18 22:01:01    124s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1607.6M
[03/18 22:01:01    124s] TotalInstCnt at PhyDesignMc Destruction: 13,729
[03/18 22:01:01    125s] (I,S,L,T): WC_VIEW: 35.8382, 5.17159, 0.496804, 41.5066
[03/18 22:01:01    125s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.2
[03/18 22:01:01    125s] *** DrvOpt [finish] : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:02:05.0/0:03:11.6 (0.7), mem = 1607.6M
[03/18 22:01:01    125s] 
[03/18 22:01:01    125s] =============================================================================================
[03/18 22:01:01    125s]  Step TAT Report for DrvOpt #1
[03/18 22:01:01    125s] =============================================================================================
[03/18 22:01:01    125s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:01:01    125s] ---------------------------------------------------------------------------------------------
[03/18 22:01:01    125s] [ SlackTraversorInit     ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:01:01    125s] [ LibAnalyzerInit        ]      1   0:00:01.2  (  24.4 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:01:01    125s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:01    125s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:01    125s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:01:01    125s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:01    125s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:01:01    125s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:01    125s] [ OptEval                ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[03/18 22:01:01    125s] [ OptCommit              ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:01:01    125s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:01:01    125s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:01:01    125s] [ IncrDelayCalc          ]      7   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.2
[03/18 22:01:01    125s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.6
[03/18 22:01:01    125s] [ MISC                   ]          0:00:02.9  (  61.6 % )     0:00:02.9 /  0:00:02.9    1.0
[03/18 22:01:01    125s] ---------------------------------------------------------------------------------------------
[03/18 22:01:01    125s]  DrvOpt #1 TOTAL                    0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.7    1.0
[03/18 22:01:01    125s] ---------------------------------------------------------------------------------------------
[03/18 22:01:01    125s] 
[03/18 22:01:01    125s] GigaOpt HFN: restore maxLocalDensity to 0.98
[03/18 22:01:01    125s] End: GigaOpt high fanout net optimization
[03/18 22:01:01    125s] Begin: GigaOpt DRV Optimization
[03/18 22:01:01    125s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 3.0 -numThreads 1 -largeScaleFixing -maxIter 2 -max_fanout -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[03/18 22:01:01    125s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:01:01    125s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:05.1/0:03:11.7 (0.7), mem = 1607.6M
[03/18 22:01:01    125s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.3
[03/18 22:01:01    125s] (I,S,L,T): WC_VIEW: 35.8382, 5.17159, 0.496804, 41.5066
[03/18 22:01:01    125s] PhyDesignGrid: maxLocalDensity 3.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:01:01    125s] ### Creating PhyDesignMc. totSessionCpu=0:02:05 mem=1607.6M
[03/18 22:01:01    125s] OPERPROF: Starting DPlace-Init at level 1, MEM:1607.6M
[03/18 22:01:01    125s] z: 2, totalTracks: 1
[03/18 22:01:01    125s] z: 4, totalTracks: 1
[03/18 22:01:01    125s] z: 6, totalTracks: 1
[03/18 22:01:01    125s] z: 8, totalTracks: 1
[03/18 22:01:01    125s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:01:01    125s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1607.6M
[03/18 22:01:01    125s] OPERPROF:     Starting CMU at level 3, MEM:1607.6M
[03/18 22:01:01    125s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1607.6M
[03/18 22:01:01    125s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1607.6M
[03/18 22:01:01    125s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1607.6MB).
[03/18 22:01:01    125s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.107, MEM:1607.6M
[03/18 22:01:02    125s] TotalInstCnt at PhyDesignMc Initialization: 13,729
[03/18 22:01:02    125s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:05 mem=1607.6M
[03/18 22:01:02    125s] ### Creating RouteCongInterface, started
[03/18 22:01:02    125s] 
[03/18 22:01:02    125s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:01:02    125s] 
[03/18 22:01:02    125s] #optDebug: {0, 1.200}
[03/18 22:01:02    125s] ### Creating RouteCongInterface, finished
[03/18 22:01:04    127s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1626.7M
[03/18 22:01:04    127s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1626.7M
[03/18 22:01:04    128s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:01:04    128s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:01:04    128s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:01:04    128s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:01:04    128s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:01:04    128s] Info: violation cost 22594.628906 (cap = 288.397400, tran = 22306.234375, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:04    128s] |   838|  8594|    -8.12|   279|   279|    -0.29|     0|     0|     0|     0|    -5.32| -4824.25|       0|       0|       0|  48.88|          |         |
[03/18 22:01:07    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:07    131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.68|  -459.73|     101|       0|     239|  49.12| 0:00:03.0|  1653.7M|
[03/18 22:01:07    131s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:01:07    131s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.68|  -459.73|       0|       0|       0|  49.12| 0:00:00.0|  1653.7M|
[03/18 22:01:07    131s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:01:07    131s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:01:07    131s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:01:07    131s] **** End NDR-Layer Usage Statistics ****
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=1653.7M) ***
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1634.7M
[03/18 22:01:07    131s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.031, MEM:1634.7M
[03/18 22:01:07    131s] TotalInstCnt at PhyDesignMc Destruction: 13,830
[03/18 22:01:07    131s] (I,S,L,T): WC_VIEW: 35.6122, 5.20202, 0.501135, 41.3154
[03/18 22:01:07    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.3
[03/18 22:01:07    131s] *** DrvOpt [finish] : cpu/real = 0:00:06.1/0:00:06.1 (1.0), totSession cpu/real = 0:02:11.2/0:03:17.8 (0.7), mem = 1634.7M
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] =============================================================================================
[03/18 22:01:07    131s]  Step TAT Report for DrvOpt #2
[03/18 22:01:07    131s] =============================================================================================
[03/18 22:01:07    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:01:07    131s] ---------------------------------------------------------------------------------------------
[03/18 22:01:07    131s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:01:07    131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:07    131s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:07    131s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:01:07    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:07    131s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.7 /  0:00:02.7    1.0
[03/18 22:01:07    131s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:07    131s] [ OptEval                ]      2   0:00:01.3  (  21.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:01:07    131s] [ OptCommit              ]      2   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:07    131s] [ IncrTimingUpdate       ]      2   0:00:00.3  (   4.4 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:01:07    131s] [ PostCommitDelayUpdate  ]      2   0:00:00.2  (   2.9 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:01:07    131s] [ IncrDelayCalc          ]     13   0:00:00.8  (  12.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:01:07    131s] [ DrvFindVioNets         ]      3   0:00:00.2  (   3.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:07    131s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.6
[03/18 22:01:07    131s] [ MISC                   ]          0:00:02.8  (  46.3 % )     0:00:02.8 /  0:00:02.8    1.0
[03/18 22:01:07    131s] ---------------------------------------------------------------------------------------------
[03/18 22:01:07    131s]  DrvOpt #2 TOTAL                    0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.1    1.0
[03/18 22:01:07    131s] ---------------------------------------------------------------------------------------------
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] End: GigaOpt DRV Optimization
[03/18 22:01:07    131s] GigaOpt DRV: restore maxLocalDensity to 0.98
[03/18 22:01:07    131s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:01:07    131s] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 1249.7M, totSessionCpu=0:02:11 **
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] Active setup views:
[03/18 22:01:07    131s]  WC_VIEW
[03/18 22:01:07    131s]   Dominating endpoints: 0
[03/18 22:01:07    131s]   Dominating TNS: -0.000
[03/18 22:01:07    131s] 
[03/18 22:01:07    131s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:01:07    131s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:01:07    131s] optDesignOneStep: Power Flow
[03/18 22:01:07    131s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:01:07    131s] Deleting Lib Analyzer.
[03/18 22:01:07    131s] Begin: GigaOpt Global Optimization
[03/18 22:01:07    131s] *info: use new DP (enabled)
[03/18 22:01:07    131s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 3 -maxIterForLEPG 50
[03/18 22:01:08    131s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:01:08    131s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:02:11.4/0:03:18.0 (0.7), mem = 1584.7M
[03/18 22:01:08    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.4
[03/18 22:01:08    131s] (I,S,L,T): WC_VIEW: 35.6122, 5.20202, 0.501135, 41.3154
[03/18 22:01:08    131s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:01:08    131s] ### Creating PhyDesignMc. totSessionCpu=0:02:12 mem=1584.7M
[03/18 22:01:08    131s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:01:08    131s] OPERPROF: Starting DPlace-Init at level 1, MEM:1584.7M
[03/18 22:01:08    131s] z: 2, totalTracks: 1
[03/18 22:01:08    131s] z: 4, totalTracks: 1
[03/18 22:01:08    131s] z: 6, totalTracks: 1
[03/18 22:01:08    131s] z: 8, totalTracks: 1
[03/18 22:01:08    131s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:01:08    131s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1584.7M
[03/18 22:01:08    131s] OPERPROF:     Starting CMU at level 3, MEM:1584.7M
[03/18 22:01:08    131s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1584.7M
[03/18 22:01:08    131s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.085, MEM:1584.7M
[03/18 22:01:08    131s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1584.7MB).
[03/18 22:01:08    131s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.106, MEM:1584.7M
[03/18 22:01:08    131s] TotalInstCnt at PhyDesignMc Initialization: 13,830
[03/18 22:01:08    131s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:12 mem=1584.7M
[03/18 22:01:08    131s] ### Creating RouteCongInterface, started
[03/18 22:01:08    131s] 
[03/18 22:01:08    131s] Creating Lib Analyzer ...
[03/18 22:01:08    131s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:01:08    131s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:01:08    131s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:01:08    131s] 
[03/18 22:01:09    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:13 mem=1584.7M
[03/18 22:01:09    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:13 mem=1584.7M
[03/18 22:01:09    132s] Creating Lib Analyzer, finished. 
[03/18 22:01:09    132s] 
[03/18 22:01:09    132s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:01:09    132s] 
[03/18 22:01:09    132s] #optDebug: {0, 1.200}
[03/18 22:01:09    132s] ### Creating RouteCongInterface, finished
[03/18 22:01:15    138s] *info: 1 clock net excluded
[03/18 22:01:15    138s] *info: 2 special nets excluded.
[03/18 22:01:15    138s] *info: 506 no-driver nets excluded.
[03/18 22:01:16    140s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1603.7M
[03/18 22:01:16    140s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1603.7M
[03/18 22:01:17    140s] ** GigaOpt Global Opt WNS Slack -0.676  TNS Slack -459.733 
[03/18 22:01:17    140s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:01:17    140s] |  WNS   |  TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:01:17    140s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:01:17    140s] |  -0.676|-459.733|    49.12%|   0:00:00.0| 1622.7M|   WC_VIEW|  default| core_instance_psum_mem_instance_memory2_reg_36_/E  |
[03/18 22:01:24    148s] |  -0.376|-156.955|    49.48%|   0:00:07.0| 1695.2M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:24    148s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:26    149s] |  -0.376|-119.036|    49.50%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:26    149s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:26    150s] |  -0.376|-119.036|    49.50%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:26    150s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:30    153s] |  -0.200| -41.119|    49.59%|   0:00:04.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:30    153s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:31    154s] |  -0.152| -38.781|    49.60%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:31    154s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:31    154s] |  -0.152| -38.176|    49.61%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:31    154s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:32    155s] |  -0.152| -38.176|    49.61%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:01:32    155s] |        |        |          |            |        |          |         | q6_reg_6_/D                                        |
[03/18 22:01:33    156s] |  -0.105| -23.234|    49.70%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:01:33    156s] |        |        |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:01:34    157s] |  -0.105| -22.203|    49.71%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:01:34    157s] |        |        |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:01:34    157s] |  -0.105| -22.203|    49.71%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:01:34    157s] |        |        |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:01:35    157s] |  -0.105| -22.203|    49.71%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:01:35    157s] |        |        |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:01:36    158s] |  -0.098| -16.046|    49.76%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:36    158s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:36    159s] |  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:36    159s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:36    159s] |  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:36    159s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:37    159s] |  -0.098| -15.125|    49.76%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:37    159s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:37    160s] |  -0.093| -13.585|    49.78%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:37    160s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:38    160s] |  -0.093| -13.570|    49.79%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:38    160s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:38    161s] |  -0.093| -13.570|    49.79%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:38    161s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:38    161s] |  -0.093| -13.570|    49.79%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:38    161s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:39    161s] |  -0.096| -13.398|    49.80%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:39    161s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:39    162s] |  -0.096| -13.398|    49.80%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:39    162s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:39    162s] |  -0.096| -13.398|    49.80%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:39    162s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:40    162s] |  -0.096| -13.398|    49.80%|   0:00:01.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:40    162s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:40    162s] |  -0.096| -13.104|    49.81%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:40    162s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:40    163s] |  -0.096| -13.104|    49.81%|   0:00:00.0| 1714.3M|   WC_VIEW|  default| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:01:40    163s] |        |        |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:01:41    163s] +--------+--------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:01:41    163s] 
[03/18 22:01:41    163s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:22.7 real=0:00:24.0 mem=1714.3M) ***
[03/18 22:01:41    163s] 
[03/18 22:01:41    163s] *** Finish pre-CTS Setup Fixing (cpu=0:00:22.7 real=0:00:24.0 mem=1714.3M) ***
[03/18 22:01:41    163s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:01:41    163s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:01:41    163s] **** End NDR-Layer Usage Statistics ****
[03/18 22:01:41    163s] ** GigaOpt Global Opt End WNS Slack -0.096  TNS Slack -13.104 
[03/18 22:01:41    163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1679.2M
[03/18 22:01:41    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1679.2M
[03/18 22:01:41    163s] TotalInstCnt at PhyDesignMc Destruction: 14,087
[03/18 22:01:41    163s] (I,S,L,T): WC_VIEW: 36.0386, 5.37299, 0.526397, 41.938
[03/18 22:01:41    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.4
[03/18 22:01:41    163s] *** SetupOpt [finish] : cpu/real = 0:00:32.1/0:00:33.3 (1.0), totSession cpu/real = 0:02:43.5/0:03:51.3 (0.7), mem = 1679.2M
[03/18 22:01:41    163s] 
[03/18 22:01:41    163s] =============================================================================================
[03/18 22:01:41    163s]  Step TAT Report for GlobalOpt #1
[03/18 22:01:41    163s] =============================================================================================
[03/18 22:01:41    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:01:41    163s] ---------------------------------------------------------------------------------------------
[03/18 22:01:41    163s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:01:41    163s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   3.3 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:01:41    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.9
[03/18 22:01:41    163s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:41    163s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:01.2 /  0:00:01.1    1.0
[03/18 22:01:41    163s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:01:41    163s] [ TransformInit          ]      1   0:00:07.4  (  22.3 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 22:01:41    163s] [ OptSingleIteration     ]     25   0:00:01.2  (   3.7 % )     0:00:23.5 /  0:00:22.5    1.0
[03/18 22:01:41    163s] [ OptGetWeight           ]     25   0:00:02.7  (   8.2 % )     0:00:02.7 /  0:00:02.8    1.0
[03/18 22:01:41    163s] [ OptEval                ]     25   0:00:08.9  (  26.6 % )     0:00:08.9 /  0:00:08.9    1.0
[03/18 22:01:41    163s] [ OptCommit              ]     25   0:00:00.5  (   1.6 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:01:41    163s] [ IncrTimingUpdate       ]     13   0:00:00.8  (   2.5 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:01:41    163s] [ PostCommitDelayUpdate  ]     25   0:00:00.5  (   1.5 % )     0:00:03.2 /  0:00:03.3    1.0
[03/18 22:01:41    163s] [ IncrDelayCalc          ]     92   0:00:02.7  (   8.2 % )     0:00:02.7 /  0:00:02.7    1.0
[03/18 22:01:41    163s] [ SetupOptGetWorkingSet  ]     25   0:00:02.5  (   7.6 % )     0:00:02.5 /  0:00:02.5    1.0
[03/18 22:01:41    163s] [ SetupOptGetActiveNode  ]     25   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:01:41    163s] [ SetupOptSlackGraph     ]     25   0:00:03.3  (   9.9 % )     0:00:03.3 /  0:00:03.3    1.0
[03/18 22:01:41    163s] [ MISC                   ]          0:00:00.9  (   2.8 % )     0:00:00.9 /  0:00:00.7    0.7
[03/18 22:01:41    163s] ---------------------------------------------------------------------------------------------
[03/18 22:01:41    163s]  GlobalOpt #1 TOTAL                 0:00:33.3  ( 100.0 % )     0:00:33.3 /  0:00:32.1    1.0
[03/18 22:01:41    163s] ---------------------------------------------------------------------------------------------
[03/18 22:01:41    163s] 
[03/18 22:01:41    163s] End: GigaOpt Global Optimization
[03/18 22:01:41    163s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:01:41    163s] *** Timing NOT met, worst failing slack is -0.096
[03/18 22:01:41    163s] *** Check timing (0:00:00.0)
[03/18 22:01:41    163s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:01:41    163s] optDesignOneStep: Power Flow
[03/18 22:01:41    163s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:01:41    163s] Deleting Lib Analyzer.
[03/18 22:01:41    163s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -noLeakageDegrade -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[03/18 22:01:41    163s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:01:41    163s] ### Creating LA Mngr. totSessionCpu=0:02:44 mem=1613.2M
[03/18 22:01:41    163s] ### Creating LA Mngr, finished. totSessionCpu=0:02:44 mem=1613.2M
[03/18 22:01:41    163s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[03/18 22:01:41    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1613.2M
[03/18 22:01:41    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1613.2M
[03/18 22:01:41    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1609.2M
[03/18 22:01:41    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1609.2M
[03/18 22:01:41    164s] 
[03/18 22:01:41    164s] *** Start incrementalPlace ***
[03/18 22:01:41    164s] User Input Parameters:
[03/18 22:01:41    164s] - Congestion Driven    : On
[03/18 22:01:41    164s] - Timing Driven        : On
[03/18 22:01:41    164s] - Area-Violation Based : On
[03/18 22:01:41    164s] - Start Rollback Level : -5
[03/18 22:01:41    164s] - Legalized            : On
[03/18 22:01:41    164s] - Window Based         : Off
[03/18 22:01:41    164s] - eDen incr mode       : Off
[03/18 22:01:41    164s] - Small incr mode      : Off
[03/18 22:01:41    164s] 
[03/18 22:01:41    164s] no activity file in design. spp won't run.
[03/18 22:01:42    164s] Effort level <high> specified for reg2reg path_group
[03/18 22:01:42    164s] Collecting buffer chain nets ...
[03/18 22:01:42    164s] No Views given, use default active views for adaptive view pruning
[03/18 22:01:42    164s] SKP will enable view:
[03/18 22:01:42    164s]   WC_VIEW
[03/18 22:01:42    164s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1611.2M
[03/18 22:01:42    164s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:1611.2M
[03/18 22:01:42    164s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1611.2M
[03/18 22:01:42    164s] Starting Early Global Route congestion estimation: mem = 1611.2M
[03/18 22:01:42    164s] (I)       Started Loading and Dumping File ( Curr Mem: 1611.18 MB )
[03/18 22:01:42    164s] (I)       Reading DB...
[03/18 22:01:42    164s] (I)       Read data from FE... (mem=1611.2M)
[03/18 22:01:42    164s] (I)       Read nodes and places... (mem=1611.2M)
[03/18 22:01:42    164s] (I)       Done Read nodes and places (cpu=0.020s, mem=1613.3M)
[03/18 22:01:42    164s] (I)       Read nets... (mem=1613.3M)
[03/18 22:01:42    164s] (I)       Done Read nets (cpu=0.040s, mem=1616.6M)
[03/18 22:01:42    164s] (I)       Done Read data from FE (cpu=0.060s, mem=1616.6M)
[03/18 22:01:42    164s] (I)       before initializing RouteDB syMemory usage = 1616.6 MB
[03/18 22:01:42    164s] (I)       Honor MSV route constraint: false
[03/18 22:01:42    164s] (I)       Maximum routing layer  : 127
[03/18 22:01:42    164s] (I)       Minimum routing layer  : 2
[03/18 22:01:42    164s] (I)       Supply scale factor H  : 1.00
[03/18 22:01:42    164s] (I)       Supply scale factor V  : 1.00
[03/18 22:01:42    164s] (I)       Tracks used by clock wire: 0
[03/18 22:01:42    164s] (I)       Reverse direction      : 
[03/18 22:01:42    164s] (I)       Honor partition pin guides: true
[03/18 22:01:42    164s] (I)       Route selected nets only: false
[03/18 22:01:42    164s] (I)       Route secondary PG pins: false
[03/18 22:01:42    164s] (I)       Second PG max fanout   : 2147483647
[03/18 22:01:42    164s] (I)       Apply function for special wires: true
[03/18 22:01:42    164s] (I)       Layer by layer blockage reading: true
[03/18 22:01:42    164s] (I)       Offset calculation fix : true
[03/18 22:01:42    164s] (I)       Route stripe layer range: 
[03/18 22:01:42    164s] (I)       Honor partition fences : 
[03/18 22:01:42    164s] (I)       Honor partition pin    : 
[03/18 22:01:42    164s] (I)       Honor partition fences with feedthrough: 
[03/18 22:01:42    164s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:01:42    164s] (I)       Use row-based GCell size
[03/18 22:01:42    164s] (I)       Use row-based GCell align
[03/18 22:01:42    164s] (I)       GCell unit size   : 3600
[03/18 22:01:42    164s] (I)       GCell multiplier  : 1
[03/18 22:01:42    164s] (I)       GCell row height  : 3600
[03/18 22:01:42    164s] (I)       Actual row height : 3600
[03/18 22:01:42    164s] (I)       GCell align ref   : 20000 20000
[03/18 22:01:42    164s] [NR-eGR] Track table information for default rule: 
[03/18 22:01:42    164s] [NR-eGR] M1 has no routable track
[03/18 22:01:42    164s] [NR-eGR] M2 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M3 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M4 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M5 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M6 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M7 has single uniform track structure
[03/18 22:01:42    164s] [NR-eGR] M8 has single uniform track structure
[03/18 22:01:42    164s] (I)       ===========================================================================
[03/18 22:01:42    164s] (I)       == Report All Rule Vias ==
[03/18 22:01:42    164s] (I)       ===========================================================================
[03/18 22:01:42    164s] (I)        Via Rule : (Default)
[03/18 22:01:42    164s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:01:42    164s] (I)       ---------------------------------------------------------------------------
[03/18 22:01:42    164s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:01:42    164s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:01:42    164s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:01:42    164s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:01:42    164s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:01:42    164s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:01:42    164s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:01:42    164s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:01:42    164s] (I)       ===========================================================================
[03/18 22:01:42    164s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1616.55 MB )
[03/18 22:01:42    164s] [NR-eGR] Read 20361 PG shapes
[03/18 22:01:42    164s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1616.55 MB )
[03/18 22:01:42    164s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:01:42    164s] [NR-eGR] #Instance Blockages : 0
[03/18 22:01:42    164s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:01:42    164s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:01:42    164s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:01:42    164s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:01:42    164s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:01:42    164s] (I)       readDataFromPlaceDB
[03/18 22:01:42    164s] (I)       Read net information..
[03/18 22:01:42    164s] [NR-eGR] Read numTotalNets=15867  numIgnoredNets=0
[03/18 22:01:42    164s] (I)       Read testcase time = 0.010 seconds
[03/18 22:01:42    164s] 
[03/18 22:01:42    164s] (I)       early_global_route_priority property id does not exist.
[03/18 22:01:42    164s] (I)       Start initializing grid graph
[03/18 22:01:42    164s] (I)       End initializing grid graph
[03/18 22:01:42    164s] (I)       Model blockages into capacity
[03/18 22:01:42    164s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:01:42    164s] (I)       Started Modeling ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 1 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 2 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 3 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 4 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 5 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 6 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 7 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Started Modeling Layer 8 ( Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:01:42    164s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1620.07 MB )
[03/18 22:01:42    164s] (I)       -- layer congestion ratio --
[03/18 22:01:42    164s] (I)       Layer 1 : 0.100000
[03/18 22:01:42    164s] (I)       Layer 2 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 3 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 4 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 5 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 6 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 7 : 0.700000
[03/18 22:01:42    164s] (I)       Layer 8 : 0.700000
[03/18 22:01:42    164s] (I)       ----------------------------
[03/18 22:01:42    164s] (I)       Number of ignored nets = 0
[03/18 22:01:42    164s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:01:42    164s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:01:42    164s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:01:42    164s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:01:42    164s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:01:42    164s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1620.1 MB
[03/18 22:01:42    164s] (I)       Ndr track 0 does not exist
[03/18 22:01:42    164s] (I)       Layer1  viaCost=300.00
[03/18 22:01:42    164s] (I)       Layer2  viaCost=100.00
[03/18 22:01:42    164s] (I)       Layer3  viaCost=100.00
[03/18 22:01:42    164s] (I)       Layer4  viaCost=100.00
[03/18 22:01:42    164s] (I)       Layer5  viaCost=100.00
[03/18 22:01:42    164s] (I)       Layer6  viaCost=200.00
[03/18 22:01:42    164s] (I)       Layer7  viaCost=100.00
[03/18 22:01:42    164s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:01:42    164s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:01:42    164s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:01:42    164s] (I)       Site width          :   400  (dbu)
[03/18 22:01:42    164s] (I)       Row height          :  3600  (dbu)
[03/18 22:01:42    164s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:01:42    164s] (I)       GCell width         :  3600  (dbu)
[03/18 22:01:42    164s] (I)       GCell height        :  3600  (dbu)
[03/18 22:01:42    164s] (I)       Grid                :   222   221     8
[03/18 22:01:42    164s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:01:42    164s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:01:42    164s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:01:42    164s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:01:42    164s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:01:42    164s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:01:42    164s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:01:42    164s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:01:42    164s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:01:42    164s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:01:42    164s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:01:42    164s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:01:42    164s] (I)       --------------------------------------------------------
[03/18 22:01:42    164s] 
[03/18 22:01:42    164s] [NR-eGR] ============ Routing rule table ============
[03/18 22:01:42    164s] [NR-eGR] Rule id: 0  Nets: 15866 
[03/18 22:01:42    164s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:01:42    164s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:01:42    164s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:01:42    164s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:01:42    164s] [NR-eGR] ========================================
[03/18 22:01:42    164s] [NR-eGR] 
[03/18 22:01:42    164s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:01:42    164s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:01:42    164s] (I)       After initializing earlyGlobalRoute syMemory usage = 1622.0 MB
[03/18 22:01:42    164s] (I)       Finished Loading and Dumping File ( CPU: 0.14 sec, Real: 0.25 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Started Global Routing ( Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       ============= Initialization =============
[03/18 22:01:42    164s] (I)       totalPins=51751  totalGlobalPin=49782 (96.20%)
[03/18 22:01:42    164s] (I)       Started Build MST ( Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Generate topology with single threads
[03/18 22:01:42    164s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:01:42    164s] [NR-eGR] Layer group 1: route 15866 net(s) in layer range [2, 8]
[03/18 22:01:42    164s] (I)       ============  Phase 1a Route ============
[03/18 22:01:42    164s] (I)       Started Phase 1a ( Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Usage: 122593 = (57431 H, 65162 V) = (5.94% H, 5.24% V) = (1.034e+05um H, 1.173e+05um V)
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] (I)       ============  Phase 1b Route ============
[03/18 22:01:42    164s] (I)       Usage: 122593 = (57431 H, 65162 V) = (5.94% H, 5.24% V) = (1.034e+05um H, 1.173e+05um V)
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.206674e+05um
[03/18 22:01:42    164s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:01:42    164s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:01:42    164s] (I)       ============  Phase 1c Route ============
[03/18 22:01:42    164s] (I)       Usage: 122593 = (57431 H, 65162 V) = (5.94% H, 5.24% V) = (1.034e+05um H, 1.173e+05um V)
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] (I)       ============  Phase 1d Route ============
[03/18 22:01:42    164s] (I)       Usage: 122593 = (57431 H, 65162 V) = (5.94% H, 5.24% V) = (1.034e+05um H, 1.173e+05um V)
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] (I)       ============  Phase 1e Route ============
[03/18 22:01:42    164s] (I)       Started Phase 1e ( Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Usage: 122593 = (57431 H, 65162 V) = (5.94% H, 5.24% V) = (1.034e+05um H, 1.173e+05um V)
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.206674e+05um
[03/18 22:01:42    164s] [NR-eGR] 
[03/18 22:01:42    164s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       Running layer assignment with 1 threads
[03/18 22:01:42    164s] (I)       Finished Phase 1l ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       ============  Phase 1l Route ============
[03/18 22:01:42    164s] (I)       
[03/18 22:01:42    164s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:01:42    164s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:01:42    164s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:01:42    164s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:01:42    164s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:01:42    164s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M2  (2)        23( 0.05%)         1( 0.00%)   ( 0.05%) 
[03/18 22:01:42    164s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:01:42    164s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:01:42    164s] [NR-eGR] Total               24( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:01:42    164s] [NR-eGR] 
[03/18 22:01:42    164s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.23 sec, Curr Mem: 1622.04 MB )
[03/18 22:01:42    164s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:01:42    164s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:01:42    164s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:01:42    164s] Early Global Route congestion estimation runtime: 0.50 seconds, mem = 1622.0M
[03/18 22:01:42    164s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.505, MEM:1622.0M
[03/18 22:01:42    164s] OPERPROF: Starting HotSpotCal at level 1, MEM:1622.0M
[03/18 22:01:42    164s] [hotspot] +------------+---------------+---------------+
[03/18 22:01:42    164s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:01:42    164s] [hotspot] +------------+---------------+---------------+
[03/18 22:01:42    164s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:01:42    164s] [hotspot] +------------+---------------+---------------+
[03/18 22:01:42    164s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:01:42    164s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:01:42    164s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1622.0M
[03/18 22:01:42    164s] 
[03/18 22:01:42    164s] === incrementalPlace Internal Loop 1 ===
[03/18 22:01:42    164s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/18 22:01:42    164s] OPERPROF: Starting IPInitSPData at level 1, MEM:1622.0M
[03/18 22:01:42    164s] z: 2, totalTracks: 1
[03/18 22:01:42    164s] z: 4, totalTracks: 1
[03/18 22:01:42    164s] z: 6, totalTracks: 1
[03/18 22:01:42    164s] z: 8, totalTracks: 1
[03/18 22:01:42    164s] #spOpts: N=65 minPadR=1.1 
[03/18 22:01:42    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.123, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:   Starting post-place ADS at level 2, MEM:1622.0M
[03/18 22:01:43    164s] ADSU 0.498 -> 0.498. GS 14.400
[03/18 22:01:43    164s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.030, REAL:0.035, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:   Starting spMPad at level 2, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:     Starting spContextMPad at level 3, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1622.0M
[03/18 22:01:43    164s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1622.0M
[03/18 22:01:43    164s] no activity file in design. spp won't run.
[03/18 22:01:43    164s] [spp] 0
[03/18 22:01:43    164s] [adp] 0:1:1:3
[03/18 22:01:43    164s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.005, MEM:1622.0M
[03/18 22:01:43    164s] SP #FI/SF FL/PI 0/0 14087/0
[03/18 22:01:43    164s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.210, REAL:0.211, MEM:1622.0M
[03/18 22:01:43    164s] PP off. flexM 0
[03/18 22:01:43    165s] OPERPROF: Starting CDPad at level 1, MEM:1622.0M
[03/18 22:01:43    165s] 3DP is on.
[03/18 22:01:43    165s] 3DP OF M2 0.001, M4 0.000. Diff 0
[03/18 22:01:43    165s] design sh 0.053.
[03/18 22:01:43    165s] design sh 0.053.
[03/18 22:01:43    165s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/18 22:01:43    165s] design sh 0.052.
[03/18 22:01:43    165s] CDPadU 0.599 -> 0.556. R=0.498, N=14087, GS=1.800
[03/18 22:01:43    165s] OPERPROF: Finished CDPad at level 1, CPU:0.280, REAL:0.273, MEM:1622.0M
[03/18 22:01:43    165s] OPERPROF: Starting InitSKP at level 1, MEM:1622.0M
[03/18 22:01:43    165s] no activity file in design. spp won't run.
[03/18 22:01:44    165s] no activity file in design. spp won't run.
[03/18 22:01:45    167s] *** Finished SKP initialization (cpu=0:00:02.0, real=0:00:02.0)***
[03/18 22:01:45    167s] OPERPROF: Finished InitSKP at level 1, CPU:1.960, REAL:1.965, MEM:1641.6M
[03/18 22:01:45    167s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:01:45    167s] no activity file in design. spp won't run.
[03/18 22:01:45    167s] 
[03/18 22:01:45    167s] AB Est...
[03/18 22:01:45    167s] OPERPROF: Starting npPlace at level 1, MEM:1644.6M
[03/18 22:01:45    167s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.083, MEM:1708.7M
[03/18 22:01:45    167s] Iteration  4: Skipped, with CDP Off
[03/18 22:01:45    167s] 
[03/18 22:01:45    167s] AB Est...
[03/18 22:01:45    167s] OPERPROF: Starting npPlace at level 1, MEM:1708.7M
[03/18 22:01:45    167s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.065, MEM:1708.7M
[03/18 22:01:45    167s] Iteration  5: Skipped, with CDP Off
[03/18 22:01:45    167s] 
[03/18 22:01:45    167s] AB Est...
[03/18 22:01:45    167s] OPERPROF: Starting npPlace at level 1, MEM:1708.7M
[03/18 22:01:45    167s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.070, MEM:1708.7M
[03/18 22:01:45    167s] Iteration  6: Skipped, with CDP Off
[03/18 22:01:45    167s] OPERPROF: Starting npPlace at level 1, MEM:1708.7M
[03/18 22:01:45    167s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/18 22:01:45    167s] No instances found in the vector
[03/18 22:01:45    167s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1708.7M, DRC: 0)
[03/18 22:01:45    167s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:01:49    171s] Iteration  7: Total net bbox = 1.418e+05 (6.54e+04 7.64e+04)
[03/18 22:01:49    171s]               Est.  stn bbox = 1.802e+05 (8.11e+04 9.91e+04)
[03/18 22:01:49    171s]               cpu = 0:00:03.5 real = 0:00:04.0 mem = 1712.1M
[03/18 22:01:49    171s] OPERPROF: Finished npPlace at level 1, CPU:3.490, REAL:3.440, MEM:1701.1M
[03/18 22:01:49    171s] no activity file in design. spp won't run.
[03/18 22:01:49    171s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:01:49    171s] no activity file in design. spp won't run.
[03/18 22:01:49    171s] OPERPROF: Starting npPlace at level 1, MEM:1701.1M
[03/18 22:01:49    171s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/18 22:01:49    171s] No instances found in the vector
[03/18 22:01:49    171s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1701.1M, DRC: 0)
[03/18 22:01:49    171s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:01:56    178s] Iteration  8: Total net bbox = 1.596e+05 (7.49e+04 8.47e+04)
[03/18 22:01:56    178s]               Est.  stn bbox = 2.009e+05 (9.20e+04 1.09e+05)
[03/18 22:01:56    178s]               cpu = 0:00:06.5 real = 0:00:07.0 mem = 1696.3M
[03/18 22:01:56    178s] OPERPROF: Finished npPlace at level 1, CPU:6.590, REAL:6.615, MEM:1696.3M
[03/18 22:01:56    178s] no activity file in design. spp won't run.
[03/18 22:01:56    178s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:01:56    178s] no activity file in design. spp won't run.
[03/18 22:01:56    178s] OPERPROF: Starting npPlace at level 1, MEM:1696.3M
[03/18 22:01:56    178s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:01:56    178s] No instances found in the vector
[03/18 22:01:56    178s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1696.3M, DRC: 0)
[03/18 22:01:56    178s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:02:09    191s] Iteration  9: Total net bbox = 1.644e+05 (7.72e+04 8.71e+04)
[03/18 22:02:09    191s]               Est.  stn bbox = 2.057e+05 (9.44e+04 1.11e+05)
[03/18 22:02:09    191s]               cpu = 0:00:13.5 real = 0:00:13.0 mem = 1697.5M
[03/18 22:02:09    191s] OPERPROF: Finished npPlace at level 1, CPU:13.600, REAL:13.638, MEM:1697.5M
[03/18 22:02:09    191s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1697.5M
[03/18 22:02:09    191s] Starting Early Global Route rough congestion estimation: mem = 1697.5M
[03/18 22:02:09    191s] (I)       Started Loading and Dumping File ( Curr Mem: 1697.49 MB )
[03/18 22:02:09    191s] (I)       Reading DB...
[03/18 22:02:09    191s] (I)       Read data from FE... (mem=1697.5M)
[03/18 22:02:09    191s] (I)       Read nodes and places... (mem=1697.5M)
[03/18 22:02:10    191s] (I)       Done Read nodes and places (cpu=0.020s, mem=1697.5M)
[03/18 22:02:10    191s] (I)       Read nets... (mem=1697.5M)
[03/18 22:02:10    191s] (I)       Done Read nets (cpu=0.040s, mem=1697.5M)
[03/18 22:02:10    191s] (I)       Done Read data from FE (cpu=0.060s, mem=1697.5M)
[03/18 22:02:10    191s] (I)       before initializing RouteDB syMemory usage = 1697.5 MB
[03/18 22:02:10    191s] (I)       Print mode             : 2
[03/18 22:02:10    191s] (I)       Stop if highly congested: false
[03/18 22:02:10    191s] (I)       Honor MSV route constraint: false
[03/18 22:02:10    191s] (I)       Maximum routing layer  : 127
[03/18 22:02:10    191s] (I)       Minimum routing layer  : 2
[03/18 22:02:10    191s] (I)       Supply scale factor H  : 1.00
[03/18 22:02:10    191s] (I)       Supply scale factor V  : 1.00
[03/18 22:02:10    191s] (I)       Tracks used by clock wire: 0
[03/18 22:02:10    191s] (I)       Reverse direction      : 
[03/18 22:02:10    191s] (I)       Honor partition pin guides: true
[03/18 22:02:10    191s] (I)       Route selected nets only: false
[03/18 22:02:10    191s] (I)       Route secondary PG pins: false
[03/18 22:02:10    191s] (I)       Second PG max fanout   : 2147483647
[03/18 22:02:10    191s] (I)       Assign partition pins  : false
[03/18 22:02:10    191s] (I)       Support large GCell    : true
[03/18 22:02:10    191s] (I)       Number of rows per GCell: 2
[03/18 22:02:10    191s] (I)       Max num rows per GCell : 32
[03/18 22:02:10    191s] (I)       Apply function for special wires: true
[03/18 22:02:10    191s] (I)       Layer by layer blockage reading: true
[03/18 22:02:10    191s] (I)       Offset calculation fix : true
[03/18 22:02:10    191s] (I)       Route stripe layer range: 
[03/18 22:02:10    191s] (I)       Honor partition fences : 
[03/18 22:02:10    191s] (I)       Honor partition pin    : 
[03/18 22:02:10    191s] (I)       Honor partition fences with feedthrough: 
[03/18 22:02:10    191s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:02:10    191s] (I)       Use row-based GCell size
[03/18 22:02:10    191s] (I)       Use row-based GCell align
[03/18 22:02:10    191s] (I)       GCell unit size   : 3600
[03/18 22:02:10    191s] (I)       GCell multiplier  : 2
[03/18 22:02:10    191s] (I)       GCell row height  : 3600
[03/18 22:02:10    191s] (I)       Actual row height : 3600
[03/18 22:02:10    191s] (I)       GCell align ref   : 20000 20000
[03/18 22:02:10    191s] [NR-eGR] Track table information for default rule: 
[03/18 22:02:10    191s] [NR-eGR] M1 has no routable track
[03/18 22:02:10    191s] [NR-eGR] M2 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M3 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M4 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M5 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M6 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M7 has single uniform track structure
[03/18 22:02:10    191s] [NR-eGR] M8 has single uniform track structure
[03/18 22:02:10    191s] (I)       ===========================================================================
[03/18 22:02:10    191s] (I)       == Report All Rule Vias ==
[03/18 22:02:10    191s] (I)       ===========================================================================
[03/18 22:02:10    191s] (I)        Via Rule : (Default)
[03/18 22:02:10    191s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:02:10    191s] (I)       ---------------------------------------------------------------------------
[03/18 22:02:10    191s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:02:10    191s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:02:10    191s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:02:10    191s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:02:10    191s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:02:10    191s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:02:10    191s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:02:10    191s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:02:10    191s] (I)       ===========================================================================
[03/18 22:02:10    191s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] [NR-eGR] Read 20361 PG shapes
[03/18 22:02:10    191s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:02:10    191s] [NR-eGR] #Instance Blockages : 0
[03/18 22:02:10    191s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:02:10    191s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:02:10    191s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:02:10    191s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:02:10    191s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:02:10    191s] (I)       readDataFromPlaceDB
[03/18 22:02:10    191s] (I)       Read net information..
[03/18 22:02:10    191s] [NR-eGR] Read numTotalNets=15867  numIgnoredNets=0
[03/18 22:02:10    191s] (I)       Read testcase time = 0.010 seconds
[03/18 22:02:10    191s] 
[03/18 22:02:10    191s] (I)       early_global_route_priority property id does not exist.
[03/18 22:02:10    191s] (I)       Start initializing grid graph
[03/18 22:02:10    191s] (I)       End initializing grid graph
[03/18 22:02:10    191s] (I)       Model blockages into capacity
[03/18 22:02:10    191s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:02:10    191s] (I)       Started Modeling ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 1 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 2 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 3 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 4 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 5 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 6 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 7 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Started Modeling Layer 8 ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:10    191s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    191s] (I)       -- layer congestion ratio --
[03/18 22:02:10    191s] (I)       Layer 1 : 0.100000
[03/18 22:02:10    191s] (I)       Layer 2 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 3 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 4 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 5 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 6 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 7 : 0.700000
[03/18 22:02:10    191s] (I)       Layer 8 : 0.700000
[03/18 22:02:10    191s] (I)       ----------------------------
[03/18 22:02:10    192s] (I)       Number of ignored nets = 0
[03/18 22:02:10    192s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:02:10    192s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:02:10    192s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:02:10    192s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:02:10    192s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:02:10    192s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1697.5 MB
[03/18 22:02:10    192s] (I)       Ndr track 0 does not exist
[03/18 22:02:10    192s] (I)       Layer1  viaCost=300.00
[03/18 22:02:10    192s] (I)       Layer2  viaCost=100.00
[03/18 22:02:10    192s] (I)       Layer3  viaCost=100.00
[03/18 22:02:10    192s] (I)       Layer4  viaCost=100.00
[03/18 22:02:10    192s] (I)       Layer5  viaCost=100.00
[03/18 22:02:10    192s] (I)       Layer6  viaCost=200.00
[03/18 22:02:10    192s] (I)       Layer7  viaCost=100.00
[03/18 22:02:10    192s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:02:10    192s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:02:10    192s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:02:10    192s] (I)       Site width          :   400  (dbu)
[03/18 22:02:10    192s] (I)       Row height          :  3600  (dbu)
[03/18 22:02:10    192s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:02:10    192s] (I)       GCell width         :  7200  (dbu)
[03/18 22:02:10    192s] (I)       GCell height        :  7200  (dbu)
[03/18 22:02:10    192s] (I)       Grid                :   111   111     8
[03/18 22:02:10    192s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:02:10    192s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/18 22:02:10    192s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/18 22:02:10    192s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:02:10    192s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:02:10    192s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:10    192s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:10    192s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:02:10    192s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/18 22:02:10    192s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:02:10    192s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:02:10    192s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:02:10    192s] (I)       --------------------------------------------------------
[03/18 22:02:10    192s] 
[03/18 22:02:10    192s] [NR-eGR] ============ Routing rule table ============
[03/18 22:02:10    192s] [NR-eGR] Rule id: 0  Nets: 15867 
[03/18 22:02:10    192s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:02:10    192s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:02:10    192s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:10    192s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:10    192s] [NR-eGR] ========================================
[03/18 22:02:10    192s] [NR-eGR] 
[03/18 22:02:10    192s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer2 : = 56375 / 221556 (25.45%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer3 : = 21748 / 220779 (9.85%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer4 : = 63315 / 221556 (28.58%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer5 : = 0 / 220779 (0.00%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer6 : = 0 / 221556 (0.00%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer7 : = 0 / 55167 (0.00%)
[03/18 22:02:10    192s] (I)       blocked tracks on layer8 : = 0 / 55389 (0.00%)
[03/18 22:02:10    192s] (I)       After initializing earlyGlobalRoute syMemory usage = 1697.5 MB
[03/18 22:02:10    192s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.23 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       ============= Initialization =============
[03/18 22:02:10    192s] (I)       numLocalWires=14161  numGlobalNetBranches=4480  numLocalNetBranches=2636
[03/18 22:02:10    192s] (I)       totalPins=51754  totalGlobalPin=42163 (81.47%)
[03/18 22:02:10    192s] (I)       Started Build MST ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       Generate topology with single threads
[03/18 22:02:10    192s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       total 2D Cap : 1109541 = (479909 H, 629632 V)
[03/18 22:02:10    192s] (I)       ============  Phase 1a Route ============
[03/18 22:02:10    192s] (I)       Started Phase 1a ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:02:10    192s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1697.49 MB )
[03/18 22:02:10    192s] (I)       Usage: 64130 = (33207 H, 30923 V) = (6.92% H, 4.91% V) = (1.195e+05um H, 1.113e+05um V)
[03/18 22:02:10    192s] (I)       
[03/18 22:02:10    192s] (I)       ============  Phase 1b Route ============
[03/18 22:02:10    192s] (I)       Usage: 64130 = (33207 H, 30923 V) = (6.92% H, 4.91% V) = (1.195e+05um H, 1.113e+05um V)
[03/18 22:02:10    192s] (I)       
[03/18 22:02:10    192s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:02:10    192s] 
[03/18 22:02:10    192s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:02:10    192s] Finished Early Global Route rough congestion estimation: mem = 1697.5M
[03/18 22:02:10    192s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.295, MEM:1697.5M
[03/18 22:02:10    192s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/18 22:02:10    192s] OPERPROF: Starting CDPad at level 1, MEM:1697.5M
[03/18 22:02:10    192s] CDPadU 0.556 -> 0.557. R=0.498, N=14087, GS=3.600
[03/18 22:02:10    192s] OPERPROF: Finished CDPad at level 1, CPU:0.110, REAL:0.109, MEM:1697.5M
[03/18 22:02:10    192s] no activity file in design. spp won't run.
[03/18 22:02:10    192s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:02:10    192s] no activity file in design. spp won't run.
[03/18 22:02:10    192s] OPERPROF: Starting npPlace at level 1, MEM:1697.5M
[03/18 22:02:10    192s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:02:10    192s] No instances found in the vector
[03/18 22:02:10    192s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1697.5M, DRC: 0)
[03/18 22:02:10    192s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:02:11    193s] OPERPROF: Finished npPlace at level 1, CPU:1.130, REAL:1.134, MEM:1697.5M
[03/18 22:02:11    193s] no activity file in design. spp won't run.
[03/18 22:02:11    193s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:02:11    193s] no activity file in design. spp won't run.
[03/18 22:02:11    193s] OPERPROF: Starting npPlace at level 1, MEM:1697.5M
[03/18 22:02:11    193s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:02:11    193s] No instances found in the vector
[03/18 22:02:11    193s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1697.5M, DRC: 0)
[03/18 22:02:11    193s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:02:15    197s] Iteration 10: Total net bbox = 1.732e+05 (8.06e+04 9.26e+04)
[03/18 22:02:15    197s]               Est.  stn bbox = 2.140e+05 (9.73e+04 1.17e+05)
[03/18 22:02:15    197s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 1698.7M
[03/18 22:02:15    197s] OPERPROF: Finished npPlace at level 1, CPU:4.040, REAL:4.049, MEM:1698.7M
[03/18 22:02:16    197s] no activity file in design. spp won't run.
[03/18 22:02:16    197s] NP #FI/FS/SF FL/PI: 0/0/0 14087/0
[03/18 22:02:16    197s] no activity file in design. spp won't run.
[03/18 22:02:16    197s] OPERPROF: Starting npPlace at level 1, MEM:1698.7M
[03/18 22:02:16    198s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:02:16    198s] No instances found in the vector
[03/18 22:02:16    198s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1698.7M, DRC: 0)
[03/18 22:02:16    198s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:02:19    201s] Iteration 11: Total net bbox = 1.757e+05 (8.21e+04 9.36e+04)
[03/18 22:02:19    201s]               Est.  stn bbox = 2.164e+05 (9.88e+04 1.18e+05)
[03/18 22:02:19    201s]               cpu = 0:00:03.6 real = 0:00:03.0 mem = 1700.9M
[03/18 22:02:19    201s] OPERPROF: Finished npPlace at level 1, CPU:3.660, REAL:3.636, MEM:1700.9M
[03/18 22:02:19    201s] Move report: Timing Driven Placement moves 14087 insts, mean move: 9.46 um, max move: 91.33 um
[03/18 22:02:19    201s] 	Max move on inst (FE_OFC1_n11595): (157.80, 211.60) --> (211.12, 173.58)
[03/18 22:02:19    201s] no activity file in design. spp won't run.
[03/18 22:02:19    201s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1700.9M
[03/18 22:02:19    201s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1700.9M
[03/18 22:02:19    201s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.007, MEM:1700.9M
[03/18 22:02:19    201s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1700.9M
[03/18 22:02:19    201s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.023, MEM:1699.2M
[03/18 22:02:19    201s] 
[03/18 22:02:19    201s] Finished Incremental Placement (cpu=0:00:36.9, real=0:00:37.0, mem=1699.2M)
[03/18 22:02:19    201s] CongRepair sets shifter mode to gplace
[03/18 22:02:19    201s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1699.2M
[03/18 22:02:19    201s] z: 2, totalTracks: 1
[03/18 22:02:19    201s] z: 4, totalTracks: 1
[03/18 22:02:19    201s] z: 6, totalTracks: 1
[03/18 22:02:19    201s] z: 8, totalTracks: 1
[03/18 22:02:19    201s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:02:19    201s] All LLGs are deleted
[03/18 22:02:19    201s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.001, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1699.2M
[03/18 22:02:19    201s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1699.2M
[03/18 22:02:19    201s] Core basic site is core
[03/18 22:02:20    201s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:02:20    201s] SiteArray: use 1,720,320 bytes
[03/18 22:02:20    201s] SiteArray: current memory after site array memory allocation 1700.9M
[03/18 22:02:20    201s] SiteArray: FP blocked sites are writable
[03/18 22:02:20    201s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:02:20    201s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1700.9M
[03/18 22:02:20    201s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:02:20    201s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.022, MEM:1700.9M
[03/18 22:02:20    201s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.110, REAL:0.105, MEM:1700.9M
[03/18 22:02:20    201s] OPERPROF:         Starting CMU at level 5, MEM:1700.9M
[03/18 22:02:20    201s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1700.9M
[03/18 22:02:20    201s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.120, REAL:0.113, MEM:1700.9M
[03/18 22:02:20    201s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1700.9MB).
[03/18 22:02:20    201s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.135, MEM:1700.9M
[03/18 22:02:20    201s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.136, MEM:1700.9M
[03/18 22:02:20    201s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.2
[03/18 22:02:20    201s] OPERPROF:   Starting RefinePlace at level 2, MEM:1700.9M
[03/18 22:02:20    201s] *** Starting refinePlace (0:03:22 mem=1700.9M) ***
[03/18 22:02:20    201s] Total net bbox length = 2.846e+05 (1.363e+05 1.483e+05) (ext = 9.198e+04)
[03/18 22:02:20    201s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:02:20    201s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1700.9M
[03/18 22:02:20    201s] Starting refinePlace ...
[03/18 22:02:20    201s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:02:20    201s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:02:20    202s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1700.9MB) @(0:03:22 - 0:03:22).
[03/18 22:02:20    202s] Move report: preRPlace moves 14087 insts, mean move: 0.60 um, max move: 5.11 um
[03/18 22:02:20    202s] 	Max move on inst (DP_OP_974J1_128_4583_U99): (122.33, 115.42) --> (119.80, 118.00)
[03/18 22:02:20    202s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:02:20    202s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:02:20    202s] Placement tweakage begins.
[03/18 22:02:20    202s] wire length = 2.492e+05
[03/18 22:02:21    203s] wire length = 2.267e+05
[03/18 22:02:21    203s] Placement tweakage ends.
[03/18 22:02:21    203s] Move report: tweak moves 2649 insts, mean move: 2.56 um, max move: 39.40 um
[03/18 22:02:21    203s] 	Max move on inst (FE_OFC535_core_instance_mac_array_instance_q_temp_378): (196.00, 123.40) --> (156.60, 123.40)
[03/18 22:02:21    203s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1700.9MB) @(0:03:22 - 0:03:23).
[03/18 22:02:21    203s] 
[03/18 22:02:21    203s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:02:22    203s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:02:22    203s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1700.9MB) @(0:03:23 - 0:03:24).
[03/18 22:02:22    203s] Move report: Detail placement moves 14087 insts, mean move: 1.04 um, max move: 39.72 um
[03/18 22:02:22    203s] 	Max move on inst (FE_OFC4_n11595): (85.67, 278.79) --> (124.80, 278.20)
[03/18 22:02:22    203s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1700.9MB
[03/18 22:02:22    203s] Statistics of distance of Instance movement in refine placement:
[03/18 22:02:22    203s]   maximum (X+Y) =        39.72 um
[03/18 22:02:22    203s]   inst (FE_OFC4_n11595) with max move: (85.668, 278.791) -> (124.8, 278.2)
[03/18 22:02:22    203s]   mean    (X+Y) =         1.04 um
[03/18 22:02:22    203s] Summary Report:
[03/18 22:02:22    203s] Instances move: 14087 (out of 14087 movable)
[03/18 22:02:22    203s] Instances flipped: 0
[03/18 22:02:22    203s] Mean displacement: 1.04 um
[03/18 22:02:22    203s] Max displacement: 39.72 um (Instance: FE_OFC4_n11595) (85.668, 278.791) -> (124.8, 278.2)
[03/18 22:02:22    203s] 	Length: 9 sites, height: 1 rows, site name: core, cell type: CKBD4
[03/18 22:02:22    203s] Total instances moved : 14087
[03/18 22:02:22    203s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.130, REAL:2.141, MEM:1700.9M
[03/18 22:02:22    203s] Total net bbox length = 2.634e+05 (1.140e+05 1.494e+05) (ext = 9.180e+04)
[03/18 22:02:22    203s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1700.9MB
[03/18 22:02:22    203s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=1700.9MB) @(0:03:22 - 0:03:24).
[03/18 22:02:22    203s] *** Finished refinePlace (0:03:24 mem=1700.9M) ***
[03/18 22:02:22    203s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.2
[03/18 22:02:22    203s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.170, REAL:2.181, MEM:1700.9M
[03/18 22:02:22    203s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1700.9M
[03/18 22:02:22    204s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.030, REAL:0.033, MEM:1700.9M
[03/18 22:02:22    204s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.340, REAL:2.352, MEM:1700.9M
[03/18 22:02:22    204s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1700.9M
[03/18 22:02:22    204s] Starting Early Global Route congestion estimation: mem = 1700.9M
[03/18 22:02:22    204s] (I)       Started Loading and Dumping File ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Reading DB...
[03/18 22:02:22    204s] (I)       Read data from FE... (mem=1700.9M)
[03/18 22:02:22    204s] (I)       Read nodes and places... (mem=1700.9M)
[03/18 22:02:22    204s] (I)       Done Read nodes and places (cpu=0.010s, mem=1700.9M)
[03/18 22:02:22    204s] (I)       Read nets... (mem=1700.9M)
[03/18 22:02:22    204s] (I)       Done Read nets (cpu=0.040s, mem=1700.9M)
[03/18 22:02:22    204s] (I)       Done Read data from FE (cpu=0.050s, mem=1700.9M)
[03/18 22:02:22    204s] (I)       before initializing RouteDB syMemory usage = 1700.9 MB
[03/18 22:02:22    204s] (I)       Honor MSV route constraint: false
[03/18 22:02:22    204s] (I)       Maximum routing layer  : 127
[03/18 22:02:22    204s] (I)       Minimum routing layer  : 2
[03/18 22:02:22    204s] (I)       Supply scale factor H  : 1.00
[03/18 22:02:22    204s] (I)       Supply scale factor V  : 1.00
[03/18 22:02:22    204s] (I)       Tracks used by clock wire: 0
[03/18 22:02:22    204s] (I)       Reverse direction      : 
[03/18 22:02:22    204s] (I)       Honor partition pin guides: true
[03/18 22:02:22    204s] (I)       Route selected nets only: false
[03/18 22:02:22    204s] (I)       Route secondary PG pins: false
[03/18 22:02:22    204s] (I)       Second PG max fanout   : 2147483647
[03/18 22:02:22    204s] (I)       Apply function for special wires: true
[03/18 22:02:22    204s] (I)       Layer by layer blockage reading: true
[03/18 22:02:22    204s] (I)       Offset calculation fix : true
[03/18 22:02:22    204s] (I)       Route stripe layer range: 
[03/18 22:02:22    204s] (I)       Honor partition fences : 
[03/18 22:02:22    204s] (I)       Honor partition pin    : 
[03/18 22:02:22    204s] (I)       Honor partition fences with feedthrough: 
[03/18 22:02:22    204s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:02:22    204s] (I)       Use row-based GCell size
[03/18 22:02:22    204s] (I)       Use row-based GCell align
[03/18 22:02:22    204s] (I)       GCell unit size   : 3600
[03/18 22:02:22    204s] (I)       GCell multiplier  : 1
[03/18 22:02:22    204s] (I)       GCell row height  : 3600
[03/18 22:02:22    204s] (I)       Actual row height : 3600
[03/18 22:02:22    204s] (I)       GCell align ref   : 20000 20000
[03/18 22:02:22    204s] [NR-eGR] Track table information for default rule: 
[03/18 22:02:22    204s] [NR-eGR] M1 has no routable track
[03/18 22:02:22    204s] [NR-eGR] M2 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M3 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M4 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M5 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M6 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M7 has single uniform track structure
[03/18 22:02:22    204s] [NR-eGR] M8 has single uniform track structure
[03/18 22:02:22    204s] (I)       ===========================================================================
[03/18 22:02:22    204s] (I)       == Report All Rule Vias ==
[03/18 22:02:22    204s] (I)       ===========================================================================
[03/18 22:02:22    204s] (I)        Via Rule : (Default)
[03/18 22:02:22    204s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:02:22    204s] (I)       ---------------------------------------------------------------------------
[03/18 22:02:22    204s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:02:22    204s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:02:22    204s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:02:22    204s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:02:22    204s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:02:22    204s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:02:22    204s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:02:22    204s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:02:22    204s] (I)       ===========================================================================
[03/18 22:02:22    204s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] [NR-eGR] Read 20361 PG shapes
[03/18 22:02:22    204s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:02:22    204s] [NR-eGR] #Instance Blockages : 0
[03/18 22:02:22    204s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:02:22    204s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:02:22    204s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:02:22    204s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:02:22    204s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:02:22    204s] (I)       readDataFromPlaceDB
[03/18 22:02:22    204s] (I)       Read net information..
[03/18 22:02:22    204s] [NR-eGR] Read numTotalNets=15867  numIgnoredNets=0
[03/18 22:02:22    204s] (I)       Read testcase time = 0.000 seconds
[03/18 22:02:22    204s] 
[03/18 22:02:22    204s] (I)       early_global_route_priority property id does not exist.
[03/18 22:02:22    204s] (I)       Start initializing grid graph
[03/18 22:02:22    204s] (I)       End initializing grid graph
[03/18 22:02:22    204s] (I)       Model blockages into capacity
[03/18 22:02:22    204s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:02:22    204s] (I)       Started Modeling ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 1 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 2 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 2 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 3 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 4 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 5 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 6 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 7 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Modeling Layer 8 ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:22    204s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       -- layer congestion ratio --
[03/18 22:02:22    204s] (I)       Layer 1 : 0.100000
[03/18 22:02:22    204s] (I)       Layer 2 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 3 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 4 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 5 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 6 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 7 : 0.700000
[03/18 22:02:22    204s] (I)       Layer 8 : 0.700000
[03/18 22:02:22    204s] (I)       ----------------------------
[03/18 22:02:22    204s] (I)       Number of ignored nets = 0
[03/18 22:02:22    204s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:02:22    204s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:02:22    204s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:02:22    204s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:02:22    204s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:02:22    204s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1700.9 MB
[03/18 22:02:22    204s] (I)       Ndr track 0 does not exist
[03/18 22:02:22    204s] (I)       Layer1  viaCost=300.00
[03/18 22:02:22    204s] (I)       Layer2  viaCost=100.00
[03/18 22:02:22    204s] (I)       Layer3  viaCost=100.00
[03/18 22:02:22    204s] (I)       Layer4  viaCost=100.00
[03/18 22:02:22    204s] (I)       Layer5  viaCost=100.00
[03/18 22:02:22    204s] (I)       Layer6  viaCost=200.00
[03/18 22:02:22    204s] (I)       Layer7  viaCost=100.00
[03/18 22:02:22    204s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:02:22    204s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:02:22    204s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:02:22    204s] (I)       Site width          :   400  (dbu)
[03/18 22:02:22    204s] (I)       Row height          :  3600  (dbu)
[03/18 22:02:22    204s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:02:22    204s] (I)       GCell width         :  3600  (dbu)
[03/18 22:02:22    204s] (I)       GCell height        :  3600  (dbu)
[03/18 22:02:22    204s] (I)       Grid                :   222   221     8
[03/18 22:02:22    204s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:02:22    204s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:02:22    204s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:02:22    204s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:02:22    204s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:02:22    204s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:22    204s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:22    204s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:02:22    204s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:02:22    204s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:02:22    204s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:02:22    204s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:02:22    204s] (I)       --------------------------------------------------------
[03/18 22:02:22    204s] 
[03/18 22:02:22    204s] [NR-eGR] ============ Routing rule table ============
[03/18 22:02:22    204s] [NR-eGR] Rule id: 0  Nets: 15867 
[03/18 22:02:22    204s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:02:22    204s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:02:22    204s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:22    204s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:22    204s] [NR-eGR] ========================================
[03/18 22:02:22    204s] [NR-eGR] 
[03/18 22:02:22    204s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:02:22    204s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:02:22    204s] (I)       After initializing earlyGlobalRoute syMemory usage = 1700.9 MB
[03/18 22:02:22    204s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.22 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Global Routing ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       ============= Initialization =============
[03/18 22:02:22    204s] (I)       totalPins=51754  totalGlobalPin=50703 (97.97%)
[03/18 22:02:22    204s] (I)       Started Build MST ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Generate topology with single threads
[03/18 22:02:22    204s] (I)       Finished Build MST ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:02:22    204s] [NR-eGR] Layer group 1: route 15867 net(s) in layer range [2, 8]
[03/18 22:02:22    204s] (I)       ============  Phase 1a Route ============
[03/18 22:02:22    204s] (I)       Started Phase 1a ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Usage: 121705 = (55739 H, 65966 V) = (5.77% H, 5.30% V) = (1.003e+05um H, 1.187e+05um V)
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] (I)       ============  Phase 1b Route ============
[03/18 22:02:22    204s] (I)       Usage: 121705 = (55739 H, 65966 V) = (5.77% H, 5.30% V) = (1.003e+05um H, 1.187e+05um V)
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.190690e+05um
[03/18 22:02:22    204s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:02:22    204s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:02:22    204s] (I)       ============  Phase 1c Route ============
[03/18 22:02:22    204s] (I)       Usage: 121705 = (55739 H, 65966 V) = (5.77% H, 5.30% V) = (1.003e+05um H, 1.187e+05um V)
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] (I)       ============  Phase 1d Route ============
[03/18 22:02:22    204s] (I)       Usage: 121705 = (55739 H, 65966 V) = (5.77% H, 5.30% V) = (1.003e+05um H, 1.187e+05um V)
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] (I)       ============  Phase 1e Route ============
[03/18 22:02:22    204s] (I)       Started Phase 1e ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Usage: 121705 = (55739 H, 65966 V) = (5.77% H, 5.30% V) = (1.003e+05um H, 1.187e+05um V)
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.190690e+05um
[03/18 22:02:22    204s] [NR-eGR] 
[03/18 22:02:22    204s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Running layer assignment with 1 threads
[03/18 22:02:22    204s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       ============  Phase 1l Route ============
[03/18 22:02:22    204s] (I)       
[03/18 22:02:22    204s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:02:22    204s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:02:22    204s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:02:22    204s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:02:22    204s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:02:22    204s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M2  (2)        34( 0.07%)         2( 0.00%)   ( 0.08%) 
[03/18 22:02:22    204s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M4  (4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:22    204s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:02:22    204s] [NR-eGR] Total               34( 0.01%)         2( 0.00%)   ( 0.01%) 
[03/18 22:02:22    204s] [NR-eGR] 
[03/18 22:02:22    204s] (I)       Finished Global Routing ( CPU: 0.19 sec, Real: 0.24 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:02:22    204s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:02:22    204s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:02:22    204s] Early Global Route congestion estimation runtime: 0.47 seconds, mem = 1700.9M
[03/18 22:02:22    204s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.330, REAL:0.474, MEM:1700.9M
[03/18 22:02:22    204s] OPERPROF: Starting HotSpotCal at level 1, MEM:1700.9M
[03/18 22:02:22    204s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:22    204s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:02:22    204s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:22    204s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:02:22    204s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:22    204s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:02:22    204s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:02:22    204s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1700.9M
[03/18 22:02:22    204s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1700.9M
[03/18 22:02:22    204s] Starting Early Global Route wiring: mem = 1700.9M
[03/18 22:02:22    204s] (I)       ============= track Assignment ============
[03/18 22:02:22    204s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Started Greedy Track Assignment ( Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:02:22    204s] (I)       Running track assignment with 1 threads
[03/18 22:02:22    204s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:22    204s] (I)       Run Multi-thread track assignment
[03/18 22:02:22    204s] (I)       Finished Greedy Track Assignment ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1700.86 MB )
[03/18 22:02:23    204s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:02:23    204s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51756
[03/18 22:02:23    204s] [NR-eGR]     M2  (2V) length: 1.088415e+05um, number of vias: 79480
[03/18 22:02:23    204s] [NR-eGR]     M3  (3H) length: 1.028667e+05um, number of vias: 1608
[03/18 22:02:23    204s] [NR-eGR]     M4  (4V) length: 1.305099e+04um, number of vias: 264
[03/18 22:02:23    204s] [NR-eGR]     M5  (5H) length: 2.355600e+03um, number of vias: 144
[03/18 22:02:23    204s] [NR-eGR]     M6  (6V) length: 1.644600e+03um, number of vias: 0
[03/18 22:02:23    204s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:02:23    204s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:02:23    204s] [NR-eGR] Total length: 2.287594e+05um, number of vias: 133252
[03/18 22:02:23    204s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:02:23    204s] [NR-eGR] Total eGR-routed clock nets wire length: 1.497140e+04um 
[03/18 22:02:23    204s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:02:23    204s] Early Global Route wiring runtime: 0.41 seconds, mem = 1679.9M
[03/18 22:02:23    204s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.380, REAL:0.411, MEM:1679.9M
[03/18 22:02:23    204s] 0 delay mode for cte disabled.
[03/18 22:02:23    204s] SKP cleared!
[03/18 22:02:23    204s] 
[03/18 22:02:23    204s] *** Finished incrementalPlace (cpu=0:00:40.7, real=0:00:42.0)***
[03/18 22:02:23    204s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1679.9M
[03/18 22:02:23    204s] All LLGs are deleted
[03/18 22:02:23    204s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1679.9M
[03/18 22:02:23    204s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.005, MEM:1678.2M
[03/18 22:02:23    204s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1678.2M
[03/18 22:02:23    204s] Start to check current routing status for nets...
[03/18 22:02:23    204s] All nets are already routed correctly.
[03/18 22:02:23    204s] End to check current routing status for nets (mem=1678.2M)
[03/18 22:02:23    204s] Extraction called for design 'fullchip' of instances=14087 and nets=16404 using extraction engine 'preRoute' .
[03/18 22:02:23    204s] PreRoute RC Extraction called for design fullchip.
[03/18 22:02:23    204s] RC Extraction called in multi-corner(2) mode.
[03/18 22:02:23    204s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:02:23    204s] RCMode: PreRoute
[03/18 22:02:23    204s]       RC Corner Indexes            0       1   
[03/18 22:02:23    204s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:02:23    204s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:02:23    204s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:02:23    204s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:02:23    204s] Shrink Factor                : 1.00000
[03/18 22:02:23    204s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:02:23    204s] Using capacitance table file ...
[03/18 22:02:23    204s] LayerId::1 widthSet size::4
[03/18 22:02:23    204s] LayerId::2 widthSet size::4
[03/18 22:02:23    204s] LayerId::3 widthSet size::4
[03/18 22:02:23    204s] LayerId::4 widthSet size::4
[03/18 22:02:23    204s] LayerId::5 widthSet size::4
[03/18 22:02:23    204s] LayerId::6 widthSet size::4
[03/18 22:02:23    204s] LayerId::7 widthSet size::4
[03/18 22:02:23    204s] LayerId::8 widthSet size::4
[03/18 22:02:23    204s] Updating RC grid for preRoute extraction ...
[03/18 22:02:23    204s] Initializing multi-corner capacitance tables ... 
[03/18 22:02:23    205s] Initializing multi-corner resistance tables ...
[03/18 22:02:23    205s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.074538 ; aWlH: 0.000000 ; Pmax: 0.810900 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:02:23    205s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1678.223M)
[03/18 22:02:24    206s] Compute RC Scale Done ...
[03/18 22:02:24    206s] **optDesign ... cpu = 0:01:49, real = 0:01:51, mem = 1215.2M, totSessionCpu=0:03:26 **
[03/18 22:02:24    206s] skipped the cell partition in DRV
[03/18 22:02:24    206s] #################################################################################
[03/18 22:02:24    206s] # Design Stage: PreRoute
[03/18 22:02:24    206s] # Design Name: fullchip
[03/18 22:02:24    206s] # Design Mode: 65nm
[03/18 22:02:24    206s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:02:24    206s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:02:24    206s] # Signoff Settings: SI Off 
[03/18 22:02:24    206s] #################################################################################
[03/18 22:02:25    206s] Calculate delays in BcWc mode...
[03/18 22:02:25    206s] Topological Sorting (REAL = 0:00:00.0, MEM = 1632.4M, InitMEM = 1630.2M)
[03/18 22:02:25    206s] Start delay calculation (fullDC) (1 T). (MEM=1632.41)
[03/18 22:02:25    207s] End AAE Lib Interpolated Model. (MEM=1643.93 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:02:28    209s] Total number of fetched objects 15888
[03/18 22:02:28    210s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:02:28    210s] End delay calculation. (MEM=1691.62 CPU=0:00:02.4 REAL=0:00:02.0)
[03/18 22:02:28    210s] End delay calculation (fullDC). (MEM=1691.62 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 22:02:28    210s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1691.6M) ***
[03/18 22:02:29    211s] *** Timing NOT met, worst failing slack is -0.091
[03/18 22:02:29    211s] *** Check timing (0:00:00.0)
[03/18 22:02:29    211s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:02:29    211s] optDesignOneStep: Power Flow
[03/18 22:02:29    211s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:02:29    211s] Begin: GigaOpt Optimization in TNS mode
[03/18 22:02:30    212s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -ftns -integratedAreaOpt -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[03/18 22:02:30    212s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:02:30    212s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:03:32.3/0:04:40.7 (0.8), mem = 1691.6M
[03/18 22:02:30    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.5
[03/18 22:02:30    212s] (I,S,L,T): WC_VIEW: 36.0385, 5.33851, 0.526397, 41.9034
[03/18 22:02:30    212s] PhyDesignGrid: maxLocalDensity 0.95, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:02:30    212s] ### Creating PhyDesignMc. totSessionCpu=0:03:33 mem=1691.6M
[03/18 22:02:30    212s] OPERPROF: Starting DPlace-Init at level 1, MEM:1691.6M
[03/18 22:02:30    212s] z: 2, totalTracks: 1
[03/18 22:02:30    212s] z: 4, totalTracks: 1
[03/18 22:02:30    212s] z: 6, totalTracks: 1
[03/18 22:02:30    212s] z: 8, totalTracks: 1
[03/18 22:02:30    212s] #spOpts: N=65 minPadR=1.1 
[03/18 22:02:30    212s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1691.6M
[03/18 22:02:30    212s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1691.6M
[03/18 22:02:30    212s] Core basic site is core
[03/18 22:02:31    212s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:02:31    212s] SiteArray: use 1,720,320 bytes
[03/18 22:02:31    212s] SiteArray: current memory after site array memory allocation 1693.3M
[03/18 22:02:31    212s] SiteArray: FP blocked sites are writable
[03/18 22:02:31    212s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:02:31    212s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1693.3M
[03/18 22:02:31    212s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:02:31    212s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1693.3M
[03/18 22:02:31    212s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.104, MEM:1693.3M
[03/18 22:02:31    212s] OPERPROF:     Starting CMU at level 3, MEM:1693.3M
[03/18 22:02:31    212s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1693.3M
[03/18 22:02:31    212s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.110, REAL:0.110, MEM:1693.3M
[03/18 22:02:31    212s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1693.3MB).
[03/18 22:02:31    212s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.135, MEM:1693.3M
[03/18 22:02:31    212s] TotalInstCnt at PhyDesignMc Initialization: 14,087
[03/18 22:02:31    212s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:33 mem=1693.3M
[03/18 22:02:31    212s] ### Creating RouteCongInterface, started
[03/18 22:02:31    212s] 
[03/18 22:02:31    212s] Creating Lib Analyzer ...
[03/18 22:02:31    212s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:02:31    212s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:02:31    212s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:02:31    212s] 
[03/18 22:02:32    213s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:34 mem=1693.3M
[03/18 22:02:32    213s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:34 mem=1693.3M
[03/18 22:02:32    213s] Creating Lib Analyzer, finished. 
[03/18 22:02:32    213s] 
[03/18 22:02:32    213s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:02:32    213s] 
[03/18 22:02:32    213s] #optDebug: {0, 1.200}
[03/18 22:02:32    213s] ### Creating RouteCongInterface, finished
[03/18 22:02:32    213s] ### Creating LA Mngr. totSessionCpu=0:03:34 mem=1693.3M
[03/18 22:02:32    213s] ### Creating LA Mngr, finished. totSessionCpu=0:03:34 mem=1693.3M
[03/18 22:02:38    219s] *info: 1 clock net excluded
[03/18 22:02:38    219s] *info: 2 special nets excluded.
[03/18 22:02:38    219s] *info: 506 no-driver nets excluded.
[03/18 22:02:40    221s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14569.1
[03/18 22:02:40    221s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:02:40    222s] ** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -18.958 Density 49.81
[03/18 22:02:40    222s] Optimizer TNS Opt
[03/18 22:02:40    222s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+-------+
|Path Group|   WNS|    TNS|
+----------+------+-------+
|default   |-0.076| -0.185|
|reg2reg   |-0.091|-18.774|
|HEPG      |-0.091|-18.774|
|All Paths |-0.091|-18.958|
+----------+------+-------+

[03/18 22:02:40    222s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1712.3M
[03/18 22:02:40    222s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1712.3M
[03/18 22:02:40    222s] Active Path Group: reg2reg  
[03/18 22:02:40    222s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:02:40    222s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:02:40    222s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:02:40    222s] |  -0.091|   -0.091| -18.774|  -18.958|    49.81%|   0:00:00.0| 1728.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:02:40    222s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:02:41    222s] |  -0.074|   -0.076| -15.844|  -16.028|    49.83%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:02:41    222s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:02:42    223s] |  -0.066|   -0.076| -12.632|  -12.817|    49.83%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:42    223s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:42    223s] |  -0.066|   -0.076| -11.078|  -11.263|    49.83%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:42    223s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:42    223s] |  -0.052|   -0.076| -10.334|  -10.519|    49.84%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:42    223s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:43    224s] |  -0.052|   -0.076|  -8.284|   -8.468|    49.84%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:43    224s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:43    224s] |  -0.052|   -0.076|  -8.183|   -8.367|    49.84%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:43    224s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:44    225s] |  -0.042|   -0.076|  -7.240|   -7.424|    49.85%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:44    225s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:46    226s] |  -0.042|   -0.076|  -6.569|   -6.754|    49.85%|   0:00:02.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:46    226s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:02:47    228s] |  -0.041|   -0.076|  -6.201|   -6.386|    49.86%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:47    228s] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/18 22:02:47    228s] |  -0.041|   -0.076|  -5.814|   -5.999|    49.87%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:47    228s] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/18 22:02:47    228s] |  -0.041|   -0.076|  -5.757|   -5.942|    49.87%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:47    228s] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/18 22:02:48    228s] |  -0.041|   -0.076|  -5.724|   -5.909|    49.87%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:48    228s] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/18 22:02:48    229s] |  -0.041|   -0.076|  -4.736|   -4.921|    49.88%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:02:49    229s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:02:49    229s] |  -0.041|   -0.076|  -4.693|   -4.878|    49.88%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:02:49    229s] |        |         |        |         |          |            |        |          |         | q3_reg_9_/D                                        |
[03/18 22:02:50    230s] |  -0.041|   -0.076|  -4.278|   -4.463|    49.89%|   0:00:01.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:02:50    230s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:02:50    230s] |  -0.041|   -0.076|  -4.266|   -4.451|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:02:50    230s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:02:50    230s] |  -0.041|   -0.076|  -4.265|   -4.450|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:02:50    230s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:02:50    230s] |  -0.041|   -0.076|  -4.223|   -4.408|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_1__fifo_instance_ |
[03/18 22:02:50    230s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:02:50    231s] |  -0.041|   -0.076|  -4.223|   -4.408|    49.89%|   0:00:00.0| 1736.3M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:02:50    231s] |        |         |        |         |          |            |        |          |         | q7_reg_7_/D                                        |
[03/18 22:02:50    231s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:02:50    231s] 
[03/18 22:02:50    231s] *** Finish Core Optimize Step (cpu=0:00:08.9 real=0:00:10.0 mem=1736.3M) ***
[03/18 22:02:50    231s] 
[03/18 22:02:50    231s] *** Finished Optimize Step Cumulative (cpu=0:00:08.9 real=0:00:10.0 mem=1736.3M) ***
[03/18 22:02:50    231s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.076|-0.185|
|reg2reg   |-0.041|-4.223|
|HEPG      |-0.041|-4.223|
|All Paths |-0.076|-4.408|
+----------+------+------+

[03/18 22:02:50    231s] ** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -4.408 Density 49.89
[03/18 22:02:50    231s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.14569.1
[03/18 22:02:50    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.14569.1
[03/18 22:02:51    231s] ** GigaOpt Optimizer WNS Slack -0.076 TNS Slack -4.408 Density 49.89
[03/18 22:02:51    231s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.076|-0.185|
|reg2reg   |-0.041|-4.223|
|HEPG      |-0.041|-4.223|
|All Paths |-0.076|-4.408|
+----------+------+------+

[03/18 22:02:51    231s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:02:51    231s] 0 Ndr or Layer constraints added by optimization 
[03/18 22:02:51    231s] **** End NDR-Layer Usage Statistics ****
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.3 real=0:00:11.0 mem=1736.3M) ***
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14569.1
[03/18 22:02:51    231s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1701.3M
[03/18 22:02:51    231s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1701.3M
[03/18 22:02:51    231s] TotalInstCnt at PhyDesignMc Destruction: 14,102
[03/18 22:02:51    231s] (I,S,L,T): WC_VIEW: 36.1053, 5.36849, 0.529246, 42.003
[03/18 22:02:51    231s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.5
[03/18 22:02:51    231s] *** SetupOpt [finish] : cpu/real = 0:00:19.0/0:00:20.5 (0.9), totSession cpu/real = 0:03:51.3/0:05:01.2 (0.8), mem = 1701.3M
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] =============================================================================================
[03/18 22:02:51    231s]  Step TAT Report for TnsOpt #1
[03/18 22:02:51    231s] =============================================================================================
[03/18 22:02:51    231s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:02:51    231s] ---------------------------------------------------------------------------------------------
[03/18 22:02:51    231s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:02:51    231s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:02:51    231s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   5.9 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:02:51    231s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:02:51    231s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:02:51    231s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.3 % )     0:00:01.3 /  0:00:01.2    1.0
[03/18 22:02:51    231s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:02:51    231s] [ TransformInit          ]      1   0:00:07.9  (  38.7 % )     0:00:07.9 /  0:00:07.9    1.0
[03/18 22:02:51    231s] [ OptSingleIteration     ]     33   0:00:01.2  (   6.0 % )     0:00:09.5 /  0:00:08.5    0.9
[03/18 22:02:51    231s] [ OptGetWeight           ]     33   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.1
[03/18 22:02:51    231s] [ OptEval                ]     33   0:00:05.6  (  27.4 % )     0:00:05.6 /  0:00:05.6    1.0
[03/18 22:02:51    231s] [ OptCommit              ]     33   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:02:51    231s] [ IncrTimingUpdate       ]     26   0:00:00.4  (   2.1 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:02:51    231s] [ PostCommitDelayUpdate  ]     33   0:00:00.2  (   1.1 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:02:51    231s] [ IncrDelayCalc          ]     85   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:02:51    231s] [ SetupOptGetWorkingSet  ]     53   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:02:51    231s] [ SetupOptGetActiveNode  ]     53   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:02:51    231s] [ SetupOptSlackGraph     ]     33   0:00:00.6  (   2.7 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:02:51    231s] [ MISC                   ]          0:00:01.4  (   6.6 % )     0:00:01.4 /  0:00:00.9    0.7
[03/18 22:02:51    231s] ---------------------------------------------------------------------------------------------
[03/18 22:02:51    231s]  TnsOpt #1 TOTAL                    0:00:20.5  ( 100.0 % )     0:00:20.5 /  0:00:19.0    0.9
[03/18 22:02:51    231s] ---------------------------------------------------------------------------------------------
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] End: GigaOpt Optimization in TNS mode
[03/18 22:02:51    231s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1656.3M
[03/18 22:02:51    231s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1656.3M
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] *** Start incrementalPlace ***
[03/18 22:02:51    231s] User Input Parameters:
[03/18 22:02:51    231s] - Congestion Driven    : On
[03/18 22:02:51    231s] - Timing Driven        : On
[03/18 22:02:51    231s] - Area-Violation Based : On
[03/18 22:02:51    231s] - Start Rollback Level : -5
[03/18 22:02:51    231s] - Legalized            : On
[03/18 22:02:51    231s] - Window Based         : Off
[03/18 22:02:51    231s] - eDen incr mode       : Off
[03/18 22:02:51    231s] - Small incr mode      : Off
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] no activity file in design. spp won't run.
[03/18 22:02:51    231s] Collecting buffer chain nets ...
[03/18 22:02:51    231s] No Views given, use default active views for adaptive view pruning
[03/18 22:02:51    231s] SKP will enable view:
[03/18 22:02:51    231s]   WC_VIEW
[03/18 22:02:51    231s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:1656.3M
[03/18 22:02:51    231s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.007, MEM:1656.3M
[03/18 22:02:51    231s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1656.3M
[03/18 22:02:51    231s] Starting Early Global Route congestion estimation: mem = 1656.3M
[03/18 22:02:51    231s] (I)       Started Loading and Dumping File ( Curr Mem: 1656.26 MB )
[03/18 22:02:51    231s] (I)       Reading DB...
[03/18 22:02:51    231s] (I)       Read data from FE... (mem=1656.3M)
[03/18 22:02:51    231s] (I)       Read nodes and places... (mem=1656.3M)
[03/18 22:02:51    231s] (I)       Done Read nodes and places (cpu=0.020s, mem=1658.4M)
[03/18 22:02:51    231s] (I)       Read nets... (mem=1658.4M)
[03/18 22:02:51    231s] (I)       Done Read nets (cpu=0.050s, mem=1660.4M)
[03/18 22:02:51    231s] (I)       Done Read data from FE (cpu=0.070s, mem=1660.4M)
[03/18 22:02:51    231s] (I)       before initializing RouteDB syMemory usage = 1660.4 MB
[03/18 22:02:51    231s] (I)       Honor MSV route constraint: false
[03/18 22:02:51    231s] (I)       Maximum routing layer  : 127
[03/18 22:02:51    231s] (I)       Minimum routing layer  : 2
[03/18 22:02:51    231s] (I)       Supply scale factor H  : 1.00
[03/18 22:02:51    231s] (I)       Supply scale factor V  : 1.00
[03/18 22:02:51    231s] (I)       Tracks used by clock wire: 0
[03/18 22:02:51    231s] (I)       Reverse direction      : 
[03/18 22:02:51    231s] (I)       Honor partition pin guides: true
[03/18 22:02:51    231s] (I)       Route selected nets only: false
[03/18 22:02:51    231s] (I)       Route secondary PG pins: false
[03/18 22:02:51    231s] (I)       Second PG max fanout   : 2147483647
[03/18 22:02:51    231s] (I)       Apply function for special wires: true
[03/18 22:02:51    231s] (I)       Layer by layer blockage reading: true
[03/18 22:02:51    231s] (I)       Offset calculation fix : true
[03/18 22:02:51    231s] (I)       Route stripe layer range: 
[03/18 22:02:51    231s] (I)       Honor partition fences : 
[03/18 22:02:51    231s] (I)       Honor partition pin    : 
[03/18 22:02:51    231s] (I)       Honor partition fences with feedthrough: 
[03/18 22:02:51    231s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:02:51    231s] (I)       Use row-based GCell size
[03/18 22:02:51    231s] (I)       Use row-based GCell align
[03/18 22:02:51    231s] (I)       GCell unit size   : 3600
[03/18 22:02:51    231s] (I)       GCell multiplier  : 1
[03/18 22:02:51    231s] (I)       GCell row height  : 3600
[03/18 22:02:51    231s] (I)       Actual row height : 3600
[03/18 22:02:51    231s] (I)       GCell align ref   : 20000 20000
[03/18 22:02:51    231s] [NR-eGR] Track table information for default rule: 
[03/18 22:02:51    231s] [NR-eGR] M1 has no routable track
[03/18 22:02:51    231s] [NR-eGR] M2 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M3 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M4 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M5 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M6 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M7 has single uniform track structure
[03/18 22:02:51    231s] [NR-eGR] M8 has single uniform track structure
[03/18 22:02:51    231s] (I)       ===========================================================================
[03/18 22:02:51    231s] (I)       == Report All Rule Vias ==
[03/18 22:02:51    231s] (I)       ===========================================================================
[03/18 22:02:51    231s] (I)        Via Rule : (Default)
[03/18 22:02:51    231s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:02:51    231s] (I)       ---------------------------------------------------------------------------
[03/18 22:02:51    231s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:02:51    231s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:02:51    231s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:02:51    231s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:02:51    231s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:02:51    231s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:02:51    231s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:02:51    231s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:02:51    231s] (I)       ===========================================================================
[03/18 22:02:51    231s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1660.39 MB )
[03/18 22:02:51    231s] [NR-eGR] Read 20361 PG shapes
[03/18 22:02:51    231s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1660.39 MB )
[03/18 22:02:51    231s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:02:51    231s] [NR-eGR] #Instance Blockages : 0
[03/18 22:02:51    231s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:02:51    231s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:02:51    231s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:02:51    231s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:02:51    231s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:02:51    231s] (I)       readDataFromPlaceDB
[03/18 22:02:51    231s] (I)       Read net information..
[03/18 22:02:51    231s] [NR-eGR] Read numTotalNets=15882  numIgnoredNets=0
[03/18 22:02:51    231s] (I)       Read testcase time = 0.000 seconds
[03/18 22:02:51    231s] 
[03/18 22:02:51    231s] (I)       early_global_route_priority property id does not exist.
[03/18 22:02:51    231s] (I)       Start initializing grid graph
[03/18 22:02:51    231s] (I)       End initializing grid graph
[03/18 22:02:51    231s] (I)       Model blockages into capacity
[03/18 22:02:51    231s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:02:51    231s] (I)       Started Modeling ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 1 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 2 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 3 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 4 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 5 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 6 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 7 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Started Modeling Layer 8 ( Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:02:51    231s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.04 sec, Curr Mem: 1663.90 MB )
[03/18 22:02:51    231s] (I)       -- layer congestion ratio --
[03/18 22:02:51    231s] (I)       Layer 1 : 0.100000
[03/18 22:02:51    231s] (I)       Layer 2 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 3 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 4 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 5 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 6 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 7 : 0.700000
[03/18 22:02:51    231s] (I)       Layer 8 : 0.700000
[03/18 22:02:51    231s] (I)       ----------------------------
[03/18 22:02:51    231s] (I)       Number of ignored nets = 0
[03/18 22:02:51    231s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:02:51    231s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:02:51    231s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:02:51    231s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:02:51    231s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:02:51    231s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1663.9 MB
[03/18 22:02:51    231s] (I)       Ndr track 0 does not exist
[03/18 22:02:51    231s] (I)       Layer1  viaCost=300.00
[03/18 22:02:51    231s] (I)       Layer2  viaCost=100.00
[03/18 22:02:51    231s] (I)       Layer3  viaCost=100.00
[03/18 22:02:51    231s] (I)       Layer4  viaCost=100.00
[03/18 22:02:51    231s] (I)       Layer5  viaCost=100.00
[03/18 22:02:51    231s] (I)       Layer6  viaCost=200.00
[03/18 22:02:51    231s] (I)       Layer7  viaCost=100.00
[03/18 22:02:51    231s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:02:51    231s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:02:51    231s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:02:51    231s] (I)       Site width          :   400  (dbu)
[03/18 22:02:51    231s] (I)       Row height          :  3600  (dbu)
[03/18 22:02:51    231s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:02:51    231s] (I)       GCell width         :  3600  (dbu)
[03/18 22:02:51    231s] (I)       GCell height        :  3600  (dbu)
[03/18 22:02:51    231s] (I)       Grid                :   222   221     8
[03/18 22:02:51    231s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:02:51    231s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:02:52    231s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:02:52    231s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:02:52    231s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:02:52    231s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:52    231s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:02:52    231s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:02:52    231s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:02:52    231s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:02:52    231s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:02:52    231s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:02:52    231s] (I)       --------------------------------------------------------
[03/18 22:02:52    231s] 
[03/18 22:02:52    231s] [NR-eGR] ============ Routing rule table ============
[03/18 22:02:52    231s] [NR-eGR] Rule id: 0  Nets: 15879 
[03/18 22:02:52    231s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:02:52    231s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:02:52    231s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:52    231s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:02:52    231s] [NR-eGR] ========================================
[03/18 22:02:52    231s] [NR-eGR] 
[03/18 22:02:52    231s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:02:52    231s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:02:52    231s] (I)       After initializing earlyGlobalRoute syMemory usage = 1665.9 MB
[03/18 22:02:52    231s] (I)       Finished Loading and Dumping File ( CPU: 0.16 sec, Real: 0.29 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Started Global Routing ( Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       ============= Initialization =============
[03/18 22:02:52    232s] (I)       totalPins=51785  totalGlobalPin=50702 (97.91%)
[03/18 22:02:52    232s] (I)       Started Build MST ( Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Generate topology with single threads
[03/18 22:02:52    232s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:02:52    232s] [NR-eGR] Layer group 1: route 15879 net(s) in layer range [2, 8]
[03/18 22:02:52    232s] (I)       ============  Phase 1a Route ============
[03/18 22:02:52    232s] (I)       Started Phase 1a ( Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Usage: 121770 = (55893 H, 65877 V) = (5.79% H, 5.30% V) = (1.006e+05um H, 1.186e+05um V)
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] (I)       ============  Phase 1b Route ============
[03/18 22:02:52    232s] (I)       Usage: 121770 = (55893 H, 65877 V) = (5.79% H, 5.30% V) = (1.006e+05um H, 1.186e+05um V)
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.191860e+05um
[03/18 22:02:52    232s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:02:52    232s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:02:52    232s] (I)       ============  Phase 1c Route ============
[03/18 22:02:52    232s] (I)       Usage: 121770 = (55893 H, 65877 V) = (5.79% H, 5.30% V) = (1.006e+05um H, 1.186e+05um V)
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] (I)       ============  Phase 1d Route ============
[03/18 22:02:52    232s] (I)       Usage: 121770 = (55893 H, 65877 V) = (5.79% H, 5.30% V) = (1.006e+05um H, 1.186e+05um V)
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] (I)       ============  Phase 1e Route ============
[03/18 22:02:52    232s] (I)       Started Phase 1e ( Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Usage: 121770 = (55893 H, 65877 V) = (5.79% H, 5.30% V) = (1.006e+05um H, 1.186e+05um V)
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.191860e+05um
[03/18 22:02:52    232s] [NR-eGR] 
[03/18 22:02:52    232s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       Running layer assignment with 1 threads
[03/18 22:02:52    232s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       ============  Phase 1l Route ============
[03/18 22:02:52    232s] (I)       
[03/18 22:02:52    232s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:02:52    232s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:02:52    232s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:02:52    232s] [NR-eGR]       Layer                (1)               (4)    OverCon 
[03/18 22:02:52    232s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:02:52    232s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M2  (2)        34( 0.07%)         2( 0.00%)   ( 0.08%) 
[03/18 22:02:52    232s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:02:52    232s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:02:52    232s] [NR-eGR] Total               35( 0.01%)         2( 0.00%)   ( 0.01%) 
[03/18 22:02:52    232s] [NR-eGR] 
[03/18 22:02:52    232s] (I)       Finished Global Routing ( CPU: 0.17 sec, Real: 0.22 sec, Curr Mem: 1665.87 MB )
[03/18 22:02:52    232s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:02:52    232s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:02:52    232s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:02:52    232s] Early Global Route congestion estimation runtime: 0.53 seconds, mem = 1665.9M
[03/18 22:02:52    232s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.360, REAL:0.531, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF: Starting HotSpotCal at level 1, MEM:1665.9M
[03/18 22:02:52    232s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:52    232s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:02:52    232s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:52    232s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:02:52    232s] [hotspot] +------------+---------------+---------------+
[03/18 22:02:52    232s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:02:52    232s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:02:52    232s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:1665.9M
[03/18 22:02:52    232s] 
[03/18 22:02:52    232s] === incrementalPlace Internal Loop 1 ===
[03/18 22:02:52    232s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[03/18 22:02:52    232s] OPERPROF: Starting IPInitSPData at level 1, MEM:1665.9M
[03/18 22:02:52    232s] z: 2, totalTracks: 1
[03/18 22:02:52    232s] z: 4, totalTracks: 1
[03/18 22:02:52    232s] z: 6, totalTracks: 1
[03/18 22:02:52    232s] z: 8, totalTracks: 1
[03/18 22:02:52    232s] #spOpts: N=65 minPadR=1.1 
[03/18 22:02:52    232s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.126, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:   Starting post-place ADS at level 2, MEM:1665.9M
[03/18 22:02:52    232s] ADSU 0.499 -> 0.499. GS 14.400
[03/18 22:02:52    232s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.040, REAL:0.037, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:   Starting spMPad at level 2, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:     Starting spContextMPad at level 3, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.009, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF:   Starting spInitNetWt at level 2, MEM:1665.9M
[03/18 22:02:52    232s] no activity file in design. spp won't run.
[03/18 22:02:52    232s] [spp] 0
[03/18 22:02:52    232s] [adp] 0:1:1:3
[03/18 22:02:52    232s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.005, MEM:1665.9M
[03/18 22:02:52    232s] SP #FI/SF FL/PI 0/0 14102/0
[03/18 22:02:52    232s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.200, REAL:0.210, MEM:1665.9M
[03/18 22:02:52    232s] PP off. flexM 0
[03/18 22:02:52    232s] OPERPROF: Starting CDPad at level 1, MEM:1665.9M
[03/18 22:02:52    232s] 3DP is on.
[03/18 22:02:52    232s] 3DP OF M2 0.001, M4 0.000. Diff 0
[03/18 22:02:52    232s] design sh 0.041.
[03/18 22:02:52    232s] design sh 0.041.
[03/18 22:02:52    232s] 3DP DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[03/18 22:02:52    232s] design sh 0.041.
[03/18 22:02:52    232s] CDPadU 0.588 -> 0.558. R=0.499, N=14102, GS=1.800
[03/18 22:02:52    232s] OPERPROF: Finished CDPad at level 1, CPU:0.270, REAL:0.276, MEM:1665.9M
[03/18 22:02:52    232s] OPERPROF: Starting InitSKP at level 1, MEM:1665.9M
[03/18 22:02:52    232s] no activity file in design. spp won't run.
[03/18 22:02:53    233s] no activity file in design. spp won't run.
[03/18 22:02:55    234s] *** Finished SKP initialization (cpu=0:00:02.3, real=0:00:03.0)***
[03/18 22:02:55    234s] OPERPROF: Finished InitSKP at level 1, CPU:2.270, REAL:2.271, MEM:1676.6M
[03/18 22:02:55    234s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:02:55    235s] no activity file in design. spp won't run.
[03/18 22:02:55    235s] 
[03/18 22:02:55    235s] AB Est...
[03/18 22:02:55    235s] OPERPROF: Starting npPlace at level 1, MEM:1676.6M
[03/18 22:02:55    235s] OPERPROF: Finished npPlace at level 1, CPU:0.090, REAL:0.084, MEM:1721.7M
[03/18 22:02:55    235s] Iteration  4: Skipped, with CDP Off
[03/18 22:02:55    235s] 
[03/18 22:02:55    235s] AB Est...
[03/18 22:02:55    235s] OPERPROF: Starting npPlace at level 1, MEM:1721.7M
[03/18 22:02:55    235s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.066, MEM:1721.7M
[03/18 22:02:55    235s] Iteration  5: Skipped, with CDP Off
[03/18 22:02:55    235s] 
[03/18 22:02:55    235s] AB Est...
[03/18 22:02:55    235s] OPERPROF: Starting npPlace at level 1, MEM:1721.7M
[03/18 22:02:55    235s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.067, MEM:1721.7M
[03/18 22:02:55    235s] Iteration  6: Skipped, with CDP Off
[03/18 22:02:55    235s] OPERPROF: Starting npPlace at level 1, MEM:1721.7M
[03/18 22:02:55    235s] Legalizing MH Cells... 0 / 0 / 0 (level 5)
[03/18 22:02:55    235s] No instances found in the vector
[03/18 22:02:55    235s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1721.7M, DRC: 0)
[03/18 22:02:55    235s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:02:58    238s] Iteration  7: Total net bbox = 1.409e+05 (6.44e+04 7.64e+04)
[03/18 22:02:58    238s]               Est.  stn bbox = 1.791e+05 (7.99e+04 9.93e+04)
[03/18 22:02:58    238s]               cpu = 0:00:02.8 real = 0:00:03.0 mem = 1724.7M
[03/18 22:02:58    238s] OPERPROF: Finished npPlace at level 1, CPU:2.860, REAL:2.839, MEM:1724.7M
[03/18 22:02:58    238s] no activity file in design. spp won't run.
[03/18 22:02:58    238s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:02:58    238s] no activity file in design. spp won't run.
[03/18 22:02:58    238s] OPERPROF: Starting npPlace at level 1, MEM:1724.7M
[03/18 22:02:58    238s] Legalizing MH Cells... 0 / 0 / 0 (level 6)
[03/18 22:02:58    238s] No instances found in the vector
[03/18 22:02:58    238s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1724.7M, DRC: 0)
[03/18 22:02:58    238s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:03:05    245s] Iteration  8: Total net bbox = 1.592e+05 (7.44e+04 8.48e+04)
[03/18 22:03:05    245s]               Est.  stn bbox = 2.005e+05 (9.16e+04 1.09e+05)
[03/18 22:03:05    245s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 1714.7M
[03/18 22:03:05    245s] OPERPROF: Finished npPlace at level 1, CPU:6.780, REAL:6.708, MEM:1714.7M
[03/18 22:03:05    245s] no activity file in design. spp won't run.
[03/18 22:03:05    245s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:03:05    245s] no activity file in design. spp won't run.
[03/18 22:03:05    245s] OPERPROF: Starting npPlace at level 1, MEM:1714.7M
[03/18 22:03:05    245s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:03:05    245s] No instances found in the vector
[03/18 22:03:05    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1714.7M, DRC: 0)
[03/18 22:03:05    245s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:03:18    258s] Iteration  9: Total net bbox = 1.642e+05 (7.67e+04 8.74e+04)
[03/18 22:03:18    258s]               Est.  stn bbox = 2.056e+05 (9.39e+04 1.12e+05)
[03/18 22:03:18    258s]               cpu = 0:00:12.9 real = 0:00:13.0 mem = 1714.7M
[03/18 22:03:18    258s] OPERPROF: Finished npPlace at level 1, CPU:12.930, REAL:12.873, MEM:1714.7M
[03/18 22:03:18    258s] OPERPROF: Starting npCallHUMEst at level 1, MEM:1714.7M
[03/18 22:03:18    258s] Starting Early Global Route rough congestion estimation: mem = 1714.7M
[03/18 22:03:18    258s] (I)       Started Loading and Dumping File ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Reading DB...
[03/18 22:03:18    258s] (I)       Read data from FE... (mem=1714.7M)
[03/18 22:03:18    258s] (I)       Read nodes and places... (mem=1714.7M)
[03/18 22:03:18    258s] (I)       Done Read nodes and places (cpu=0.020s, mem=1714.7M)
[03/18 22:03:18    258s] (I)       Read nets... (mem=1714.7M)
[03/18 22:03:18    258s] (I)       Done Read nets (cpu=0.050s, mem=1714.7M)
[03/18 22:03:18    258s] (I)       Done Read data from FE (cpu=0.070s, mem=1714.7M)
[03/18 22:03:18    258s] (I)       before initializing RouteDB syMemory usage = 1714.7 MB
[03/18 22:03:18    258s] (I)       Print mode             : 2
[03/18 22:03:18    258s] (I)       Stop if highly congested: false
[03/18 22:03:18    258s] (I)       Honor MSV route constraint: false
[03/18 22:03:18    258s] (I)       Maximum routing layer  : 127
[03/18 22:03:18    258s] (I)       Minimum routing layer  : 2
[03/18 22:03:18    258s] (I)       Supply scale factor H  : 1.00
[03/18 22:03:18    258s] (I)       Supply scale factor V  : 1.00
[03/18 22:03:18    258s] (I)       Tracks used by clock wire: 0
[03/18 22:03:18    258s] (I)       Reverse direction      : 
[03/18 22:03:18    258s] (I)       Honor partition pin guides: true
[03/18 22:03:18    258s] (I)       Route selected nets only: false
[03/18 22:03:18    258s] (I)       Route secondary PG pins: false
[03/18 22:03:18    258s] (I)       Second PG max fanout   : 2147483647
[03/18 22:03:18    258s] (I)       Assign partition pins  : false
[03/18 22:03:18    258s] (I)       Support large GCell    : true
[03/18 22:03:18    258s] (I)       Number of rows per GCell: 2
[03/18 22:03:18    258s] (I)       Max num rows per GCell : 32
[03/18 22:03:18    258s] (I)       Apply function for special wires: true
[03/18 22:03:18    258s] (I)       Layer by layer blockage reading: true
[03/18 22:03:18    258s] (I)       Offset calculation fix : true
[03/18 22:03:18    258s] (I)       Route stripe layer range: 
[03/18 22:03:18    258s] (I)       Honor partition fences : 
[03/18 22:03:18    258s] (I)       Honor partition pin    : 
[03/18 22:03:18    258s] (I)       Honor partition fences with feedthrough: 
[03/18 22:03:18    258s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:03:18    258s] (I)       Use row-based GCell size
[03/18 22:03:18    258s] (I)       Use row-based GCell align
[03/18 22:03:18    258s] (I)       GCell unit size   : 3600
[03/18 22:03:18    258s] (I)       GCell multiplier  : 2
[03/18 22:03:18    258s] (I)       GCell row height  : 3600
[03/18 22:03:18    258s] (I)       Actual row height : 3600
[03/18 22:03:18    258s] (I)       GCell align ref   : 20000 20000
[03/18 22:03:18    258s] [NR-eGR] Track table information for default rule: 
[03/18 22:03:18    258s] [NR-eGR] M1 has no routable track
[03/18 22:03:18    258s] [NR-eGR] M2 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M3 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M4 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M5 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M6 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M7 has single uniform track structure
[03/18 22:03:18    258s] [NR-eGR] M8 has single uniform track structure
[03/18 22:03:18    258s] (I)       ===========================================================================
[03/18 22:03:18    258s] (I)       == Report All Rule Vias ==
[03/18 22:03:18    258s] (I)       ===========================================================================
[03/18 22:03:18    258s] (I)        Via Rule : (Default)
[03/18 22:03:18    258s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:03:18    258s] (I)       ---------------------------------------------------------------------------
[03/18 22:03:18    258s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:03:18    258s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:03:18    258s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:03:18    258s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:03:18    258s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:03:18    258s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:03:18    258s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:03:18    258s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:03:18    258s] (I)       ===========================================================================
[03/18 22:03:18    258s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] [NR-eGR] Read 20361 PG shapes
[03/18 22:03:18    258s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:03:18    258s] [NR-eGR] #Instance Blockages : 0
[03/18 22:03:18    258s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:03:18    258s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:03:18    258s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:03:18    258s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:03:18    258s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:03:18    258s] (I)       readDataFromPlaceDB
[03/18 22:03:18    258s] (I)       Read net information..
[03/18 22:03:18    258s] [NR-eGR] Read numTotalNets=15882  numIgnoredNets=0
[03/18 22:03:18    258s] (I)       Read testcase time = 0.000 seconds
[03/18 22:03:18    258s] 
[03/18 22:03:18    258s] (I)       early_global_route_priority property id does not exist.
[03/18 22:03:18    258s] (I)       Start initializing grid graph
[03/18 22:03:18    258s] (I)       End initializing grid graph
[03/18 22:03:18    258s] (I)       Model blockages into capacity
[03/18 22:03:18    258s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:03:18    258s] (I)       Started Modeling ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 1 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 2 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 3 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 4 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 4 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 5 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 5 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 6 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 7 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Modeling Layer 8 ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:03:18    258s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Finished Modeling ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       -- layer congestion ratio --
[03/18 22:03:18    258s] (I)       Layer 1 : 0.100000
[03/18 22:03:18    258s] (I)       Layer 2 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 3 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 4 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 5 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 6 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 7 : 0.700000
[03/18 22:03:18    258s] (I)       Layer 8 : 0.700000
[03/18 22:03:18    258s] (I)       ----------------------------
[03/18 22:03:18    258s] (I)       Number of ignored nets = 0
[03/18 22:03:18    258s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:03:18    258s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:03:18    258s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:03:18    258s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:03:18    258s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:03:18    258s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1714.7 MB
[03/18 22:03:18    258s] (I)       Ndr track 0 does not exist
[03/18 22:03:18    258s] (I)       Layer1  viaCost=300.00
[03/18 22:03:18    258s] (I)       Layer2  viaCost=100.00
[03/18 22:03:18    258s] (I)       Layer3  viaCost=100.00
[03/18 22:03:18    258s] (I)       Layer4  viaCost=100.00
[03/18 22:03:18    258s] (I)       Layer5  viaCost=100.00
[03/18 22:03:18    258s] (I)       Layer6  viaCost=200.00
[03/18 22:03:18    258s] (I)       Layer7  viaCost=100.00
[03/18 22:03:18    258s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:03:18    258s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:03:18    258s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:03:18    258s] (I)       Site width          :   400  (dbu)
[03/18 22:03:18    258s] (I)       Row height          :  3600  (dbu)
[03/18 22:03:18    258s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:03:18    258s] (I)       GCell width         :  7200  (dbu)
[03/18 22:03:18    258s] (I)       GCell height        :  7200  (dbu)
[03/18 22:03:18    258s] (I)       Grid                :   111   111     8
[03/18 22:03:18    258s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:03:18    258s] (I)       Vertical capacity   :     0  7200     0  7200     0  7200     0  7200
[03/18 22:03:18    258s] (I)       Horizontal capacity :     0     0  7200     0  7200     0  7200     0
[03/18 22:03:18    258s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:03:18    258s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:03:18    258s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:03:18    258s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:03:18    258s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:03:18    258s] (I)       Num tracks per GCell: 20.00 18.00 18.00 18.00 18.00 18.00  4.50  4.50
[03/18 22:03:18    258s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:03:18    258s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:03:18    258s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:03:18    258s] (I)       --------------------------------------------------------
[03/18 22:03:18    258s] 
[03/18 22:03:18    258s] [NR-eGR] ============ Routing rule table ============
[03/18 22:03:18    258s] [NR-eGR] Rule id: 0  Nets: 15882 
[03/18 22:03:18    258s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:03:18    258s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:03:18    258s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:03:18    258s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:03:18    258s] [NR-eGR] ========================================
[03/18 22:03:18    258s] [NR-eGR] 
[03/18 22:03:18    258s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer2 : = 56375 / 221556 (25.45%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer3 : = 21748 / 220779 (9.85%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer4 : = 63315 / 221556 (28.58%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer5 : = 0 / 220779 (0.00%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer6 : = 0 / 221556 (0.00%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer7 : = 0 / 55167 (0.00%)
[03/18 22:03:18    258s] (I)       blocked tracks on layer8 : = 0 / 55389 (0.00%)
[03/18 22:03:18    258s] (I)       After initializing earlyGlobalRoute syMemory usage = 1714.7 MB
[03/18 22:03:18    258s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.24 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       ============= Initialization =============
[03/18 22:03:18    258s] (I)       numLocalWires=14011  numGlobalNetBranches=4445  numLocalNetBranches=2603
[03/18 22:03:18    258s] (I)       totalPins=51791  totalGlobalPin=42300 (81.67%)
[03/18 22:03:18    258s] (I)       Started Build MST ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Generate topology with single threads
[03/18 22:03:18    258s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       total 2D Cap : 1109541 = (479909 H, 629632 V)
[03/18 22:03:18    258s] (I)       ============  Phase 1a Route ============
[03/18 22:03:18    258s] (I)       Started Phase 1a ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Finished Phase 1a ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Started Pattern Routing Avoiding Blockages ( Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Pattern Routing Avoiding Blockages : #blocked segments: 0
[03/18 22:03:18    258s] (I)       Finished Pattern Routing Avoiding Blockages ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1714.75 MB )
[03/18 22:03:18    258s] (I)       Usage: 63932 = (33008 H, 30924 V) = (6.88% H, 4.91% V) = (1.188e+05um H, 1.113e+05um V)
[03/18 22:03:18    258s] (I)       
[03/18 22:03:18    258s] (I)       ============  Phase 1b Route ============
[03/18 22:03:18    258s] (I)       Usage: 63932 = (33008 H, 30924 V) = (6.88% H, 4.91% V) = (1.188e+05um H, 1.113e+05um V)
[03/18 22:03:18    258s] (I)       
[03/18 22:03:18    258s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[03/18 22:03:18    258s] 
[03/18 22:03:18    258s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:03:18    258s] Finished Early Global Route rough congestion estimation: mem = 1714.7M
[03/18 22:03:18    258s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.308, MEM:1714.7M
[03/18 22:03:18    258s] earlyGlobalRoute rough estimation gcell size 2 row height
[03/18 22:03:18    258s] OPERPROF: Starting CDPad at level 1, MEM:1714.7M
[03/18 22:03:18    258s] CDPadU 0.557 -> 0.558. R=0.499, N=14102, GS=3.600
[03/18 22:03:18    258s] OPERPROF: Finished CDPad at level 1, CPU:0.120, REAL:0.113, MEM:1714.7M
[03/18 22:03:18    258s] no activity file in design. spp won't run.
[03/18 22:03:18    258s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:03:19    258s] no activity file in design. spp won't run.
[03/18 22:03:19    259s] OPERPROF: Starting npPlace at level 1, MEM:1714.7M
[03/18 22:03:19    259s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:03:19    259s] No instances found in the vector
[03/18 22:03:19    259s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1714.7M, DRC: 0)
[03/18 22:03:19    259s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:03:19    259s] OPERPROF: Finished npPlace at level 1, CPU:0.560, REAL:0.554, MEM:1710.7M
[03/18 22:03:19    259s] no activity file in design. spp won't run.
[03/18 22:03:19    259s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:03:19    259s] no activity file in design. spp won't run.
[03/18 22:03:19    259s] OPERPROF: Starting npPlace at level 1, MEM:1710.7M
[03/18 22:03:19    259s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:03:19    259s] No instances found in the vector
[03/18 22:03:19    259s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1710.7M, DRC: 0)
[03/18 22:03:19    259s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:03:24    264s] Iteration 10: Total net bbox = 1.750e+05 (8.17e+04 9.32e+04)
[03/18 22:03:24    264s]               Est.  stn bbox = 2.161e+05 (9.87e+04 1.17e+05)
[03/18 22:03:24    264s]               cpu = 0:00:04.6 real = 0:00:05.0 mem = 1710.7M
[03/18 22:03:24    264s] OPERPROF: Finished npPlace at level 1, CPU:4.630, REAL:4.606, MEM:1710.7M
[03/18 22:03:24    264s] no activity file in design. spp won't run.
[03/18 22:03:24    264s] NP #FI/FS/SF FL/PI: 0/0/0 14102/0
[03/18 22:03:24    264s] no activity file in design. spp won't run.
[03/18 22:03:24    264s] OPERPROF: Starting npPlace at level 1, MEM:1710.7M
[03/18 22:03:24    264s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:03:24    264s] No instances found in the vector
[03/18 22:03:24    264s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1710.7M, DRC: 0)
[03/18 22:03:24    264s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:03:28    268s] Iteration 11: Total net bbox = 1.755e+05 (8.19e+04 9.36e+04)
[03/18 22:03:28    268s]               Est.  stn bbox = 2.163e+05 (9.87e+04 1.18e+05)
[03/18 22:03:28    268s]               cpu = 0:00:03.7 real = 0:00:04.0 mem = 1713.9M
[03/18 22:03:28    268s] OPERPROF: Finished npPlace at level 1, CPU:3.770, REAL:3.763, MEM:1713.9M
[03/18 22:03:28    268s] Move report: Timing Driven Placement moves 14102 insts, mean move: 5.18 um, max move: 69.24 um
[03/18 22:03:28    268s] 	Max move on inst (FE_OCPC939_core_instance_array_out_95): (15.40, 161.20) --> (17.49, 228.35)
[03/18 22:03:28    268s] no activity file in design. spp won't run.
[03/18 22:03:28    268s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.006, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.022, MEM:1712.3M
[03/18 22:03:28    268s] 
[03/18 22:03:28    268s] Finished Incremental Placement (cpu=0:00:36.3, real=0:00:36.0, mem=1712.3M)
[03/18 22:03:28    268s] CongRepair sets shifter mode to gplace
[03/18 22:03:28    268s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1712.3M
[03/18 22:03:28    268s] z: 2, totalTracks: 1
[03/18 22:03:28    268s] z: 4, totalTracks: 1
[03/18 22:03:28    268s] z: 6, totalTracks: 1
[03/18 22:03:28    268s] z: 8, totalTracks: 1
[03/18 22:03:28    268s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:03:28    268s] All LLGs are deleted
[03/18 22:03:28    268s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.002, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1712.3M
[03/18 22:03:28    268s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:1712.3M
[03/18 22:03:28    268s] Core basic site is core
[03/18 22:03:28    268s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:03:28    268s] SiteArray: use 1,720,320 bytes
[03/18 22:03:28    268s] SiteArray: current memory after site array memory allocation 1713.9M
[03/18 22:03:28    268s] SiteArray: FP blocked sites are writable
[03/18 22:03:28    268s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:03:28    268s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:1713.9M
[03/18 22:03:28    268s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:03:28    268s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.020, REAL:0.022, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.100, REAL:0.109, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:         Starting CMU at level 5, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.110, REAL:0.117, MEM:1713.9M
[03/18 22:03:28    268s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1713.9MB).
[03/18 22:03:28    268s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.140, REAL:0.144, MEM:1713.9M
[03/18 22:03:28    268s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.140, REAL:0.145, MEM:1713.9M
[03/18 22:03:28    268s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.3
[03/18 22:03:28    268s] OPERPROF:   Starting RefinePlace at level 2, MEM:1713.9M
[03/18 22:03:28    268s] *** Starting refinePlace (0:04:29 mem=1713.9M) ***
[03/18 22:03:28    268s] Total net bbox length = 2.845e+05 (1.363e+05 1.481e+05) (ext = 9.235e+04)
[03/18 22:03:28    268s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:03:28    268s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1713.9M
[03/18 22:03:28    268s] Starting refinePlace ...
[03/18 22:03:28    268s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:03:28    268s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:03:29    268s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:01.0, mem=1713.9MB) @(0:04:29 - 0:04:29).
[03/18 22:03:29    268s] Move report: preRPlace moves 14102 insts, mean move: 0.60 um, max move: 5.19 um
[03/18 22:03:29    268s] 	Max move on inst (U12268): (168.70, 124.51) --> (166.00, 127.00)
[03/18 22:03:29    268s] 	Length: 46 sites, height: 1 rows, site name: core, cell type: CMPE42D1
[03/18 22:03:29    268s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:03:29    268s] Placement tweakage begins.
[03/18 22:03:29    269s] wire length = 2.481e+05
[03/18 22:03:30    270s] wire length = 2.255e+05
[03/18 22:03:30    270s] Placement tweakage ends.
[03/18 22:03:30    270s] Move report: tweak moves 2471 insts, mean move: 2.52 um, max move: 23.80 um
[03/18 22:03:30    270s] 	Max move on inst (FE_OFC664_core_instance_mac_array_instance_q_temp_330): (180.80, 139.60) --> (157.00, 139.60)
[03/18 22:03:30    270s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=1713.9MB) @(0:04:29 - 0:04:30).
[03/18 22:03:30    270s] 
[03/18 22:03:30    270s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:03:30    270s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:03:30    270s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:00.0, mem=1713.9MB) @(0:04:30 - 0:04:31).
[03/18 22:03:30    270s] Move report: Detail placement moves 14102 insts, mean move: 1.00 um, max move: 23.99 um
[03/18 22:03:30    270s] 	Max move on inst (FE_OFC664_core_instance_mac_array_instance_q_temp_330): (180.76, 139.38) --> (157.00, 139.60)
[03/18 22:03:30    270s] 	Runtime: CPU: 0:00:02.1 REAL: 0:00:02.0 MEM: 1713.9MB
[03/18 22:03:30    270s] Statistics of distance of Instance movement in refine placement:
[03/18 22:03:30    270s]   maximum (X+Y) =        23.99 um
[03/18 22:03:30    270s]   inst (FE_OFC664_core_instance_mac_array_instance_q_temp_330) with max move: (180.761, 139.375) -> (157, 139.6)
[03/18 22:03:30    270s]   mean    (X+Y) =         1.00 um
[03/18 22:03:30    270s] Summary Report:
[03/18 22:03:30    270s] Instances move: 14102 (out of 14102 movable)
[03/18 22:03:30    270s] Instances flipped: 0
[03/18 22:03:30    270s] Mean displacement: 1.00 um
[03/18 22:03:30    270s] Max displacement: 23.99 um (Instance: FE_OFC664_core_instance_mac_array_instance_q_temp_330) (180.761, 139.375) -> (157, 139.6)
[03/18 22:03:30    270s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/18 22:03:30    270s] Total instances moved : 14102
[03/18 22:03:30    270s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.140, REAL:2.147, MEM:1713.9M
[03/18 22:03:30    270s] Total net bbox length = 2.626e+05 (1.137e+05 1.489e+05) (ext = 9.218e+04)
[03/18 22:03:30    270s] Runtime: CPU: 0:00:02.2 REAL: 0:00:02.0 MEM: 1713.9MB
[03/18 22:03:30    270s] [CPU] RefinePlace/total (cpu=0:00:02.2, real=0:00:02.0, mem=1713.9MB) @(0:04:29 - 0:04:31).
[03/18 22:03:30    270s] *** Finished refinePlace (0:04:31 mem=1713.9M) ***
[03/18 22:03:30    270s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.3
[03/18 22:03:30    270s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.180, REAL:2.191, MEM:1713.9M
[03/18 22:03:30    270s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1713.9M
[03/18 22:03:30    270s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.040, REAL:0.040, MEM:1713.9M
[03/18 22:03:30    270s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.360, REAL:2.378, MEM:1713.9M
[03/18 22:03:30    270s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:1713.9M
[03/18 22:03:30    270s] Starting Early Global Route congestion estimation: mem = 1713.9M
[03/18 22:03:30    270s] (I)       Started Loading and Dumping File ( Curr Mem: 1713.93 MB )
[03/18 22:03:30    270s] (I)       Reading DB...
[03/18 22:03:30    270s] (I)       Read data from FE... (mem=1713.9M)
[03/18 22:03:30    270s] (I)       Read nodes and places... (mem=1713.9M)
[03/18 22:03:30    270s] (I)       Done Read nodes and places (cpu=0.010s, mem=1713.9M)
[03/18 22:03:30    270s] (I)       Read nets... (mem=1713.9M)
[03/18 22:03:31    270s] (I)       Done Read nets (cpu=0.040s, mem=1713.9M)
[03/18 22:03:31    270s] (I)       Done Read data from FE (cpu=0.050s, mem=1713.9M)
[03/18 22:03:31    270s] (I)       before initializing RouteDB syMemory usage = 1713.9 MB
[03/18 22:03:31    270s] (I)       Honor MSV route constraint: false
[03/18 22:03:31    270s] (I)       Maximum routing layer  : 127
[03/18 22:03:31    270s] (I)       Minimum routing layer  : 2
[03/18 22:03:31    270s] (I)       Supply scale factor H  : 1.00
[03/18 22:03:31    270s] (I)       Supply scale factor V  : 1.00
[03/18 22:03:31    270s] (I)       Tracks used by clock wire: 0
[03/18 22:03:31    270s] (I)       Reverse direction      : 
[03/18 22:03:31    270s] (I)       Honor partition pin guides: true
[03/18 22:03:31    270s] (I)       Route selected nets only: false
[03/18 22:03:31    270s] (I)       Route secondary PG pins: false
[03/18 22:03:31    270s] (I)       Second PG max fanout   : 2147483647
[03/18 22:03:31    270s] (I)       Apply function for special wires: true
[03/18 22:03:31    270s] (I)       Layer by layer blockage reading: true
[03/18 22:03:31    270s] (I)       Offset calculation fix : true
[03/18 22:03:31    270s] (I)       Route stripe layer range: 
[03/18 22:03:31    270s] (I)       Honor partition fences : 
[03/18 22:03:31    270s] (I)       Honor partition pin    : 
[03/18 22:03:31    270s] (I)       Honor partition fences with feedthrough: 
[03/18 22:03:31    270s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:03:31    270s] (I)       Use row-based GCell size
[03/18 22:03:31    270s] (I)       Use row-based GCell align
[03/18 22:03:31    270s] (I)       GCell unit size   : 3600
[03/18 22:03:31    270s] (I)       GCell multiplier  : 1
[03/18 22:03:31    270s] (I)       GCell row height  : 3600
[03/18 22:03:31    270s] (I)       Actual row height : 3600
[03/18 22:03:31    270s] (I)       GCell align ref   : 20000 20000
[03/18 22:03:31    270s] [NR-eGR] Track table information for default rule: 
[03/18 22:03:31    270s] [NR-eGR] M1 has no routable track
[03/18 22:03:31    270s] [NR-eGR] M2 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M3 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M4 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M5 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M6 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M7 has single uniform track structure
[03/18 22:03:31    270s] [NR-eGR] M8 has single uniform track structure
[03/18 22:03:31    270s] (I)       ===========================================================================
[03/18 22:03:31    270s] (I)       == Report All Rule Vias ==
[03/18 22:03:31    270s] (I)       ===========================================================================
[03/18 22:03:31    270s] (I)        Via Rule : (Default)
[03/18 22:03:31    270s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:03:31    270s] (I)       ---------------------------------------------------------------------------
[03/18 22:03:31    270s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:03:31    270s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:03:31    270s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:03:31    270s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:03:31    270s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:03:31    270s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:03:31    270s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:03:31    270s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:03:31    270s] (I)       ===========================================================================
[03/18 22:03:31    270s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] [NR-eGR] Read 20361 PG shapes
[03/18 22:03:31    270s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:03:31    270s] [NR-eGR] #Instance Blockages : 0
[03/18 22:03:31    270s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:03:31    270s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:03:31    270s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:03:31    270s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:03:31    270s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:03:31    270s] (I)       readDataFromPlaceDB
[03/18 22:03:31    270s] (I)       Read net information..
[03/18 22:03:31    270s] [NR-eGR] Read numTotalNets=15882  numIgnoredNets=0
[03/18 22:03:31    270s] (I)       Read testcase time = 0.000 seconds
[03/18 22:03:31    270s] 
[03/18 22:03:31    270s] (I)       early_global_route_priority property id does not exist.
[03/18 22:03:31    270s] (I)       Start initializing grid graph
[03/18 22:03:31    270s] (I)       End initializing grid graph
[03/18 22:03:31    270s] (I)       Model blockages into capacity
[03/18 22:03:31    270s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:03:31    270s] (I)       Started Modeling ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 1 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 2 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:03:31    270s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 3 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:03:31    270s] (I)       Finished Modeling Layer 3 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 4 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:03:31    270s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 5 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:03:31    270s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    270s] (I)       Started Modeling Layer 6 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:03:31    271s] (I)       Finished Modeling Layer 6 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Started Modeling Layer 7 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:03:31    271s] (I)       Finished Modeling Layer 7 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Started Modeling Layer 8 ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:03:31    271s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Finished Modeling ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       -- layer congestion ratio --
[03/18 22:03:31    271s] (I)       Layer 1 : 0.100000
[03/18 22:03:31    271s] (I)       Layer 2 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 3 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 4 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 5 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 6 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 7 : 0.700000
[03/18 22:03:31    271s] (I)       Layer 8 : 0.700000
[03/18 22:03:31    271s] (I)       ----------------------------
[03/18 22:03:31    271s] (I)       Number of ignored nets = 0
[03/18 22:03:31    271s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:03:31    271s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:03:31    271s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:03:31    271s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:03:31    271s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:03:31    271s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1713.9 MB
[03/18 22:03:31    271s] (I)       Ndr track 0 does not exist
[03/18 22:03:31    271s] (I)       Layer1  viaCost=300.00
[03/18 22:03:31    271s] (I)       Layer2  viaCost=100.00
[03/18 22:03:31    271s] (I)       Layer3  viaCost=100.00
[03/18 22:03:31    271s] (I)       Layer4  viaCost=100.00
[03/18 22:03:31    271s] (I)       Layer5  viaCost=100.00
[03/18 22:03:31    271s] (I)       Layer6  viaCost=200.00
[03/18 22:03:31    271s] (I)       Layer7  viaCost=100.00
[03/18 22:03:31    271s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:03:31    271s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:03:31    271s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:03:31    271s] (I)       Site width          :   400  (dbu)
[03/18 22:03:31    271s] (I)       Row height          :  3600  (dbu)
[03/18 22:03:31    271s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:03:31    271s] (I)       GCell width         :  3600  (dbu)
[03/18 22:03:31    271s] (I)       GCell height        :  3600  (dbu)
[03/18 22:03:31    271s] (I)       Grid                :   222   221     8
[03/18 22:03:31    271s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:03:31    271s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:03:31    271s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:03:31    271s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:03:31    271s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:03:31    271s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:03:31    271s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:03:31    271s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:03:31    271s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:03:31    271s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:03:31    271s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:03:31    271s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:03:31    271s] (I)       --------------------------------------------------------
[03/18 22:03:31    271s] 
[03/18 22:03:31    271s] [NR-eGR] ============ Routing rule table ============
[03/18 22:03:31    271s] [NR-eGR] Rule id: 0  Nets: 15882 
[03/18 22:03:31    271s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:03:31    271s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:03:31    271s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:03:31    271s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:03:31    271s] [NR-eGR] ========================================
[03/18 22:03:31    271s] [NR-eGR] 
[03/18 22:03:31    271s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:03:31    271s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:03:31    271s] (I)       After initializing earlyGlobalRoute syMemory usage = 1713.9 MB
[03/18 22:03:31    271s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.23 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Started Global Routing ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       ============= Initialization =============
[03/18 22:03:31    271s] (I)       totalPins=51791  totalGlobalPin=50638 (97.77%)
[03/18 22:03:31    271s] (I)       Started Build MST ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Generate topology with single threads
[03/18 22:03:31    271s] (I)       Finished Build MST ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:03:31    271s] [NR-eGR] Layer group 1: route 15882 net(s) in layer range [2, 8]
[03/18 22:03:31    271s] (I)       ============  Phase 1a Route ============
[03/18 22:03:31    271s] (I)       Started Phase 1a ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Usage: 121149 = (55189 H, 65960 V) = (5.71% H, 5.30% V) = (9.934e+04um H, 1.187e+05um V)
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] (I)       ============  Phase 1b Route ============
[03/18 22:03:31    271s] (I)       Usage: 121149 = (55189 H, 65960 V) = (5.71% H, 5.30% V) = (9.934e+04um H, 1.187e+05um V)
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.180682e+05um
[03/18 22:03:31    271s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:03:31    271s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:03:31    271s] (I)       ============  Phase 1c Route ============
[03/18 22:03:31    271s] (I)       Usage: 121149 = (55189 H, 65960 V) = (5.71% H, 5.30% V) = (9.934e+04um H, 1.187e+05um V)
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] (I)       ============  Phase 1d Route ============
[03/18 22:03:31    271s] (I)       Usage: 121149 = (55189 H, 65960 V) = (5.71% H, 5.30% V) = (9.934e+04um H, 1.187e+05um V)
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] (I)       ============  Phase 1e Route ============
[03/18 22:03:31    271s] (I)       Started Phase 1e ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Usage: 121149 = (55189 H, 65960 V) = (5.71% H, 5.30% V) = (9.934e+04um H, 1.187e+05um V)
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.180682e+05um
[03/18 22:03:31    271s] [NR-eGR] 
[03/18 22:03:31    271s] (I)       Current Phase 1l[Initialization] ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Running layer assignment with 1 threads
[03/18 22:03:31    271s] (I)       Finished Phase 1l ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       ============  Phase 1l Route ============
[03/18 22:03:31    271s] (I)       
[03/18 22:03:31    271s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:03:31    271s] [NR-eGR]                        OverCon            
[03/18 22:03:31    271s] [NR-eGR]                         #Gcell     %Gcell
[03/18 22:03:31    271s] [NR-eGR]       Layer                (2)    OverCon 
[03/18 22:03:31    271s] [NR-eGR] ----------------------------------------------
[03/18 22:03:31    271s] [NR-eGR]      M1  (1)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M2  (2)        30( 0.06%)   ( 0.06%) 
[03/18 22:03:31    271s] [NR-eGR]      M3  (3)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M4  (4)         2( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M5  (5)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M6  (6)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M7  (7)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR]      M8  (8)         0( 0.00%)   ( 0.00%) 
[03/18 22:03:31    271s] [NR-eGR] ----------------------------------------------
[03/18 22:03:31    271s] [NR-eGR] Total               32( 0.01%)   ( 0.01%) 
[03/18 22:03:31    271s] [NR-eGR] 
[03/18 22:03:31    271s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.19 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:03:31    271s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:03:31    271s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:03:31    271s] Early Global Route congestion estimation runtime: 0.44 seconds, mem = 1713.9M
[03/18 22:03:31    271s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.290, REAL:0.439, MEM:1713.9M
[03/18 22:03:31    271s] OPERPROF: Starting HotSpotCal at level 1, MEM:1713.9M
[03/18 22:03:31    271s] [hotspot] +------------+---------------+---------------+
[03/18 22:03:31    271s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:03:31    271s] [hotspot] +------------+---------------+---------------+
[03/18 22:03:31    271s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:03:31    271s] [hotspot] +------------+---------------+---------------+
[03/18 22:03:31    271s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:03:31    271s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:03:31    271s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.020, REAL:0.004, MEM:1713.9M
[03/18 22:03:31    271s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:1713.9M
[03/18 22:03:31    271s] Starting Early Global Route wiring: mem = 1713.9M
[03/18 22:03:31    271s] (I)       ============= track Assignment ============
[03/18 22:03:31    271s] (I)       Started Extract Global 3D Wires ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Finished Extract Global 3D Wires ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Started Greedy Track Assignment ( Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer9, numCutBoxes=0)
[03/18 22:03:31    271s] (I)       Running track assignment with 1 threads
[03/18 22:03:31    271s] (I)       Current Greedy Track Assignment[Initialization] ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] (I)       Run Multi-thread track assignment
[03/18 22:03:31    271s] (I)       Finished Greedy Track Assignment ( CPU: 0.20 sec, Real: 0.21 sec, Curr Mem: 1713.93 MB )
[03/18 22:03:31    271s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:03:31    271s] [NR-eGR]     M1  (1F) length: 0.000000e+00um, number of vias: 51793
[03/18 22:03:31    271s] [NR-eGR]     M2  (2V) length: 1.094156e+05um, number of vias: 79073
[03/18 22:03:31    271s] [NR-eGR]     M3  (3H) length: 1.020417e+05um, number of vias: 1466
[03/18 22:03:31    271s] [NR-eGR]     M4  (4V) length: 1.258370e+04um, number of vias: 237
[03/18 22:03:31    271s] [NR-eGR]     M5  (5H) length: 1.926400e+03um, number of vias: 126
[03/18 22:03:31    271s] [NR-eGR]     M6  (6V) length: 1.412400e+03um, number of vias: 0
[03/18 22:03:31    271s] [NR-eGR]     M7  (7H) length: 0.000000e+00um, number of vias: 0
[03/18 22:03:31    271s] [NR-eGR]     M8  (8V) length: 0.000000e+00um, number of vias: 0
[03/18 22:03:31    271s] [NR-eGR] Total length: 2.273798e+05um, number of vias: 132695
[03/18 22:03:31    271s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:03:31    271s] [NR-eGR] Total eGR-routed clock nets wire length: 1.494580e+04um 
[03/18 22:03:31    271s] [NR-eGR] --------------------------------------------------------------------------
[03/18 22:03:31    271s] Early Global Route wiring runtime: 0.38 seconds, mem = 1702.9M
[03/18 22:03:31    271s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.370, REAL:0.381, MEM:1702.9M
[03/18 22:03:31    271s] 0 delay mode for cte disabled.
[03/18 22:03:31    271s] SKP cleared!
[03/18 22:03:31    271s] 
[03/18 22:03:31    271s] *** Finished incrementalPlace (cpu=0:00:39.9, real=0:00:40.0)***
[03/18 22:03:31    271s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1702.9M
[03/18 22:03:31    271s] All LLGs are deleted
[03/18 22:03:31    271s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1702.9M
[03/18 22:03:31    271s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.004, MEM:1701.3M
[03/18 22:03:31    271s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.005, MEM:1701.3M
[03/18 22:03:31    271s] Start to check current routing status for nets...
[03/18 22:03:32    271s] All nets are already routed correctly.
[03/18 22:03:32    271s] End to check current routing status for nets (mem=1701.3M)
[03/18 22:03:32    271s] Extraction called for design 'fullchip' of instances=14102 and nets=16419 using extraction engine 'preRoute' .
[03/18 22:03:32    271s] PreRoute RC Extraction called for design fullchip.
[03/18 22:03:32    271s] RC Extraction called in multi-corner(2) mode.
[03/18 22:03:32    271s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:03:32    271s] RCMode: PreRoute
[03/18 22:03:32    271s]       RC Corner Indexes            0       1   
[03/18 22:03:32    271s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:03:32    271s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:03:32    271s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:03:32    271s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:03:32    271s] Shrink Factor                : 1.00000
[03/18 22:03:32    271s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:03:32    271s] Using capacitance table file ...
[03/18 22:03:32    271s] LayerId::1 widthSet size::4
[03/18 22:03:32    271s] LayerId::2 widthSet size::4
[03/18 22:03:32    271s] LayerId::3 widthSet size::4
[03/18 22:03:32    271s] LayerId::4 widthSet size::4
[03/18 22:03:32    271s] LayerId::5 widthSet size::4
[03/18 22:03:32    271s] LayerId::6 widthSet size::4
[03/18 22:03:32    271s] LayerId::7 widthSet size::4
[03/18 22:03:32    271s] LayerId::8 widthSet size::4
[03/18 22:03:32    271s] Updating RC grid for preRoute extraction ...
[03/18 22:03:32    271s] Initializing multi-corner capacitance tables ... 
[03/18 22:03:32    271s] Initializing multi-corner resistance tables ...
[03/18 22:03:32    272s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 1.000000 ; uaWlH: 0.070026 ; aWlH: 0.000000 ; Pmax: 0.810600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:03:32    272s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 1701.293M)
[03/18 22:03:32    272s] **optDesign ... cpu = 0:02:55, real = 0:02:59, mem = 1240.8M, totSessionCpu=0:04:32 **
[03/18 22:03:32    272s] #################################################################################
[03/18 22:03:32    272s] # Design Stage: PreRoute
[03/18 22:03:32    272s] # Design Name: fullchip
[03/18 22:03:32    272s] # Design Mode: 65nm
[03/18 22:03:32    272s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:03:32    272s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:03:32    272s] # Signoff Settings: SI Off 
[03/18 22:03:32    272s] #################################################################################
[03/18 22:03:33    272s] Calculate delays in BcWc mode...
[03/18 22:03:33    272s] Topological Sorting (REAL = 0:00:00.0, MEM = 1660.5M, InitMEM = 1658.3M)
[03/18 22:03:33    272s] Start delay calculation (fullDC) (1 T). (MEM=1660.48)
[03/18 22:03:33    273s] End AAE Lib Interpolated Model. (MEM=1672 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:03:34    273s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/18 22:03:34    273s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/18 22:03:36    276s] Total number of fetched objects 15903
[03/18 22:03:36    276s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:03:36    276s] End delay calculation. (MEM=1719.69 CPU=0:00:02.4 REAL=0:00:03.0)
[03/18 22:03:36    276s] End delay calculation (fullDC). (MEM=1719.69 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 22:03:36    276s] *** CDM Built up (cpu=0:00:04.0  real=0:00:04.0  mem= 1719.7M) ***
[03/18 22:03:36    276s] skipped the cell partition in DRV
[03/18 22:03:37    277s] *** Timing NOT met, worst failing slack is -0.158
[03/18 22:03:37    277s] *** Check timing (0:00:00.0)
[03/18 22:03:37    277s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:03:37    277s] optDesignOneStep: Power Flow
[03/18 22:03:37    277s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:03:37    277s] Deleting Lib Analyzer.
[03/18 22:03:37    277s] Begin: GigaOpt Optimization in WNS mode
[03/18 22:03:37    277s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew
[03/18 22:03:37    277s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:03:37    277s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:37.6/0:05:47.8 (0.8), mem = 1719.7M
[03/18 22:03:37    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.6
[03/18 22:03:37    277s] (I,S,L,T): WC_VIEW: 36.1041, 5.35056, 0.529246, 41.9839
[03/18 22:03:37    277s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:03:37    277s] ### Creating PhyDesignMc. totSessionCpu=0:04:38 mem=1719.7M
[03/18 22:03:37    277s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:03:37    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:1719.7M
[03/18 22:03:37    277s] z: 2, totalTracks: 1
[03/18 22:03:37    277s] z: 4, totalTracks: 1
[03/18 22:03:37    277s] z: 6, totalTracks: 1
[03/18 22:03:37    277s] z: 8, totalTracks: 1
[03/18 22:03:37    277s] #spOpts: N=65 minPadR=1.1 
[03/18 22:03:38    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1719.7M
[03/18 22:03:38    277s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1719.7M
[03/18 22:03:38    277s] Core basic site is core
[03/18 22:03:38    277s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:03:38    277s] SiteArray: use 1,720,320 bytes
[03/18 22:03:38    277s] SiteArray: current memory after site array memory allocation 1721.3M
[03/18 22:03:38    277s] SiteArray: FP blocked sites are writable
[03/18 22:03:38    277s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:03:38    277s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1721.3M
[03/18 22:03:38    277s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:03:38    277s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.022, MEM:1721.3M
[03/18 22:03:38    277s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.100, REAL:0.104, MEM:1721.3M
[03/18 22:03:38    277s] OPERPROF:     Starting CMU at level 3, MEM:1721.3M
[03/18 22:03:38    277s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1721.3M
[03/18 22:03:38    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.100, REAL:0.112, MEM:1721.3M
[03/18 22:03:38    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=1721.3MB).
[03/18 22:03:38    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.130, REAL:0.134, MEM:1721.3M
[03/18 22:03:38    277s] TotalInstCnt at PhyDesignMc Initialization: 14,102
[03/18 22:03:38    277s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:38 mem=1721.3M
[03/18 22:03:38    277s] ### Creating RouteCongInterface, started
[03/18 22:03:38    278s] 
[03/18 22:03:38    278s] Creating Lib Analyzer ...
[03/18 22:03:38    278s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:03:38    278s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:03:38    278s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:03:38    278s] 
[03/18 22:03:39    279s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:39 mem=1721.3M
[03/18 22:03:39    279s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:39 mem=1721.3M
[03/18 22:03:39    279s] Creating Lib Analyzer, finished. 
[03/18 22:03:39    279s] 
[03/18 22:03:39    279s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:03:39    279s] 
[03/18 22:03:39    279s] #optDebug: {0, 1.200}
[03/18 22:03:39    279s] ### Creating RouteCongInterface, finished
[03/18 22:03:39    279s] ### Creating LA Mngr. totSessionCpu=0:04:39 mem=1721.3M
[03/18 22:03:39    279s] ### Creating LA Mngr, finished. totSessionCpu=0:04:39 mem=1721.3M
[03/18 22:03:45    285s] *info: 1 clock net excluded
[03/18 22:03:45    285s] *info: 2 special nets excluded.
[03/18 22:03:45    285s] *info: 506 no-driver nets excluded.
[03/18 22:03:47    287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14569.2
[03/18 22:03:47    287s] PathGroup :  reg2reg  TargetSlack : 0.0145 
[03/18 22:03:47    287s] ** GigaOpt Optimizer WNS Slack -0.158 TNS Slack -7.732 Density 49.89
[03/18 22:03:47    287s] Optimizer WNS Pass 0
[03/18 22:03:47    287s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   |-0.158|-0.202|
|reg2reg   |-0.054|-7.530|
|HEPG      |-0.054|-7.530|
|All Paths |-0.158|-7.732|
+----------+------+------+

[03/18 22:03:47    287s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1740.4M
[03/18 22:03:47    287s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1740.4M
[03/18 22:03:47    287s] Active Path Group: reg2reg  
[03/18 22:03:47    287s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:03:47    287s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:03:47    287s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:03:48    287s] |  -0.054|   -0.158|  -7.530|   -7.732|    49.89%|   0:00:01.0| 1756.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:03:48    287s] |        |         |        |         |          |            |        |          |         | q6_reg_7_/D                                        |
[03/18 22:03:54    294s] |  -0.042|   -0.158|  -6.083|   -6.286|    49.90%|   0:00:06.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:03:54    294s] |        |         |        |         |          |            |        |          |         | q0_reg_7_/D                                        |
[03/18 22:03:54    294s] |  -0.035|   -0.158|  -5.522|   -5.724|    49.90%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_6__fifo_instance_ |
[03/18 22:03:54    294s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:04:03    303s] |  -0.029|   -0.158|  -4.357|   -4.559|    49.90%|   0:00:09.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:04:03    303s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/18 22:04:07    307s] |  -0.023|   -0.158|  -3.357|   -3.559|    49.91%|   0:00:04.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_5__fifo_instance_ |
[03/18 22:04:07    307s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/18 22:04:19    318s] |  -0.019|   -0.158|  -2.540|   -2.742|    49.92%|   0:00:12.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:04:19    318s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:04:39    339s] |  -0.015|   -0.158|  -2.027|   -2.229|    49.92%|   0:00:20.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:04:40    339s] |        |         |        |         |          |            |        |          |         | q7_reg_8_/D                                        |
[03/18 22:04:54    353s] |  -0.011|   -0.158|  -0.961|   -1.163|    49.92%|   0:00:14.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:04:54    353s] |        |         |        |         |          |            |        |          |         | q0_reg_9_/D                                        |
[03/18 22:05:11    370s] |  -0.010|   -0.158|  -0.519|   -0.721|    49.92%|   0:00:17.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:11    370s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:14    373s] |  -0.010|   -0.158|  -0.420|   -0.622|    49.93%|   0:00:03.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:14    373s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:14    373s] |  -0.008|   -0.158|  -0.269|   -0.471|    49.94%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:14    373s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:16    375s] |  -0.008|   -0.158|  -0.169|   -0.371|    49.94%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:16    375s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:16    375s] |  -0.008|   -0.158|  -0.152|   -0.354|    49.94%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:16    375s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:17    376s] |  -0.004|   -0.158|  -0.075|   -0.277|    49.95%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:17    376s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:18    377s] |  -0.004|   -0.158|  -0.064|   -0.266|    49.95%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:18    377s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:18    377s] |  -0.004|   -0.158|  -0.059|   -0.261|    49.95%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:18    377s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:19    378s] |  -0.002|   -0.158|  -0.031|   -0.233|    49.95%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:05:19    378s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:05:19    378s] |  -0.002|   -0.158|  -0.027|   -0.229|    49.96%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:05:19    378s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:05:19    378s] |  -0.001|   -0.158|  -0.007|   -0.209|    49.96%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:19    378s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:23    382s] |   0.003|   -0.158|   0.000|   -0.202|    49.97%|   0:00:04.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:05:23    382s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:25    384s] |   0.004|   -0.158|   0.000|   -0.202|    49.99%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:05:25    384s] |        |         |        |         |          |            |        |          |         | q3_reg_7_/D                                        |
[03/18 22:05:26    385s] |   0.007|   -0.158|   0.000|   -0.202|    50.00%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_0__fifo_instance_ |
[03/18 22:05:26    385s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:28    387s] |   0.009|   -0.158|   0.000|   -0.202|    50.00%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:05:28    387s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:05:29    387s] |   0.010|   -0.158|   0.000|   -0.202|    50.00%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_3__fifo_instance_ |
[03/18 22:05:29    387s] |        |         |        |         |          |            |        |          |         | q1_reg_9_/D                                        |
[03/18 22:05:31    390s] |   0.012|   -0.158|   0.000|   -0.202|    50.01%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:31    390s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:05:33    391s] |   0.013|   -0.158|   0.000|   -0.202|    50.01%|   0:00:02.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_4__fifo_instance_ |
[03/18 22:05:33    391s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:05:34    393s] |   0.015|   -0.158|   0.000|   -0.202|    50.01%|   0:00:01.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:34    393s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:05:34    393s] |   0.015|   -0.158|   0.000|   -0.202|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:05:34    393s] |        |         |        |         |          |            |        |          |         | q6_reg_8_/D                                        |
[03/18 22:05:34    393s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:05:35    393s] 
[03/18 22:05:35    393s] *** Finish Core Optimize Step (cpu=0:01:46 real=0:01:48 mem=1764.4M) ***
[03/18 22:05:35    393s] Active Path Group: default 
[03/18 22:05:35    393s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:05:35    393s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:05:35    393s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:05:35    393s] |  -0.158|   -0.158|  -0.202|   -0.202|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  default| core_instance_psum_mem_instance_Q_reg_75_/D        |
[03/18 22:05:35    393s] |   0.009|    0.009|   0.000|    0.000|    50.01%|   0:00:00.0| 1764.4M|   WC_VIEW|  default| core_instance_vmem_instance_Q_reg_55_/D            |
[03/18 22:05:35    393s] |   0.019|    0.015|   0.000|    0.000|    50.01%|   0:00:00.0| 1802.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_39_/D            |
[03/18 22:05:35    393s] |   0.019|    0.015|   0.000|    0.000|    50.01%|   0:00:00.0| 1802.6M|   WC_VIEW|  default| core_instance_nmem_instance_Q_reg_39_/D            |
[03/18 22:05:35    393s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:05:35    393s] 
[03/18 22:05:35    393s] *** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=1802.6M) ***
[03/18 22:05:35    393s] 
[03/18 22:05:35    393s] *** Finished Optimize Step Cumulative (cpu=0:01:46 real=0:01:48 mem=1802.6M) ***
[03/18 22:05:35    393s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[03/18 22:05:35    393s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.01
[03/18 22:05:35    393s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.14569.2
[03/18 22:05:35    393s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1802.6M
[03/18 22:05:35    393s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:1802.6M
[03/18 22:05:35    393s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1802.6M
[03/18 22:05:35    393s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1802.6M
[03/18 22:05:35    393s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:       Starting CMU at level 4, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.082, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.103, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.103, MEM:1802.6M
[03/18 22:05:36    394s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.4
[03/18 22:05:36    394s] OPERPROF: Starting RefinePlace at level 1, MEM:1802.6M
[03/18 22:05:36    394s] *** Starting refinePlace (0:06:34 mem=1802.6M) ***
[03/18 22:05:36    394s] Total net bbox length = 2.635e+05 (1.143e+05 1.493e+05) (ext = 9.218e+04)
[03/18 22:05:36    394s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:05:36    394s] OPERPROF:   Starting RefinePlace/incrNP at level 2, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.008, MEM:1802.6M
[03/18 22:05:36    394s] default core: bins with density > 0.750 = 24.03 % ( 111 / 462 )
[03/18 22:05:36    394s] Density distribution unevenness ratio = 30.491%
[03/18 22:05:36    394s] RPlace IncrNP: Rollback Lev = -3
[03/18 22:05:36    394s] RPlace: Density =1.022222, incremental np is triggered.
[03/18 22:05:36    394s] OPERPROF:     Starting spMPad at level 3, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:       Starting spContextMPad at level 4, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:       Finished spContextMPad at level 4, CPU:0.000, REAL:0.000, MEM:1802.6M
[03/18 22:05:36    394s] OPERPROF:     Finished spMPad at level 3, CPU:0.000, REAL:0.003, MEM:1802.6M
[03/18 22:05:36    394s] nrCritNet: 1.85% ( 294 / 15917 ) cutoffSlk: -0.3ps stdDelay: 14.5ps
[03/18 22:05:36    394s] OPERPROF:     Starting npMain at level 3, MEM:1802.6M
[03/18 22:05:36    394s] incrNP th 1.000, 0.100
[03/18 22:05:36    394s] limitMaxMove 0, priorityInstMaxMove -1
[03/18 22:05:36    394s] SP #FI/SF FL/PI 0/13799 0/0
[03/18 22:05:36    394s] OPERPROF:       Starting npPlace at level 4, MEM:1802.6M
[03/18 22:05:36    394s] Legalizing MH Cells... 0 / 0 / 0 (level 7)
[03/18 22:05:36    394s] No instances found in the vector
[03/18 22:05:36    394s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1802.6M, DRC: 0)
[03/18 22:05:36    394s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:05:36    394s] Legalizing MH Cells... 0 / 0 / 0 (level 8)
[03/18 22:05:36    394s] No instances found in the vector
[03/18 22:05:36    394s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1802.6M, DRC: 0)
[03/18 22:05:36    394s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:05:36    394s] Legalizing MH Cells... 0 / 0 / 0 (level 9)
[03/18 22:05:36    394s] No instances found in the vector
[03/18 22:05:36    394s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=1802.6M, DRC: 0)
[03/18 22:05:36    394s] 0 (out of 0) MH cells were successfully legalized.
[03/18 22:05:37    395s] OPERPROF:       Finished npPlace at level 4, CPU:1.130, REAL:1.103, MEM:1802.6M
[03/18 22:05:37    395s] OPERPROF:     Finished npMain at level 3, CPU:1.330, REAL:1.311, MEM:1802.6M
[03/18 22:05:37    395s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:1802.6M
[03/18 22:05:37    395s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.008, MEM:1802.6M
[03/18 22:05:37    395s] default core: bins with density > 0.750 = 23.59 % ( 109 / 462 )
[03/18 22:05:37    395s] Density distribution unevenness ratio = 30.486%
[03/18 22:05:37    395s] RPlace postIncrNP: Density = 1.022222 -> 1.000000.
[03/18 22:05:37    395s] RPlace postIncrNP Info: Density distribution changes:
[03/18 22:05:37    395s] [1.10+      ] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:05:37    395s] [1.05 - 1.10] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:05:37    395s] [1.00 - 1.05] :	 1 (0.22%) -> 0 (0.00%)
[03/18 22:05:37    395s] [0.95 - 1.00] :	 3 (0.65%) -> 3 (0.65%)
[03/18 22:05:37    395s] [0.90 - 0.95] :	 0 (0.00%) -> 0 (0.00%)
[03/18 22:05:37    395s] [0.85 - 0.90] :	 2 (0.43%) -> 2 (0.43%)
[03/18 22:05:37    395s] [0.80 - 0.85] :	 20 (4.33%) -> 21 (4.55%)
[03/18 22:05:37    395s] [CPU] RefinePlace/IncrNP (cpu=0:00:01.4, real=0:00:01.0, mem=1802.6MB) @(0:06:34 - 0:06:36).
[03/18 22:05:37    395s] OPERPROF:   Finished RefinePlace/incrNP at level 2, CPU:1.450, REAL:1.431, MEM:1802.6M
[03/18 22:05:37    395s] Move report: incrNP moves 309 insts, mean move: 3.14 um, max move: 14.40 um
[03/18 22:05:37    395s] 	Max move on inst (core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_): (19.60, 146.80) --> (12.40, 139.60)
[03/18 22:05:37    395s] Move report: Timing Driven Placement moves 309 insts, mean move: 3.14 um, max move: 14.40 um
[03/18 22:05:37    395s] 	Max move on inst (core_instance_mac_array_instance_col_idx_8__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_): (19.60, 146.80) --> (12.40, 139.60)
[03/18 22:05:37    395s] 	Runtime: CPU: 0:00:01.4 REAL: 0:00:01.0 MEM: 1802.6MB
[03/18 22:05:37    395s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1802.6M
[03/18 22:05:37    395s] Starting refinePlace ...
[03/18 22:05:37    395s] ** Cut row section cpu time 0:00:00.0.
[03/18 22:05:37    395s]    Spread Effort: high, pre-route mode, useDDP on.
[03/18 22:05:37    395s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.3, real=0:00:00.0, mem=1802.6MB) @(0:06:36 - 0:06:36).
[03/18 22:05:37    395s] Move report: preRPlace moves 611 insts, mean move: 1.20 um, max move: 8.80 um
[03/18 22:05:37    395s] 	Max move on inst (core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product1_4by4_reg_reg_2_): (227.00, 184.60) --> (230.40, 179.20)
[03/18 22:05:37    395s] 	Length: 19 sites, height: 1 rows, site name: core, cell type: DFQD1
[03/18 22:05:37    395s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:05:37    395s] Placement tweakage begins.
[03/18 22:05:37    395s] wire length = 2.278e+05
[03/18 22:05:38    396s] wire length = 2.255e+05
[03/18 22:05:38    396s] Placement tweakage ends.
[03/18 22:05:38    396s] Move report: tweak moves 736 insts, mean move: 2.35 um, max move: 9.20 um
[03/18 22:05:38    396s] 	Max move on inst (core_instance_mac_array_instance_col_idx_3__mac_col_inst_mac_16in_instance_product5_4by4_reg_reg_4_): (224.00, 186.40) --> (233.20, 186.40)
[03/18 22:05:38    396s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.9, real=0:00:01.0, mem=1802.6MB) @(0:06:36 - 0:06:37).
[03/18 22:05:38    396s] 
[03/18 22:05:38    396s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:05:39    397s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:05:39    397s] [CPU] RefinePlace/Legalization (cpu=0:00:00.5, real=0:00:01.0, mem=1802.6MB) @(0:06:37 - 0:06:37).
[03/18 22:05:39    397s] Move report: Detail placement moves 1215 insts, mean move: 1.92 um, max move: 9.00 um
[03/18 22:05:39    397s] 	Max move on inst (U4782): (241.80, 119.80) --> (250.80, 119.80)
[03/18 22:05:39    397s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:02.0 MEM: 1802.6MB
[03/18 22:05:39    397s] Statistics of distance of Instance movement in refine placement:
[03/18 22:05:39    397s]   maximum (X+Y) =        15.40 um
[03/18 22:05:39    397s]   inst (U3347) with max move: (15.4, 141.4) -> (12.6, 128.8)
[03/18 22:05:39    397s]   mean    (X+Y) =         2.27 um
[03/18 22:05:39    397s] Total instances flipped for legalization: 182
[03/18 22:05:39    397s] Summary Report:
[03/18 22:05:39    397s] Instances move: 1399 (out of 14116 movable)
[03/18 22:05:39    397s] Instances flipped: 182
[03/18 22:05:39    397s] Mean displacement: 2.27 um
[03/18 22:05:39    397s] Max displacement: 15.40 um (Instance: U3347) (15.4, 141.4) -> (12.6, 128.8)
[03/18 22:05:39    397s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: CKND1
[03/18 22:05:39    397s] Total instances moved : 1399
[03/18 22:05:39    397s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.720, REAL:1.733, MEM:1802.6M
[03/18 22:05:39    397s] Total net bbox length = 2.630e+05 (1.136e+05 1.494e+05) (ext = 9.220e+04)
[03/18 22:05:39    397s] Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1802.6MB
[03/18 22:05:39    397s] [CPU] RefinePlace/total (cpu=0:00:03.2, real=0:00:03.0, mem=1802.6MB) @(0:06:34 - 0:06:37).
[03/18 22:05:39    397s] *** Finished refinePlace (0:06:37 mem=1802.6M) ***
[03/18 22:05:39    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.4
[03/18 22:05:39    397s] OPERPROF: Finished RefinePlace at level 1, CPU:3.210, REAL:3.213, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1802.6M
[03/18 22:05:39    397s] Finished re-routing un-routed nets (0:00:00.0 1802.6M)
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] OPERPROF: Starting DPlace-Init at level 1, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF:     Starting CMU at level 3, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.086, MEM:1802.6M
[03/18 22:05:39    397s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.108, MEM:1802.6M
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] Density : 0.5001
[03/18 22:05:39    397s] Max route overflow : 0.0000
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] *** Finish Physical Update (cpu=0:00:03.8 real=0:00:04.0 mem=1802.6M) ***
[03/18 22:05:39    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.14569.2
[03/18 22:05:39    397s] ** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 50.01
[03/18 22:05:39    397s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.019|0.000|
|reg2reg   |0.015|0.000|
|HEPG      |0.015|0.000|
|All Paths |0.015|0.000|
+----------+-----+-----+

[03/18 22:05:39    397s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:05:39    397s] Layer 7 has 7 constrained nets 
[03/18 22:05:39    397s] **** End NDR-Layer Usage Statistics ****
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] *** Finish pre-CTS Setup Fixing (cpu=0:01:50 real=0:01:52 mem=1802.6M) ***
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14569.2
[03/18 22:05:39    397s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1767.5M
[03/18 22:05:39    397s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1767.5M
[03/18 22:05:39    397s] TotalInstCnt at PhyDesignMc Destruction: 14,116
[03/18 22:05:39    397s] (I,S,L,T): WC_VIEW: 36.1768, 5.42161, 0.532494, 42.1309
[03/18 22:05:39    397s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.6
[03/18 22:05:39    397s] *** SetupOpt [finish] : cpu/real = 0:02:00.3/0:02:02.1 (1.0), totSession cpu/real = 0:06:37.9/0:07:49.9 (0.8), mem = 1767.5M
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] =============================================================================================
[03/18 22:05:39    397s]  Step TAT Report for WnsOpt #1
[03/18 22:05:39    397s] =============================================================================================
[03/18 22:05:39    397s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:05:39    397s] ---------------------------------------------------------------------------------------------
[03/18 22:05:39    397s] [ RefinePlace            ]      1   0:00:03.8  (   3.1 % )     0:00:03.8 /  0:00:03.8    1.0
[03/18 22:05:39    397s] [ SlackTraversorInit     ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:05:39    397s] [ LibAnalyzerInit        ]      1   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:05:39    397s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:05:39    397s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:05:39    397s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:05:39    397s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:05:39    397s] [ TransformInit          ]      1   0:00:08.0  (   6.6 % )     0:00:08.0 /  0:00:08.0    1.0
[03/18 22:05:39    397s] [ OptSingleIteration     ]     56   0:00:01.3  (   1.1 % )     0:01:46.7 /  0:01:45.7    1.0
[03/18 22:05:39    397s] [ OptGetWeight           ]     56   0:00:00.5  (   0.4 % )     0:00:00.5 /  0:00:00.6    1.1
[03/18 22:05:39    397s] [ OptEval                ]     56   0:01:40.3  (  82.2 % )     0:01:40.3 /  0:01:40.4    1.0
[03/18 22:05:39    397s] [ OptCommit              ]     56   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.1
[03/18 22:05:39    397s] [ IncrTimingUpdate       ]     50   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:05:39    397s] [ PostCommitDelayUpdate  ]     57   0:00:00.5  (   0.4 % )     0:00:01.7 /  0:00:01.6    1.0
[03/18 22:05:39    397s] [ IncrDelayCalc          ]    207   0:00:01.2  (   1.0 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:05:39    397s] [ SetupOptGetWorkingSet  ]    117   0:00:00.8  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:05:39    397s] [ SetupOptGetActiveNode  ]    117   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.9
[03/18 22:05:39    397s] [ SetupOptSlackGraph     ]     55   0:00:01.0  (   0.8 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:05:39    397s] [ MISC                   ]          0:00:01.9  (   1.5 % )     0:00:01.9 /  0:00:01.1    0.6
[03/18 22:05:39    397s] ---------------------------------------------------------------------------------------------
[03/18 22:05:39    397s]  WnsOpt #1 TOTAL                    0:02:02.1  ( 100.0 % )     0:02:02.1 /  0:02:00.3    1.0
[03/18 22:05:39    397s] ---------------------------------------------------------------------------------------------
[03/18 22:05:39    397s] 
[03/18 22:05:39    397s] End: GigaOpt Optimization in WNS mode
[03/18 22:05:39    397s] *** Timing Is met
[03/18 22:05:39    397s] *** Check timing (0:00:00.0)
[03/18 22:05:40    398s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -preCTS -noLeakageDegrade -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[03/18 22:05:40    398s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:05:40    398s] ### Creating LA Mngr. totSessionCpu=0:06:38 mem=1682.5M
[03/18 22:05:40    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:38 mem=1682.5M
[03/18 22:05:40    398s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:05:40    398s] ### Creating PhyDesignMc. totSessionCpu=0:06:38 mem=1701.6M
[03/18 22:05:40    398s] OPERPROF: Starting DPlace-Init at level 1, MEM:1701.6M
[03/18 22:05:40    398s] z: 2, totalTracks: 1
[03/18 22:05:40    398s] z: 4, totalTracks: 1
[03/18 22:05:40    398s] z: 6, totalTracks: 1
[03/18 22:05:40    398s] z: 8, totalTracks: 1
[03/18 22:05:40    398s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:05:40    398s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1701.6M
[03/18 22:05:40    398s] OPERPROF:     Starting CMU at level 3, MEM:1701.6M
[03/18 22:05:40    398s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1701.6M
[03/18 22:05:40    398s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.082, MEM:1701.6M
[03/18 22:05:40    398s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1701.6MB).
[03/18 22:05:40    398s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.106, MEM:1701.6M
[03/18 22:05:40    398s] TotalInstCnt at PhyDesignMc Initialization: 14,116
[03/18 22:05:40    398s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:38 mem=1701.6M
[03/18 22:05:40    398s] Begin: Area Reclaim Optimization
[03/18 22:05:40    398s] *** AreaOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:38.3/0:07:50.3 (0.8), mem = 1701.6M
[03/18 22:05:40    398s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.7
[03/18 22:05:40    398s] (I,S,L,T): WC_VIEW: 36.1768, 5.42161, 0.532494, 42.1309
[03/18 22:05:40    398s] ### Creating RouteCongInterface, started
[03/18 22:05:40    398s] 
[03/18 22:05:40    398s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:05:40    398s] 
[03/18 22:05:40    398s] #optDebug: {0, 1.200}
[03/18 22:05:40    398s] ### Creating RouteCongInterface, finished
[03/18 22:05:40    398s] ### Creating LA Mngr. totSessionCpu=0:06:39 mem=1701.6M
[03/18 22:05:40    398s] ### Creating LA Mngr, finished. totSessionCpu=0:06:39 mem=1701.6M
[03/18 22:05:41    399s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1701.6M
[03/18 22:05:41    399s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1701.6M
[03/18 22:05:41    399s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 50.01
[03/18 22:05:41    399s] +----------+---------+--------+--------+------------+--------+
[03/18 22:05:41    399s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:05:41    399s] +----------+---------+--------+--------+------------+--------+
[03/18 22:05:41    399s] |    50.01%|        -|   0.000|   0.000|   0:00:00.0| 1701.6M|
[03/18 22:05:41    399s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:05:41    399s] |    50.01%|        5|   0.000|   0.000|   0:00:00.0| 1739.7M|
[03/18 22:05:42    400s] |    50.00%|       12|   0.000|   0.000|   0:00:01.0| 1739.7M|
[03/18 22:05:46    404s] |    49.63%|      464|   0.000|   0.000|   0:00:04.0| 1739.7M|
[03/18 22:05:47    405s] |    49.59%|      102|   0.000|   0.000|   0:00:01.0| 1739.7M|
[03/18 22:05:47    405s] |    49.59%|        2|   0.000|   0.000|   0:00:00.0| 1739.7M|
[03/18 22:05:47    405s] |    49.59%|        0|   0.000|   0.000|   0:00:00.0| 1739.7M|
[03/18 22:05:47    405s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:05:47    405s] |    49.59%|        1|   0.000|   0.000|   0:00:00.0| 1739.7M|
[03/18 22:05:47    405s] +----------+---------+--------+--------+------------+--------+
[03/18 22:05:47    405s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.59
[03/18 22:05:47    405s] 
[03/18 22:05:47    405s] ** Summary: Restruct = 0 Buffer Deletion = 10 Declone = 2 Resize = 568 **
[03/18 22:05:47    405s] --------------------------------------------------------------
[03/18 22:05:47    405s] |                                   | Total     | Sequential |
[03/18 22:05:47    405s] --------------------------------------------------------------
[03/18 22:05:47    405s] | Num insts resized                 |     471  |     130    |
[03/18 22:05:47    405s] | Num insts undone                  |       0  |       0    |
[03/18 22:05:47    405s] | Num insts Downsized               |     471  |     130    |
[03/18 22:05:47    405s] | Num insts Samesized               |       0  |       0    |
[03/18 22:05:47    405s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:05:47    405s] | Num multiple commits+uncommits    |      97  |       -    |
[03/18 22:05:47    405s] --------------------------------------------------------------
[03/18 22:05:47    405s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:05:47    405s] Layer 7 has 1 constrained nets 
[03/18 22:05:47    405s] **** End NDR-Layer Usage Statistics ****
[03/18 22:05:47    405s] End: Core Area Reclaim Optimization (cpu = 0:00:07.3) (real = 0:00:07.0) **
[03/18 22:05:47    405s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.035, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:       Starting CMU at level 4, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.085, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.106, MEM:1755.7M
[03/18 22:05:47    405s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.107, MEM:1755.7M
[03/18 22:05:47    405s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.5
[03/18 22:05:47    405s] OPERPROF: Starting RefinePlace at level 1, MEM:1755.7M
[03/18 22:05:47    405s] *** Starting refinePlace (0:06:46 mem=1755.7M) ***
[03/18 22:05:47    405s] Total net bbox length = 2.631e+05 (1.137e+05 1.494e+05) (ext = 9.219e+04)
[03/18 22:05:47    405s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:05:47    405s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1755.7M
[03/18 22:05:47    405s] Starting refinePlace ...
[03/18 22:05:48    405s] 
[03/18 22:05:48    405s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:05:48    406s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:05:48    406s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1755.7MB) @(0:06:46 - 0:06:46).
[03/18 22:05:48    406s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:05:48    406s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 1755.7MB
[03/18 22:05:48    406s] Statistics of distance of Instance movement in refine placement:
[03/18 22:05:48    406s]   maximum (X+Y) =         0.00 um
[03/18 22:05:48    406s]   mean    (X+Y) =         0.00 um
[03/18 22:05:48    406s] Summary Report:
[03/18 22:05:48    406s] Instances move: 0 (out of 14104 movable)
[03/18 22:05:48    406s] Instances flipped: 0
[03/18 22:05:48    406s] Mean displacement: 0.00 um
[03/18 22:05:48    406s] Max displacement: 0.00 um 
[03/18 22:05:48    406s] Total instances moved : 0
[03/18 22:05:48    406s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.330, REAL:0.335, MEM:1755.7M
[03/18 22:05:48    406s] Total net bbox length = 2.631e+05 (1.137e+05 1.494e+05) (ext = 9.219e+04)
[03/18 22:05:48    406s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1755.7MB
[03/18 22:05:48    406s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1755.7MB) @(0:06:46 - 0:06:46).
[03/18 22:05:48    406s] *** Finished refinePlace (0:06:46 mem=1755.7M) ***
[03/18 22:05:48    406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.5
[03/18 22:05:48    406s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.378, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1755.7M
[03/18 22:05:48    406s] Finished re-routing un-routed nets (0:00:00.0 1755.7M)
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] OPERPROF: Starting DPlace-Init at level 1, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:     Starting CMU at level 3, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.086, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:1755.7M
[03/18 22:05:48    406s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.108, MEM:1755.7M
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] Density : 0.4959
[03/18 22:05:48    406s] Max route overflow : 0.0000
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] *** Finish Physical Update (cpu=0:00:01.0 real=0:00:01.0 mem=1755.7M) ***
[03/18 22:05:48    406s] (I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
[03/18 22:05:48    406s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.7
[03/18 22:05:48    406s] *** AreaOpt [finish] : cpu/real = 0:00:08.3/0:00:08.4 (1.0), totSession cpu/real = 0:06:46.6/0:07:58.7 (0.8), mem = 1755.7M
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] =============================================================================================
[03/18 22:05:48    406s]  Step TAT Report for AreaOpt #1
[03/18 22:05:48    406s] =============================================================================================
[03/18 22:05:48    406s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:05:48    406s] ---------------------------------------------------------------------------------------------
[03/18 22:05:48    406s] [ RefinePlace            ]      1   0:00:00.9  (  11.2 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:05:48    406s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:05:48    406s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:05:48    406s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.1    1.1
[03/18 22:05:48    406s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:05:48    406s] [ OptSingleIteration     ]      7   0:00:00.2  (   2.7 % )     0:00:05.6 /  0:00:05.6    1.0
[03/18 22:05:48    406s] [ OptGetWeight           ]     96   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    3.5
[03/18 22:05:48    406s] [ OptEval                ]     96   0:00:02.4  (  28.6 % )     0:00:02.4 /  0:00:02.4    1.0
[03/18 22:05:48    406s] [ OptCommit              ]     96   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.1
[03/18 22:05:48    406s] [ IncrTimingUpdate       ]     34   0:00:00.9  (  10.7 % )     0:00:00.9 /  0:00:00.9    1.0
[03/18 22:05:48    406s] [ PostCommitDelayUpdate  ]     97   0:00:00.4  (   4.9 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 22:05:48    406s] [ IncrDelayCalc          ]    120   0:00:01.5  (  18.1 % )     0:00:01.5 /  0:00:01.5    1.0
[03/18 22:05:48    406s] [ MISC                   ]          0:00:01.7  (  20.0 % )     0:00:01.7 /  0:00:01.6    0.9
[03/18 22:05:48    406s] ---------------------------------------------------------------------------------------------
[03/18 22:05:48    406s]  AreaOpt #1 TOTAL                   0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.3    1.0
[03/18 22:05:48    406s] ---------------------------------------------------------------------------------------------
[03/18 22:05:48    406s] 
[03/18 22:05:48    406s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1720.6M
[03/18 22:05:48    406s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.033, MEM:1720.6M
[03/18 22:05:48    406s] TotalInstCnt at PhyDesignMc Destruction: 14,104
[03/18 22:05:48    406s] End: Area Reclaim Optimization (cpu=0:00:08, real=0:00:08, mem=1682.64M, totSessionCpu=0:06:47).
[03/18 22:05:49    406s] GigaOpt: WNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 0.145) 1
[03/18 22:05:49    406s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[03/18 22:05:49    406s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[03/18 22:05:49    406s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 2.0) 1
[03/18 22:05:49    406s] GigaOpt: TNS changes during reclaim: 0.000 -> 0.000 (bump 0.0, threshold 72.5) 1
[03/18 22:05:49    406s] Begin: GigaOpt postEco DRV Optimization
[03/18 22:05:49    406s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -maintainWNS -preCTS -max_fanout
[03/18 22:05:49    406s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:05:49    406s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:06:47.0/0:07:59.1 (0.8), mem = 1682.6M
[03/18 22:05:49    406s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.8
[03/18 22:05:49    407s] (I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
[03/18 22:05:49    407s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:05:49    407s] ### Creating PhyDesignMc. totSessionCpu=0:06:47 mem=1682.6M
[03/18 22:05:49    407s] OPERPROF: Starting DPlace-Init at level 1, MEM:1682.6M
[03/18 22:05:49    407s] z: 2, totalTracks: 1
[03/18 22:05:49    407s] z: 4, totalTracks: 1
[03/18 22:05:49    407s] z: 6, totalTracks: 1
[03/18 22:05:49    407s] z: 8, totalTracks: 1
[03/18 22:05:49    407s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:05:49    407s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1682.6M
[03/18 22:05:49    407s] OPERPROF:     Starting CMU at level 3, MEM:1682.6M
[03/18 22:05:49    407s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1682.6M
[03/18 22:05:49    407s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1682.6M
[03/18 22:05:49    407s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1682.6MB).
[03/18 22:05:49    407s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1682.6M
[03/18 22:05:49    407s] TotalInstCnt at PhyDesignMc Initialization: 14,104
[03/18 22:05:49    407s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:47 mem=1682.6M
[03/18 22:05:49    407s] ### Creating RouteCongInterface, started
[03/18 22:05:49    407s] 
[03/18 22:05:49    407s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.7804} {6, 0.091, 0.3961} {7, 0.091, 0.3961} {8, 0.045, 0.3572} 
[03/18 22:05:49    407s] 
[03/18 22:05:49    407s] #optDebug: {0, 1.200}
[03/18 22:05:49    407s] ### Creating RouteCongInterface, finished
[03/18 22:05:49    407s] ### Creating LA Mngr. totSessionCpu=0:06:47 mem=1682.6M
[03/18 22:05:49    407s] ### Creating LA Mngr, finished. totSessionCpu=0:06:47 mem=1682.6M
[03/18 22:05:52    409s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1701.7M
[03/18 22:05:52    409s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1701.7M
[03/18 22:05:52    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:05:52    410s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[03/18 22:05:52    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:05:52    410s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:05:52    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:05:52    410s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:05:52    410s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  49.59|          |         |
[03/18 22:05:52    410s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:05:52    410s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  49.59| 0:00:00.0|  1701.7M|
[03/18 22:05:52    410s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:05:52    410s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:05:52    410s] Layer 7 has 1 constrained nets 
[03/18 22:05:52    410s] **** End NDR-Layer Usage Statistics ****
[03/18 22:05:52    410s] 
[03/18 22:05:52    410s] *** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1701.7M) ***
[03/18 22:05:52    410s] 
[03/18 22:05:52    410s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1682.6M
[03/18 22:05:52    410s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:1682.6M
[03/18 22:05:52    410s] TotalInstCnt at PhyDesignMc Destruction: 14,104
[03/18 22:05:52    410s] (I,S,L,T): WC_VIEW: 35.9494, 5.36539, 0.519621, 41.8344
[03/18 22:05:52    410s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.8
[03/18 22:05:52    410s] *** DrvOpt [finish] : cpu/real = 0:00:03.3/0:00:03.4 (1.0), totSession cpu/real = 0:06:50.3/0:08:02.5 (0.9), mem = 1682.6M
[03/18 22:05:52    410s] 
[03/18 22:05:52    410s] =============================================================================================
[03/18 22:05:52    410s]  Step TAT Report for DrvOpt #3
[03/18 22:05:52    410s] =============================================================================================
[03/18 22:05:52    410s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:05:52    410s] ---------------------------------------------------------------------------------------------
[03/18 22:05:52    410s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:05:52    410s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    5.0
[03/18 22:05:52    410s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:05:52    410s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/18 22:05:52    410s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:05:52    410s] [ DrvFindVioNets         ]      2   0:00:00.2  (   5.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:05:52    410s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[03/18 22:05:52    410s] [ MISC                   ]          0:00:02.9  (  84.1 % )     0:00:02.9 /  0:00:02.8    1.0
[03/18 22:05:52    410s] ---------------------------------------------------------------------------------------------
[03/18 22:05:52    410s]  DrvOpt #3 TOTAL                    0:00:03.4  ( 100.0 % )     0:00:03.4 /  0:00:03.4    1.0
[03/18 22:05:52    410s] ---------------------------------------------------------------------------------------------
[03/18 22:05:52    410s] 
[03/18 22:05:52    410s] End: GigaOpt postEco DRV Optimization
[03/18 22:05:53    410s]   Timing/DRV Snapshot: (REF)
[03/18 22:05:53    410s]      Weighted WNS: 0.000
[03/18 22:05:53    410s]       All  PG WNS: 0.000
[03/18 22:05:53    410s]       High PG WNS: 0.000
[03/18 22:05:53    410s]       All  PG TNS: 0.000
[03/18 22:05:53    410s]       High PG TNS: 0.000
[03/18 22:05:53    410s]          Tran DRV: 0
[03/18 22:05:53    410s]           Cap DRV: 0
[03/18 22:05:53    410s]        Fanout DRV: 0
[03/18 22:05:53    410s]            Glitch: 0
[03/18 22:05:53    410s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/18 22:05:53    410s] 
[03/18 22:05:53    410s] **optDesign ... cpu = 0:05:14, real = 0:05:20, mem = 1308.3M, totSessionCpu=0:06:51 **
[03/18 22:05:53    411s] **optDesign ... cpu = 0:05:14, real = 0:05:20, mem = 1308.3M, totSessionCpu=0:06:51 **
[03/18 22:05:53    411s] ** Profile ** Start :  cpu=0:00:00.0, mem=1682.6M
[03/18 22:05:53    411s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1682.6M
[03/18 22:05:53    411s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.081, MEM:1682.6M
[03/18 22:05:53    411s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1682.6M
[03/18 22:05:53    411s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1692.7M
[03/18 22:05:53    411s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1692.7M
[03/18 22:05:53    411s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.001  |  0.007  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.593%
Routing Overflow: 0.00% H and 0.00% V
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1692.7M
[03/18 22:05:54    411s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noDelbuf -noDeclone -aggressivePowerReclaim -forceNonLefsafeRecovery -skipLegalCheckForLefsafeSwaps -combineAggressive -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[03/18 22:05:54    411s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:05:54    411s] ### Creating LA Mngr. totSessionCpu=0:06:52 mem=1692.7M
[03/18 22:05:54    411s] ### Creating LA Mngr, finished. totSessionCpu=0:06:52 mem=1692.7M
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Begin: Power Optimization
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Begin Power Analysis
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s]              0V	    VSS
[03/18 22:05:54    411s]            0.9V	    VDD
[03/18 22:05:54    411s] Begin Processing Timing Library for Power Calculation
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Begin Processing Timing Library for Power Calculation
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:54    411s] 
[03/18 22:05:54    411s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:05:54    411s] 
[03/18 22:05:54    412s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:54    412s] 
[03/18 22:05:54    412s] Begin Processing User Attributes
[03/18 22:05:54    412s] 
[03/18 22:05:54    412s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:54    412s] 
[03/18 22:05:54    412s] Begin Processing Signal Activity
[03/18 22:05:54    412s] 
[03/18 22:05:55    412s] Ended Processing Signal Activity: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:55    412s] 
[03/18 22:05:55    412s] Begin Power Computation
[03/18 22:05:55    412s] 
[03/18 22:05:55    412s]       ----------------------------------------------------------
[03/18 22:05:55    412s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:05:55    412s]       # of cell(s) missing power table: 2
[03/18 22:05:55    412s]       # of cell(s) missing leakage table: 0
[03/18 22:05:55    412s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:05:55    412s]       ----------------------------------------------------------
[03/18 22:05:55    412s] CellName                                  Missing Table(s)
[03/18 22:05:55    412s] TIEH                                      internal power, 
[03/18 22:05:55    412s] TIEL                                      internal power, 
[03/18 22:05:55    412s] 
[03/18 22:05:55    412s] 
[03/18 22:05:56    414s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:56    414s] 
[03/18 22:05:56    414s] Begin Processing User Attributes
[03/18 22:05:56    414s] 
[03/18 22:05:56    414s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:56    414s] 
[03/18 22:05:56    414s] Ended Power Analysis: (cpu=0:00:03, real=0:00:02, mem(process/total/peak)=1308.57MB/2836.93MB/1357.03MB)
[03/18 22:05:56    414s] 
[03/18 22:05:56    414s] *



[03/18 22:05:56    414s] Total Power
[03/18 22:05:56    414s] -----------------------------------------------------------------------------------------
[03/18 22:05:56    414s] Total Internal Power:       35.82251114 	   85.8861%
[03/18 22:05:56    414s] Total Switching Power:       5.36630038 	   12.8659%
[03/18 22:05:56    414s] Total Leakage Power:         0.52051486 	    1.2480%
[03/18 22:05:56    414s] Total Power:                41.70932641
[03/18 22:05:56    414s] -----------------------------------------------------------------------------------------
[03/18 22:05:57    414s] Processing average sequential pin duty cycle 
[03/18 22:05:57    414s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:05:57    414s] ### Creating PhyDesignMc. totSessionCpu=0:06:55 mem=1711.7M
[03/18 22:05:57    414s] OPERPROF: Starting DPlace-Init at level 1, MEM:1711.7M
[03/18 22:05:57    414s] z: 2, totalTracks: 1
[03/18 22:05:57    414s] z: 4, totalTracks: 1
[03/18 22:05:57    414s] z: 6, totalTracks: 1
[03/18 22:05:57    414s] z: 8, totalTracks: 1
[03/18 22:05:57    414s] #spOpts: N=65 minPadR=1.1 mergeVia=F 
[03/18 22:05:57    414s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1711.7M
[03/18 22:05:57    414s] OPERPROF:     Starting CMU at level 3, MEM:1711.7M
[03/18 22:05:57    414s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1711.7M
[03/18 22:05:57    414s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.083, MEM:1711.7M
[03/18 22:05:57    414s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1711.7MB).
[03/18 22:05:57    414s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:1711.7M
[03/18 22:05:57    415s] TotalInstCnt at PhyDesignMc Initialization: 14,104
[03/18 22:05:57    415s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:55 mem=1711.7M
[03/18 22:05:57    415s]   Timing Snapshot: (REF)
[03/18 22:05:57    415s]      Weighted WNS: 0.000
[03/18 22:05:57    415s]       All  PG WNS: 0.000
[03/18 22:05:57    415s]       High PG WNS: 0.000
[03/18 22:05:57    415s]       All  PG TNS: 0.000
[03/18 22:05:57    415s]       High PG TNS: 0.000
[03/18 22:05:57    415s]    Category Slack: { [L, 0.001] [H, 0.001] }
[03/18 22:05:57    415s] 
[03/18 22:05:58    416s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1727.7M
[03/18 22:05:58    416s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1727.7M
[03/18 22:06:03    421s] 
[03/18 22:06:03    421s] Phase 1 finished in (cpu = 0:00:04.6) (real = 0:00:04.0) **
[03/18 22:06:03    421s] 
[03/18 22:06:03    421s] =============================================================================================
[03/18 22:06:03    421s]  Step TAT Report for PowerOpt #1
[03/18 22:06:03    421s] =============================================================================================
[03/18 22:06:03    421s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:06:03    421s] ---------------------------------------------------------------------------------------------
[03/18 22:06:03    421s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:06:03    421s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:03    421s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:06:03    421s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:03    421s] [ BottleneckAnalyzerInit ]      1   0:00:02.0  (  32.3 % )     0:00:02.0 /  0:00:02.0    1.0
[03/18 22:06:03    421s] [ OptSingleIteration     ]      4   0:00:00.3  (   4.8 % )     0:00:02.5 /  0:00:02.5    1.0
[03/18 22:06:03    421s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:03    421s] [ OptEval                ]      5   0:00:01.3  (  21.6 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:06:03    421s] [ OptCommit              ]      5   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:06:03    421s] [ IncrTimingUpdate       ]      3   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:06:03    421s] [ PostCommitDelayUpdate  ]      2   0:00:00.1  (   1.9 % )     0:00:00.6 /  0:00:00.7    1.0
[03/18 22:06:03    421s] [ IncrDelayCalc          ]     26   0:00:00.5  (   8.4 % )     0:00:00.5 /  0:00:00.6    1.1
[03/18 22:06:03    421s] [ DrvFindVioNets         ]      1   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:06:03    421s] [ MISC                   ]          0:00:01.4  (  23.0 % )     0:00:01.4 /  0:00:01.4    1.0
[03/18 22:06:03    421s] ---------------------------------------------------------------------------------------------
[03/18 22:06:03    421s]  PowerOpt #1 TOTAL                  0:00:06.2  ( 100.0 % )     0:00:06.2 /  0:00:06.2    1.0
[03/18 22:06:03    421s] ---------------------------------------------------------------------------------------------
[03/18 22:06:03    421s] 
[03/18 22:06:03    421s] Finished Timing Update in (cpu = 0:00:06.4) (real = 0:00:06.0) **
[03/18 22:06:03    421s] OPT: Doing preprocessing before recovery...
[03/18 22:06:04    422s]   Timing Snapshot: (TGT)
[03/18 22:06:04    422s]      Weighted WNS: -0.085
[03/18 22:06:04    422s]       All  PG WNS: -0.085
[03/18 22:06:04    422s]       High PG WNS: -0.085
[03/18 22:06:04    422s]       All  PG TNS: -21.568
[03/18 22:06:04    422s]       High PG TNS: -21.568
[03/18 22:06:04    422s]    Category Slack: { [L, -0.085] [H, -0.085] }
[03/18 22:06:04    422s] 
[03/18 22:06:04    422s] Checking setup slack degradation ...
[03/18 22:06:04    422s] 
[03/18 22:06:04    422s] Recovery Manager:
[03/18 22:06:04    422s]   Low  Effort WNS Jump: 0.085 (REF: 0.000, TGT: -0.085, Threshold: 0.010) - Trigger
[03/18 22:06:04    422s]   High Effort WNS Jump: 0.085 (REF: 0.000, TGT: -0.085, Threshold: 0.010) - Trigger
[03/18 22:06:04    422s]   Low  Effort TNS Jump: 21.568 (REF: 0.000, TGT: -21.568, Threshold: 10.000) - Trigger
[03/18 22:06:04    422s]   High Effort TNS Jump: 21.568 (REF: 0.000, TGT: -21.568, Threshold: 5.000) - Trigger
[03/18 22:06:04    422s] 
[03/18 22:06:04    422s] Begin: GigaOpt nonLegal postEco optimization
[03/18 22:06:04    422s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -maxLocalDensity 0.9 -numThreads 1 -maxSmoothenIter 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/18 22:06:12    430s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1774.7M
[03/18 22:06:12    430s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1774.7M
[03/18 22:06:19    436s]   Timing Snapshot: (TGT)
[03/18 22:06:19    436s]      Weighted WNS: -0.014
[03/18 22:06:19    436s]       All  PG WNS: -0.014
[03/18 22:06:19    436s]       High PG WNS: -0.014
[03/18 22:06:19    436s]       All  PG TNS: -0.509
[03/18 22:06:19    436s]       High PG TNS: -0.509
[03/18 22:06:19    436s]    Category Slack: { [L, -0.014] [H, -0.014] }
[03/18 22:06:19    436s] 
[03/18 22:06:19    436s] Checking setup slack degradation ...
[03/18 22:06:19    436s] 
[03/18 22:06:19    436s] Recovery Manager:
[03/18 22:06:19    436s]   Low  Effort WNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 0.010) - Trigger
[03/18 22:06:19    436s]   High Effort WNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 0.010) - Trigger
[03/18 22:06:19    436s]   Low  Effort TNS Jump: 0.509 (REF: 0.000, TGT: -0.509, Threshold: 10.000) - Skip
[03/18 22:06:19    436s]   High Effort TNS Jump: 0.509 (REF: 0.000, TGT: -0.509, Threshold: 5.000) - Skip
[03/18 22:06:19    436s] 
[03/18 22:06:19    437s] 
[03/18 22:06:19    437s] =============================================================================================
[03/18 22:06:19    437s]  Step TAT Report for WnsOpt #2
[03/18 22:06:19    437s] =============================================================================================
[03/18 22:06:19    437s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:06:19    437s] ---------------------------------------------------------------------------------------------
[03/18 22:06:19    437s] [ SlackTraversorInit     ]      2   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:06:19    437s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:19    437s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.1    1.2
[03/18 22:06:19    437s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:19    437s] [ TransformInit          ]      1   0:00:07.6  (  51.7 % )     0:00:07.6 /  0:00:07.6    1.0
[03/18 22:06:19    437s] [ OptSingleIteration     ]     40   0:00:00.1  (   0.5 % )     0:00:06.2 /  0:00:06.2    1.0
[03/18 22:06:19    437s] [ OptGetWeight           ]     40   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.1
[03/18 22:06:19    437s] [ OptEval                ]     40   0:00:03.0  (  20.7 % )     0:00:03.0 /  0:00:03.1    1.0
[03/18 22:06:19    437s] [ OptCommit              ]     40   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.5
[03/18 22:06:19    437s] [ IncrTimingUpdate       ]     30   0:00:00.5  (   3.6 % )     0:00:00.5 /  0:00:00.5    0.9
[03/18 22:06:19    437s] [ PostCommitDelayUpdate  ]     40   0:00:00.3  (   2.2 % )     0:00:01.0 /  0:00:01.1    1.0
[03/18 22:06:19    437s] [ IncrDelayCalc          ]    125   0:00:00.7  (   4.8 % )     0:00:00.7 /  0:00:00.8    1.1
[03/18 22:06:19    437s] [ SetupOptGetWorkingSet  ]     38   0:00:00.4  (   2.8 % )     0:00:00.4 /  0:00:00.4    1.1
[03/18 22:06:19    437s] [ SetupOptGetActiveNode  ]     38   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:19    437s] [ SetupOptSlackGraph     ]     38   0:00:00.7  (   4.6 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:06:19    437s] [ MISC                   ]          0:00:00.6  (   4.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:06:19    437s] ---------------------------------------------------------------------------------------------
[03/18 22:06:19    437s]  WnsOpt #2 TOTAL                    0:00:14.6  ( 100.0 % )     0:00:14.6 /  0:00:14.6    1.0
[03/18 22:06:19    437s] ---------------------------------------------------------------------------------------------
[03/18 22:06:19    437s] 
[03/18 22:06:19    437s] End: GigaOpt nonLegal postEco optimization
[03/18 22:06:19    437s] Begin: GigaOpt TNS non-legal recovery
[03/18 22:06:19    437s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -postEcoForNonLegalPowerRecovery -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC 
[03/18 22:06:27    445s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1790.7M
[03/18 22:06:27    445s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:1790.7M
[03/18 22:06:28    446s]   Timing Snapshot: (TGT)
[03/18 22:06:28    446s]      Weighted WNS: -0.003
[03/18 22:06:28    446s]       All  PG WNS: -0.003
[03/18 22:06:28    446s]       High PG WNS: -0.003
[03/18 22:06:28    446s]       All  PG TNS: -0.023
[03/18 22:06:28    446s]       High PG TNS: -0.023
[03/18 22:06:28    446s]    Category Slack: { [L, -0.003] [H, -0.003] }
[03/18 22:06:28    446s] 
[03/18 22:06:28    446s] Checking setup slack degradation ...
[03/18 22:06:28    446s] 
[03/18 22:06:28    446s] Recovery Manager:
[03/18 22:06:28    446s]   Low  Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:28    446s]   High Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:28    446s]   Low  Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 10.000) - Skip
[03/18 22:06:28    446s]   High Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 5.000) - Skip
[03/18 22:06:28    446s] 
[03/18 22:06:28    446s] 
[03/18 22:06:28    446s] =============================================================================================
[03/18 22:06:28    446s]  Step TAT Report for TnsOpt #2
[03/18 22:06:28    446s] =============================================================================================
[03/18 22:06:28    446s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:06:28    446s] ---------------------------------------------------------------------------------------------
[03/18 22:06:28    446s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:06:28    446s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    4.7
[03/18 22:06:28    446s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[03/18 22:06:28    446s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:28    446s] [ TransformInit          ]      1   0:00:07.5  (  80.4 % )     0:00:07.5 /  0:00:07.5    1.0
[03/18 22:06:28    446s] [ OptSingleIteration     ]      9   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:06:28    446s] [ OptGetWeight           ]      9   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:06:28    446s] [ OptEval                ]      9   0:00:00.6  (   6.2 % )     0:00:00.6 /  0:00:00.6    1.0
[03/18 22:06:28    446s] [ OptCommit              ]      9   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:28    446s] [ IncrTimingUpdate       ]     12   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:06:28    446s] [ PostCommitDelayUpdate  ]      9   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:06:28    446s] [ IncrDelayCalc          ]     23   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:06:28    446s] [ SetupOptGetWorkingSet  ]      9   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:06:28    446s] [ SetupOptGetActiveNode  ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:28    446s] [ SetupOptSlackGraph     ]      9   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:06:28    446s] [ MISC                   ]          0:00:00.5  (   5.3 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:06:28    446s] ---------------------------------------------------------------------------------------------
[03/18 22:06:28    446s]  TnsOpt #2 TOTAL                    0:00:09.3  ( 100.0 % )     0:00:09.3 /  0:00:09.3    1.0
[03/18 22:06:28    446s] ---------------------------------------------------------------------------------------------
[03/18 22:06:28    446s] 
[03/18 22:06:28    446s] End: GigaOpt TNS non-legal recovery
[03/18 22:06:28    446s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.042, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:       Starting CMU at level 4, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.085, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.110, REAL:0.106, MEM:1781.2M
[03/18 22:06:29    446s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.110, REAL:0.107, MEM:1781.2M
[03/18 22:06:29    446s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.6
[03/18 22:06:29    446s] OPERPROF: Starting RefinePlace at level 1, MEM:1781.2M
[03/18 22:06:29    446s] *** Starting refinePlace (0:07:27 mem=1781.2M) ***
[03/18 22:06:29    446s] Total net bbox length = 2.631e+05 (1.138e+05 1.494e+05) (ext = 9.220e+04)
[03/18 22:06:29    446s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:06:29    446s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1781.2M
[03/18 22:06:29    446s] Starting refinePlace ...
[03/18 22:06:29    446s] 
[03/18 22:06:29    446s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:06:29    447s] Move report: legalization moves 12 insts, mean move: 0.87 um, max move: 2.20 um
[03/18 22:06:29    447s] 	Max move on inst (U5402): (27.80, 155.80) --> (25.60, 155.80)
[03/18 22:06:29    447s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1781.2MB) @(0:07:27 - 0:07:27).
[03/18 22:06:29    447s] Move report: Detail placement moves 12 insts, mean move: 0.87 um, max move: 2.20 um
[03/18 22:06:29    447s] 	Max move on inst (U5402): (27.80, 155.80) --> (25.60, 155.80)
[03/18 22:06:29    447s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1781.2MB
[03/18 22:06:29    447s] Statistics of distance of Instance movement in refine placement:
[03/18 22:06:29    447s]   maximum (X+Y) =         2.20 um
[03/18 22:06:29    447s]   inst (U5402) with max move: (27.8, 155.8) -> (25.6, 155.8)
[03/18 22:06:29    447s]   mean    (X+Y) =         0.87 um
[03/18 22:06:29    447s] Summary Report:
[03/18 22:06:29    447s] Instances move: 12 (out of 14104 movable)
[03/18 22:06:29    447s] Instances flipped: 0
[03/18 22:06:29    447s] Mean displacement: 0.87 um
[03/18 22:06:29    447s] Max displacement: 2.20 um (Instance: U5402) (27.8, 155.8) -> (25.6, 155.8)
[03/18 22:06:29    447s] 	Length: 3 sites, height: 1 rows, site name: core, cell type: INVD0
[03/18 22:06:29    447s] Total instances moved : 12
[03/18 22:06:29    447s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.350, REAL:0.353, MEM:1781.2M
[03/18 22:06:29    447s] Total net bbox length = 2.631e+05 (1.138e+05 1.494e+05) (ext = 9.220e+04)
[03/18 22:06:29    447s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1781.2MB
[03/18 22:06:29    447s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1781.2MB) @(0:07:27 - 0:07:27).
[03/18 22:06:29    447s] *** Finished refinePlace (0:07:27 mem=1781.2M) ***
[03/18 22:06:29    447s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.6
[03/18 22:06:29    447s] OPERPROF: Finished RefinePlace at level 1, CPU:0.390, REAL:0.393, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:1781.2M
[03/18 22:06:29    447s] Finished re-routing un-routed nets (0:00:00.0 1781.2M)
[03/18 22:06:29    447s] 
[03/18 22:06:29    447s] OPERPROF: Starting DPlace-Init at level 1, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF:     Starting CMU at level 3, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.088, MEM:1781.2M
[03/18 22:06:29    447s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1781.2M
[03/18 22:06:29    447s] 
[03/18 22:06:29    447s] Density : 0.4959
[03/18 22:06:29    447s] Max route overflow : 0.0000
[03/18 22:06:29    447s] 
[03/18 22:06:29    447s]   Timing Snapshot: (TGT)
[03/18 22:06:29    447s]      Weighted WNS: -0.003
[03/18 22:06:29    447s]       All  PG WNS: -0.003
[03/18 22:06:29    447s]       High PG WNS: -0.003
[03/18 22:06:29    447s]       All  PG TNS: -0.023
[03/18 22:06:29    447s]       High PG TNS: -0.023
[03/18 22:06:29    447s]    Category Slack: { [L, -0.003] [H, -0.003] }
[03/18 22:06:29    447s] 
[03/18 22:06:29    447s] Checking setup slack degradation ...
[03/18 22:06:29    447s] 
[03/18 22:06:29    447s] Recovery Manager:
[03/18 22:06:29    447s]   Low  Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:29    447s]   High Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:29    447s]   Low  Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 10.000) - Skip
[03/18 22:06:29    447s]   High Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 5.000) - Skip
[03/18 22:06:29    447s] 
[03/18 22:06:30    447s]   Timing Snapshot: (TGT)
[03/18 22:06:30    447s]      Weighted WNS: -0.003
[03/18 22:06:30    447s]       All  PG WNS: -0.003
[03/18 22:06:30    447s]       High PG WNS: -0.003
[03/18 22:06:30    447s]       All  PG TNS: -0.023
[03/18 22:06:30    447s]       High PG TNS: -0.023
[03/18 22:06:30    447s]    Category Slack: { [L, -0.003] [H, -0.003] }
[03/18 22:06:30    447s] 
[03/18 22:06:30    447s] Checking setup slack degradation ...
[03/18 22:06:30    447s] 
[03/18 22:06:30    447s] Recovery Manager:
[03/18 22:06:30    447s]   Low  Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:30    447s]   High Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:30    447s]   Low  Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 10.000) - Skip
[03/18 22:06:30    447s]   High Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 5.000) - Skip
[03/18 22:06:30    447s] 
[03/18 22:06:30    447s] Begin: Core Power Optimization
[03/18 22:06:30    447s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:27.7/0:08:40.1 (0.9), mem = 1781.2M
[03/18 22:06:30    447s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.12
[03/18 22:06:30    447s] (I,S,L,T): WC_VIEW: 35.9443, 5.34075, 0.520092, 41.8051
[03/18 22:06:30    447s] ### Creating RouteCongInterface, started
[03/18 22:06:30    447s] 
[03/18 22:06:30    447s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.4952} {7, 0.091, 0.4952} {8, 0.045, 0.4465} 
[03/18 22:06:30    447s] 
[03/18 22:06:30    447s] #optDebug: {0, 1.200}
[03/18 22:06:30    447s] ### Creating RouteCongInterface, finished
[03/18 22:06:30    447s] ### Creating LA Mngr. totSessionCpu=0:07:28 mem=1781.2M
[03/18 22:06:30    447s] ### Creating LA Mngr, finished. totSessionCpu=0:07:28 mem=1781.2M
[03/18 22:06:31    448s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1781.2M
[03/18 22:06:31    448s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1781.2M
[03/18 22:06:31    449s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:06:31    449s] Reclaim Optimization WNS Slack -0.003  TNS Slack -0.023 Density 49.59
[03/18 22:06:31    449s] +----------+---------+--------+--------+------------+--------+
[03/18 22:06:31    449s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:06:31    449s] +----------+---------+--------+--------+------------+--------+
[03/18 22:06:31    449s] |    49.59%|        -|  -0.003|  -0.023|   0:00:00.0| 1781.2M|
[03/18 22:06:31    449s] Running power reclaim iteration with 18.48424 cutoff 
[03/18 22:06:31    449s] |    49.59%|        0|  -0.003|  -0.023|   0:00:00.0| 1781.2M|
[03/18 22:06:31    449s] Running power reclaim iteration with 18.48424 cutoff 
[03/18 22:06:40    458s] |    49.59%|      281|  -0.003|  -0.023|   0:00:09.0| 1819.3M|
[03/18 22:06:40    458s] Running power reclaim iteration with 18.48424 cutoff 
[03/18 22:06:43    461s] |    49.58%|       11|  -0.003|  -0.023|   0:00:03.0| 1819.3M|
[03/18 22:06:43    461s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:06:43    461s] Running power reclaim iteration with 27.72637 cutoff 
[03/18 22:06:47    464s] |    49.58%|       56|  -0.003|  -0.023|   0:00:04.0| 1819.3M|
[03/18 22:06:47    464s] Running power reclaim iteration with 3.69685 cutoff 
[03/18 22:06:50    468s] |    49.58%|       72|  -0.003|  -0.023|   0:00:03.0| 1819.3M|
[03/18 22:06:50    468s]  *** Final WNS Slack -0.003  TNS Slack -0.023 
[03/18 22:06:50    468s] +----------+---------+--------+--------+------------+--------+
[03/18 22:06:50    468s] Reclaim Optimization End WNS Slack -0.003  TNS Slack -0.023 Density 49.58
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] ** Summary: Restruct = 11 Buffer Deletion = 0 Declone = 0 Resize = 128 **
[03/18 22:06:50    468s] --------------------------------------------------------------
[03/18 22:06:50    468s] |                                   | Total     | Sequential |
[03/18 22:06:50    468s] --------------------------------------------------------------
[03/18 22:06:50    468s] | Num insts resized                 |     123  |       2    |
[03/18 22:06:50    468s] | Num insts undone                  |       0  |       0    |
[03/18 22:06:50    468s] | Num insts Downsized               |       3  |       1    |
[03/18 22:06:50    468s] | Num insts Samesized               |     120  |       1    |
[03/18 22:06:50    468s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:06:50    468s] | Num multiple commits+uncommits    |       5  |       -    |
[03/18 22:06:50    468s] --------------------------------------------------------------
[03/18 22:06:50    468s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:06:50    468s] Layer 7 has 1 constrained nets 
[03/18 22:06:50    468s] **** End NDR-Layer Usage Statistics ****
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] =======================================================================
[03/18 22:06:50    468s]                 Reasons for not reclaiming further
[03/18 22:06:50    468s] =======================================================================
[03/18 22:06:50    468s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] Resizing failure reasons
[03/18 22:06:50    468s] ------------------------------------------------
[03/18 22:06:50    468s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] Number of insts committed for which the initial cell was dont use = 0
[03/18 22:06:50    468s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 22:06:50    468s] End: Core Power Optimization (cpu = 0:00:20.5) (real = 0:00:20.0) **
[03/18 22:06:50    468s] (I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
[03/18 22:06:50    468s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.12
[03/18 22:06:50    468s] *** PowerOpt [finish] : cpu/real = 0:00:20.6/0:00:20.7 (1.0), totSession cpu/real = 0:07:48.4/0:09:00.8 (0.9), mem = 1819.3M
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] =============================================================================================
[03/18 22:06:50    468s]  Step TAT Report for PowerOpt #2
[03/18 22:06:50    468s] =============================================================================================
[03/18 22:06:50    468s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:06:50    468s] ---------------------------------------------------------------------------------------------
[03/18 22:06:50    468s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:06:50    468s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:50    468s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:06:50    468s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:50    468s] [ BottleneckAnalyzerInit ]      2   0:00:04.1  (  19.7 % )     0:00:04.1 /  0:00:04.1    1.0
[03/18 22:06:50    468s] [ OptSingleIteration     ]      9   0:00:00.3  (   1.6 % )     0:00:14.6 /  0:00:14.6    1.0
[03/18 22:06:50    468s] [ OptGetWeight           ]     74   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:06:50    468s] [ OptEval                ]     74   0:00:12.0  (  58.0 % )     0:00:12.0 /  0:00:12.0    1.0
[03/18 22:06:50    468s] [ OptCommit              ]     74   0:00:01.1  (   5.5 % )     0:00:01.7 /  0:00:01.8    1.0
[03/18 22:06:50    468s] [ IncrTimingUpdate       ]     11   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.1
[03/18 22:06:50    468s] [ PostCommitDelayUpdate  ]    320   0:00:00.2  (   1.1 % )     0:00:01.0 /  0:00:01.0    1.0
[03/18 22:06:50    468s] [ IncrDelayCalc          ]    655   0:00:00.7  (   3.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:06:50    468s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.2    1.0
[03/18 22:06:50    468s] [ MISC                   ]          0:00:01.7  (   8.2 % )     0:00:01.7 /  0:00:01.6    0.9
[03/18 22:06:50    468s] ---------------------------------------------------------------------------------------------
[03/18 22:06:50    468s]  PowerOpt #2 TOTAL                  0:00:20.7  ( 100.0 % )     0:00:20.7 /  0:00:20.6    1.0
[03/18 22:06:50    468s] ---------------------------------------------------------------------------------------------
[03/18 22:06:50    468s] 
[03/18 22:06:50    468s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.3M
[03/18 22:06:50    468s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.040, REAL:0.041, MEM:1819.3M
[03/18 22:06:50    468s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1819.3M
[03/18 22:06:50    468s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1819.3M
[03/18 22:06:50    468s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1819.3M
[03/18 22:06:51    468s] OPERPROF:       Starting CMU at level 4, MEM:1819.3M
[03/18 22:06:51    468s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:1819.3M
[03/18 22:06:51    468s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.080, REAL:0.084, MEM:1819.3M
[03/18 22:06:51    468s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.105, MEM:1819.3M
[03/18 22:06:51    468s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.105, MEM:1819.3M
[03/18 22:06:51    468s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.7
[03/18 22:06:51    468s] OPERPROF: Starting RefinePlace at level 1, MEM:1819.3M
[03/18 22:06:51    468s] *** Starting refinePlace (0:07:49 mem=1819.3M) ***
[03/18 22:06:51    468s] Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
[03/18 22:06:51    468s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:06:51    468s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1819.3M
[03/18 22:06:51    468s] Starting refinePlace ...
[03/18 22:06:51    468s] 
[03/18 22:06:51    468s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:06:51    468s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:06:51    468s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1819.3MB) @(0:07:49 - 0:07:49).
[03/18 22:06:51    468s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:06:51    468s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1819.3MB
[03/18 22:06:51    468s] Statistics of distance of Instance movement in refine placement:
[03/18 22:06:51    468s]   maximum (X+Y) =         0.00 um
[03/18 22:06:51    468s]   mean    (X+Y) =         0.00 um
[03/18 22:06:51    468s] Summary Report:
[03/18 22:06:51    468s] Instances move: 0 (out of 14093 movable)
[03/18 22:06:51    468s] Instances flipped: 0
[03/18 22:06:51    468s] Mean displacement: 0.00 um
[03/18 22:06:51    468s] Max displacement: 0.00 um 
[03/18 22:06:51    468s] Total instances moved : 0
[03/18 22:06:51    468s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.340, REAL:0.338, MEM:1819.3M
[03/18 22:06:51    468s] Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
[03/18 22:06:51    468s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1819.3MB
[03/18 22:06:51    468s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1819.3MB) @(0:07:49 - 0:07:49).
[03/18 22:06:51    468s] *** Finished refinePlace (0:07:49 mem=1819.3M) ***
[03/18 22:06:51    468s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.7
[03/18 22:06:51    468s] OPERPROF: Finished RefinePlace at level 1, CPU:0.380, REAL:0.379, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1819.3M
[03/18 22:06:51    469s] Finished re-routing un-routed nets (0:00:00.0 1819.3M)
[03/18 22:06:51    469s] 
[03/18 22:06:51    469s] OPERPROF: Starting DPlace-Init at level 1, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF:     Starting CMU at level 3, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.084, MEM:1819.3M
[03/18 22:06:51    469s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.105, MEM:1819.3M
[03/18 22:06:51    469s] 
[03/18 22:06:51    469s] Density : 0.4958
[03/18 22:06:51    469s] Max route overflow : 0.0000
[03/18 22:06:51    469s] 
[03/18 22:06:51    469s] 
[03/18 22:06:51    469s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=1819.3M) ***
[03/18 22:06:51    469s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:06:52    469s]   Timing Snapshot: (TGT)
[03/18 22:06:52    469s]      Weighted WNS: -0.003
[03/18 22:06:52    469s]       All  PG WNS: -0.003
[03/18 22:06:52    469s]       High PG WNS: -0.003
[03/18 22:06:52    469s]       All  PG TNS: -0.023
[03/18 22:06:52    469s]       High PG TNS: -0.023
[03/18 22:06:52    469s]    Category Slack: { [L, -0.003] [H, -0.003] }
[03/18 22:06:52    469s] 
[03/18 22:06:52    469s] Checking setup slack degradation ...
[03/18 22:06:52    469s] 
[03/18 22:06:52    469s] Recovery Manager:
[03/18 22:06:52    469s]   Low  Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:52    469s]   High Effort WNS Jump: 0.003 (REF: 0.000, TGT: -0.003, Threshold: 0.010) - Skip
[03/18 22:06:52    469s]   Low  Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 10.000) - Skip
[03/18 22:06:52    469s]   High Effort TNS Jump: 0.023 (REF: 0.000, TGT: -0.023, Threshold: 5.000) - Skip
[03/18 22:06:52    469s] 
[03/18 22:06:52    469s] GigaOpt Checkpoint: Internal hardenOpt -bandMultiplier 5 -allEndPoints -postEco -postEcoLefSafe -maxLocalDensity 0.98 -numThreads 1 -maxIter 1 
[03/18 22:06:52    469s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:06:52    469s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:07:49.9/0:09:02.4 (0.9), mem = 1819.3M
[03/18 22:06:52    469s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.13
[03/18 22:06:52    470s] (I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
[03/18 22:06:52    470s] ### Creating RouteCongInterface, started
[03/18 22:06:52    470s] 
[03/18 22:06:52    470s] #optDebug: {2, 1.000, 0.8500} {3, 0.818, 0.8500} {4, 0.636, 0.8500} {5, 0.455, 0.8500} {6, 0.091, 0.8500} {7, 0.091, 0.8500} {8, 0.045, 0.8500} 
[03/18 22:06:52    470s] 
[03/18 22:06:52    470s] #optDebug: {0, 1.200}
[03/18 22:06:52    470s] ### Creating RouteCongInterface, finished
[03/18 22:06:52    470s] ### Creating LA Mngr. totSessionCpu=0:07:50 mem=1819.3M
[03/18 22:06:52    470s] ### Creating LA Mngr, finished. totSessionCpu=0:07:50 mem=1819.3M
[03/18 22:06:58    475s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:06:59    477s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1828.9M
[03/18 22:06:59    477s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:1828.9M
[03/18 22:07:00    477s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:07:00    477s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:07:00    477s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:07:00    477s] |  -0.003|   -0.003|  -0.023|   -0.023|    49.58%|   0:00:00.0| 1828.9M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_2__fifo_instance_ |
[03/18 22:07:00    477s] |        |         |        |         |          |            |        |          |         | q6_reg_9_/D                                        |
[03/18 22:07:00    478s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:07:00    478s] 
[03/18 22:07:00    478s] *** Finish pre-CTS Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=1847.9M) ***
[03/18 22:07:00    478s] 
[03/18 22:07:00    478s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1847.9M) ***
[03/18 22:07:00    478s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:07:00    478s] Layer 7 has 1 constrained nets 
[03/18 22:07:00    478s] **** End NDR-Layer Usage Statistics ****
[03/18 22:07:01    478s] (I,S,L,T): WC_VIEW: 35.9348, 5.32318, 0.519415, 41.7774
[03/18 22:07:01    478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.13
[03/18 22:07:01    478s] *** SetupOpt [finish] : cpu/real = 0:00:08.3/0:00:08.7 (1.0), totSession cpu/real = 0:07:58.2/0:09:11.0 (0.9), mem = 1838.4M
[03/18 22:07:01    478s] 
[03/18 22:07:01    478s] =============================================================================================
[03/18 22:07:01    478s]  Step TAT Report for HardenOpt #1
[03/18 22:07:01    478s] =============================================================================================
[03/18 22:07:01    478s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:07:01    478s] ---------------------------------------------------------------------------------------------
[03/18 22:07:01    478s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:07:01    478s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:07:01    478s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:07:01    478s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:07:01    478s] [ TransformInit          ]      1   0:00:07.4  (  85.1 % )     0:00:07.4 /  0:00:07.4    1.0
[03/18 22:07:01    478s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:07:01    478s] [ OptGetWeight           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[03/18 22:07:01    478s] [ OptEval                ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:07:01    478s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:07:01    478s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:07:01    478s] [ SetupOptGetWorkingSet  ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:07:01    478s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:07:01    478s] [ MISC                   ]          0:00:00.8  (   9.3 % )     0:00:00.8 /  0:00:00.4    0.5
[03/18 22:07:01    478s] ---------------------------------------------------------------------------------------------
[03/18 22:07:01    478s]  HardenOpt #1 TOTAL                 0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.3    1.0
[03/18 22:07:01    478s] ---------------------------------------------------------------------------------------------
[03/18 22:07:01    478s] 
[03/18 22:07:01    478s] Executing incremental physical updates
[03/18 22:07:01    478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.041, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:   Starting DPlace-Init at level 2, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:       Starting CMU at level 4, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.090, REAL:0.083, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.104, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.104, MEM:1838.4M
[03/18 22:07:01    478s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.8
[03/18 22:07:01    478s] OPERPROF: Starting RefinePlace at level 1, MEM:1838.4M
[03/18 22:07:01    478s] *** Starting refinePlace (0:07:58 mem=1838.4M) ***
[03/18 22:07:01    478s] Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
[03/18 22:07:01    478s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:07:01    478s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:1838.4M
[03/18 22:07:01    478s] Starting refinePlace ...
[03/18 22:07:01    478s] 
[03/18 22:07:01    478s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:07:01    478s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:07:01    478s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=1838.4MB) @(0:07:58 - 0:07:59).
[03/18 22:07:01    478s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:07:01    478s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1838.4MB
[03/18 22:07:01    478s] Statistics of distance of Instance movement in refine placement:
[03/18 22:07:01    478s]   maximum (X+Y) =         0.00 um
[03/18 22:07:01    478s]   mean    (X+Y) =         0.00 um
[03/18 22:07:01    478s] Summary Report:
[03/18 22:07:01    478s] Instances move: 0 (out of 14093 movable)
[03/18 22:07:01    478s] Instances flipped: 0
[03/18 22:07:01    478s] Mean displacement: 0.00 um
[03/18 22:07:01    478s] Max displacement: 0.00 um 
[03/18 22:07:01    478s] Total instances moved : 0
[03/18 22:07:01    478s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.330, REAL:0.333, MEM:1838.4M
[03/18 22:07:01    478s] Total net bbox length = 2.631e+05 (1.139e+05 1.493e+05) (ext = 9.218e+04)
[03/18 22:07:01    478s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 1838.4MB
[03/18 22:07:01    478s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=1838.4MB) @(0:07:58 - 0:07:59).
[03/18 22:07:01    478s] *** Finished refinePlace (0:07:59 mem=1838.4M) ***
[03/18 22:07:01    478s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.8
[03/18 22:07:01    478s] OPERPROF: Finished RefinePlace at level 1, CPU:0.370, REAL:0.373, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1838.4M
[03/18 22:07:01    478s] Finished re-routing un-routed nets (0:00:00.0 1838.4M)
[03/18 22:07:01    478s] 
[03/18 22:07:01    478s] OPERPROF: Starting DPlace-Init at level 1, MEM:1838.4M
[03/18 22:07:01    478s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1838.4M
[03/18 22:07:01    479s] OPERPROF:     Starting CMU at level 3, MEM:1838.4M
[03/18 22:07:01    479s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1838.4M
[03/18 22:07:01    479s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.090, REAL:0.085, MEM:1838.4M
[03/18 22:07:01    479s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.106, MEM:1838.4M
[03/18 22:07:01    479s] 
[03/18 22:07:01    479s] Density : 0.4958
[03/18 22:07:01    479s] Max route overflow : 0.0000
[03/18 22:07:01    479s] 
[03/18 22:07:01    479s] 
[03/18 22:07:01    479s] *** Finish Physical Update (cpu=0:00:00.9 real=0:00:00.0 mem=1838.4M) ***
[03/18 22:07:01    479s] 
[03/18 22:07:01    479s] Begin Power Analysis
[03/18 22:07:01    479s] 
[03/18 22:07:01    479s]              0V	    VSS
[03/18 22:07:01    479s]            0.9V	    VDD
[03/18 22:07:02    479s] Begin Processing Timing Library for Power Calculation
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Begin Processing Timing Library for Power Calculation
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Begin Processing User Attributes
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.75MB/2982.82MB/1357.03MB)
[03/18 22:07:02    479s] 
[03/18 22:07:02    479s] Begin Processing Signal Activity
[03/18 22:07:02    479s] 
[03/18 22:07:02    480s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)
[03/18 22:07:02    480s] 
[03/18 22:07:02    480s] Begin Power Computation
[03/18 22:07:02    480s] 
[03/18 22:07:02    480s]       ----------------------------------------------------------
[03/18 22:07:02    480s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:07:02    480s]       # of cell(s) missing power table: 2
[03/18 22:07:02    480s]       # of cell(s) missing leakage table: 0
[03/18 22:07:02    480s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:07:02    480s]       ----------------------------------------------------------
[03/18 22:07:02    480s] CellName                                  Missing Table(s)
[03/18 22:07:02    480s] TIEH                                      internal power, 
[03/18 22:07:02    480s] TIEL                                      internal power, 
[03/18 22:07:02    480s] 
[03/18 22:07:02    480s] 
[03/18 22:07:04    481s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)
[03/18 22:07:04    481s] 
[03/18 22:07:04    481s] Begin Processing User Attributes
[03/18 22:07:04    481s] 
[03/18 22:07:04    481s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)
[03/18 22:07:04    481s] 
[03/18 22:07:04    481s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1337.89MB/2982.82MB/1357.03MB)
[03/18 22:07:04    481s] 
[03/18 22:07:04    481s] *



[03/18 22:07:04    481s] Total Power
[03/18 22:07:04    481s] -----------------------------------------------------------------------------------------
[03/18 22:07:04    481s] Total Internal Power:       35.80490123 	   85.9693%
[03/18 22:07:04    481s] Total Switching Power:       5.32318247 	   12.7812%
[03/18 22:07:04    481s] Total Leakage Power:         0.52036770 	    1.2494%
[03/18 22:07:04    481s] Total Power:                41.64845142
[03/18 22:07:04    481s] -----------------------------------------------------------------------------------------
[03/18 22:07:05    482s] Processing average sequential pin duty cycle 
[03/18 22:07:05    482s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1788.0M
[03/18 22:07:05    482s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.033, MEM:1788.0M
[03/18 22:07:05    482s] TotalInstCnt at PhyDesignMc Destruction: 14,093
[03/18 22:07:05    482s] ** Power Reclaim End WNS Slack -0.003  TNS Slack -0.023 
[03/18 22:07:05    482s] End: Power Optimization (cpu=0:01:07, real=0:01:08, mem=1683.04M, totSessionCpu=0:08:02).
[03/18 22:07:05    482s] **optDesign ... cpu = 0:06:25, real = 0:06:32, mem = 1306.6M, totSessionCpu=0:08:02 **
[03/18 22:07:05    482s] 
[03/18 22:07:05    482s] Active setup views:
[03/18 22:07:05    482s]  WC_VIEW
[03/18 22:07:05    482s]   Dominating endpoints: 0
[03/18 22:07:05    482s]   Dominating TNS: -0.000
[03/18 22:07:05    482s] 
[03/18 22:07:05    482s] Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'preRoute' .
[03/18 22:07:05    482s] PreRoute RC Extraction called for design fullchip.
[03/18 22:07:05    482s] RC Extraction called in multi-corner(2) mode.
[03/18 22:07:05    482s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:07:05    482s] RCMode: PreRoute
[03/18 22:07:05    482s]       RC Corner Indexes            0       1   
[03/18 22:07:05    482s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:07:05    482s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:07:05    482s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:07:05    482s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:07:05    482s] Shrink Factor                : 1.00000
[03/18 22:07:05    482s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[03/18 22:07:05    482s] Using capacitance table file ...
[03/18 22:07:05    482s] RC Grid backup saved.
[03/18 22:07:05    482s] LayerId::1 widthSet size::4
[03/18 22:07:05    482s] LayerId::2 widthSet size::4
[03/18 22:07:05    482s] LayerId::3 widthSet size::4
[03/18 22:07:05    482s] LayerId::4 widthSet size::4
[03/18 22:07:05    482s] LayerId::5 widthSet size::4
[03/18 22:07:05    482s] LayerId::6 widthSet size::4
[03/18 22:07:05    482s] LayerId::7 widthSet size::4
[03/18 22:07:05    482s] LayerId::8 widthSet size::4
[03/18 22:07:05    482s] Skipped RC grid update for preRoute extraction.
[03/18 22:07:05    482s] Initializing multi-corner capacitance tables ... 
[03/18 22:07:05    482s] Initializing multi-corner resistance tables ...
[03/18 22:07:05    482s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.000000 ; uaWl: 0.000000 ; uaWlH: 0.000000 ; aWlH: 0.000000 ; Pmax: 0.810600 ; wcR: 0.636400 ; newSi: 0.088700 ; pMod: 83 ; 
[03/18 22:07:05    482s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:00.0  MEM: 1667.527M)
[03/18 22:07:05    482s] Skewing Data Summary (End_of_FINAL)
[03/18 22:07:06    483s] --------------------------------------------------
[03/18 22:07:06    483s]  Total skewed count:0
[03/18 22:07:06    483s] --------------------------------------------------
[03/18 22:07:06    483s] [PSP]    Started Early Global Route kernel ( Curr Mem: 1673.55 MB )
[03/18 22:07:06    483s] (I)       Started Loading and Dumping File ( Curr Mem: 1673.55 MB )
[03/18 22:07:06    483s] (I)       Reading DB...
[03/18 22:07:06    483s] (I)       Read data from FE... (mem=1673.6M)
[03/18 22:07:06    483s] (I)       Read nodes and places... (mem=1673.6M)
[03/18 22:07:06    483s] (I)       Done Read nodes and places (cpu=0.020s, mem=1675.7M)
[03/18 22:07:06    483s] (I)       Read nets... (mem=1675.7M)
[03/18 22:07:06    483s] (I)       Done Read nets (cpu=0.040s, mem=1677.7M)
[03/18 22:07:06    483s] (I)       Done Read data from FE (cpu=0.060s, mem=1677.7M)
[03/18 22:07:06    483s] (I)       before initializing RouteDB syMemory usage = 1677.7 MB
[03/18 22:07:06    483s] (I)       Build term to term wires: false
[03/18 22:07:06    483s] (I)       Honor MSV route constraint: false
[03/18 22:07:06    483s] (I)       Maximum routing layer  : 127
[03/18 22:07:06    483s] (I)       Minimum routing layer  : 2
[03/18 22:07:06    483s] (I)       Supply scale factor H  : 1.00
[03/18 22:07:06    483s] (I)       Supply scale factor V  : 1.00
[03/18 22:07:06    483s] (I)       Tracks used by clock wire: 0
[03/18 22:07:06    483s] (I)       Reverse direction      : 
[03/18 22:07:06    483s] (I)       Honor partition pin guides: true
[03/18 22:07:06    483s] (I)       Route selected nets only: false
[03/18 22:07:06    483s] (I)       Route secondary PG pins: false
[03/18 22:07:06    483s] (I)       Second PG max fanout   : 2147483647
[03/18 22:07:06    483s] (I)       Apply function for special wires: true
[03/18 22:07:06    483s] (I)       Layer by layer blockage reading: true
[03/18 22:07:06    483s] (I)       Offset calculation fix : true
[03/18 22:07:06    483s] (I)       Route stripe layer range: 
[03/18 22:07:06    483s] (I)       Honor partition fences : 
[03/18 22:07:06    483s] (I)       Honor partition pin    : 
[03/18 22:07:06    483s] (I)       Honor partition fences with feedthrough: 
[03/18 22:07:06    483s] (I)       Counted 13042 PG shapes. We will not process PG shapes layer by layer.
[03/18 22:07:06    483s] (I)       Use row-based GCell size
[03/18 22:07:06    483s] (I)       Use row-based GCell align
[03/18 22:07:06    483s] (I)       GCell unit size   : 3600
[03/18 22:07:06    483s] (I)       GCell multiplier  : 1
[03/18 22:07:06    483s] (I)       GCell row height  : 3600
[03/18 22:07:06    483s] (I)       Actual row height : 3600
[03/18 22:07:06    483s] (I)       GCell align ref   : 20000 20000
[03/18 22:07:06    483s] [NR-eGR] Track table information for default rule: 
[03/18 22:07:06    483s] [NR-eGR] M1 has no routable track
[03/18 22:07:06    483s] [NR-eGR] M2 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M3 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M4 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M5 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M6 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M7 has single uniform track structure
[03/18 22:07:06    483s] [NR-eGR] M8 has single uniform track structure
[03/18 22:07:06    483s] (I)       ===========================================================================
[03/18 22:07:06    483s] (I)       == Report All Rule Vias ==
[03/18 22:07:06    483s] (I)       ===========================================================================
[03/18 22:07:06    483s] (I)        Via Rule : (Default)
[03/18 22:07:06    483s] (I)        Z  Code: Single-Cut                Code: Multi-Cut                
[03/18 22:07:06    483s] (I)       ---------------------------------------------------------------------------
[03/18 22:07:06    483s] (I)        1    3 : VIA12_1cut_V                8 : VIA12_2cut_E             
[03/18 22:07:06    483s] (I)        2   15 : VIA23_1cut                 24 : VIA23_2cut_E             
[03/18 22:07:06    483s] (I)        3   29 : VIA34_1cut                 38 : VIA34_2cut_E             
[03/18 22:07:06    483s] (I)        4   43 : VIA45_1cut                 52 : VIA45_2cut_E             
[03/18 22:07:06    483s] (I)        5   57 : VIA56_1cut                 66 : VIA56_2cut_E             
[03/18 22:07:06    483s] (I)        6   73 : VIA67_1cut                 80 : VIA67_2cut_E             
[03/18 22:07:06    483s] (I)        7   85 : VIA78_1cut                 94 : VIA78_2cut_E             
[03/18 22:07:06    483s] (I)        8    0 : ---                         0 : ---                      
[03/18 22:07:06    483s] (I)       ===========================================================================
[03/18 22:07:06    483s] [NR-eGR] Started Read PG Shapes ( Curr Mem: 1677.68 MB )
[03/18 22:07:06    483s] [NR-eGR] Read 20361 PG shapes
[03/18 22:07:06    483s] [NR-eGR] Finished Read PG Shapes ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1677.68 MB )
[03/18 22:07:06    483s] [NR-eGR] #Routing Blockages  : 0
[03/18 22:07:06    483s] [NR-eGR] #Instance Blockages : 0
[03/18 22:07:06    483s] [NR-eGR] #PG Blockages       : 20361
[03/18 22:07:06    483s] [NR-eGR] #Bump Blockages     : 0
[03/18 22:07:06    483s] [NR-eGR] #Boundary Blockages : 0
[03/18 22:07:06    483s] (I)       Design has 0 blackboxes considered as all layer blockages. 
[03/18 22:07:06    483s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[03/18 22:07:06    483s] (I)       readDataFromPlaceDB
[03/18 22:07:06    483s] (I)       Read net information..
[03/18 22:07:06    483s] [NR-eGR] Read numTotalNets=15873  numIgnoredNets=0
[03/18 22:07:06    483s] (I)       Read testcase time = 0.000 seconds
[03/18 22:07:06    483s] 
[03/18 22:07:06    483s] (I)       early_global_route_priority property id does not exist.
[03/18 22:07:06    483s] (I)       Start initializing grid graph
[03/18 22:07:06    483s] (I)       End initializing grid graph
[03/18 22:07:06    483s] (I)       Model blockages into capacity
[03/18 22:07:06    483s] (I)       Read Num Blocks=20361  Num Prerouted Wires=0  Num CS=0
[03/18 22:07:06    483s] (I)       Started Modeling ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 1 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 2 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 1 (V) : #blockages 8390 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 2 ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 3 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 2 (H) : #blockages 7956 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 3 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 4 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 3 (V) : #blockages 4015 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 4 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 5 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 4 (H) : #blockages 0 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 5 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 6 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 5 (V) : #blockages 0 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 6 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 7 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 6 (H) : #blockages 0 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 7 ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Started Modeling Layer 8 ( Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Layer 7 (V) : #blockages 0 : #preroutes 0
[03/18 22:07:06    483s] (I)       Finished Modeling Layer 8 ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       Finished Modeling ( CPU: 0.02 sec, Real: 0.03 sec, Curr Mem: 1681.19 MB )
[03/18 22:07:06    483s] (I)       -- layer congestion ratio --
[03/18 22:07:06    483s] (I)       Layer 1 : 0.100000
[03/18 22:07:06    483s] (I)       Layer 2 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 3 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 4 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 5 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 6 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 7 : 0.700000
[03/18 22:07:06    483s] (I)       Layer 8 : 0.700000
[03/18 22:07:06    483s] (I)       ----------------------------
[03/18 22:07:06    483s] (I)       Number of ignored nets = 0
[03/18 22:07:06    483s] (I)       Number of fixed nets = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of clock nets = 1.  Ignored: No
[03/18 22:07:06    483s] (I)       Number of analog nets = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of special nets = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[03/18 22:07:06    483s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[03/18 22:07:06    483s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[03/18 22:07:06    483s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[03/18 22:07:06    483s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1681.2 MB
[03/18 22:07:06    483s] (I)       Ndr track 0 does not exist
[03/18 22:07:06    483s] (I)       Layer1  viaCost=300.00
[03/18 22:07:06    483s] (I)       Layer2  viaCost=100.00
[03/18 22:07:06    483s] (I)       Layer3  viaCost=100.00
[03/18 22:07:06    483s] (I)       Layer4  viaCost=100.00
[03/18 22:07:06    483s] (I)       Layer5  viaCost=100.00
[03/18 22:07:06    483s] (I)       Layer6  viaCost=200.00
[03/18 22:07:06    483s] (I)       Layer7  viaCost=100.00
[03/18 22:07:06    483s] (I)       ---------------------Grid Graph Info--------------------
[03/18 22:07:06    483s] (I)       Routing area        : (0, 0) - (798400, 796000)
[03/18 22:07:06    483s] (I)       Core area           : (20000, 20000) - (778400, 776000)
[03/18 22:07:06    483s] (I)       Site width          :   400  (dbu)
[03/18 22:07:06    483s] (I)       Row height          :  3600  (dbu)
[03/18 22:07:06    483s] (I)       GCell row height    :  3600  (dbu)
[03/18 22:07:06    483s] (I)       GCell width         :  3600  (dbu)
[03/18 22:07:06    483s] (I)       GCell height        :  3600  (dbu)
[03/18 22:07:06    483s] (I)       Grid                :   222   221     8
[03/18 22:07:06    483s] (I)       Layer numbers       :     1     2     3     4     5     6     7     8
[03/18 22:07:06    483s] (I)       Vertical capacity   :     0  3600     0  3600     0  3600     0  3600
[03/18 22:07:06    483s] (I)       Horizontal capacity :     0     0  3600     0  3600     0  3600     0
[03/18 22:07:06    483s] (I)       Default wire width  :   180   200   200   200   200   200   800   800
[03/18 22:07:06    483s] (I)       Default wire space  :   180   200   200   200   200   200   800   800
[03/18 22:07:06    483s] (I)       Default wire pitch  :   360   400   400   400   400   400  1600  1600
[03/18 22:07:06    483s] (I)       Default pitch size  :   360   400   400   400   400   400  1600  1600
[03/18 22:07:06    483s] (I)       First track coord   :     0   200   400   200   400   200   800  1000
[03/18 22:07:06    483s] (I)       Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25
[03/18 22:07:06    483s] (I)       Total num of tracks :     0  1996  1989  1996  1989  1996   497   499
[03/18 22:07:06    483s] (I)       Num of masks        :     1     1     1     1     1     1     1     1
[03/18 22:07:06    483s] (I)       Num of trim masks   :     0     0     0     0     0     0     0     0
[03/18 22:07:06    483s] (I)       --------------------------------------------------------
[03/18 22:07:06    483s] 
[03/18 22:07:06    483s] [NR-eGR] ============ Routing rule table ============
[03/18 22:07:06    483s] [NR-eGR] Rule id: 0  Nets: 15873 
[03/18 22:07:06    483s] (I)       ID:0  Default:yes NDR Track ID:0 NDR Via ID:-1 Extra Space:0 #Shields:0 Max Demand(H):1 Max Demand(V):1
[03/18 22:07:06    483s] (I)       Pitch:  L1=360  L2=400  L3=400  L4=400  L5=400  L6=400  L7=1600  L8=1600
[03/18 22:07:06    483s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:07:06    483s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1  L7=1  L8=1
[03/18 22:07:06    483s] [NR-eGR] ========================================
[03/18 22:07:06    483s] [NR-eGR] 
[03/18 22:07:06    483s] (I)       blocked tracks on layer1 : = 0 / 0 (0.00%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer2 : = 112267 / 441116 (25.45%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer3 : = 30304 / 441558 (6.86%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer4 : = 126333 / 441116 (28.64%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer5 : = 0 / 441558 (0.00%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer6 : = 0 / 441116 (0.00%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer7 : = 0 / 110334 (0.00%)
[03/18 22:07:06    483s] (I)       blocked tracks on layer8 : = 0 / 110279 (0.00%)
[03/18 22:07:06    483s] (I)       After initializing earlyGlobalRoute syMemory usage = 1683.2 MB
[03/18 22:07:06    483s] (I)       Finished Loading and Dumping File ( CPU: 0.12 sec, Real: 0.21 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Started Global Routing ( Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       ============= Initialization =============
[03/18 22:07:06    483s] (I)       totalPins=51780  totalGlobalPin=50531 (97.59%)
[03/18 22:07:06    483s] (I)       Started Build MST ( Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Generate topology with single threads
[03/18 22:07:06    483s] (I)       Finished Build MST ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       total 2D Cap : 2210060 = (966070 H, 1243990 V)
[03/18 22:07:06    483s] [NR-eGR] Layer group 1: route 15873 net(s) in layer range [2, 8]
[03/18 22:07:06    483s] (I)       ============  Phase 1a Route ============
[03/18 22:07:06    483s] (I)       Started Phase 1a ( Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Finished Phase 1a ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Usage: 121329 = (55084 H, 66245 V) = (5.70% H, 5.33% V) = (9.915e+04um H, 1.192e+05um V)
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] (I)       ============  Phase 1b Route ============
[03/18 22:07:06    483s] (I)       Usage: 121329 = (55084 H, 66245 V) = (5.70% H, 5.33% V) = (9.915e+04um H, 1.192e+05um V)
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.183922e+05um
[03/18 22:07:06    483s] (I)       Congestion metric : 0.00%H 0.00%V, 0.00%HV
[03/18 22:07:06    483s] (I)       Congestion threshold : each 60.00, sum 90.00
[03/18 22:07:06    483s] (I)       ============  Phase 1c Route ============
[03/18 22:07:06    483s] (I)       Usage: 121329 = (55084 H, 66245 V) = (5.70% H, 5.33% V) = (9.915e+04um H, 1.192e+05um V)
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] (I)       ============  Phase 1d Route ============
[03/18 22:07:06    483s] (I)       Usage: 121329 = (55084 H, 66245 V) = (5.70% H, 5.33% V) = (9.915e+04um H, 1.192e+05um V)
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] (I)       ============  Phase 1e Route ============
[03/18 22:07:06    483s] (I)       Started Phase 1e ( Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Finished Phase 1e ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Usage: 121329 = (55084 H, 66245 V) = (5.70% H, 5.33% V) = (9.915e+04um H, 1.192e+05um V)
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.183922e+05um
[03/18 22:07:06    483s] [NR-eGR] 
[03/18 22:07:06    483s] (I)       Current Phase 1l[Initialization] ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       Running layer assignment with 1 threads
[03/18 22:07:06    483s] (I)       Finished Phase 1l ( CPU: 0.08 sec, Real: 0.07 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       ============  Phase 1l Route ============
[03/18 22:07:06    483s] (I)       
[03/18 22:07:06    483s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[03/18 22:07:06    483s] [NR-eGR]                        OverCon           OverCon            
[03/18 22:07:06    483s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[03/18 22:07:06    483s] [NR-eGR]       Layer                (1)               (3)    OverCon 
[03/18 22:07:06    483s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:07:06    483s] [NR-eGR]      M1  (1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M2  (2)        38( 0.08%)         1( 0.00%)   ( 0.08%) 
[03/18 22:07:06    483s] [NR-eGR]      M3  (3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M4  (4)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M5  (5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M6  (6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M7  (7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR]      M8  (8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[03/18 22:07:06    483s] [NR-eGR] ---------------------------------------------------------------
[03/18 22:07:06    483s] [NR-eGR] Total               39( 0.01%)         1( 0.00%)   ( 0.01%) 
[03/18 22:07:06    483s] [NR-eGR] 
[03/18 22:07:06    483s] (I)       Finished Global Routing ( CPU: 0.16 sec, Real: 0.23 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] (I)       total 2D Cap : 2226128 = (969574 H, 1256554 V)
[03/18 22:07:06    483s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[03/18 22:07:06    483s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[03/18 22:07:06    483s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.31 sec, Real: 0.47 sec, Curr Mem: 1683.16 MB )
[03/18 22:07:06    483s] OPERPROF: Starting HotSpotCal at level 1, MEM:1683.2M
[03/18 22:07:06    483s] [hotspot] +------------+---------------+---------------+
[03/18 22:07:06    483s] [hotspot] |            |   max hotspot | total hotspot |
[03/18 22:07:06    483s] [hotspot] +------------+---------------+---------------+
[03/18 22:07:06    483s] [hotspot] | normalized |          0.00 |          0.00 |
[03/18 22:07:06    483s] [hotspot] +------------+---------------+---------------+
[03/18 22:07:06    483s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:07:06    483s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:07:06    483s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.005, MEM:1683.2M
[03/18 22:07:06    483s] <optDesign CMD> Restore Using all VT Cells
[03/18 22:07:06    483s] Starting delay calculation for Setup views
[03/18 22:07:06    483s] #################################################################################
[03/18 22:07:06    483s] # Design Stage: PreRoute
[03/18 22:07:06    483s] # Design Name: fullchip
[03/18 22:07:06    483s] # Design Mode: 65nm
[03/18 22:07:06    483s] # Analysis Mode: MMMC Non-OCV 
[03/18 22:07:06    483s] # Parasitics Mode: No SPEF/RCDB
[03/18 22:07:06    483s] # Signoff Settings: SI Off 
[03/18 22:07:06    483s] #################################################################################
[03/18 22:07:07    484s] Calculate delays in BcWc mode...
[03/18 22:07:07    484s] Topological Sorting (REAL = 0:00:00.0, MEM = 1673.2M, InitMEM = 1673.2M)
[03/18 22:07:07    484s] Start delay calculation (fullDC) (1 T). (MEM=1673.16)
[03/18 22:07:07    484s] End AAE Lib Interpolated Model. (MEM=1684.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:07:08    485s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[40]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/18 22:07:08    485s] **WARN: (IMPESI-3014):	The RC network is incomplete for net mem_in[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[03/18 22:07:10    487s] Total number of fetched objects 15894
[03/18 22:07:10    487s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:07:10    487s] End delay calculation. (MEM=1722.83 CPU=0:00:02.5 REAL=0:00:02.0)
[03/18 22:07:10    487s] End delay calculation (fullDC). (MEM=1722.83 CPU=0:00:03.3 REAL=0:00:03.0)
[03/18 22:07:10    487s] *** CDM Built up (cpu=0:00:03.7  real=0:00:04.0  mem= 1722.8M) ***
[03/18 22:07:11    488s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:05.0 totSessionCpu=0:08:08 mem=1722.8M)
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Power Analysis
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s]              0V	    VSS
[03/18 22:07:11    488s]            0.9V	    VDD
[03/18 22:07:11    488s] Begin Processing Timing Library for Power Calculation
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Processing Timing Library for Power Calculation
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Processing User Attributes
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.34MB/2867.26MB/1357.03MB)
[03/18 22:07:11    488s] 
[03/18 22:07:11    488s] Begin Processing Signal Activity
[03/18 22:07:11    488s] 
[03/18 22:07:12    488s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)
[03/18 22:07:12    488s] 
[03/18 22:07:12    488s] Begin Power Computation
[03/18 22:07:12    488s] 
[03/18 22:07:12    488s]       ----------------------------------------------------------
[03/18 22:07:12    488s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:07:12    488s]       # of cell(s) missing power table: 2
[03/18 22:07:12    488s]       # of cell(s) missing leakage table: 0
[03/18 22:07:12    488s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:07:12    488s]       ----------------------------------------------------------
[03/18 22:07:12    488s] CellName                                  Missing Table(s)
[03/18 22:07:12    488s] TIEH                                      internal power, 
[03/18 22:07:12    488s] TIEL                                      internal power, 
[03/18 22:07:12    488s] 
[03/18 22:07:12    488s] 
[03/18 22:07:13    490s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)
[03/18 22:07:13    490s] 
[03/18 22:07:13    490s] Begin Processing User Attributes
[03/18 22:07:13    490s] 
[03/18 22:07:13    490s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)
[03/18 22:07:13    490s] 
[03/18 22:07:13    490s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1329.55MB/2867.26MB/1357.03MB)
[03/18 22:07:13    490s] 
[03/18 22:07:14    490s] *



[03/18 22:07:14    490s] Total Power
[03/18 22:07:14    490s] -----------------------------------------------------------------------------------------
[03/18 22:07:14    490s] Total Internal Power:       35.80490126 	   85.9693%
[03/18 22:07:14    490s] Total Switching Power:       5.32318247 	   12.7812%
[03/18 22:07:14    490s] Total Leakage Power:         0.52036770 	    1.2494%
[03/18 22:07:14    490s] Total Power:                41.64845145
[03/18 22:07:14    490s] -----------------------------------------------------------------------------------------
[03/18 22:07:14    491s] Processing average sequential pin duty cycle 
[03/18 22:07:14    491s] **optDesign ... cpu = 0:06:34, real = 0:06:41, mem = 1302.4M, totSessionCpu=0:08:11 **
[03/18 22:07:14    491s] cleaningup cpe interface
[03/18 22:07:14    491s] Reported timing to dir ./timingReports
[03/18 22:07:14    491s] **optDesign ... cpu = 0:06:34, real = 0:06:41, mem = 1298.9M, totSessionCpu=0:08:11 **
[03/18 22:07:14    491s] ** Profile ** Start :  cpu=0:00:00.0, mem=1674.8M
[03/18 22:07:14    491s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1674.8M
[03/18 22:07:14    491s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.078, MEM:1674.8M
[03/18 22:07:14    491s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1674.8M
[03/18 22:07:14    491s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=1684.8M
[03/18 22:07:14    491s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1676.8M
[03/18 22:07:16    492s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1674.8M
[03/18 22:07:16    492s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.003  | -0.003  |  0.006  |
|           TNS (ns):| -0.021  | -0.021  |  0.000  |
|    Violating Paths:|    8    |    8    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1674.8M
[03/18 22:07:17    492s] **optDesign ... cpu = 0:06:35, real = 0:06:44, mem = 1290.6M, totSessionCpu=0:08:12 **
[03/18 22:07:17    492s] *** Finished optDesign ***
[03/18 22:07:17    492s] cleaningup cpe interface
[03/18 22:07:17    492s] 
[03/18 22:07:17    492s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:06:52 real=  0:07:01)
[03/18 22:07:17    492s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:03.9 real=0:00:04.1)
[03/18 22:07:17    492s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:32.1 real=0:00:33.4)
[03/18 22:07:17    492s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:08.7 real=0:00:08.8)
[03/18 22:07:17    492s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:23 real=  0:01:23)
[03/18 22:07:17    492s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:19.0 real=0:00:20.5)
[03/18 22:07:17    492s] 	OPT_RUNTIME:                wns (count =  1): (cpu=  0:02:00 real=  0:02:02)
[03/18 22:07:17    492s] 	OPT_RUNTIME:                lkg (count =  1): (cpu=  0:01:11 real=  0:01:12)
[03/18 22:07:17    492s] Info: pop threads available for lower-level modules during optimization.
[03/18 22:07:17    492s] Deleting Lib Analyzer.
[03/18 22:07:17    492s] clean pInstBBox. size 0
[03/18 22:07:17    492s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 22:07:17    492s] All LLGs are deleted
[03/18 22:07:17    492s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1674.8M
[03/18 22:07:17    492s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1673.2M
[03/18 22:07:17    492s] Deleting Cell Server ...
[03/18 22:07:17    492s] cleaningup cpe interface
[03/18 22:07:17    492s] #optDebug: fT-D <X 1 0 0 0>
[03/18 22:07:17    492s] VSMManager cleared!
[03/18 22:07:17    492s] **place_opt_design ... cpu = 0:07:29, real = 0:07:40, mem = 1612.2M **
[03/18 22:07:17    492s] *** Finished GigaPlace ***
[03/18 22:07:17    492s] 
[03/18 22:07:17    492s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:07:17    492s] Severity  ID               Count  Summary                                  
[03/18 22:07:17    492s] WARNING   IMPEXT-3442          4  The version of the capacitance table fil...
[03/18 22:07:17    492s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[03/18 22:07:17    492s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/18 22:07:17    492s] WARNING   IMPOPT-665         196  %s : Net has unplaced terms or is connec...
[03/18 22:07:17    492s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[03/18 22:07:17    492s] *** Message Summary: 207 warning(s), 0 error(s)
[03/18 22:07:17    492s] 
[03/18 22:07:17    492s] 
[03/18 22:07:17    492s] =============================================================================================
[03/18 22:07:17    492s]  Final TAT Report for place_opt_design
[03/18 22:07:17    492s] =============================================================================================
[03/18 22:07:17    492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:07:17    492s] ---------------------------------------------------------------------------------------------
[03/18 22:07:17    492s] [ WnsOpt                 ]      2   0:02:12.9  (  28.9 % )     0:02:16.7 /  0:02:15.0    1.0
[03/18 22:07:17    492s] [ TnsOpt                 ]      2   0:00:29.8  (   6.5 % )     0:00:29.8 /  0:00:28.3    0.9
[03/18 22:07:17    492s] [ HardenOpt              ]      1   0:00:08.7  (   1.9 % )     0:00:08.7 /  0:00:08.3    1.0
[03/18 22:07:17    492s] [ GlobalOpt              ]      1   0:00:33.3  (   7.3 % )     0:00:33.3 /  0:00:32.1    1.0
[03/18 22:07:17    492s] [ DrvOpt                 ]      3   0:00:14.3  (   3.1 % )     0:00:14.3 /  0:00:14.2    1.0
[03/18 22:07:17    492s] [ SimplifyNetlist        ]      1   0:00:04.1  (   0.9 % )     0:00:04.1 /  0:00:03.8    0.9
[03/18 22:07:17    492s] [ AreaOpt                ]      1   0:00:07.5  (   1.6 % )     0:00:08.4 /  0:00:08.3    1.0
[03/18 22:07:17    492s] [ PowerOpt               ]      2   0:00:26.9  (   5.9 % )     0:00:26.9 /  0:00:26.9    1.0
[03/18 22:07:17    492s] [ ViewPruning            ]      8   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:07:17    492s] [ IncrReplace            ]      2   0:01:23.4  (  18.2 % )     0:01:23.4 /  0:01:22.5    1.0
[03/18 22:07:17    492s] [ RefinePlace            ]      6   0:00:07.6  (   1.7 % )     0:00:07.6 /  0:00:07.6    1.0
[03/18 22:07:17    492s] [ TimingUpdate           ]      6   0:00:00.8  (   0.2 % )     0:00:08.5 /  0:00:08.5    1.0
[03/18 22:07:17    492s] [ FullDelayCalc          ]      2   0:00:07.7  (   1.7 % )     0:00:07.7 /  0:00:07.7    1.0
[03/18 22:07:17    492s] [ OptSummaryReport       ]      3   0:00:01.0  (   0.2 % )     0:00:08.9 /  0:00:07.0    0.8
[03/18 22:07:17    492s] [ TimingReport           ]      3   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:07:17    492s] [ DrvReport              ]      3   0:00:02.7  (   0.6 % )     0:00:02.7 /  0:00:01.4    0.5
[03/18 22:07:17    492s] [ PowerReport            ]      3   0:00:09.4  (   2.0 % )     0:00:09.4 /  0:00:09.2    1.0
[03/18 22:07:17    492s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:07:17    492s] [ PropagateActivity      ]      1   0:00:02.1  (   0.5 % )     0:00:02.1 /  0:00:02.1    1.0
[03/18 22:07:17    492s] [ MISC                   ]          0:01:26.0  (  18.7 % )     0:01:26.0 /  0:01:24.3    1.0
[03/18 22:07:17    492s] ---------------------------------------------------------------------------------------------
[03/18 22:07:17    492s]  place_opt_design TOTAL             0:07:39.4  ( 100.0 % )     0:07:39.4 /  0:07:29.4    1.0
[03/18 22:07:17    492s] ---------------------------------------------------------------------------------------------
[03/18 22:07:17    492s] 
[03/18 22:07:17    492s] <CMD> saveDesign placement.enc
[03/18 22:07:17    492s] #% Begin save design ... (date=03/18 22:07:17, mem=1221.9M)
[03/18 22:07:17    492s] % Begin Save ccopt configuration ... (date=03/18 22:07:17, mem=1221.9M)
[03/18 22:07:17    492s] % End Save ccopt configuration ... (date=03/18 22:07:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
[03/18 22:07:17    492s] % Begin Save netlist data ... (date=03/18 22:07:17, mem=1222.2M)
[03/18 22:07:17    492s] Writing Binary DB to placement.enc.dat.tmp/fullchip.v.bin in single-threaded mode...
[03/18 22:07:17    492s] % End Save netlist data ... (date=03/18 22:07:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=1222.2M, current mem=1222.2M)
[03/18 22:07:17    492s] Saving congestion map file placement.enc.dat.tmp/fullchip.route.congmap.gz ...
[03/18 22:07:17    492s] % Begin Save AAE data ... (date=03/18 22:07:17, mem=1222.6M)
[03/18 22:07:17    492s] Saving AAE Data ...
[03/18 22:07:17    492s] % End Save AAE data ... (date=03/18 22:07:17, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.6M, current mem=1222.6M)
[03/18 22:07:18    493s] % Begin Save clock tree data ... (date=03/18 22:07:18, mem=1222.9M)
[03/18 22:07:18    493s] % End Save clock tree data ... (date=03/18 22:07:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1222.9M, current mem=1222.9M)
[03/18 22:07:18    493s] Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
[03/18 22:07:18    493s] Saving mode setting ...
[03/18 22:07:18    493s] Saving global file ...
[03/18 22:07:18    493s] % Begin Save floorplan data ... (date=03/18 22:07:18, mem=1223.0M)
[03/18 22:07:18    493s] Saving floorplan file ...
[03/18 22:07:18    493s] % End Save floorplan data ... (date=03/18 22:07:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1223.0M, current mem=1223.0M)
[03/18 22:07:18    493s] Saving PG file placement.enc.dat.tmp/fullchip.pg.gz
[03/18 22:07:18    493s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1612.2M) ***
[03/18 22:07:18    493s] Saving Drc markers ...
[03/18 22:07:18    493s] ... No Drc file written since there is no markers found.
[03/18 22:07:18    493s] % Begin Save placement data ... (date=03/18 22:07:18, mem=1223.2M)
[03/18 22:07:18    493s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 22:07:18    493s] Save Adaptive View Pruing View Names to Binary file
[03/18 22:07:18    493s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1615.2M) ***
[03/18 22:07:18    493s] % End Save placement data ... (date=03/18 22:07:18, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.2M, current mem=1223.2M)
[03/18 22:07:18    493s] % Begin Save routing data ... (date=03/18 22:07:18, mem=1223.2M)
[03/18 22:07:18    493s] Saving route file ...
[03/18 22:07:19    493s] *** Completed saveRoute (cpu=0:00:00.1 real=0:00:01.0 mem=1612.2M) ***
[03/18 22:07:19    493s] % End Save routing data ... (date=03/18 22:07:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1223.5M, current mem=1223.5M)
[03/18 22:07:19    493s] Saving property file placement.enc.dat.tmp/fullchip.prop
[03/18 22:07:19    493s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1615.2M) ***
[03/18 22:07:19    493s] Saving rc congestion map placement.enc.dat.tmp/fullchip.congmap.gz ...
[03/18 22:07:19    493s] % Begin Save power constraints data ... (date=03/18 22:07:19, mem=1223.6M)
[03/18 22:07:19    493s] % End Save power constraints data ... (date=03/18 22:07:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1223.6M, current mem=1223.6M)
[03/18 22:07:21    494s] Generated self-contained design placement.enc.dat.tmp
[03/18 22:07:21    494s] #% End save design ... (date=03/18 22:07:21, total cpu=0:00:02.3, real=0:00:04.0, peak res=1225.2M, current mem=1225.2M)
[03/18 22:07:21    494s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 22:07:21    494s] 
[03/18 22:07:48    500s] <CMD> set_ccopt_property -update_io_latency false
[03/18 22:07:48    500s] <CMD> create_ccopt_clock_tree_spec -file /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
[03/18 22:07:48    500s] Creating clock tree spec for modes (timing configs): CON
[03/18 22:07:48    500s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 22:07:48    500s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:07:48    500s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:07:48    500s] Summary for sequential cells identification: 
[03/18 22:07:48    500s]   Identified SBFF number: 199
[03/18 22:07:48    500s]   Identified MBFF number: 0
[03/18 22:07:48    500s]   Identified SB Latch number: 0
[03/18 22:07:48    500s]   Identified MB Latch number: 0
[03/18 22:07:48    500s]   Not identified SBFF number: 0
[03/18 22:07:48    500s]   Not identified MBFF number: 0
[03/18 22:07:48    500s]   Not identified SB Latch number: 0
[03/18 22:07:48    500s]   Not identified MB Latch number: 0
[03/18 22:07:48    500s]   Number of sequential cells which are not FFs: 104
[03/18 22:07:48    500s]  Visiting view : WC_VIEW
[03/18 22:07:48    500s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 22:07:48    500s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:07:48    500s]  Visiting view : BC_VIEW
[03/18 22:07:48    500s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 22:07:48    500s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:07:48    500s]  Setting StdDelay to 14.50
[03/18 22:07:48    500s] Creating Cell Server, finished. 
[03/18 22:07:48    500s] 
[03/18 22:07:48    500s] Reset timing graph...
[03/18 22:07:48    500s] Ignoring AAE DB Resetting ...
[03/18 22:07:48    500s] Reset timing graph done.
[03/18 22:07:48    500s] Ignoring AAE DB Resetting ...
[03/18 22:07:49    501s] Analyzing clock structure...
[03/18 22:07:49    501s] Analyzing clock structure done.
[03/18 22:07:49    501s] Reset timing graph...
[03/18 22:07:49    501s] Ignoring AAE DB Resetting ...
[03/18 22:07:49    501s] Reset timing graph done.
[03/18 22:07:49    501s] Wrote: /home/linux/ieng6/ee260bwi23/helong/final/ECE260B_FinalProject/pnr/constraints/fullchip.ccopt
[03/18 22:07:49    501s] <CMD> ccopt_design
[03/18 22:07:49    501s] #% Begin ccopt_design (date=03/18 22:07:49, mem=1194.4M)
[03/18 22:07:49    501s] Setting ::DelayCal::PrerouteDcFastMode 0
[03/18 22:07:49    501s] Runtime...
[03/18 22:07:49    501s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[03/18 22:07:50    501s] (ccopt_design): create_ccopt_clock_tree_spec
[03/18 22:07:50    501s] Creating clock tree spec for modes (timing configs): CON
[03/18 22:07:50    501s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[03/18 22:07:50    501s] Reset timing graph...
[03/18 22:07:50    501s] Ignoring AAE DB Resetting ...
[03/18 22:07:50    501s] Reset timing graph done.
[03/18 22:07:50    501s] Ignoring AAE DB Resetting ...
[03/18 22:07:50    502s] Analyzing clock structure...
[03/18 22:07:50    502s] Analyzing clock structure done.
[03/18 22:07:50    502s] Reset timing graph...
[03/18 22:07:51    502s] Ignoring AAE DB Resetting ...
[03/18 22:07:51    502s] Reset timing graph done.
[03/18 22:07:51    502s] Extracting original clock gating for clk...
[03/18 22:07:51    502s]   clock_tree clk contains 4472 sinks and 0 clock gates.
[03/18 22:07:51    502s]   Extraction for clk complete.
[03/18 22:07:51    502s] Extracting original clock gating for clk done.
[03/18 22:07:51    502s] The skew group clk/CON was created. It contains 4472 sinks and 1 sources.
[03/18 22:07:51    502s] Checking clock tree convergence...
[03/18 22:07:51    502s] Checking clock tree convergence done.
[03/18 22:07:51    502s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[03/18 22:07:51    502s] Set place::cacheFPlanSiteMark to 1
[03/18 22:07:51    502s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[03/18 22:07:51    502s] Using CCOpt effort standard.
[03/18 22:07:51    502s] CCOpt::Phase::Initialization...
[03/18 22:07:51    502s] Check Prerequisites...
[03/18 22:07:51    502s] Leaving CCOpt scope - CheckPlace...
[03/18 22:07:51    502s] OPERPROF: Starting checkPlace at level 1, MEM:1623.1M
[03/18 22:07:51    502s] z: 2, totalTracks: 1
[03/18 22:07:51    502s] z: 4, totalTracks: 1
[03/18 22:07:51    502s] z: 6, totalTracks: 1
[03/18 22:07:51    502s] z: 8, totalTracks: 1
[03/18 22:07:51    502s] #spOpts: N=65 
[03/18 22:07:51    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.1M
[03/18 22:07:51    502s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1623.1M
[03/18 22:07:51    502s] Core basic site is core
[03/18 22:07:51    502s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:07:51    502s] SiteArray: use 1,720,320 bytes
[03/18 22:07:51    502s] SiteArray: current memory after site array memory allocation 1624.8M
[03/18 22:07:51    502s] SiteArray: FP blocked sites are writable
[03/18 22:07:51    502s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.009, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:1624.8M
[03/18 22:07:51    502s] Begin checking placement ... (start mem=1623.1M, init mem=1624.8M)
[03/18 22:07:51    502s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.044, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1624.8M
[03/18 22:07:51    502s] *info: Placed = 14093         
[03/18 22:07:51    502s] *info: Unplaced = 0           
[03/18 22:07:51    502s] Placement Density:49.58%(71061/143338)
[03/18 22:07:51    502s] Placement Density (including fixed std cells):49.58%(71061/143338)
[03/18 22:07:51    502s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1624.8M
[03/18 22:07:51    502s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:1623.1M
[03/18 22:07:51    502s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1623.1M)
[03/18 22:07:51    502s] OPERPROF: Finished checkPlace at level 1, CPU:0.110, REAL:0.112, MEM:1623.1M
[03/18 22:07:51    502s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:07:51    502s] Validating CTS configuration...
[03/18 22:07:51    502s] Checking module port directions...
[03/18 22:07:51    502s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:07:51    502s] Non-default CCOpt properties:
[03/18 22:07:51    502s] route_type is set for at least one key
[03/18 22:07:51    502s] update_io_latency: 0 (default: true)
[03/18 22:07:51    503s] Using cell based legalization.
[03/18 22:07:51    503s] OPERPROF: Starting DPlace-Init at level 1, MEM:1623.1M
[03/18 22:07:51    503s] z: 2, totalTracks: 1
[03/18 22:07:51    503s] z: 4, totalTracks: 1
[03/18 22:07:51    503s] z: 6, totalTracks: 1
[03/18 22:07:51    503s] z: 8, totalTracks: 1
[03/18 22:07:51    503s] #spOpts: N=65 
[03/18 22:07:51    503s] All LLGs are deleted
[03/18 22:07:51    503s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1623.1M
[03/18 22:07:51    503s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1623.1M
[03/18 22:07:51    503s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1623.1M
[03/18 22:07:51    503s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1623.1M
[03/18 22:07:51    503s] Core basic site is core
[03/18 22:07:51    503s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:07:51    503s] SiteArray: use 1,720,320 bytes
[03/18 22:07:51    503s] SiteArray: current memory after site array memory allocation 1624.8M
[03/18 22:07:51    503s] SiteArray: FP blocked sites are writable
[03/18 22:07:51    503s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:07:51    503s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1624.8M
[03/18 22:07:51    503s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:07:51    503s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.020, REAL:0.022, MEM:1624.8M
[03/18 22:07:51    503s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.107, MEM:1624.8M
[03/18 22:07:51    503s] OPERPROF:     Starting CMU at level 3, MEM:1624.8M
[03/18 22:07:51    503s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1624.8M
[03/18 22:07:51    503s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.114, MEM:1624.8M
[03/18 22:07:51    503s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1624.8MB).
[03/18 22:07:51    503s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.137, MEM:1624.8M
[03/18 22:07:51    503s] (I)       Load db... (mem=1624.8M)
[03/18 22:07:51    503s] (I)       Read data from FE... (mem=1624.8M)
[03/18 22:07:51    503s] (I)       Read nodes and places... (mem=1624.8M)
[03/18 22:07:51    503s] (I)       Number of ignored instance 0
[03/18 22:07:51    503s] (I)       Number of inbound cells 0
[03/18 22:07:51    503s] (I)       numMoveCells=14093, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[03/18 22:07:51    503s] (I)       cell height: 3600, count: 14093
[03/18 22:07:51    503s] (I)       Done Read nodes and places (cpu=0.030s, mem=1626.9M)
[03/18 22:07:51    503s] (I)       Read rows... (mem=1626.9M)
[03/18 22:07:51    503s] (I)       Done Read rows (cpu=0.000s, mem=1626.9M)
[03/18 22:07:51    503s] (I)       Done Read data from FE (cpu=0.030s, mem=1626.9M)
[03/18 22:07:51    503s] (I)       Done Load db (cpu=0.030s, mem=1626.9M)
[03/18 22:07:51    503s] (I)       Constructing placeable region... (mem=1626.9M)
[03/18 22:07:51    503s] (I)       Constructing bin map
[03/18 22:07:51    503s] (I)       Initialize bin information with width=36000 height=36000
[03/18 22:07:51    503s] (I)       Done constructing bin map
[03/18 22:07:51    503s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 22:07:51    503s] (I)       Compute region effective width... (mem=1626.9M)
[03/18 22:07:51    503s] (I)       Done Compute region effective width (cpu=0.000s, mem=1626.9M)
[03/18 22:07:51    503s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1626.9M)
[03/18 22:07:51    503s] Route type trimming info:
[03/18 22:07:51    503s]   No route type modifications were made.
[03/18 22:07:51    503s] **ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 1 module(s) without definitions in the netlist.
Accumulated time to calculate placeable region: 0
[03/18 22:07:51    503s] (I)       Initializing Steiner engine. 
[03/18 22:07:52    503s] End AAE Lib Interpolated Model. (MEM=1631.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:07:52    503s] Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 22:07:52    503s] Original list had 9 cells:
[03/18 22:07:52    503s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:07:52    503s] Library trimming was not able to trim any cells:
[03/18 22:07:52    503s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:07:52    503s] Accumulated time to calculate placeable region: 0
[03/18 22:07:52    503s] Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 22:07:52    503s] Original list had 8 cells:
[03/18 22:07:52    503s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:07:52    503s] Library trimming was not able to trim any cells:
[03/18 22:07:52    503s] CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:07:52    503s] Accumulated time to calculate placeable region: 0
[03/18 22:07:52    504s] Clock tree balancer configuration for clock_tree clk:
[03/18 22:07:52    504s] Non-default CCOpt properties:
[03/18 22:07:52    504s]   route_type (leaf): default_route_type_leaf (default: default)
[03/18 22:07:52    504s]   route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 22:07:52    504s]   route_type (top): default_route_type_nonleaf (default: default)
[03/18 22:07:52    504s] Found 1 module instances of undefined cell sfp_row
[03/18 22:07:52    504s] CTS will not run on this clock tree.
[03/18 22:07:52    504s] For power domain auto-default:
[03/18 22:07:52    504s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:07:52    504s]   Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:07:52    504s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 22:07:52    504s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 143337.600um^2
[03/18 22:07:52    504s] Top Routing info:
[03/18 22:07:52    504s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:07:52    504s]   Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 22:07:52    504s] Trunk Routing info:
[03/18 22:07:52    504s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:07:52    504s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:07:52    504s] Leaf Routing info:
[03/18 22:07:52    504s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:07:52    504s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:07:52    504s] For timing_corner WC:setup, late and power domain auto-default:
[03/18 22:07:52    504s]   Slew time target (leaf):    0.105ns
[03/18 22:07:52    504s]   Slew time target (trunk):   0.105ns
[03/18 22:07:52    504s]   Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 22:07:52    504s]   Buffer unit delay: 0.057ns
[03/18 22:07:52    504s]   Buffer max distance: 562.449um
[03/18 22:07:52    504s] Fastest wire driving cells and distances:
[03/18 22:07:52    504s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 22:07:52    504s]   Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 22:07:52    504s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Logic Sizing Table:
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] ----------------------------------------------------------
[03/18 22:07:52    504s] Cell    Instance count    Source    Eligible library cells
[03/18 22:07:52    504s] ----------------------------------------------------------
[03/18 22:07:52    504s]   (empty table)
[03/18 22:07:52    504s] ----------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Clock tree balancer configuration for skew_group clk/CON:
[03/18 22:07:52    504s]   Sources:                     pin clk
[03/18 22:07:52    504s]   Total number of sinks:       4472
[03/18 22:07:52    504s]   Delay constrained sinks:     4472
[03/18 22:07:52    504s]   Non-leaf sinks:              0
[03/18 22:07:52    504s]   Ignore pins:                 0
[03/18 22:07:52    504s]  Timing corner WC:setup.late:
[03/18 22:07:52    504s]   Skew target:                 0.000ns
[03/18 22:07:52    504s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:07:52    504s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:07:52    504s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:07:52    504s] Primary reporting skew groups are:
[03/18 22:07:52    504s] skew_group clk/CON with 4472 clock sinks
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Via Selection for Estimated Routes (rule default):
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] ----------------------------------------------------------------
[03/18 22:07:52    504s] Layer    Via Cell        Res.     Cap.     RC       Top of Stack
[03/18 22:07:52    504s] Range                    (Ohm)    (fF)     (fs)     Only
[03/18 22:07:52    504s] ----------------------------------------------------------------
[03/18 22:07:52    504s] M1-M2    VIA12_1cut_V    1.500    0.020    0.030    false
[03/18 22:07:52    504s] M2-M3    VIA23_1cut      1.500    0.015    0.023    false
[03/18 22:07:52    504s] M3-M4    VIA34_1cut      1.500    0.015    0.023    false
[03/18 22:07:52    504s] M4-M5    VIA45_1cut      1.500    0.015    0.023    false
[03/18 22:07:52    504s] M5-M6    VIA56_1cut      1.500    0.014    0.021    false
[03/18 22:07:52    504s] M6-M7    VIA67_1cut      0.220    0.071    0.016    false
[03/18 22:07:52    504s] M7-M8    VIA78_1cut      0.220    0.060    0.013    false
[03/18 22:07:52    504s] ----------------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] No ideal or dont_touch nets found in the clock tree
[03/18 22:07:52    504s] No dont_touch hnets found in the clock tree
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Filtering reasons for cell type: buffer
[03/18 22:07:52    504s] =======================================
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:07:52    504s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 22:07:52    504s] ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Filtering reasons for cell type: inverter
[03/18 22:07:52    504s] =========================================
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] Clock trees    Power domain    Reason                         Library cells
[03/18 22:07:52    504s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 22:07:52    504s] --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.4)
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] CCOpt configuration status: cannot run ccopt_design.
[03/18 22:07:52    504s] Check the log for details of problem(s) found:
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] ---------------------------------------------------
[03/18 22:07:52    504s] Design configuration problems
[03/18 22:07:52    504s] ---------------------------------------------------
[03/18 22:07:52    504s] One or more clock trees have configuration problems
[03/18 22:07:52    504s] ---------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Clock tree configuration problems:
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] ------------------------------------------------------------------------
[03/18 22:07:52    504s] Clock tree    Problem
[03/18 22:07:52    504s] ------------------------------------------------------------------------
[03/18 22:07:52    504s] clk           Contains instances which have no definition in the netlist
[03/18 22:07:52    504s] ------------------------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] Check Prerequisites done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/18 22:07:52    504s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.5 real=0:00:01.5)
[03/18 22:07:52    504s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1669.4M
[03/18 22:07:52    504s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.040, REAL:0.034, MEM:1669.4M
[03/18 22:07:52    504s] **ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
[03/18 22:07:52    504s] Set place::cacheFPlanSiteMark to 0
[03/18 22:07:52    504s] All LLGs are deleted
[03/18 22:07:52    504s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1669.4M
[03/18 22:07:52    504s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1667.8M
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:07:52    504s] Severity  ID               Count  Summary                                  
[03/18 22:07:52    504s] ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
[03/18 22:07:52    504s] WARNING   IMPCCOPT-1361        3  Routing configuration for %s nets in clo...
[03/18 22:07:52    504s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/18 22:07:52    504s] *** Message Summary: 3 warning(s), 2 error(s)
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] =============================================================================================
[03/18 22:07:52    504s]  Final TAT Report for ccopt_design
[03/18 22:07:52    504s] =============================================================================================
[03/18 22:07:52    504s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:07:52    504s] ---------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] [ MISC                   ]          0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[03/18 22:07:52    504s] ---------------------------------------------------------------------------------------------
[03/18 22:07:52    504s]  ccopt_design TOTAL                 0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.8    1.0
[03/18 22:07:52    504s] ---------------------------------------------------------------------------------------------
[03/18 22:07:52    504s] 
[03/18 22:07:52    504s] #% End ccopt_design (date=03/18 22:07:52, total cpu=0:00:02.8, real=0:00:03.0, peak res=1197.3M, current mem=1197.3M)
[03/18 22:07:52    504s] 
[03/18 22:07:55    505s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:07:55    505s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:07:55    505s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 22:07:56    505s] Successfully spread [93] pins.
[03/18 22:07:56    505s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1614.0M).
[03/18 22:07:56    505s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:07:56    505s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:07:56    505s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:07:56    505s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:07:56    505s] Successfully spread [112] pins.
[03/18 22:07:56    505s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1614.0M).
[03/18 22:07:56    505s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:07:56    505s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:07:56    505s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:07:56    505s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:07:56    505s] Successfully spread [112] pins.
[03/18 22:07:56    505s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1614.0M).
[03/18 22:07:56    505s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:08:05    507s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:08:05    507s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:08:05    507s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixOverlap 1 -layer 3 -pin {clk {inst[0]} {inst[1]} {inst[2]} {inst[3]} {inst[4]} {inst[5]} {inst[6]} {inst[7]} {inst[8]} {inst[9]} {inst[10]} {inst[11]} {inst[12]} {inst[13]} {inst[14]} {inst[15]} {inst[16]} {inst[17]} {inst[18]} {inst[19]} {inst[20]} {inst[21]} {inst[22]} {inst[23]} {inst[24]} {inst[25]} {inst[26]} {mem_in[0]} {mem_in[1]} {mem_in[2]} {mem_in[3]} {mem_in[4]} {mem_in[5]} {mem_in[6]} {mem_in[7]} {mem_in[8]} {mem_in[9]} {mem_in[10]} {mem_in[11]} {mem_in[12]} {mem_in[13]} {mem_in[14]} {mem_in[15]} {mem_in[16]} {mem_in[17]} {mem_in[18]} {mem_in[19]} {mem_in[20]} {mem_in[21]} {mem_in[22]} {mem_in[23]} {mem_in[24]} {mem_in[25]} {mem_in[26]} {mem_in[27]} {mem_in[28]} {mem_in[29]} {mem_in[30]} {mem_in[31]} {mem_in[32]} {mem_in[33]} {mem_in[34]} {mem_in[35]} {mem_in[36]} {mem_in[37]} {mem_in[38]} {mem_in[39]} {mem_in[40]} {mem_in[41]} {mem_in[42]} {mem_in[43]} {mem_in[44]} {mem_in[45]} {mem_in[46]} {mem_in[47]} {mem_in[48]} {mem_in[49]} {mem_in[50]} {mem_in[51]} {mem_in[52]} {mem_in[53]} {mem_in[54]} {mem_in[55]} {mem_in[56]} {mem_in[57]} {mem_in[58]} {mem_in[59]} {mem_in[60]} {mem_in[61]} {mem_in[62]} {mem_in[63]} reset}
[03/18 22:08:05    507s] Updated attributes of 93 pin(s) of partition fullchip
[03/18 22:08:05    507s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1616.3M).
[03/18 22:08:05    507s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:08:07    507s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:08:07    507s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:08:07    507s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:08:08    507s] Updated attributes of 112 pin(s) of partition fullchip
[03/18 22:08:08    507s] editPin : finished (cpu = 0:00:00.0 real = 0:00:01.0, mem = 1616.5M).
[03/18 22:08:08    507s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:08:08    508s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[03/18 22:08:08    508s] <CMD> setPinAssignMode -pinEditInBatch true
[03/18 22:08:08    508s] <CMD> editPin -pinWidth 0.1 -pinDepth 0.52 -fixOverlap 1 -layer 3 -pin {{out[0]} {out[1]} {out[2]} {out[3]} {out[4]} {out[5]} {out[6]} {out[7]} {out[8]} {out[9]} {out[10]} {out[11]} {out[12]} {out[13]} {out[14]} {out[15]} {out[16]} {out[17]} {out[18]} {out[19]} {out[20]} {out[21]} {out[22]} {out[23]} {out[24]} {out[25]} {out[26]} {out[27]} {out[28]} {out[29]} {out[30]} {out[31]} {out[32]} {out[33]} {out[34]} {out[35]} {out[36]} {out[37]} {out[38]} {out[39]} {out[40]} {out[41]} {out[42]} {out[43]} {out[44]} {out[45]} {out[46]} {out[47]} {out[48]} {out[49]} {out[50]} {out[51]} {out[52]} {out[53]} {out[54]} {out[55]} {out[56]} {out[57]} {out[58]} {out[59]} {out[60]} {out[61]} {out[62]} {out[63]} {out[64]} {out[65]} {out[66]} {out[67]} {out[68]} {out[69]} {out[70]} {out[71]} {out[72]} {out[73]} {out[74]} {out[75]} {out[76]} {out[77]} {out[78]} {out[79]} {out[80]} {out[81]} {out[82]} {out[83]} {out[84]} {out[85]} {out[86]} {out[87]} {out[88]} {out[89]} {out[90]} {out[91]} {out[92]} {out[93]} {out[94]} {out[95]} {sum_out[0]} {sum_out[1]} {sum_out[2]} {sum_out[3]} {sum_out[4]} {sum_out[5]} {sum_out[6]} {sum_out[7]} {sum_out[8]} {sum_out[9]} {sum_out[10]} {sum_out[11]} {sum_out[12]} {sum_out[13]} {sum_out[14]} {sum_out[15]}}
[03/18 22:08:08    508s] Updated attributes of 112 pin(s) of partition fullchip
[03/18 22:08:08    508s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1616.8M).
[03/18 22:08:08    508s] <CMD> setPinAssignMode -pinEditInBatch false
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -drouteFixAntenna true
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -routeSiEffort medium
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -drouteAutoStop true
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
[03/18 22:08:13    509s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[03/18 22:08:13    509s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[03/18 22:08:13    509s] <CMD> routeDesign
[03/18 22:08:13    509s] #% Begin routeDesign (date=03/18 22:08:13, mem=1205.7M)
[03/18 22:08:13    509s] ### Time Record (routeDesign) is installed.
[03/18 22:08:13    509s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1205.68 (MB), peak = 1398.39 (MB)
[03/18 22:08:13    509s] #Cmax has no qx tech file defined
[03/18 22:08:13    509s] #No active RC corner or QRC tech file is missing.
[03/18 22:08:13    509s] #**INFO: setDesignMode -flowEffort standard
[03/18 22:08:13    509s] #**INFO: multi-cut via swapping will be performed after routing.
[03/18 22:08:13    509s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[03/18 22:08:13    509s] OPERPROF: Starting checkPlace at level 1, MEM:1616.1M
[03/18 22:08:13    509s] z: 2, totalTracks: 1
[03/18 22:08:13    509s] z: 4, totalTracks: 1
[03/18 22:08:13    509s] z: 6, totalTracks: 1
[03/18 22:08:13    509s] z: 8, totalTracks: 1
[03/18 22:08:13    509s] #spOpts: N=65 
[03/18 22:08:13    509s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1616.1M
[03/18 22:08:13    509s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1616.1M
[03/18 22:08:13    509s] Core basic site is core
[03/18 22:08:13    509s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:08:13    509s] SiteArray: use 1,720,320 bytes
[03/18 22:08:13    509s] SiteArray: current memory after site array memory allocation 1617.7M
[03/18 22:08:13    509s] SiteArray: FP blocked sites are writable
[03/18 22:08:13    509s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.009, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:1617.7M
[03/18 22:08:13    509s] Begin checking placement ... (start mem=1616.1M, init mem=1617.7M)
[03/18 22:08:13    509s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.040, REAL:0.042, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.007, MEM:1617.7M
[03/18 22:08:13    509s] *info: Placed = 14093         
[03/18 22:08:13    509s] *info: Unplaced = 0           
[03/18 22:08:13    509s] Placement Density:49.58%(71061/143338)
[03/18 22:08:13    509s] Placement Density (including fixed std cells):49.58%(71061/143338)
[03/18 22:08:13    509s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1617.7M
[03/18 22:08:13    509s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.004, MEM:1616.1M
[03/18 22:08:13    509s] Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1616.1M)
[03/18 22:08:13    509s] OPERPROF: Finished checkPlace at level 1, CPU:0.100, REAL:0.103, MEM:1616.1M
[03/18 22:08:13    509s] 
[03/18 22:08:13    509s] changeUseClockNetStatus Option :  -noFixedNetWires 
[03/18 22:08:13    509s] *** Changed status on (0) nets in Clock.
[03/18 22:08:13    509s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1616.1M) ***
[03/18 22:08:13    509s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[03/18 22:08:13    509s] % Begin globalDetailRoute (date=03/18 22:08:13, mem=1205.8M)
[03/18 22:08:13    509s] 
[03/18 22:08:13    509s] globalDetailRoute
[03/18 22:08:13    509s] 
[03/18 22:08:13    509s] #setNanoRouteMode -drouteAutoStop true
[03/18 22:08:13    509s] #setNanoRouteMode -drouteFixAntenna true
[03/18 22:08:13    509s] #setNanoRouteMode -droutePostRouteSwapVia "multiCut"
[03/18 22:08:13    509s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[03/18 22:08:13    509s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[03/18 22:08:13    509s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 22:08:13    509s] #setNanoRouteMode -routeWithSiDriven true
[03/18 22:08:13    509s] #setNanoRouteMode -routeWithTimingDriven true
[03/18 22:08:13    509s] ### Time Record (globalDetailRoute) is installed.
[03/18 22:08:13    509s] #Start globalDetailRoute on Sat Mar 18 22:08:13 2023
[03/18 22:08:13    509s] #
[03/18 22:08:13    509s] ### Time Record (Pre Callback) is installed.
[03/18 22:08:13    509s] ### Time Record (Pre Callback) is uninstalled.
[03/18 22:08:13    509s] ### Time Record (DB Import) is installed.
[03/18 22:08:13    509s] ### Time Record (Timing Data Generation) is installed.
[03/18 22:08:13    509s] #Generating timing data, please wait...
[03/18 22:08:13    509s] #15894 total nets, 0 already routed, 0 will ignore in trialRoute
[03/18 22:08:13    509s] ### run_trial_route starts on Sat Mar 18 22:08:13 2023 with memory = 1196.63 (MB), peak = 1398.39 (MB)
[03/18 22:08:14    510s] ### run_trial_route cpu:00:00:01, real:00:00:01, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:14    510s] ### dump_timing_file starts on Sat Mar 18 22:08:14 2023 with memory = 1206.78 (MB), peak = 1398.39 (MB)
[03/18 22:08:14    510s] ### extractRC starts on Sat Mar 18 22:08:14 2023 with memory = 1206.78 (MB), peak = 1398.39 (MB)
[03/18 22:08:14    510s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:08:14    510s] ### extractRC cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:14    510s] #Dump tif for version 2.1
[03/18 22:08:15    511s] End AAE Lib Interpolated Model. (MEM=1637.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:08:18    514s] Total number of fetched objects 15894
[03/18 22:08:18    514s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:08:18    514s] End delay calculation. (MEM=1685.24 CPU=0:00:02.3 REAL=0:00:03.0)
[03/18 22:08:20    516s] #Generating timing data took: cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1240.36 (MB), peak = 1398.39 (MB)
[03/18 22:08:20    516s] ### dump_timing_file cpu:00:00:06, real:00:00:06, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:20    516s] #Done generating timing data.
[03/18 22:08:20    516s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 22:08:20    516s] #WARNING (NRIG-1303) Congestion map does not match the GCELL grid, clearing map.
[03/18 22:08:20    516s] ### Net info: total nets: 16410
[03/18 22:08:20    516s] ### Net info: dirty nets: 241
[03/18 22:08:20    516s] ### Net info: marked as disconnected nets: 0
[03/18 22:08:20    516s] #num needed restored net=0
[03/18 22:08:20    516s] #need_extraction net=0 (total=16410)
[03/18 22:08:20    516s] ### Net info: fully routed nets: 0
[03/18 22:08:20    516s] ### Net info: trivial (< 2 pins) nets: 516
[03/18 22:08:20    516s] ### Net info: unrouted nets: 15894
[03/18 22:08:20    516s] ### Net info: re-extraction nets: 0
[03/18 22:08:20    516s] ### Net info: ignored nets: 0
[03/18 22:08:20    516s] ### Net info: skip routing nets: 0
[03/18 22:08:20    516s] #Start reading timing information from file .timing_file_14569.tif.gz ...
[03/18 22:08:20    516s] #Read in timing information for 205 ports, 14093 instances from timing file .timing_file_14569.tif.gz.
[03/18 22:08:20    516s] ### Time Record (DB Import) is uninstalled.
[03/18 22:08:20    516s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 22:08:21    516s] #RTESIG:78da8d90cb4ec330104559f31523b78b20d132e347c7d982d802aaa0db2a0837b5942692
[03/18 22:08:21    516s] #       1f0bfe1e83588698d9dea373af66b53e3cee4150bb25de44643e123ced251229dca044be
[03/18 22:08:21    516s] #       a3f658a2b77b71bd5a3fbfbc12b5204edd109d8026b93076e1f316727401a24bc98ffdcd
[03/18 22:08:21    516s] #       2fa834a4901d34efd334cc22ca5a4068fc985cefc22c62e4ae6631c5222e7948fe21a732
[03/18 22:08:21    516s] #       2aa650c259d41a849fed0b3a52ca00e9adc1ef83e6344c5dfa83346d5da725d721a311c4
[03/18 22:08:21    516s] #       d9f7e7e5fd6451d6de5118532fb444e569eec3e74bad9275bd9277ffa8645e105d7d013a
[03/18 22:08:21    516s] #       c5c51a
[03/18 22:08:21    516s] #
[03/18 22:08:21    516s] #RTESIG:78da8d90cb4ec330104559f31523b78b546acb8c1fb1b32d625b50056caba0baa9a53491
[03/18 22:08:21    516s] #       fc58f0f7b808894d8899ed1c9d7b7517cbf7a703306ab6a43701b53e12ec0f1c89046e90
[03/18 22:08:21    516s] #       a37ea0e6985f6f3b76bf583ebfbc1235c0ce6d1f2c832a5a3fb4fe730d29580fc1c6e886
[03/18 22:08:21    516s] #       6ef5030a09d1270bd5c738f693883006102a3744db593f89285e972c2a5bd835f5d13da6
[03/18 22:08:21    516s] #       984b85e8f37312350ae1bbfb8c8e84504072abf076509dfbb18d7f90aa29eb24d7654849
[03/18 22:08:21    516s] #       047671dd65be3fd552feae3f071ae4a5dd32a3cacd0c515ed79e5cba9622b52c47eafa1f
[03/18 22:08:21    516s] #       915acf88eebe00bc51d1cd
[03/18 22:08:21    516s] #
[03/18 22:08:21    516s] ### Time Record (Global Routing) is installed.
[03/18 22:08:21    516s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:08:21    516s] ### Time Record (Data Preparation) is installed.
[03/18 22:08:21    516s] #Start routing data preparation on Sat Mar 18 22:08:21 2023
[03/18 22:08:21    516s] #
[03/18 22:08:21    516s] #Minimum voltage of a net in the design = 0.000.
[03/18 22:08:21    516s] #Maximum voltage of a net in the design = 1.100.
[03/18 22:08:21    516s] #Voltage range [0.000 - 1.100] has 16408 nets.
[03/18 22:08:21    516s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 22:08:21    516s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 22:08:21    516s] ### Time Record (Cell Pin Access) is installed.
[03/18 22:08:21    516s] #Initial pin access analysis.
[03/18 22:08:30    526s] #Detail pin access analysis.
[03/18 22:08:30    526s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 22:08:30    526s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 22:08:30    526s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:08:30    526s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:08:30    526s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:08:30    526s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:08:30    526s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:08:30    526s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:08:30    526s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:08:30    526s] #Regenerating Ggrids automatically.
[03/18 22:08:30    526s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 22:08:30    526s] #Using automatically generated G-grids.
[03/18 22:08:31    527s] #Done routing data preparation.
[03/18 22:08:31    527s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1234.46 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### Time Record (Data Preparation) is uninstalled.
[03/18 22:08:31    527s] ### Time Record (Special Wire Merging) is installed.
[03/18 22:08:31    527s] #Merging special wires: starts on Sat Mar 18 22:08:31 2023 with memory = 1235.05 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Finished routing data preparation on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Cpu time = 00:00:10
[03/18 22:08:31    527s] #Elapsed time = 00:00:10
[03/18 22:08:31    527s] #Increased memory = 23.84 (MB)
[03/18 22:08:31    527s] #Total memory = 1235.46 (MB)
[03/18 22:08:31    527s] #Peak memory = 1398.39 (MB)
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### Time Record (Global Routing) is installed.
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Start global routing on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Start global routing initialization on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Number of eco nets is 0
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Start global routing data preparation on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 22:08:31 2023 with memory = 1235.80 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] #Start routing resource analysis on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### init_is_bin_blocked starts on Sat Mar 18 22:08:31 2023 with memory = 1235.82 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 22:08:31 2023 with memory = 1238.39 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### adjust_flow_cap starts on Sat Mar 18 22:08:31 2023 with memory = 1238.47 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### adjust_partial_route_blockage starts on Sat Mar 18 22:08:31 2023 with memory = 1238.47 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### set_via_blocked starts on Sat Mar 18 22:08:31 2023 with memory = 1238.47 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### copy_flow starts on Sat Mar 18 22:08:31 2023 with memory = 1238.47 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] #Routing resource analysis is done on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### report_flow_cap starts on Sat Mar 18 22:08:31 2023 with memory = 1238.48 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] #  Resource Analysis:
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 22:08:31    527s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 22:08:31    527s] #  --------------------------------------------------------------
[03/18 22:08:31    527s] #  M1             H        1909          80       17689    58.25%
[03/18 22:08:31    527s] #  M2             V        1912          84       17689     1.56%
[03/18 22:08:31    527s] #  M3             H        1989           0       17689     0.21%
[03/18 22:08:31    527s] #  M4             V        1424         572       17689     2.97%
[03/18 22:08:31    527s] #  M5             H        1989           0       17689     0.00%
[03/18 22:08:31    527s] #  M6             V        1996           0       17689     0.00%
[03/18 22:08:31    527s] #  M7             H         497           0       17689     0.00%
[03/18 22:08:31    527s] #  M8             V         499           0       17689     0.00%
[03/18 22:08:31    527s] #  --------------------------------------------------------------
[03/18 22:08:31    527s] #  Total                  12216       4.60%      141512     7.87%
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### analyze_m2_tracks starts on Sat Mar 18 22:08:31 2023 with memory = 1238.48 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### report_initial_resource starts on Sat Mar 18 22:08:31 2023 with memory = 1238.48 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### mark_pg_pins_accessibility starts on Sat Mar 18 22:08:31 2023 with memory = 1238.49 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### set_net_region starts on Sat Mar 18 22:08:31 2023 with memory = 1238.49 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Global routing data preparation is done on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1238.50 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### prepare_level starts on Sat Mar 18 22:08:31 2023 with memory = 1238.52 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init level 1 starts on Sat Mar 18 22:08:31 2023 with memory = 1238.52 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### Level 1 hgrid = 133 X 133
[03/18 22:08:31    527s] ### init level 2 starts on Sat Mar 18 22:08:31 2023 with memory = 1238.56 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### Level 2 hgrid = 34 X 34  (large_net only)
[03/18 22:08:31    527s] ### init level 3 starts on Sat Mar 18 22:08:31 2023 with memory = 1239.70 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### Level 3 hgrid = 9 X 9  (large_net only)
[03/18 22:08:31    527s] ### prepare_level_flow starts on Sat Mar 18 22:08:31 2023 with memory = 1240.16 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_flow_edge starts on Sat Mar 18 22:08:31 2023 with memory = 1240.16 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### init_flow_edge starts on Sat Mar 18 22:08:31 2023 with memory = 1242.87 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### init_flow_edge starts on Sat Mar 18 22:08:31 2023 with memory = 1242.87 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #Global routing initialization is done on Sat Mar 18 22:08:31 2023
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1242.87 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] #
[03/18 22:08:31    527s] ### routing large nets 
[03/18 22:08:31    527s] #start global routing iteration 1...
[03/18 22:08:31    527s] ### init_flow_edge starts on Sat Mar 18 22:08:31 2023 with memory = 1242.90 (MB), peak = 1398.39 (MB)
[03/18 22:08:31    527s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:31    527s] ### routing at level 3 (topmost level) iter 0
[03/18 22:08:31    527s] ### routing at level 2 iter 0 for 0 hboxes
[03/18 22:08:32    528s] ### routing at level 1 iter 0 for 0 hboxes
[03/18 22:08:32    528s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1276.71 (MB), peak = 1398.39 (MB)
[03/18 22:08:32    528s] #
[03/18 22:08:32    528s] #start global routing iteration 2...
[03/18 22:08:32    528s] ### init_flow_edge starts on Sat Mar 18 22:08:32 2023 with memory = 1276.84 (MB), peak = 1398.39 (MB)
[03/18 22:08:32    528s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:32    528s] ### cal_flow starts on Sat Mar 18 22:08:32 2023 with memory = 1276.84 (MB), peak = 1398.39 (MB)
[03/18 22:08:32    528s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.2 GB, peak:1.4 GB
[03/18 22:08:32    528s] ### routing at level 1 (topmost level) iter 0
[03/18 22:08:38    534s] ### measure_qor starts on Sat Mar 18 22:08:38 2023 with memory = 1300.01 (MB), peak = 1398.39 (MB)
[03/18 22:08:38    534s] ### measure_congestion starts on Sat Mar 18 22:08:38 2023 with memory = 1300.01 (MB), peak = 1398.39 (MB)
[03/18 22:08:38    534s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:38    534s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:38    534s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1300.02 (MB), peak = 1398.39 (MB)
[03/18 22:08:38    534s] #
[03/18 22:08:38    534s] #start global routing iteration 3...
[03/18 22:08:38    534s] ### routing at level 1 (topmost level) iter 1
[03/18 22:08:41    537s] ### measure_qor starts on Sat Mar 18 22:08:41 2023 with memory = 1304.27 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### measure_congestion starts on Sat Mar 18 22:08:41 2023 with memory = 1304.27 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1304.27 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] ### route_end starts on Sat Mar 18 22:08:41 2023 with memory = 1304.27 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #Total number of trivial nets (e.g. < 2 pins) = 516 (skipped).
[03/18 22:08:41    537s] #Total number of routable nets = 15894.
[03/18 22:08:41    537s] #Total number of nets in the design = 16410.
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #15894 routable nets have only global wires.
[03/18 22:08:41    537s] #1 global routed or unrouted (routable) net has been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #Routed nets constraints summary:
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #        Rules   Pref Layer   Unconstrained  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #      Default            1           15893  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #        Total            1           15893  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #Routing constraints summary of the whole design:
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #        Rules   Pref Layer   Unconstrained  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #      Default            1           15893  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #        Total            1           15893  
[03/18 22:08:41    537s] #------------------------------------------
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] ### cal_base_flow starts on Sat Mar 18 22:08:41 2023 with memory = 1304.29 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### init_flow_edge starts on Sat Mar 18 22:08:41 2023 with memory = 1304.29 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### cal_flow starts on Sat Mar 18 22:08:41 2023 with memory = 1307.14 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### report_overcon starts on Sat Mar 18 22:08:41 2023 with memory = 1307.14 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #                 OverCon       OverCon       OverCon          
[03/18 22:08:41    537s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/18 22:08:41    537s] #     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
[03/18 22:08:41    537s] #  --------------------------------------------------------------------------
[03/18 22:08:41    537s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.50  
[03/18 22:08:41    537s] #  M2          213(1.22%)     30(0.17%)      1(0.01%)   (1.40%)     0.43  
[03/18 22:08:41    537s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[03/18 22:08:41    537s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
[03/18 22:08:41    537s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.04  
[03/18 22:08:41    537s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:08:41    537s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:08:41    537s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:08:41    537s] #  --------------------------------------------------------------------------
[03/18 22:08:41    537s] #     Total    213(0.16%)     30(0.02%)      1(0.00%)   (0.18%)
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[03/18 22:08:41    537s] #  Overflow after GR: 0.00% H + 0.18% V
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### cal_base_flow starts on Sat Mar 18 22:08:41 2023 with memory = 1307.15 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### init_flow_edge starts on Sat Mar 18 22:08:41 2023 with memory = 1307.15 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### cal_flow starts on Sat Mar 18 22:08:41 2023 with memory = 1307.15 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### export_cong_map starts on Sat Mar 18 22:08:41 2023 with memory = 1307.15 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 22:08:41 2023 with memory = 1307.46 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### import_cong_map starts on Sat Mar 18 22:08:41 2023 with memory = 1307.47 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] #Hotspot report including placement blocked areas
[03/18 22:08:41    537s] OPERPROF: Starting HotSpotCal at level 1, MEM:1643.2M
[03/18 22:08:41    537s] [hotspot] +------------+---------------+---------------+
[03/18 22:08:41    537s] [hotspot] |    layer   |  max hotspot  | total hotspot |
[03/18 22:08:41    537s] [hotspot] +------------+---------------+---------------+
[03/18 22:08:41    537s] [hotspot] |    M1(H)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M2(V)   |          0.44 |          0.89 |
[03/18 22:08:41    537s] [hotspot] |    M3(H)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M4(V)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M5(H)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M6(V)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M7(H)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] |    M8(V)   |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] +------------+---------------+---------------+
[03/18 22:08:41    537s] [hotspot] |   worst    | (M2)     0.44 | (M2)     0.89 |
[03/18 22:08:41    537s] [hotspot] +------------+---------------+---------------+
[03/18 22:08:41    537s] [hotspot] | all layers |          0.00 |          0.00 |
[03/18 22:08:41    537s] [hotspot] +------------+---------------+---------------+
[03/18 22:08:41    537s] Local HotSpot Analysis (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:08:41    537s] Local HotSpot Analysis (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[03/18 22:08:41    537s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[03/18 22:08:41    537s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.040, REAL:0.037, MEM:1643.2M
[03/18 22:08:41    537s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### update starts on Sat Mar 18 22:08:41 2023 with memory = 1307.48 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] #Complete Global Routing.
[03/18 22:08:41    537s] #Total wire length = 283597 um.
[03/18 22:08:41    537s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M1 = 78 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M2 = 88079 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M3 = 103641 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M4 = 63745 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M5 = 27933 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M6 = 0 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M7 = 15 um.
[03/18 22:08:41    537s] #Total wire length on LAYER M8 = 105 um.
[03/18 22:08:41    537s] #Total number of vias = 84410
[03/18 22:08:41    537s] #Up-Via Summary (total 84410):
[03/18 22:08:41    537s] #           
[03/18 22:08:41    537s] #-----------------------
[03/18 22:08:41    537s] # M1              49812
[03/18 22:08:41    537s] # M2              30978
[03/18 22:08:41    537s] # M3               3279
[03/18 22:08:41    537s] # M4                322
[03/18 22:08:41    537s] # M5                  7
[03/18 22:08:41    537s] # M6                  7
[03/18 22:08:41    537s] # M7                  5
[03/18 22:08:41    537s] #-----------------------
[03/18 22:08:41    537s] #                 84410 
[03/18 22:08:41    537s] #
[03/18 22:08:41    537s] ### update cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### report_overcon starts on Sat Mar 18 22:08:41 2023 with memory = 1307.91 (MB), peak = 1398.39 (MB)
[03/18 22:08:41    537s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:41    537s] ### report_overcon starts on Sat Mar 18 22:08:41 2023 with memory = 1307.91 (MB), peak = 1398.39 (MB)
[03/18 22:08:42    537s] #Max overcon = 5 tracks.
[03/18 22:08:42    537s] #Total overcon = 0.18%.
[03/18 22:08:42    537s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 22:08:42    537s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:42    537s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.3 GB, peak:1.4 GB
[03/18 22:08:42    537s] #
[03/18 22:08:42    537s] #Global routing statistics:
[03/18 22:08:42    537s] #Cpu time = 00:00:10
[03/18 22:08:42    537s] #Elapsed time = 00:00:11
[03/18 22:08:42    537s] #Increased memory = 72.37 (MB)
[03/18 22:08:42    537s] #Total memory = 1307.91 (MB)
[03/18 22:08:42    537s] #Peak memory = 1398.39 (MB)
[03/18 22:08:42    537s] #
[03/18 22:08:42    537s] #Finished global routing on Sat Mar 18 22:08:42 2023
[03/18 22:08:42    537s] #
[03/18 22:08:42    537s] #
[03/18 22:08:42    537s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:08:42    537s] ### Time Record (Track Assignment) is installed.
[03/18 22:08:42    537s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:08:42    537s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1275.80 (MB), peak = 1398.39 (MB)
[03/18 22:08:42    537s] ### Time Record (Track Assignment) is installed.
[03/18 22:08:42    537s] #Start Track Assignment.
[03/18 22:08:44    539s] #Done with 21152 horizontal wires in 2 hboxes and 23979 vertical wires in 2 hboxes.
[03/18 22:08:46    541s] #Done with 4332 horizontal wires in 2 hboxes and 4436 vertical wires in 2 hboxes.
[03/18 22:08:46    541s] #Done with 2 horizontal wires in 2 hboxes and 2 vertical wires in 2 hboxes.
[03/18 22:08:46    541s] #
[03/18 22:08:46    541s] #Track assignment summary:
[03/18 22:08:46    541s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[03/18 22:08:46    541s] #------------------------------------------------------------------------
[03/18 22:08:46    541s] # M1            76.56 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M2         87898.76 	  0.04%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M3        102136.90 	  0.04%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M4         63690.35 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M5         27961.50 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M7            16.80 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] # M8           106.20 	  0.00%  	  0.00% 	  0.00%
[03/18 22:08:46    541s] #------------------------------------------------------------------------
[03/18 22:08:46    541s] # All      281887.07  	  0.03% 	  0.00% 	  0.00%
[03/18 22:08:46    541s] #Complete Track Assignment.
[03/18 22:08:46    541s] #Total wire length = 296179 um.
[03/18 22:08:46    541s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M1 = 9778 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M2 = 87334 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M3 = 107049 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M4 = 63888 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M5 = 28009 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M6 = 0 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M7 = 16 um.
[03/18 22:08:46    541s] #Total wire length on LAYER M8 = 105 um.
[03/18 22:08:46    541s] #Total number of vias = 84410
[03/18 22:08:46    541s] #Up-Via Summary (total 84410):
[03/18 22:08:46    541s] #           
[03/18 22:08:46    541s] #-----------------------
[03/18 22:08:46    541s] # M1              49812
[03/18 22:08:46    541s] # M2              30978
[03/18 22:08:46    541s] # M3               3279
[03/18 22:08:46    541s] # M4                322
[03/18 22:08:46    541s] # M5                  7
[03/18 22:08:46    541s] # M6                  7
[03/18 22:08:46    541s] # M7                  5
[03/18 22:08:46    541s] #-----------------------
[03/18 22:08:46    541s] #                 84410 
[03/18 22:08:46    541s] #
[03/18 22:08:46    541s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:08:46    542s] #cpu time = 00:00:04, elapsed time = 00:00:05, memory = 1290.52 (MB), peak = 1398.39 (MB)
[03/18 22:08:46    542s] #
[03/18 22:08:46    542s] #number of short segments in preferred routing layers
[03/18 22:08:46    542s] #	M7        M8        Total 
[03/18 22:08:46    542s] #	3         2         5         
[03/18 22:08:46    542s] #
[03/18 22:08:46    542s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 22:08:46    542s] #Cpu time = 00:00:25
[03/18 22:08:46    542s] #Elapsed time = 00:00:26
[03/18 22:08:46    542s] #Increased memory = 79.54 (MB)
[03/18 22:08:46    542s] #Total memory = 1291.02 (MB)
[03/18 22:08:46    542s] #Peak memory = 1398.39 (MB)
[03/18 22:08:46    542s] ### Time Record (Detail Routing) is installed.
[03/18 22:08:46    542s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:08:47    543s] #
[03/18 22:08:47    543s] #Start Detail Routing..
[03/18 22:08:47    543s] #start initial detail routing ...
[03/18 22:08:47    543s] ### Design has 0 dirty nets
[03/18 22:10:18    633s] #   number of violations = 2
[03/18 22:10:18    633s] #
[03/18 22:10:18    633s] #    By Layer and Type :
[03/18 22:10:18    633s] #	         MetSpc   EOLSpc   Totals
[03/18 22:10:18    633s] #	M1            1        1        2
[03/18 22:10:18    633s] #	Totals        1        1        2
[03/18 22:10:18    633s] #cpu time = 00:01:31, elapsed time = 00:01:31, memory = 1323.21 (MB), peak = 1398.39 (MB)
[03/18 22:10:18    634s] #start 1st optimization iteration ...
[03/18 22:10:19    634s] #   number of violations = 0
[03/18 22:10:19    634s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1323.76 (MB), peak = 1398.39 (MB)
[03/18 22:10:19    634s] #Complete Detail Routing.
[03/18 22:10:19    634s] #Total wire length = 302989 um.
[03/18 22:10:19    634s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M1 = 5690 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M2 = 94143 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M3 = 100623 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M4 = 73862 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M5 = 28533 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:19    634s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:19    634s] #Total number of vias = 93726
[03/18 22:10:19    634s] #Total number of multi-cut vias = 41 (  0.0%)
[03/18 22:10:19    634s] #Total number of single cut vias = 93685 (100.0%)
[03/18 22:10:19    634s] #Up-Via Summary (total 93726):
[03/18 22:10:19    634s] #                   single-cut          multi-cut      Total
[03/18 22:10:19    634s] #-----------------------------------------------------------
[03/18 22:10:19    634s] # M1             51111 ( 99.9%)        38 (  0.1%)      51149
[03/18 22:10:19    634s] # M2             36187 (100.0%)         0 (  0.0%)      36187
[03/18 22:10:19    634s] # M3              5964 (100.0%)         0 (  0.0%)       5964
[03/18 22:10:19    634s] # M4               416 (100.0%)         0 (  0.0%)        416
[03/18 22:10:19    634s] # M5                 2 ( 40.0%)         3 ( 60.0%)          5
[03/18 22:10:19    634s] # M6                 3 (100.0%)         0 (  0.0%)          3
[03/18 22:10:19    634s] # M7                 2 (100.0%)         0 (  0.0%)          2
[03/18 22:10:19    634s] #-----------------------------------------------------------
[03/18 22:10:19    634s] #                93685 (100.0%)        41 (  0.0%)      93726 
[03/18 22:10:19    634s] #
[03/18 22:10:19    634s] #Total number of DRC violations = 0
[03/18 22:10:19    634s] ### Time Record (Detail Routing) is uninstalled.
[03/18 22:10:19    634s] #Cpu time = 00:01:33
[03/18 22:10:19    634s] #Elapsed time = 00:01:33
[03/18 22:10:19    634s] #Increased memory = -10.12 (MB)
[03/18 22:10:19    634s] #Total memory = 1281.03 (MB)
[03/18 22:10:19    634s] #Peak memory = 1398.39 (MB)
[03/18 22:10:19    634s] ### Time Record (Antenna Fixing) is installed.
[03/18 22:10:19    634s] #
[03/18 22:10:19    634s] #start routing for process antenna violation fix ...
[03/18 22:10:19    634s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:10:20    635s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1283.35 (MB), peak = 1398.39 (MB)
[03/18 22:10:20    635s] #
[03/18 22:10:20    635s] #Total wire length = 302989 um.
[03/18 22:10:20    635s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M1 = 5690 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M2 = 94143 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M3 = 100623 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M4 = 73862 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M5 = 28533 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:20    635s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:20    635s] #Total number of vias = 93726
[03/18 22:10:20    635s] #Total number of multi-cut vias = 41 (  0.0%)
[03/18 22:10:20    635s] #Total number of single cut vias = 93685 (100.0%)
[03/18 22:10:20    635s] #Up-Via Summary (total 93726):
[03/18 22:10:20    635s] #                   single-cut          multi-cut      Total
[03/18 22:10:20    635s] #-----------------------------------------------------------
[03/18 22:10:20    635s] # M1             51111 ( 99.9%)        38 (  0.1%)      51149
[03/18 22:10:20    635s] # M2             36187 (100.0%)         0 (  0.0%)      36187
[03/18 22:10:20    635s] # M3              5964 (100.0%)         0 (  0.0%)       5964
[03/18 22:10:20    635s] # M4               416 (100.0%)         0 (  0.0%)        416
[03/18 22:10:20    635s] # M5                 2 ( 40.0%)         3 ( 60.0%)          5
[03/18 22:10:20    635s] # M6                 3 (100.0%)         0 (  0.0%)          3
[03/18 22:10:20    635s] # M7                 2 (100.0%)         0 (  0.0%)          2
[03/18 22:10:20    635s] #-----------------------------------------------------------
[03/18 22:10:20    635s] #                93685 (100.0%)        41 (  0.0%)      93726 
[03/18 22:10:20    635s] #
[03/18 22:10:20    635s] #Total number of DRC violations = 0
[03/18 22:10:20    635s] #Total number of net violated process antenna rule = 0
[03/18 22:10:20    635s] #
[03/18 22:10:21    636s] #
[03/18 22:10:21    636s] #Total wire length = 302989 um.
[03/18 22:10:21    636s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M1 = 5690 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M2 = 94143 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M3 = 100623 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M4 = 73862 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M5 = 28533 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:21    636s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:21    636s] #Total number of vias = 93726
[03/18 22:10:21    636s] #Total number of multi-cut vias = 41 (  0.0%)
[03/18 22:10:21    636s] #Total number of single cut vias = 93685 (100.0%)
[03/18 22:10:21    636s] #Up-Via Summary (total 93726):
[03/18 22:10:21    636s] #                   single-cut          multi-cut      Total
[03/18 22:10:21    636s] #-----------------------------------------------------------
[03/18 22:10:21    636s] # M1             51111 ( 99.9%)        38 (  0.1%)      51149
[03/18 22:10:21    636s] # M2             36187 (100.0%)         0 (  0.0%)      36187
[03/18 22:10:21    636s] # M3              5964 (100.0%)         0 (  0.0%)       5964
[03/18 22:10:21    636s] # M4               416 (100.0%)         0 (  0.0%)        416
[03/18 22:10:21    636s] # M5                 2 ( 40.0%)         3 ( 60.0%)          5
[03/18 22:10:21    636s] # M6                 3 (100.0%)         0 (  0.0%)          3
[03/18 22:10:21    636s] # M7                 2 (100.0%)         0 (  0.0%)          2
[03/18 22:10:21    636s] #-----------------------------------------------------------
[03/18 22:10:21    636s] #                93685 (100.0%)        41 (  0.0%)      93726 
[03/18 22:10:21    636s] #
[03/18 22:10:21    636s] #Total number of DRC violations = 0
[03/18 22:10:21    636s] #Total number of net violated process antenna rule = 0
[03/18 22:10:21    636s] #
[03/18 22:10:21    636s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 22:10:21    636s] ### Time Record (Post Route Via Swapping) is installed.
[03/18 22:10:21    636s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:10:21    636s] #
[03/18 22:10:21    636s] #Start Post Route via swapping...
[03/18 22:10:21    636s] #78.57% of area are rerouted by ECO routing.
[03/18 22:10:35    650s] #   number of violations = 0
[03/18 22:10:35    650s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 1283.82 (MB), peak = 1398.39 (MB)
[03/18 22:10:35    650s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 22:10:35    650s] #Total number of DRC violations = 0
[03/18 22:10:35    650s] #Total number of net violated process antenna rule = 0
[03/18 22:10:35    650s] #Post Route via swapping is done.
[03/18 22:10:35    650s] ### Time Record (Post Route Via Swapping) is uninstalled.
[03/18 22:10:35    650s] #Total wire length = 302989 um.
[03/18 22:10:35    650s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M1 = 5690 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M2 = 94143 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M3 = 100623 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M4 = 73862 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M5 = 28533 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:35    650s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:35    650s] #Total number of vias = 93726
[03/18 22:10:35    650s] #Total number of multi-cut vias = 61807 ( 65.9%)
[03/18 22:10:35    650s] #Total number of single cut vias = 31919 ( 34.1%)
[03/18 22:10:35    650s] #Up-Via Summary (total 93726):
[03/18 22:10:35    650s] #                   single-cut          multi-cut      Total
[03/18 22:10:35    650s] #-----------------------------------------------------------
[03/18 22:10:35    650s] # M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
[03/18 22:10:35    650s] # M2               129 (  0.4%)     36058 ( 99.6%)      36187
[03/18 22:10:35    650s] # M3                 3 (  0.1%)      5961 ( 99.9%)       5964
[03/18 22:10:35    650s] # M4                 0 (  0.0%)       416 (100.0%)        416
[03/18 22:10:35    650s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:10:35    650s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:10:35    650s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:10:35    650s] #-----------------------------------------------------------
[03/18 22:10:35    650s] #                31919 ( 34.1%)     61807 ( 65.9%)      93726 
[03/18 22:10:35    650s] #
[03/18 22:10:36    650s] ### Time Record (Post Route Wire Spreading) is installed.
[03/18 22:10:36    650s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:10:36    651s] #
[03/18 22:10:36    651s] #Start Post Route wire spreading..
[03/18 22:10:36    651s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:10:36    651s] #
[03/18 22:10:36    651s] #Start DRC checking..
[03/18 22:10:45    660s] #   number of violations = 0
[03/18 22:10:45    660s] #cpu time = 00:00:08, elapsed time = 00:00:08, memory = 1304.10 (MB), peak = 1398.39 (MB)
[03/18 22:10:45    660s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 22:10:45    660s] #Total number of DRC violations = 0
[03/18 22:10:45    660s] #Total number of net violated process antenna rule = 0
[03/18 22:10:45    660s] #
[03/18 22:10:45    660s] #Start data preparation for wire spreading...
[03/18 22:10:45    660s] #
[03/18 22:10:45    660s] #Data preparation is done on Sat Mar 18 22:10:45 2023
[03/18 22:10:45    660s] #
[03/18 22:10:45    660s] #
[03/18 22:10:45    660s] #Start Post Route Wire Spread.
[03/18 22:10:47    662s] #Done with 3243 horizontal wires in 3 hboxes and 2746 vertical wires in 3 hboxes.
[03/18 22:10:47    662s] #Complete Post Route Wire Spread.
[03/18 22:10:47    662s] #
[03/18 22:10:47    662s] #Total wire length = 305445 um.
[03/18 22:10:47    662s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M1 = 5692 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M2 = 94727 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M3 = 101935 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M4 = 74406 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M5 = 28547 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:47    662s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:47    662s] #Total number of vias = 93726
[03/18 22:10:47    662s] #Total number of multi-cut vias = 61807 ( 65.9%)
[03/18 22:10:47    662s] #Total number of single cut vias = 31919 ( 34.1%)
[03/18 22:10:47    662s] #Up-Via Summary (total 93726):
[03/18 22:10:47    662s] #                   single-cut          multi-cut      Total
[03/18 22:10:47    662s] #-----------------------------------------------------------
[03/18 22:10:47    662s] # M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
[03/18 22:10:47    662s] # M2               129 (  0.4%)     36058 ( 99.6%)      36187
[03/18 22:10:47    662s] # M3                 3 (  0.1%)      5961 ( 99.9%)       5964
[03/18 22:10:47    662s] # M4                 0 (  0.0%)       416 (100.0%)        416
[03/18 22:10:47    662s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:10:47    662s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:10:47    662s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:10:47    662s] #-----------------------------------------------------------
[03/18 22:10:47    662s] #                31919 ( 34.1%)     61807 ( 65.9%)      93726 
[03/18 22:10:47    662s] #
[03/18 22:10:48    662s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:10:48    662s] #
[03/18 22:10:48    662s] #Start DRC checking..
[03/18 22:10:56    671s] #   number of violations = 0
[03/18 22:10:56    671s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1330.79 (MB), peak = 1398.39 (MB)
[03/18 22:10:56    671s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 22:10:56    671s] #Total number of DRC violations = 0
[03/18 22:10:56    671s] #Total number of net violated process antenna rule = 0
[03/18 22:10:57    672s] #   number of violations = 0
[03/18 22:10:57    672s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 1287.47 (MB), peak = 1398.39 (MB)
[03/18 22:10:57    672s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 22:10:57    672s] #Total number of DRC violations = 0
[03/18 22:10:57    672s] #Total number of net violated process antenna rule = 0
[03/18 22:10:57    672s] #Post Route wire spread is done.
[03/18 22:10:57    672s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/18 22:10:57    672s] #Total wire length = 305445 um.
[03/18 22:10:57    672s] #Total half perimeter of net bounding box = 259675 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M1 = 5692 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M2 = 94727 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M3 = 101935 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M4 = 74406 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M5 = 28547 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:10:57    672s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:10:57    672s] #Total number of vias = 93726
[03/18 22:10:57    672s] #Total number of multi-cut vias = 61807 ( 65.9%)
[03/18 22:10:57    672s] #Total number of single cut vias = 31919 ( 34.1%)
[03/18 22:10:57    672s] #Up-Via Summary (total 93726):
[03/18 22:10:57    672s] #                   single-cut          multi-cut      Total
[03/18 22:10:57    672s] #-----------------------------------------------------------
[03/18 22:10:57    672s] # M1             31787 ( 62.1%)     19362 ( 37.9%)      51149
[03/18 22:10:57    672s] # M2               129 (  0.4%)     36058 ( 99.6%)      36187
[03/18 22:10:57    672s] # M3                 3 (  0.1%)      5961 ( 99.9%)       5964
[03/18 22:10:57    672s] # M4                 0 (  0.0%)       416 (100.0%)        416
[03/18 22:10:57    672s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:10:57    672s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:10:57    672s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:10:57    672s] #-----------------------------------------------------------
[03/18 22:10:57    672s] #                31919 ( 34.1%)     61807 ( 65.9%)      93726 
[03/18 22:10:57    672s] #
[03/18 22:10:57    672s] #detailRoute Statistics:
[03/18 22:10:57    672s] #Cpu time = 00:02:10
[03/18 22:10:57    672s] #Elapsed time = 00:02:11
[03/18 22:10:57    672s] #Increased memory = -5.93 (MB)
[03/18 22:10:57    672s] #Total memory = 1285.22 (MB)
[03/18 22:10:57    672s] #Peak memory = 1398.39 (MB)
[03/18 22:10:57    672s] ### Time Record (DB Export) is installed.
[03/18 22:10:57    672s] Extracting standard cell pins and blockage ...... 
[03/18 22:10:57    672s] Pin and blockage extraction finished
[03/18 22:10:57    672s] ### Time Record (DB Export) is uninstalled.
[03/18 22:10:57    672s] ### Time Record (Post Callback) is installed.
[03/18 22:10:57    672s] ### Time Record (Post Callback) is uninstalled.
[03/18 22:10:57    672s] #
[03/18 22:10:57    672s] #globalDetailRoute statistics:
[03/18 22:10:57    672s] #Cpu time = 00:02:43
[03/18 22:10:57    672s] #Elapsed time = 00:02:44
[03/18 22:10:57    672s] #Increased memory = 61.57 (MB)
[03/18 22:10:57    672s] #Total memory = 1267.35 (MB)
[03/18 22:10:57    672s] #Peak memory = 1398.39 (MB)
[03/18 22:10:57    672s] #Number of warnings = 1
[03/18 22:10:57    672s] #Total number of warnings = 3
[03/18 22:10:57    672s] #Number of fails = 0
[03/18 22:10:57    672s] #Total number of fails = 0
[03/18 22:10:57    672s] #Complete globalDetailRoute on Sat Mar 18 22:10:57 2023
[03/18 22:10:57    672s] #
[03/18 22:10:57    672s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 22:10:57    672s] % End globalDetailRoute (date=03/18 22:10:57, total cpu=0:02:43, real=0:02:44, peak res=1342.3M, current mem=1266.3M)
[03/18 22:10:58    672s] #Default setup view is reset to WC_VIEW.
[03/18 22:10:58    672s] #Default setup view is reset to WC_VIEW.
[03/18 22:10:58    672s] #routeDesign: cpu time = 00:02:43, elapsed time = 00:02:45, memory = 1246.95 (MB), peak = 1398.39 (MB)
[03/18 22:10:58    672s] 
[03/18 22:10:58    672s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:10:58    672s] Severity  ID               Count  Summary                                  
[03/18 22:10:58    672s] WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
[03/18 22:10:58    672s] *** Message Summary: 1 warning(s), 0 error(s)
[03/18 22:10:58    672s] 
[03/18 22:10:58    672s] ### Time Record (routeDesign) is uninstalled.
[03/18 22:10:58    672s] ### 
[03/18 22:10:58    672s] ###   Scalability Statistics
[03/18 22:10:58    672s] ### 
[03/18 22:10:58    672s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:10:58    672s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[03/18 22:10:58    672s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:10:58    672s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 22:10:58    672s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 22:10:58    672s] ###   Timing Data Generation        |        00:00:07|        00:00:07|             1.0|
[03/18 22:10:58    672s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 22:10:58    672s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 22:10:58    672s] ###   Cell Pin Access               |        00:00:09|        00:00:09|             1.0|
[03/18 22:10:58    672s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 22:10:58    672s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 22:10:58    672s] ###   Global Routing                |        00:00:10|        00:00:11|             1.0|
[03/18 22:10:58    672s] ###   Track Assignment              |        00:00:04|        00:00:05|             1.0|
[03/18 22:10:58    672s] ###   Detail Routing                |        00:01:33|        00:01:33|             1.0|
[03/18 22:10:58    672s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             0.8|
[03/18 22:10:58    672s] ###   Post Route Via Swapping       |        00:00:13|        00:00:13|             1.0|
[03/18 22:10:58    672s] ###   Post Route Wire Spreading     |        00:00:21|        00:00:21|             1.0|
[03/18 22:10:58    672s] ###   Entire Command                |        00:02:44|        00:02:45|             1.0|
[03/18 22:10:58    672s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:10:58    672s] ### 
[03/18 22:10:58    672s] #% End routeDesign (date=03/18 22:10:58, total cpu=0:02:44, real=0:02:45, peak res=1342.3M, current mem=1246.9M)
[03/18 22:10:58    672s] <CMD> setExtractRCMode -engine postRoute
[03/18 22:10:58    672s] <CMD> extractRC
[03/18 22:10:58    672s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 22:10:58    672s] Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'postRoute' at effort level 'low' .
[03/18 22:10:58    672s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 22:10:58    672s] RC Extraction called in multi-corner(2) mode.
[03/18 22:10:58    672s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:10:58    672s] Process corner(s) are loaded.
[03/18 22:10:58    672s]  Corner: Cmax
[03/18 22:10:58    672s]  Corner: Cmin
[03/18 22:10:58    672s] extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d  -extended
[03/18 22:10:58    672s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 22:10:58    672s]       RC Corner Indexes            0       1   
[03/18 22:10:58    672s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:10:58    672s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 22:10:58    672s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:10:58    672s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:10:58    672s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:10:58    672s] Shrink Factor                : 1.00000
[03/18 22:10:58    673s] LayerId::1 widthSet size::4
[03/18 22:10:58    673s] LayerId::2 widthSet size::4
[03/18 22:10:58    673s] LayerId::3 widthSet size::4
[03/18 22:10:58    673s] LayerId::4 widthSet size::4
[03/18 22:10:58    673s] LayerId::5 widthSet size::4
[03/18 22:10:58    673s] LayerId::6 widthSet size::4
[03/18 22:10:58    673s] LayerId::7 widthSet size::4
[03/18 22:10:58    673s] LayerId::8 widthSet size::4
[03/18 22:10:58    673s] Initializing multi-corner capacitance tables ... 
[03/18 22:10:58    673s] Initializing multi-corner resistance tables ...
[03/18 22:10:58    673s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.254858 ; uaWl: 0.999571 ; uaWlH: 0.332332 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:10:59    673s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1634.6M)
[03/18 22:10:59    673s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for storing RC.
[03/18 22:10:59    673s] Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 1706.1M)
[03/18 22:10:59    673s] Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 1706.1M)
[03/18 22:10:59    673s] Extracted 30.0012% (CPU Time= 0:00:00.7  MEM= 1706.1M)
[03/18 22:10:59    673s] Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1706.1M)
[03/18 22:10:59    674s] Extracted 50.001% (CPU Time= 0:00:00.9  MEM= 1706.1M)
[03/18 22:10:59    674s] Extracted 60.001% (CPU Time= 0:00:01.0  MEM= 1706.1M)
[03/18 22:10:59    674s] Extracted 70.0009% (CPU Time= 0:00:01.1  MEM= 1706.1M)
[03/18 22:11:00    674s] Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1706.1M)
[03/18 22:11:00    674s] Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 1710.1M)
[03/18 22:11:00    675s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1710.1M)
[03/18 22:11:00    675s] Number of Extracted Resistors     : 249255
[03/18 22:11:00    675s] Number of Extracted Ground Cap.   : 252697
[03/18 22:11:00    675s] Number of Extracted Coupling Cap. : 380976
[03/18 22:11:00    675s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1670.129M)
[03/18 22:11:00    675s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 22:11:00    675s]  Corner: Cmax
[03/18 22:11:00    675s]  Corner: Cmin
[03/18 22:11:01    675s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1670.1M)
[03/18 22:11:01    675s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb_Filter.rcdb.d' for storing RC.
[03/18 22:11:01    675s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 15894 access done (mem: 1674.129M)
[03/18 22:11:01    675s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1674.129M)
[03/18 22:11:01    675s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1674.129M)
[03/18 22:11:01    675s] processing rcdb (/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 22:11:01    676s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 0 access done (mem: 1674.129M)
[03/18 22:11:01    676s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1674.129M)
[03/18 22:11:01    676s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1674.129M)
[03/18 22:11:01    676s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[03/18 22:11:01    676s] <CMD> optDesign -postRoute -setup -hold
[03/18 22:11:01    676s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1227.2M, totSessionCpu=0:11:16 **
[03/18 22:11:01    676s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[03/18 22:11:01    676s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[03/18 22:11:02    676s] Need call spDPlaceInit before registerPrioInstLoc.
[03/18 22:11:02    676s] Switching SI Aware to true by default in postroute mode   
[03/18 22:11:02    676s] GigaOpt running with 1 threads.
[03/18 22:11:02    676s] Info: 1 threads available for lower-level modules during optimization.
[03/18 22:11:02    676s] OPERPROF: Starting DPlace-Init at level 1, MEM:1645.7M
[03/18 22:11:02    676s] z: 2, totalTracks: 1
[03/18 22:11:02    676s] z: 4, totalTracks: 1
[03/18 22:11:02    676s] z: 6, totalTracks: 1
[03/18 22:11:02    676s] z: 8, totalTracks: 1
[03/18 22:11:02    676s] #spOpts: N=65 
[03/18 22:11:02    676s] All LLGs are deleted
[03/18 22:11:02    676s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1645.7M
[03/18 22:11:02    676s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.001, MEM:1645.7M
[03/18 22:11:02    676s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1645.7M
[03/18 22:11:02    676s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1645.7M
[03/18 22:11:02    676s] Core basic site is core
[03/18 22:11:02    677s] SiteArray: non-trimmed site array dimensions = 210 x 1896
[03/18 22:11:02    677s] SiteArray: use 1,720,320 bytes
[03/18 22:11:02    677s] SiteArray: current memory after site array memory allocation 1647.3M
[03/18 22:11:02    677s] SiteArray: FP blocked sites are writable
[03/18 22:11:02    677s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[03/18 22:11:02    677s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1647.3M
[03/18 22:11:02    677s] Process 12382 wires and vias for routing blockage and capacity analysis
[03/18 22:11:02    677s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.030, REAL:0.022, MEM:1647.3M
[03/18 22:11:02    677s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.110, REAL:0.110, MEM:1647.3M
[03/18 22:11:02    677s] OPERPROF:     Starting CMU at level 3, MEM:1647.3M
[03/18 22:11:02    677s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:1647.3M
[03/18 22:11:02    677s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.120, REAL:0.118, MEM:1647.3M
[03/18 22:11:02    677s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1647.3MB).
[03/18 22:11:02    677s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.140, REAL:0.154, MEM:1647.3M
[03/18 22:11:02    677s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'FILL_NW_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'FILL_NW_HH' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] Cell 'FILL1_LL' is marked internal dont-use due to tech site checking failure.
[03/18 22:11:02    677s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[03/18 22:11:02    677s] 	Cell FILL1_LL, site bcore.
[03/18 22:11:02    677s] 	Cell FILL_NW_HH, site bcore.
[03/18 22:11:02    677s] 	Cell FILL_NW_LL, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHCD1, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHCD2, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHCD4, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHCD8, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHD1, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHD2, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHD4, site bcore.
[03/18 22:11:02    677s] 	Cell LVLLHD8, site bcore.
[03/18 22:11:02    677s] .
[03/18 22:11:02    677s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1647.3M
[03/18 22:11:02    677s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:1647.3M
[03/18 22:11:02    677s] LayerId::1 widthSet size::4
[03/18 22:11:02    677s] LayerId::2 widthSet size::4
[03/18 22:11:02    677s] LayerId::3 widthSet size::4
[03/18 22:11:02    677s] LayerId::4 widthSet size::4
[03/18 22:11:02    677s] LayerId::5 widthSet size::4
[03/18 22:11:02    677s] LayerId::6 widthSet size::4
[03/18 22:11:02    677s] LayerId::7 widthSet size::4
[03/18 22:11:02    677s] LayerId::8 widthSet size::4
[03/18 22:11:02    677s] Initializing multi-corner capacitance tables ... 
[03/18 22:11:02    677s] Initializing multi-corner resistance tables ...
[03/18 22:11:02    677s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.254858 ; uaWl: 0.999571 ; uaWlH: 0.332332 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:11:02    677s] 
[03/18 22:11:02    677s] Creating Lib Analyzer ...
[03/18 22:11:02    677s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[03/18 22:11:02    677s] Type 'man IMPOPT-7077' for more detail.
[03/18 22:11:03    677s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:11:03    677s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:11:03    677s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:11:03    677s] 
[03/18 22:11:04    678s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:19 mem=1655.3M
[03/18 22:11:04    678s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:19 mem=1655.3M
[03/18 22:11:04    678s] Creating Lib Analyzer, finished. 
[03/18 22:11:04    678s] Effort level <high> specified for reg2reg path_group
[03/18 22:11:04    679s] AAE DB initialization (MEM=1674.4 CPU=0:00:00.3 REAL=0:00:00.0) 
[03/18 22:11:04    679s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 22:11:05    679s] #################################################################################
[03/18 22:11:05    679s] # Design Stage: PostRoute
[03/18 22:11:05    679s] # Design Name: fullchip
[03/18 22:11:05    679s] # Design Mode: 65nm
[03/18 22:11:05    679s] # Analysis Mode: MMMC OCV 
[03/18 22:11:05    679s] # Parasitics Mode: SPEF/RCDB
[03/18 22:11:05    679s] # Signoff Settings: SI On 
[03/18 22:11:05    679s] #################################################################################
[03/18 22:11:05    680s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:11:05    680s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1677.4M) ***
[03/18 22:11:06    680s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1677.4M)
[03/18 22:11:06    680s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 22:11:06    681s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1677.4M)
[03/18 22:11:06    681s] Starting SI iteration 2
[03/18 22:11:06    681s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 1670.4M) ***
[03/18 22:11:06    681s]              0V	    VSS
[03/18 22:11:06    681s]            0.9V	    VDD
[03/18 22:11:07    682s] Processing average sequential pin duty cycle 
[03/18 22:11:07    682s] Processing average sequential pin duty cycle 
[03/18 22:11:07    682s] Initializing cpe interface
[03/18 22:11:09    684s] Processing average sequential pin duty cycle 
[03/18 22:11:12    687s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1286.1M, totSessionCpu=0:11:27 **
[03/18 22:11:12    687s] Existing Dirty Nets : 0
[03/18 22:11:12    687s] New Signature Flow (optDesignCheckOptions) ....
[03/18 22:11:12    687s] #Taking db snapshot
[03/18 22:11:12    687s] #Taking db snapshot ... done
[03/18 22:11:12    687s] OPERPROF: Starting checkPlace at level 1, MEM:1700.2M
[03/18 22:11:12    687s] z: 2, totalTracks: 1
[03/18 22:11:12    687s] z: 4, totalTracks: 1
[03/18 22:11:12    687s] z: 6, totalTracks: 1
[03/18 22:11:12    687s] z: 8, totalTracks: 1
[03/18 22:11:12    687s] #spOpts: N=65 
[03/18 22:11:12    687s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1700.2M
[03/18 22:11:12    687s] Begin checking placement ... (start mem=1700.2M, init mem=1700.2M)
[03/18 22:11:12    687s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.000, REAL:0.001, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Starting checkPlace/Loop-Through-Inst-Misc-Oper at level 2, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Finished checkPlace/Loop-Through-Inst-Misc-Oper at level 2, CPU:0.080, REAL:0.070, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.007, MEM:1700.2M
[03/18 22:11:12    687s] *info: Placed = 14093         
[03/18 22:11:12    687s] *info: Unplaced = 0           
[03/18 22:11:12    687s] Placement Density:49.58%(71061/143338)
[03/18 22:11:12    687s] Placement Density (including fixed std cells):49.58%(71061/143338)
[03/18 22:11:12    687s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1700.2M
[03/18 22:11:12    687s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.003, MEM:1698.5M
[03/18 22:11:12    687s] Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=1698.5M)
[03/18 22:11:12    687s] OPERPROF: Finished checkPlace at level 1, CPU:0.210, REAL:0.202, MEM:1698.5M
[03/18 22:11:12    687s]  Initial DC engine is -> aae
[03/18 22:11:12    687s]  
[03/18 22:11:12    687s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[03/18 22:11:12    687s]  
[03/18 22:11:12    687s]  
[03/18 22:11:12    687s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[03/18 22:11:12    687s]  
[03/18 22:11:12    687s] Reset EOS DB
[03/18 22:11:12    687s] Ignoring AAE DB Resetting ...
[03/18 22:11:12    687s]  Set Options for AAE Based Opt flow 
[03/18 22:11:12    687s] *** optDesign -postRoute ***
[03/18 22:11:12    687s] DRC Margin: user margin 0.0; extra margin 0
[03/18 22:11:12    687s] Setup Target Slack: user slack 0
[03/18 22:11:12    687s] Hold Target Slack: user slack 0
[03/18 22:11:12    687s] **INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[03/18 22:11:13    687s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 22:11:13    687s] Type 'man IMPOPT-3195' for more detail.
[03/18 22:11:13    687s] All LLGs are deleted
[03/18 22:11:13    687s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1698.5M
[03/18 22:11:13    687s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.001, MEM:1698.5M
[03/18 22:11:13    687s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1698.5M
[03/18 22:11:13    687s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1698.5M
[03/18 22:11:13    687s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1700.2M
[03/18 22:11:13    687s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.020, REAL:0.021, MEM:1700.2M
[03/18 22:11:13    687s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.100, REAL:0.100, MEM:1700.2M
[03/18 22:11:13    687s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.100, REAL:0.105, MEM:1700.2M
[03/18 22:11:13    687s] Include MVT Delays for Hold Opt
[03/18 22:11:13    687s] Deleting Cell Server ...
[03/18 22:11:13    687s] Deleting Lib Analyzer.
[03/18 22:11:13    687s] ** INFO : this run is activating 'postRoute' automaton
[03/18 22:11:13    687s] 
[03/18 22:11:13    687s] Power view               = WC_VIEW
[03/18 22:11:13    687s] Number of VT partitions  = 2
[03/18 22:11:13    687s] Standard cells in design = 811
[03/18 22:11:13    687s] Instances in design      = 14093
[03/18 22:11:13    687s] 
[03/18 22:11:13    687s] Instance distribution across the VT partitions:
[03/18 22:11:13    687s] 
[03/18 22:11:13    687s]  LVT : inst = 746 (5.3%), cells = 335 (41.31%)
[03/18 22:11:13    687s]    Lib tcbn65gpluswc        : inst = 746 (5.3%)
[03/18 22:11:13    687s] 
[03/18 22:11:13    687s]  HVT : inst = 13347 (94.7%), cells = 461 (56.84%)
[03/18 22:11:13    687s]    Lib tcbn65gpluswc        : inst = 13347 (94.7%)
[03/18 22:11:13    687s] 
[03/18 22:11:13    687s] Reporting took 0 sec
[03/18 22:11:13    687s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 22:11:13    687s] Extraction called for design 'fullchip' of instances=14093 and nets=16410 using extraction engine 'postRoute' at effort level 'low' .
[03/18 22:11:13    687s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 22:11:13    687s] RC Extraction called in multi-corner(2) mode.
[03/18 22:11:13    687s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:11:13    687s] Process corner(s) are loaded.
[03/18 22:11:13    687s]  Corner: Cmax
[03/18 22:11:13    687s]  Corner: Cmin
[03/18 22:11:13    687s] extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d -maxResLength 200  -extended
[03/18 22:11:13    687s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 22:11:13    687s]       RC Corner Indexes            0       1   
[03/18 22:11:13    687s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:11:13    687s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 22:11:13    687s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:11:13    687s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:11:13    687s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:11:13    687s] Shrink Factor                : 1.00000
[03/18 22:11:13    688s] LayerId::1 widthSet size::4
[03/18 22:11:13    688s] LayerId::2 widthSet size::4
[03/18 22:11:13    688s] LayerId::3 widthSet size::4
[03/18 22:11:13    688s] LayerId::4 widthSet size::4
[03/18 22:11:13    688s] LayerId::5 widthSet size::4
[03/18 22:11:13    688s] LayerId::6 widthSet size::4
[03/18 22:11:13    688s] LayerId::7 widthSet size::4
[03/18 22:11:13    688s] LayerId::8 widthSet size::4
[03/18 22:11:13    688s] Initializing multi-corner capacitance tables ... 
[03/18 22:11:13    688s] Initializing multi-corner resistance tables ...
[03/18 22:11:13    688s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.254858 ; uaWl: 0.999571 ; uaWlH: 0.332332 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:11:13    688s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1692.2M)
[03/18 22:11:13    688s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for storing RC.
[03/18 22:11:14    688s] Extracted 10.0013% (CPU Time= 0:00:00.5  MEM= 1763.7M)
[03/18 22:11:14    688s] Extracted 20.0012% (CPU Time= 0:00:00.7  MEM= 1763.7M)
[03/18 22:11:14    688s] Extracted 30.0012% (CPU Time= 0:00:00.7  MEM= 1763.7M)
[03/18 22:11:14    688s] Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1763.7M)
[03/18 22:11:14    688s] Extracted 50.001% (CPU Time= 0:00:00.9  MEM= 1763.7M)
[03/18 22:11:14    689s] Extracted 60.001% (CPU Time= 0:00:01.1  MEM= 1763.7M)
[03/18 22:11:14    689s] Extracted 70.0009% (CPU Time= 0:00:01.1  MEM= 1763.7M)
[03/18 22:11:14    689s] Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1763.7M)
[03/18 22:11:15    689s] Extracted 90.0008% (CPU Time= 0:00:01.6  MEM= 1767.7M)
[03/18 22:11:15    690s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1767.7M)
[03/18 22:11:15    690s] Number of Extracted Resistors     : 249255
[03/18 22:11:15    690s] Number of Extracted Ground Cap.   : 252697
[03/18 22:11:15    690s] Number of Extracted Coupling Cap. : 380976
[03/18 22:11:15    690s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1727.723M)
[03/18 22:11:15    690s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 22:11:15    690s]  Corner: Cmax
[03/18 22:11:15    690s]  Corner: Cmin
[03/18 22:11:15    690s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1727.7M)
[03/18 22:11:15    690s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb_Filter.rcdb.d' for storing RC.
[03/18 22:11:16    690s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 15894 access done (mem: 1731.723M)
[03/18 22:11:16    690s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1731.723M)
[03/18 22:11:16    690s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1731.723M)
[03/18 22:11:16    690s] processing rcdb (/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 22:11:16    691s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 0 access done (mem: 1731.723M)
[03/18 22:11:16    691s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:00.0, current mem=1731.723M)
[03/18 22:11:16    691s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.5  Real Time: 0:00:03.0  MEM: 1731.723M)
[03/18 22:11:16    691s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1731.723M)
[03/18 22:11:16    691s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1731.7M)
[03/18 22:11:16    691s] LayerId::1 widthSet size::4
[03/18 22:11:16    691s] LayerId::2 widthSet size::4
[03/18 22:11:16    691s] LayerId::3 widthSet size::4
[03/18 22:11:16    691s] LayerId::4 widthSet size::4
[03/18 22:11:16    691s] LayerId::5 widthSet size::4
[03/18 22:11:16    691s] LayerId::6 widthSet size::4
[03/18 22:11:16    691s] LayerId::7 widthSet size::4
[03/18 22:11:16    691s] LayerId::8 widthSet size::4
[03/18 22:11:16    691s] Initializing multi-corner capacitance tables ... 
[03/18 22:11:16    691s] Initializing multi-corner resistance tables ...
[03/18 22:11:16    691s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.254858 ; uaWl: 0.999571 ; uaWlH: 0.332332 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:11:17    691s] Start AAE Lib Loading. (MEM=1731.72)
[03/18 22:11:17    691s] End AAE Lib Loading. (MEM=1750.8 CPU=0:00:00.0 Real=0:00:00.0)
[03/18 22:11:17    691s] End AAE Lib Interpolated Model. (MEM=1750.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:17    691s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 22:11:17    691s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 22:11:17    691s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[03/18 22:11:17    691s] Starting delay calculation for Hold views
[03/18 22:11:17    691s] #################################################################################
[03/18 22:11:17    691s] # Design Stage: PostRoute
[03/18 22:11:17    691s] # Design Name: fullchip
[03/18 22:11:17    691s] # Design Mode: 65nm
[03/18 22:11:17    691s] # Analysis Mode: MMMC OCV 
[03/18 22:11:17    691s] # Parasitics Mode: SPEF/RCDB
[03/18 22:11:17    691s] # Signoff Settings: SI Off 
[03/18 22:11:17    691s] #################################################################################
[03/18 22:11:17    691s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:11:17    691s] Calculate late delays in OCV mode...
[03/18 22:11:17    691s] Calculate early delays in OCV mode...
[03/18 22:11:17    691s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.8M, InitMEM = 0.8M)
[03/18 22:11:17    691s] Start delay calculation (fullDC) (1 T). (MEM=0.800781)
[03/18 22:11:17    691s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 22:11:17    691s] End AAE Lib Interpolated Model. (MEM=20.5273 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:17    691s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 22:11:17    691s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15894. 
[03/18 22:11:17    691s] Total number of fetched objects 15894
[03/18 22:11:17    691s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:11:17    691s] End delay calculation. (MEM=0 CPU=0:00:02.6 REAL=0:00:03.0)
[03/18 22:11:17    691s] End delay calculation (fullDC). (MEM=0 CPU=0:00:03.4 REAL=0:00:03.0)
[03/18 22:11:17    691s] *** CDM Built up (cpu=0:00:03.5  real=0:00:03.0  mem= 0.0M) ***
[03/18 22:11:17    691s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:04.0 totSessionCpu=0:00:05.1 mem=0.0M)
[03/18 22:11:17    691s] Done building cte hold timing graph (HoldAware) cpu=0:00:05.1 real=0:00:05.0 totSessionCpu=0:00:05.1 mem=0.0M ***
[03/18 22:11:17    691s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[03/18 22:11:17    691s] *** QThread HoldInit [finish] : cpu/real = 0:00:05.7/0:00:05.7 (1.0), mem = 0.0M
[03/18 22:11:17    691s] 
[03/18 22:11:17    691s] =============================================================================================
[03/18 22:11:17    691s]  Step TAT Report for QThreadWorker #1
[03/18 22:11:17    691s] =============================================================================================
[03/18 22:11:17    691s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:11:17    691s] ---------------------------------------------------------------------------------------------
[03/18 22:11:17    691s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:11:17    691s] [ TimingUpdate           ]      1   0:00:00.6  (  11.1 % )     0:00:04.2 /  0:00:04.2    1.0
[03/18 22:11:17    691s] [ FullDelayCalc          ]      1   0:00:03.5  (  61.2 % )     0:00:03.5 /  0:00:03.5    1.0
[03/18 22:11:17    691s] [ SlackTraversorInit     ]      1   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:11:17    691s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.0
[03/18 22:11:17    691s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:11:17    691s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:11:17    691s] [ MISC                   ]          0:00:01.1  (  19.9 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:11:17    691s] ---------------------------------------------------------------------------------------------
[03/18 22:11:17    691s]  QThreadWorker #1 TOTAL             0:00:05.7  ( 100.0 % )     0:00:05.7 /  0:00:05.7    1.0
[03/18 22:11:17    691s] ---------------------------------------------------------------------------------------------
[03/18 22:11:17    691s] 
[03/18 22:11:23    696s]  
_______________________________________________________________________
[03/18 22:11:23    697s] Starting delay calculation for Setup views
[03/18 22:11:23    697s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 22:11:24    697s] #################################################################################
[03/18 22:11:24    697s] # Design Stage: PostRoute
[03/18 22:11:24    697s] # Design Name: fullchip
[03/18 22:11:24    697s] # Design Mode: 65nm
[03/18 22:11:24    697s] # Analysis Mode: MMMC OCV 
[03/18 22:11:24    697s] # Parasitics Mode: SPEF/RCDB
[03/18 22:11:24    697s] # Signoff Settings: SI On 
[03/18 22:11:24    697s] #################################################################################
[03/18 22:11:24    698s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:11:24    698s] Setting infinite Tws ...
[03/18 22:11:24    698s] First Iteration Infinite Tw... 
[03/18 22:11:24    698s] Calculate early delays in OCV mode...
[03/18 22:11:24    698s] Calculate late delays in OCV mode...
[03/18 22:11:24    698s] Topological Sorting (REAL = 0:00:00.0, MEM = 1750.8M, InitMEM = 1750.8M)
[03/18 22:11:24    698s] Start delay calculation (fullDC) (1 T). (MEM=1750.8)
[03/18 22:11:24    698s] End AAE Lib Interpolated Model. (MEM=1762.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:31    705s] Total number of fetched objects 15894
[03/18 22:11:31    705s] AAE_INFO-618: Total number of nets in the design is 16410,  96.8 percent of the nets selected for SI analysis
[03/18 22:11:31    705s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 22:11:31    705s] End delay calculation. (MEM=1818.09 CPU=0:00:06.4 REAL=0:00:07.0)
[03/18 22:11:31    705s] End delay calculation (fullDC). (MEM=1791.02 CPU=0:00:07.1 REAL=0:00:07.0)
[03/18 22:11:31    705s] *** CDM Built up (cpu=0:00:07.4  real=0:00:07.0  mem= 1791.0M) ***
[03/18 22:11:32    706s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1791.0M)
[03/18 22:11:32    706s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 22:11:32    706s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1791.0M)
[03/18 22:11:32    706s] 
[03/18 22:11:32    706s] Executing IPO callback for view pruning ..
[03/18 22:11:32    706s] Starting SI iteration 2
[03/18 22:11:32    706s] Calculate early delays in OCV mode...
[03/18 22:11:32    706s] Calculate late delays in OCV mode...
[03/18 22:11:32    706s] Start delay calculation (fullDC) (1 T). (MEM=1738.13)
[03/18 22:11:32    706s] End AAE Lib Interpolated Model. (MEM=1738.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:34    708s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 22:11:34    708s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15894. 
[03/18 22:11:34    708s] Total number of fetched objects 15894
[03/18 22:11:34    708s] AAE_INFO-618: Total number of nets in the design is 16410,  6.1 percent of the nets selected for SI analysis
[03/18 22:11:34    708s] End delay calculation. (MEM=1744.29 CPU=0:00:01.4 REAL=0:00:02.0)
[03/18 22:11:34    708s] End delay calculation (fullDC). (MEM=1744.29 CPU=0:00:01.5 REAL=0:00:02.0)
[03/18 22:11:34    708s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1744.3M) ***
[03/18 22:11:34    708s] *** Done Building Timing Graph (cpu=0:00:11.4 real=0:00:11.0 totSessionCpu=0:11:49 mem=1744.3M)
[03/18 22:11:35    709s] End AAE Lib Interpolated Model. (MEM=1744.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:35    709s] ** Profile ** Start :  cpu=0:00:00.0, mem=1744.3M
[03/18 22:11:35    709s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1744.3M
[03/18 22:11:35    709s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.084, MEM:1744.3M
[03/18 22:11:35    709s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1744.3M
[03/18 22:11:35    709s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1744.3M
[03/18 22:11:36    709s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1759.6M
[03/18 22:11:36    709s] 
------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  |  0.027  |
|           TNS (ns):| -4.703  | -4.703  |  0.000  |
|    Violating Paths:|   23    |   23    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:34, real = 0:00:35, mem = 1366.6M, totSessionCpu=0:11:50 **
[03/18 22:11:36    710s] Setting latch borrow mode to budget during optimization.
[03/18 22:11:37    711s] Info: Done creating the CCOpt slew target map.
[03/18 22:11:37    711s] Glitch fixing enabled
[03/18 22:11:37    711s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:37    711s] optDesignOneStep: Power Flow
[03/18 22:11:37    711s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:37    711s] Running CCOpt-PRO on entire clock network
[03/18 22:11:37    711s] Net route status summary:
[03/18 22:11:37    711s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:11:37    711s]   Non-clock: 16409 (unrouted=516, trialRouted=0, noStatus=0, routed=15893, fixed=0, [crossesIlmBoundary=0, tooFewTerms=516, (crossesIlmBoundary AND tooFewTerms=0)])
[03/18 22:11:37    711s] Clock tree cells fixed by user: 0 out of 0
[03/18 22:11:37    711s] PRO...
[03/18 22:11:37    711s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[03/18 22:11:37    711s] Initializing clock structures...
[03/18 22:11:37    711s]   Creating own balancer
[03/18 22:11:37    711s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[03/18 22:11:37    711s]   Removing CTS place status from clock tree and sinks.
[03/18 22:11:37    711s]   Removed CTS place status from 0 clock cells (out of 3 ) and 0 clock sinks (out of 0 ).
[03/18 22:11:37    711s]   Initializing legalizer
[03/18 22:11:37    711s]   Using cell based legalization.
[03/18 22:11:37    711s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.1M
[03/18 22:11:37    711s] z: 2, totalTracks: 1
[03/18 22:11:37    711s] z: 4, totalTracks: 1
[03/18 22:11:37    711s] z: 6, totalTracks: 1
[03/18 22:11:37    711s] z: 8, totalTracks: 1
[03/18 22:11:37    711s] #spOpts: N=65 mergeVia=F 
[03/18 22:11:37    711s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1731.1M
[03/18 22:11:37    711s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.088, MEM:1731.1M
[03/18 22:11:37    711s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1731.1MB).
[03/18 22:11:37    711s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.110, REAL:0.110, MEM:1731.1M
[03/18 22:11:37    711s] (I)       Load db... (mem=1731.1M)
[03/18 22:11:37    711s] (I)       Read data from FE... (mem=1731.1M)
[03/18 22:11:37    711s] (I)       Read nodes and places... (mem=1731.1M)
[03/18 22:11:37    711s] (I)       Number of ignored instance 0
[03/18 22:11:37    711s] (I)       Number of inbound cells 0
[03/18 22:11:37    711s] (I)       numMoveCells=14093, numMacros=0  numPads=205  numMultiRowHeightInsts=0
[03/18 22:11:37    711s] (I)       cell height: 3600, count: 14093
[03/18 22:11:37    711s] (I)       Done Read nodes and places (cpu=0.020s, mem=1733.2M)
[03/18 22:11:37    711s] (I)       Read rows... (mem=1733.2M)
[03/18 22:11:37    711s] (I)       Done Read rows (cpu=0.000s, mem=1733.2M)
[03/18 22:11:37    711s] (I)       Done Read data from FE (cpu=0.020s, mem=1733.2M)
[03/18 22:11:37    711s] (I)       Done Load db (cpu=0.020s, mem=1733.2M)
[03/18 22:11:37    711s] (I)       Constructing placeable region... (mem=1733.2M)
[03/18 22:11:37    711s] (I)       Constructing bin map
[03/18 22:11:37    711s] (I)       Initialize bin information with width=36000 height=36000
[03/18 22:11:37    711s] (I)       Done constructing bin map
[03/18 22:11:37    711s] (I)       Removing 0 blocked bin with high fixed inst density
[03/18 22:11:37    711s] (I)       Compute region effective width... (mem=1733.2M)
[03/18 22:11:37    711s] (I)       Done Compute region effective width (cpu=0.000s, mem=1733.2M)
[03/18 22:11:37    711s] (I)       Done Constructing placeable region (cpu=0.000s, mem=1733.2M)
[03/18 22:11:37    711s]   Reconstructing clock tree datastructures...
[03/18 22:11:37    711s]     Validating CTS configuration...
[03/18 22:11:37    711s]     Checking module port directions...
[03/18 22:11:37    711s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:11:37    711s]     Non-default CCOpt properties:
[03/18 22:11:37    711s]     adjacent_rows_legal: true (default: false)
[03/18 22:11:37    711s]     allow_non_fterm_identical_swaps: 0 (default: true)
[03/18 22:11:37    711s]     cell_density is set for at least one key
[03/18 22:11:37    711s]     cell_halo_rows: 0 (default: 1)
[03/18 22:11:37    711s]     cell_halo_sites: 0 (default: 4)
[03/18 22:11:37    711s]     cloning_copy_activity: 1 (default: false)
[03/18 22:11:37    711s]     force_design_routing_status: 1 (default: auto)
[03/18 22:11:37    711s]     route_type is set for at least one key
[03/18 22:11:37    711s]     update_io_latency: 0 (default: true)
[03/18 22:11:37    711s]     Route type trimming info:
[03/18 22:11:37    711s]       No route type modifications were made.
[03/18 22:11:37    711s] **ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 1 module(s) without definitions in the netlist.
    Accumulated time to calculate placeable region: 0
[03/18 22:11:37    711s] (I)       Initializing Steiner engine. 
[03/18 22:11:37    711s] End AAE Lib Interpolated Model. (MEM=1737.59 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:37    711s]     Library trimming buffers in power domain auto-default and half-corner WC:setup.late removed 0 of 9 cells
[03/18 22:11:37    711s]     Original list had 9 cells:
[03/18 22:11:37    711s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:11:37    711s]     Library trimming was not able to trim any cells:
[03/18 22:11:37    711s]     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:11:37    711s]     Accumulated time to calculate placeable region: 0
[03/18 22:11:37    711s]     Library trimming inverters in power domain auto-default and half-corner WC:setup.late removed 0 of 8 cells
[03/18 22:11:37    711s]     Original list had 8 cells:
[03/18 22:11:37    711s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:11:37    711s]     Library trimming was not able to trim any cells:
[03/18 22:11:37    711s]     CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:11:37    711s]     Accumulated time to calculate placeable region: 0
[03/18 22:11:38    712s]     Clock tree balancer configuration for clock_tree clk:
[03/18 22:11:38    712s]     Non-default CCOpt properties:
[03/18 22:11:38    712s]       cell_density: 1 (default: 0.75)
[03/18 22:11:38    712s]       route_type (leaf): default_route_type_leaf (default: default)
[03/18 22:11:38    712s]       route_type (trunk): default_route_type_nonleaf (default: default)
[03/18 22:11:38    712s]       route_type (top): default_route_type_nonleaf (default: default)
[03/18 22:11:38    712s]     Found 1 module instances of undefined cell sfp_row
[03/18 22:11:38    712s]     CTS will not run on this clock tree.
[03/18 22:11:38    712s]     For power domain auto-default:
[03/18 22:11:38    712s]       Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[03/18 22:11:38    712s]       Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[03/18 22:11:38    712s]       Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[03/18 22:11:38    712s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 143337.600um^2
[03/18 22:11:38    712s]     Top Routing info:
[03/18 22:11:38    712s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:11:38    712s]       Unshielded; Mask Constraint: 0; Source: route_type.
[03/18 22:11:38    712s]     Trunk Routing info:
[03/18 22:11:38    712s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:11:38    712s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:11:38    712s]     Leaf Routing info:
[03/18 22:11:38    712s]       Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[03/18 22:11:38    712s]       Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[03/18 22:11:38    712s]     For timing_corner WC:setup, late and power domain auto-default:
[03/18 22:11:38    712s]       Slew time target (leaf):    0.105ns
[03/18 22:11:38    712s]       Slew time target (trunk):   0.105ns
[03/18 22:11:38    712s]       Slew time target (top):     0.105ns (Note: no nets are considered top nets in this clock tree)
[03/18 22:11:38    712s]       Buffer unit delay: 0.057ns
[03/18 22:11:38    712s]       Buffer max distance: 562.449um
[03/18 22:11:38    712s]     Fastest wire driving cells and distances:
[03/18 22:11:38    712s]       Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=562.449um, saturatedSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
[03/18 22:11:38    712s]       Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=460.465um, saturatedSlew=0.087ns, speed=6205.728um per ns, cellArea=13.291um^2 per 1000um}
[03/18 22:11:38    712s]       Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, optimalDrivingDistance=441.111um, saturatedSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Logic Sizing Table:
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     ----------------------------------------------------------
[03/18 22:11:38    712s]     Cell    Instance count    Source    Eligible library cells
[03/18 22:11:38    712s]     ----------------------------------------------------------
[03/18 22:11:38    712s]       (empty table)
[03/18 22:11:38    712s]     ----------------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Clock tree balancer configuration for skew_group clk/CON:
[03/18 22:11:38    712s]       Sources:                     pin clk
[03/18 22:11:38    712s]       Total number of sinks:       4472
[03/18 22:11:38    712s]       Delay constrained sinks:     4472
[03/18 22:11:38    712s]       Non-leaf sinks:              0
[03/18 22:11:38    712s]       Ignore pins:                 0
[03/18 22:11:38    712s]      Timing corner WC:setup.late:
[03/18 22:11:38    712s]       Skew target:                 0.000ns
[03/18 22:11:38    712s] **WARN: (IMPCCOPT-1361):	Routing configuration for top nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:11:38    712s] **WARN: (IMPCCOPT-1361):	Routing configuration for trunk nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:11:38    712s] **WARN: (IMPCCOPT-1361):	Routing configuration for leaf nets in clock tree clk: preferred layers M3-M4 are outside NanoRoute configured layer range. This is likely to cause routing correlation issues.
[03/18 22:11:38    712s]     Primary reporting skew groups are:
[03/18 22:11:38    712s]     skew_group clk/CON with 4472 clock sinks
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Via Selection for Estimated Routes (rule default):
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     --------------------------------------------------------------
[03/18 22:11:38    712s]     Layer    Via Cell      Res.     Cap.     RC       Top of Stack
[03/18 22:11:38    712s]     Range                  (Ohm)    (fF)     (fs)     Only
[03/18 22:11:38    712s]     --------------------------------------------------------------
[03/18 22:11:38    712s]     M1-M2    VIA12_1cut    1.500    0.017    0.025    false
[03/18 22:11:38    712s]     M2-M3    VIA23_1cut    1.500    0.015    0.023    false
[03/18 22:11:38    712s]     M3-M4    VIA34_1cut    1.500    0.015    0.023    false
[03/18 22:11:38    712s]     M4-M5    VIA45_1cut    1.500    0.015    0.023    false
[03/18 22:11:38    712s]     M5-M6    VIA56_1cut    1.500    0.014    0.021    false
[03/18 22:11:38    712s]     M6-M7    VIA67_1cut    0.220    0.071    0.016    false
[03/18 22:11:38    712s]     M7-M8    VIA78_1cut    0.220    0.060    0.013    false
[03/18 22:11:38    712s]     --------------------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     No ideal or dont_touch nets found in the clock tree
[03/18 22:11:38    712s]     No dont_touch hnets found in the clock tree
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Filtering reasons for cell type: buffer
[03/18 22:11:38    712s]     =======================================
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     Clock trees    Power domain    Reason                         Library cells
[03/18 22:11:38    712s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[03/18 22:11:38    712s]     ----------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Filtering reasons for cell type: inverter
[03/18 22:11:38    712s]     =========================================
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     Clock trees    Power domain    Reason                         Library cells
[03/18 22:11:38    712s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     all            auto-default    Unbalanced rise/fall delays    { CKND16 INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[03/18 22:11:38    712s]     --------------------------------------------------------------------------------------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     CCOpt configuration status: cannot run ccopt_design.
[03/18 22:11:38    712s]     Check the log for details of problem(s) found:
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     ---------------------------------------------------
[03/18 22:11:38    712s]     Design configuration problems
[03/18 22:11:38    712s]     ---------------------------------------------------
[03/18 22:11:38    712s]     One or more clock trees have configuration problems
[03/18 22:11:38    712s]     ---------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Clock tree configuration problems:
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     ------------------------------------------------------------------------
[03/18 22:11:38    712s]     Clock tree    Problem
[03/18 22:11:38    712s]     ------------------------------------------------------------------------
[03/18 22:11:38    712s]     clk           Contains instances which have no definition in the netlist
[03/18 22:11:38    712s]     ------------------------------------------------------------------------
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     
[03/18 22:11:38    712s]     Failed to PreBalance
[03/18 22:11:38    712s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures done.
[03/18 22:11:38    712s] Initializing clock structures done.
[03/18 22:11:38    712s] **ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
Restoring CTS place status for unmodified clock tree cells and sinks.
[03/18 22:11:38    712s] numClockCells = 3, numClockCellsFixed = 0, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[03/18 22:11:38    712s] DoPostRouteOptimization failed
[03/18 22:11:38    712s] PRO done. (took cpu=0:00:01.0 real=0:00:01.0)
[03/18 22:11:38    712s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1775.7M
[03/18 22:11:38    712s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.060, REAL:0.056, MEM:1775.7M
[03/18 22:11:38    712s] ERROR: 'ccopt_pro failed, refer to earlier error messages.' while running ccopt_pro
[03/18 22:11:38    712s] skipped the cell partition in DRV
[03/18 22:11:38    712s] Leakage Power Opt: re-selecting buf/inv list 
[03/18 22:11:38    712s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[03/18 22:11:38    712s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:38    712s] optDesignOneStep: Power Flow
[03/18 22:11:38    712s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:38    712s] **INFO: Start fixing DRV (Mem = 1731.75M) ...
[03/18 22:11:38    712s] Begin: GigaOpt DRV Optimization
[03/18 22:11:38    712s] Glitch fixing enabled
[03/18 22:11:38    712s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -max_fanout -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[03/18 22:11:38    712s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:11:38    712s] End AAE Lib Interpolated Model. (MEM=1731.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:38    712s] *** DrvOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:52.4/0:13:48.7 (0.9), mem = 1731.7M
[03/18 22:11:38    712s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.14
[03/18 22:11:38    712s] (I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
[03/18 22:11:38    712s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:11:38    712s] ### Creating PhyDesignMc. totSessionCpu=0:11:52 mem=1731.7M
[03/18 22:11:38    712s] OPERPROF: Starting DPlace-Init at level 1, MEM:1731.7M
[03/18 22:11:38    712s] z: 2, totalTracks: 1
[03/18 22:11:38    712s] z: 4, totalTracks: 1
[03/18 22:11:38    712s] z: 6, totalTracks: 1
[03/18 22:11:38    712s] z: 8, totalTracks: 1
[03/18 22:11:38    712s] #spOpts: N=65 mergeVia=F 
[03/18 22:11:38    712s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1731.7M
[03/18 22:11:38    712s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.081, MEM:1731.7M
[03/18 22:11:38    712s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1731.7MB).
[03/18 22:11:38    712s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.102, MEM:1731.7M
[03/18 22:11:38    712s] TotalInstCnt at PhyDesignMc Initialization: 14,093
[03/18 22:11:38    712s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:53 mem=1731.7M
[03/18 22:11:39    712s] ### Creating RouteCongInterface, started
[03/18 22:11:39    712s] ### Creating LA Mngr. totSessionCpu=0:11:53 mem=1853.6M
[03/18 22:11:40    714s] ### Creating LA Mngr, finished. totSessionCpu=0:11:54 mem=1869.6M
[03/18 22:11:40    714s] ### Creating RouteCongInterface, finished
[03/18 22:11:40    714s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:11:40    714s] 
[03/18 22:11:40    714s] Creating Lib Analyzer ...
[03/18 22:11:40    714s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:11:40    714s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:11:40    714s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:11:40    714s] 
[03/18 22:11:41    715s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:55 mem=1869.6M
[03/18 22:11:41    715s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:55 mem=1869.6M
[03/18 22:11:41    715s] Creating Lib Analyzer, finished. 
[03/18 22:11:43    717s] DRV pessimism of 5.00% is used for tran, 5.00% for cap, 5.00% for fanout, on top of margin 0.00%
[03/18 22:11:43    717s] **INFO: Disabling fanout fix in postRoute stage.
[03/18 22:11:43    717s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1888.7M
[03/18 22:11:43    717s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1888.7M
[03/18 22:11:44    717s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:11:44    717s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[03/18 22:11:44    717s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:11:44    717s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[03/18 22:11:44    717s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:11:44    717s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:11:44    718s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.48|    -4.70|       0|       0|       0|  49.58|          |         |
[03/18 22:11:44    718s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:11:44    718s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.48|    -4.70|       0|       0|       0|  49.58| 0:00:00.0|  1888.7M|
[03/18 22:11:44    718s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[03/18 22:11:44    718s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:11:44    718s] Layer 7 has 1 constrained nets 
[03/18 22:11:44    718s] **** End NDR-Layer Usage Statistics ****
[03/18 22:11:44    718s] 
[03/18 22:11:44    718s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1888.7M) ***
[03/18 22:11:44    718s] 
[03/18 22:11:44    718s] Begin: glitch net info
[03/18 22:11:44    718s] glitch slack range: number of glitch nets
[03/18 22:11:44    718s] glitch slack < -0.32 : 0
[03/18 22:11:44    718s] -0.32 < glitch slack < -0.28 : 0
[03/18 22:11:44    718s] -0.28 < glitch slack < -0.24 : 0
[03/18 22:11:44    718s] -0.24 < glitch slack < -0.2 : 0
[03/18 22:11:44    718s] -0.2 < glitch slack < -0.16 : 0
[03/18 22:11:44    718s] -0.16 < glitch slack < -0.12 : 0
[03/18 22:11:44    718s] -0.12 < glitch slack < -0.08 : 0
[03/18 22:11:44    718s] -0.08 < glitch slack < -0.04 : 0
[03/18 22:11:44    718s] -0.04 < glitch slack : 0
[03/18 22:11:44    718s] End: glitch net info
[03/18 22:11:44    718s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1869.6M
[03/18 22:11:44    718s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:1869.6M
[03/18 22:11:44    718s] TotalInstCnt at PhyDesignMc Destruction: 14,093
[03/18 22:11:44    718s] (I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
[03/18 22:11:44    718s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.14
[03/18 22:11:44    718s] *** DrvOpt [finish] : cpu/real = 0:00:05.9/0:00:05.9 (1.0), totSession cpu/real = 0:11:58.3/0:13:54.6 (0.9), mem = 1869.6M
[03/18 22:11:44    718s] 
[03/18 22:11:44    718s] =============================================================================================
[03/18 22:11:44    718s]  Step TAT Report for DrvOpt #4
[03/18 22:11:44    718s] =============================================================================================
[03/18 22:11:44    718s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:11:44    718s] ---------------------------------------------------------------------------------------------
[03/18 22:11:44    718s] [ SlackTraversorInit     ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:11:44    718s] [ CellServerInit         ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:11:44    718s] [ LibAnalyzerInit        ]      2   0:00:02.3  (  38.6 % )     0:00:02.3 /  0:00:02.3    1.0
[03/18 22:11:44    718s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.9
[03/18 22:11:44    718s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:11:44    718s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:01.3 /  0:00:01.3    1.0
[03/18 22:11:44    718s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:11:44    718s] [ DrvFindVioNets         ]      2   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:11:44    718s] [ DrvComputeSummary      ]      2   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:11:44    718s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[03/18 22:11:44    718s] [ MISC                   ]          0:00:02.6  (  44.1 % )     0:00:02.6 /  0:00:02.6    1.0
[03/18 22:11:44    718s] ---------------------------------------------------------------------------------------------
[03/18 22:11:44    718s]  DrvOpt #4 TOTAL                    0:00:06.0  ( 100.0 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 22:11:44    718s] ---------------------------------------------------------------------------------------------
[03/18 22:11:44    718s] 
[03/18 22:11:44    718s] drv optimizer changes nothing and skips refinePlace
[03/18 22:11:44    718s] End: GigaOpt DRV Optimization
[03/18 22:11:44    718s] **optDesign ... cpu = 0:00:42, real = 0:00:43, mem = 1480.7M, totSessionCpu=0:11:58 **
[03/18 22:11:44    718s] *info:
[03/18 22:11:44    718s] **INFO: Completed fixing DRV (CPU Time = 0:00:06, Mem = 1816.62M).
[03/18 22:11:44    718s] Leakage Power Opt: resetting the buf/inv selection
[03/18 22:11:44    718s] ** Profile ** Start :  cpu=0:00:00.0, mem=1816.6M
[03/18 22:11:44    718s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1816.6M
[03/18 22:11:44    718s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:1816.6M
[03/18 22:11:44    718s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1816.6M
[03/18 22:11:45    718s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1826.6M
[03/18 22:11:45    719s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1826.6M
[03/18 22:11:45    719s] 
------------------------------------------------------------
     SI Timing Summary (cpu=0.10min real=0.10min mem=1816.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.480  | -0.480  |  0.027  |
|           TNS (ns):| -4.703  | -4.703  |  0.000  |
|    Violating Paths:|   23    |   23    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.576%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1826.6M
[03/18 22:11:45    719s] **optDesign ... cpu = 0:00:43, real = 0:00:44, mem = 1481.2M, totSessionCpu=0:11:59 **
[03/18 22:11:45    719s]   DRV Snapshot: (REF)
[03/18 22:11:45    719s]          Tran DRV: 0
[03/18 22:11:45    719s]           Cap DRV: 0
[03/18 22:11:45    719s]        Fanout DRV: 0
[03/18 22:11:45    719s]            Glitch: 0
[03/18 22:11:45    719s] *** Timing NOT met, worst failing slack is -0.480
[03/18 22:11:45    719s] *** Check timing (0:00:00.0)
[03/18 22:11:45    719s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:45    719s] optDesignOneStep: Power Flow
[03/18 22:11:45    719s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:11:45    719s] Deleting Lib Analyzer.
[03/18 22:11:45    719s] Begin: GigaOpt Optimization in WNS mode
[03/18 22:11:45    719s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
[03/18 22:11:45    719s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:11:45    719s] End AAE Lib Interpolated Model. (MEM=1807.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:11:45    719s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:11:59.4/0:13:55.9 (0.9), mem = 1807.1M
[03/18 22:11:45    719s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.15
[03/18 22:11:46    719s] (I,S,L,T): WC_VIEW: 35.9159, 5.35312, 0.519403, 41.7885
[03/18 22:11:46    719s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:11:46    719s] ### Creating PhyDesignMc. totSessionCpu=0:12:00 mem=1807.1M
[03/18 22:11:46    719s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[03/18 22:11:46    719s] OPERPROF: Starting DPlace-Init at level 1, MEM:1807.1M
[03/18 22:11:46    719s] z: 2, totalTracks: 1
[03/18 22:11:46    719s] z: 4, totalTracks: 1
[03/18 22:11:46    719s] z: 6, totalTracks: 1
[03/18 22:11:46    719s] z: 8, totalTracks: 1
[03/18 22:11:46    719s] #spOpts: N=65 mergeVia=F 
[03/18 22:11:46    719s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1807.1M
[03/18 22:11:46    719s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.078, MEM:1807.1M
[03/18 22:11:46    719s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1807.1MB).
[03/18 22:11:46    719s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.100, MEM:1807.1M
[03/18 22:11:46    719s] TotalInstCnt at PhyDesignMc Initialization: 14,093
[03/18 22:11:46    719s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:00 mem=1807.1M
[03/18 22:11:46    719s] ### Creating RouteCongInterface, started
[03/18 22:11:46    719s] ### Creating RouteCongInterface, finished
[03/18 22:11:46    719s] 
[03/18 22:11:46    719s] Creating Lib Analyzer ...
[03/18 22:11:46    719s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:11:46    719s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:11:46    719s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:11:46    719s] 
[03/18 22:11:47    720s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:01 mem=1807.1M
[03/18 22:11:47    720s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:01 mem=1807.1M
[03/18 22:11:47    720s] Creating Lib Analyzer, finished. 
[03/18 22:11:52    726s] *info: 1 clock net excluded
[03/18 22:11:52    726s] *info: 2 special nets excluded.
[03/18 22:11:52    726s] *info: 506 no-driver nets excluded.
[03/18 22:11:55    728s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14569.5
[03/18 22:11:55    728s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:11:55    728s] ** GigaOpt Optimizer WNS Slack -0.480 TNS Slack -4.703 Density 49.58
[03/18 22:11:55    728s] Optimizer WNS Pass 0
[03/18 22:11:55    728s] OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.027| 0.000|
|reg2reg   |-0.480|-4.703|
|HEPG      |-0.480|-4.703|
|All Paths |-0.480|-4.703|
+----------+------+------+

[03/18 22:11:55    728s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.480ns TNS -4.703ns; HEPG WNS -0.480ns TNS -4.703ns; all paths WNS -0.480ns TNS -4.703ns; Real time 0:04:06
[03/18 22:11:55    728s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1841.2M
[03/18 22:11:55    728s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1842.2M
[03/18 22:11:55    729s] Active Path Group: reg2reg  
[03/18 22:11:55    729s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:11:55    729s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:11:55    729s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:11:55    729s] |  -0.480|   -0.480|  -4.703|   -4.703|    49.58%|   0:00:00.0| 1845.2M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:00    733s] |  -0.342|   -0.342|  -3.970|   -3.970|    49.59%|   0:00:05.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
[03/18 22:12:01    734s] |  -0.328|   -0.328|  -3.880|   -3.880|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:02    735s] |  -0.308|   -0.308|  -3.406|   -3.406|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:03    736s] |  -0.298|   -0.298|  -3.360|   -3.360|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:05    738s] |  -0.285|   -0.285|  -3.267|   -3.267|    49.59%|   0:00:02.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
[03/18 22:12:08    741s] |  -0.284|   -0.284|  -3.177|   -3.177|    49.59%|   0:00:03.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:09    743s] |  -0.271|   -0.271|  -2.883|   -2.883|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_14_/D                    |
[03/18 22:12:10    743s] |  -0.263|   -0.263|  -2.858|   -2.858|    49.59%|   0:00:01.0| 2025.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:11    744s] |  -0.252|   -0.252|  -2.750|   -2.750|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:12    746s] |  -0.244|   -0.244|  -2.702|   -2.702|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:13    747s] |  -0.237|   -0.237|  -2.509|   -2.509|    49.59%|   0:00:01.0| 2022.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:14    747s] |  -0.227|   -0.227|  -2.467|   -2.467|    49.59%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:16    749s] |  -0.217|   -0.217|  -2.390|   -2.390|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:18    751s] |  -0.216|   -0.216|  -2.359|   -2.359|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:19    752s] |  -0.206|   -0.206|  -2.223|   -2.223|    49.60%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:20    753s] |  -0.196|   -0.196|  -2.114|   -2.114|    49.60%|   0:00:01.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:22    755s] |  -0.193|   -0.193|  -2.058|   -2.058|    49.60%|   0:00:02.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:22    755s] |  -0.189|   -0.189|  -2.011|   -2.011|    49.60%|   0:00:00.0| 2011.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:23    756s] |  -0.181|   -0.181|  -1.918|   -1.918|    49.60%|   0:00:01.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:23    756s] |  -0.176|   -0.176|  -1.903|   -1.903|    49.60%|   0:00:00.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:23    757s] |  -0.168|   -0.168|  -1.729|   -1.729|    49.60%|   0:00:00.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:25    759s] |  -0.168|   -0.168|  -1.681|   -1.681|    49.61%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:26    759s] |  -0.165|   -0.165|  -1.671|   -1.671|    49.61%|   0:00:01.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:28    761s] |  -0.157|   -0.157|  -1.608|   -1.608|    49.61%|   0:00:02.0| 2009.8M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:29    762s] |  -0.149|   -0.149|  -1.532|   -1.532|    49.61%|   0:00:01.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:31    765s] |  -0.141|   -0.141|  -1.428|   -1.428|    49.61%|   0:00:02.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:33    766s] |  -0.132|   -0.132|  -1.327|   -1.327|    49.61%|   0:00:02.0| 2007.9M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:35    769s] |  -0.125|   -0.125|  -1.220|   -1.220|    49.62%|   0:00:02.0| 2027.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:37    770s] |  -0.114|   -0.114|  -1.082|   -1.082|    49.62%|   0:00:02.0| 2027.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:39    772s] |  -0.109|   -0.109|  -1.056|   -1.056|    49.62%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:41    775s] |  -0.095|   -0.095|  -0.933|   -0.933|    49.62%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:43    776s] |  -0.092|   -0.092|  -0.901|   -0.901|    49.63%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:43    776s] |  -0.083|   -0.083|  -0.774|   -0.774|    49.63%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_13_/D                    |
[03/18 22:12:43    777s] |  -0.074|   -0.074|  -0.683|   -0.683|    49.63%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:45    779s] |  -0.065|   -0.065|  -0.603|   -0.603|    49.63%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:48    781s] |  -0.061|   -0.061|  -0.543|   -0.543|    49.64%|   0:00:03.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:50    783s] |  -0.057|   -0.057|  -0.514|   -0.514|    49.64%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:51    784s] |  -0.052|   -0.052|  -0.456|   -0.456|    49.65%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:54    787s] |  -0.052|   -0.052|  -0.399|   -0.399|    49.65%|   0:00:03.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:54    787s] |  -0.051|   -0.051|  -0.387|   -0.387|    49.65%|   0:00:00.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:55    788s] |  -0.041|   -0.041|  -0.334|   -0.334|    49.66%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:57    791s] |  -0.034|   -0.034|  -0.247|   -0.247|    49.66%|   0:00:02.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:12:58    792s] |  -0.029|   -0.029|  -0.225|   -0.225|    49.67%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:13:00    793s] |  -0.024|   -0.024|  -0.191|   -0.191|    49.67%|   0:00:01.0| 2010.0M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:13:01    794s] |  -0.017|   -0.017|  -0.137|   -0.137|    49.68%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:13:01    794s] |  -0.014|   -0.014|  -0.109|   -0.109|    49.68%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:13:02    795s] |  -0.008|   -0.008|  -0.074|   -0.074|    49.69%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:13:02    795s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:13:03    796s] |  -0.008|   -0.008|  -0.062|   -0.062|    49.69%|   0:00:01.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:13:03    796s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:13:03    796s] |  -0.004|   -0.004|  -0.032|   -0.032|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_ofifo_inst_col_idx_7__fifo_instance_ |
[03/18 22:13:03    796s] |        |         |        |         |          |            |        |          |         | q7_reg_9_/D                                        |
[03/18 22:13:04    797s] |   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:01.0| 2012.6M|        NA|       NA| NA                                                 |
[03/18 22:13:04    797s] |   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|       NA| NA                                                 |
[03/18 22:13:04    797s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:13:04    797s] 
[03/18 22:13:04    797s] *** Finish Core Optimize Step (cpu=0:01:08 real=0:01:09 mem=2012.6M) ***
[03/18 22:13:04    797s] 
[03/18 22:13:04    797s] *** Finished Optimize Step Cumulative (cpu=0:01:08 real=0:01:09 mem=2012.6M) ***
[03/18 22:13:04    797s] OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/18 22:13:04    797s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:05:15
[03/18 22:13:04    797s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 49.70
[03/18 22:13:04    797s] Update Timing Windows (Threshold 0.015) ...
[03/18 22:13:04    797s] Re Calculate Delays on 40 Nets
[03/18 22:13:04    797s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2012.6M
[03/18 22:13:04    797s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2012.6M
[03/18 22:13:04    797s] Active Path Group: reg2reg  
[03/18 22:13:04    797s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:13:04    797s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:13:04    797s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:13:04    797s] |  -0.021|   -0.021|  -0.121|   -0.121|    49.70%|   0:00:00.0| 2012.6M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:13:07    800s] |   0.000|    0.000|   0.000|    0.000|    49.70%|   0:00:03.0| 2012.6M|   WC_VIEW|       NA| NA                                                 |
[03/18 22:13:07    800s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] *** Finish Core Optimize Step (cpu=0:00:02.7 real=0:00:03.0 mem=2012.6M) ***
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] *** Finished Optimize Step Cumulative (cpu=0:00:02.7 real=0:00:03.0 mem=2012.6M) ***
[03/18 22:13:07    800s] OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.027|0.000|
|reg2reg   |0.000|0.000|
|HEPG      |0.000|0.000|
|All Paths |0.000|0.000|
+----------+-----+-----+

[03/18 22:13:07    800s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:13:07    800s] Layer 7 has 1 constrained nets 
[03/18 22:13:07    800s] **** End NDR-Layer Usage Statistics ****
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] *** Finish Post Route Setup Fixing (cpu=0:01:11 real=0:01:12 mem=2012.6M) ***
[03/18 22:13:07    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14569.5
[03/18 22:13:07    800s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1993.5M
[03/18 22:13:07    800s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.055, MEM:1993.5M
[03/18 22:13:07    800s] TotalInstCnt at PhyDesignMc Destruction: 14,141
[03/18 22:13:07    800s] (I,S,L,T): WC_VIEW: 35.958, 5.35077, 0.524264, 41.833
[03/18 22:13:07    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.15
[03/18 22:13:07    800s] *** SetupOpt [finish] : cpu/real = 0:01:20.7/0:01:21.7 (1.0), totSession cpu/real = 0:13:20.2/0:15:17.6 (0.9), mem = 1993.5M
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] =============================================================================================
[03/18 22:13:07    800s]  Step TAT Report for WnsOpt #3
[03/18 22:13:07    800s] =============================================================================================
[03/18 22:13:07    800s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:13:07    800s] ---------------------------------------------------------------------------------------------
[03/18 22:13:07    800s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[03/18 22:13:07    800s] [ LibAnalyzerInit        ]      1   0:00:01.1  (   1.4 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:13:07    800s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:07    800s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:13:07    800s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:13:07    800s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:07    800s] [ TransformInit          ]      1   0:00:07.3  (   9.0 % )     0:00:08.5 /  0:00:08.5    1.0
[03/18 22:13:07    800s] [ SpefRCNetCheck         ]      1   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:13:07    800s] [ OptSingleIteration     ]     67   0:00:00.6  (   0.8 % )     0:01:10.9 /  0:01:10.4    1.0
[03/18 22:13:07    800s] [ OptGetWeight           ]     67   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[03/18 22:13:07    800s] [ OptEval                ]     67   0:00:41.5  (  50.8 % )     0:00:41.5 /  0:00:41.5    1.0
[03/18 22:13:07    800s] [ OptCommit              ]     67   0:00:26.1  (  31.9 % )     0:00:26.1 /  0:00:26.1    1.0
[03/18 22:13:07    800s] [ IncrTimingUpdate       ]     69   0:00:00.4  (   0.5 % )     0:00:00.4 /  0:00:00.4    0.8
[03/18 22:13:07    800s] [ PostCommitDelayUpdate  ]     68   0:00:00.5  (   0.6 % )     0:00:02.1 /  0:00:02.0    1.0
[03/18 22:13:07    800s] [ IncrDelayCalc          ]    202   0:00:01.6  (   1.9 % )     0:00:01.6 /  0:00:01.6    1.0
[03/18 22:13:07    800s] [ AAESlewUpdate          ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:13:07    800s] [ SetupOptGetWorkingSet  ]     94   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.6
[03/18 22:13:07    800s] [ SetupOptGetActiveNode  ]     94   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    3.8
[03/18 22:13:07    800s] [ SetupOptSlackGraph     ]     67   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:13:07    800s] [ MISC                   ]          0:00:01.5  (   1.8 % )     0:00:01.5 /  0:00:00.9    0.6
[03/18 22:13:07    800s] ---------------------------------------------------------------------------------------------
[03/18 22:13:07    800s]  WnsOpt #3 TOTAL                    0:01:21.7  ( 100.0 % )     0:01:21.7 /  0:01:20.7    1.0
[03/18 22:13:07    800s] ---------------------------------------------------------------------------------------------
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] Running refinePlace -preserveRouting true -hardFence false
[03/18 22:13:07    800s] OPERPROF: Starting RefinePlace2 at level 1, MEM:1993.5M
[03/18 22:13:07    800s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:1993.5M
[03/18 22:13:07    800s] OPERPROF:     Starting DPlace-Init at level 3, MEM:1993.5M
[03/18 22:13:07    800s] z: 2, totalTracks: 1
[03/18 22:13:07    800s] z: 4, totalTracks: 1
[03/18 22:13:07    800s] z: 6, totalTracks: 1
[03/18 22:13:07    800s] z: 8, totalTracks: 1
[03/18 22:13:07    800s] #spOpts: N=65 
[03/18 22:13:07    800s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:1993.5M
[03/18 22:13:07    800s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.081, MEM:1993.5M
[03/18 22:13:07    800s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1993.5MB).
[03/18 22:13:07    800s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.110, REAL:0.103, MEM:1993.5M
[03/18 22:13:07    800s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.103, MEM:1993.5M
[03/18 22:13:07    800s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.9
[03/18 22:13:07    800s] OPERPROF:   Starting RefinePlace at level 2, MEM:1993.5M
[03/18 22:13:07    800s] *** Starting refinePlace (0:13:20 mem=1993.5M) ***
[03/18 22:13:07    800s] Total net bbox length = 2.433e+05 (1.099e+05 1.334e+05) (ext = 7.216e+04)
[03/18 22:13:07    800s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:1993.5M
[03/18 22:13:07    800s] Starting refinePlace ...
[03/18 22:13:07    800s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 22:13:07    800s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1993.5MB) @(0:13:20 - 0:13:20).
[03/18 22:13:07    800s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:07    800s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:13:07    800s] 
[03/18 22:13:07    800s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:13:08    800s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:08    800s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=1993.5MB) @(0:13:20 - 0:13:21).
[03/18 22:13:08    800s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:08    800s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1993.5MB
[03/18 22:13:08    800s] Statistics of distance of Instance movement in refine placement:
[03/18 22:13:08    800s]   maximum (X+Y) =         0.00 um
[03/18 22:13:08    800s]   mean    (X+Y) =         0.00 um
[03/18 22:13:08    800s] Summary Report:
[03/18 22:13:08    800s] Instances move: 0 (out of 14141 movable)
[03/18 22:13:08    800s] Instances flipped: 0
[03/18 22:13:08    800s] Mean displacement: 0.00 um
[03/18 22:13:08    800s] Max displacement: 0.00 um 
[03/18 22:13:08    800s] Total instances moved : 0
[03/18 22:13:08    800s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.400, REAL:0.399, MEM:1993.5M
[03/18 22:13:08    800s] Total net bbox length = 2.433e+05 (1.099e+05 1.334e+05) (ext = 7.216e+04)
[03/18 22:13:08    800s] Runtime: CPU: 0:00:00.4 REAL: 0:00:01.0 MEM: 1993.5MB
[03/18 22:13:08    800s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:01.0, mem=1993.5MB) @(0:13:20 - 0:13:21).
[03/18 22:13:08    800s] *** Finished refinePlace (0:13:21 mem=1993.5M) ***
[03/18 22:13:08    800s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.9
[03/18 22:13:08    800s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.420, REAL:0.436, MEM:1993.5M
[03/18 22:13:08    800s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:1993.5M
[03/18 22:13:08    800s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.053, MEM:1993.5M
[03/18 22:13:08    800s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.590, REAL:0.594, MEM:1993.5M
[03/18 22:13:08    800s] End: GigaOpt Optimization in WNS mode
[03/18 22:13:08    800s] Skipping post route harden opt
[03/18 22:13:08    800s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:13:08    800s] optDesignOneStep: Power Flow
[03/18 22:13:08    800s] #InfoCS: Num dontuse cells 92, Num usable cells 756
[03/18 22:13:08    800s] Deleting Lib Analyzer.
[03/18 22:13:08    800s] GigaOpt: target slack met, skip TNS optimization
[03/18 22:13:08    800s]   Timing Snapshot: (REF)
[03/18 22:13:08    800s]      Weighted WNS: 0.000
[03/18 22:13:08    800s]       All  PG WNS: 0.000
[03/18 22:13:08    800s]       High PG WNS: 0.000
[03/18 22:13:08    800s]       All  PG TNS: 0.000
[03/18 22:13:08    800s]       High PG TNS: 0.000
[03/18 22:13:08    800s]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/18 22:13:08    800s] 
[03/18 22:13:08    800s] 
[03/18 22:13:08    800s] Creating Lib Analyzer ...
[03/18 22:13:08    801s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:13:08    801s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:13:08    801s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:13:08    801s] 
[03/18 22:13:09    802s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:22 mem=1891.6M
[03/18 22:13:09    802s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:22 mem=1891.6M
[03/18 22:13:09    802s] Creating Lib Analyzer, finished. 
[03/18 22:13:09    802s] **optDesign ... cpu = 0:02:06, real = 0:02:08, mem = 1498.7M, totSessionCpu=0:13:22 **
[03/18 22:13:09    802s] ** Profile ** Start :  cpu=0:00:00.0, mem=1891.6M
[03/18 22:13:09    802s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1891.6M
[03/18 22:13:09    802s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.084, MEM:1891.6M
[03/18 22:13:09    802s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1891.6M
[03/18 22:13:10    802s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1901.6M
[03/18 22:13:10    803s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1901.6M
[03/18 22:13:10    803s] 
------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.699%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1901.6M
[03/18 22:13:10    803s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 1 -noViewPrune -noTimingUpdate -noRouting -useCPE -noDelbuf -noDeclone -total_power -noUpsize -downsize -postRoute -leakage -dynamic -total_power -nativePathGroupFlow
[03/18 22:13:10    803s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:13:10    803s] ### Creating LA Mngr. totSessionCpu=0:13:23 mem=1901.6M
[03/18 22:13:10    803s] ### Creating LA Mngr, finished. totSessionCpu=0:13:23 mem=1901.6M
[03/18 22:13:10    803s] End AAE Lib Interpolated Model. (MEM=1901.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin: Power Optimization
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Power Analysis
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s]              0V	    VSS
[03/18 22:13:10    803s]            0.9V	    VDD
[03/18 22:13:10    803s] Begin Processing Timing Library for Power Calculation
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Processing Timing Library for Power Calculation
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Processing User Attributes
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.00MB/3065.05MB/1627.69MB)
[03/18 22:13:10    803s] 
[03/18 22:13:10    803s] Begin Processing Signal Activity
[03/18 22:13:10    803s] 
[03/18 22:13:11    804s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.14MB/3065.05MB/1627.69MB)
[03/18 22:13:11    804s] 
[03/18 22:13:11    804s] Begin Power Computation
[03/18 22:13:11    804s] 
[03/18 22:13:11    804s]       ----------------------------------------------------------
[03/18 22:13:11    804s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:13:11    804s]       # of cell(s) missing power table: 1
[03/18 22:13:11    804s]       # of cell(s) missing leakage table: 0
[03/18 22:13:11    804s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:13:11    804s]       ----------------------------------------------------------
[03/18 22:13:11    804s] CellName                                  Missing Table(s)
[03/18 22:13:11    804s] TIEL                                      internal power, 
[03/18 22:13:11    804s] 
[03/18 22:13:11    804s] 
[03/18 22:13:13    805s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)
[03/18 22:13:13    805s] 
[03/18 22:13:13    805s] Begin Processing User Attributes
[03/18 22:13:13    805s] 
[03/18 22:13:13    805s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)
[03/18 22:13:13    805s] 
[03/18 22:13:13    805s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1499.43MB/3065.05MB/1627.69MB)
[03/18 22:13:13    805s] 
[03/18 22:13:13    805s] *



[03/18 22:13:13    805s] Total Power
[03/18 22:13:13    805s] -----------------------------------------------------------------------------------------
[03/18 22:13:13    805s] Total Internal Power:       35.88308124 	   85.8803%
[03/18 22:13:13    805s] Total Switching Power:       5.37431254 	   12.8625%
[03/18 22:13:13    805s] Total Leakage Power:         0.52526435 	    1.2571%
[03/18 22:13:13    805s] Total Power:                41.78265817
[03/18 22:13:13    805s] -----------------------------------------------------------------------------------------
[03/18 22:13:13    805s] Processing average sequential pin duty cycle 
[03/18 22:13:13    805s]   Timing Snapshot: (REF)
[03/18 22:13:13    805s]      Weighted WNS: 0.000
[03/18 22:13:13    805s]       All  PG WNS: 0.000
[03/18 22:13:13    805s]       High PG WNS: 0.000
[03/18 22:13:13    805s]       All  PG TNS: 0.000
[03/18 22:13:13    805s]       High PG TNS: 0.000
[03/18 22:13:13    805s]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/18 22:13:13    805s] 
[03/18 22:13:13    805s] Begin: Core Power Optimization
[03/18 22:13:13    805s] *** PowerOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:13:25.8/0:15:23.5 (0.9), mem = 1920.6M
[03/18 22:13:13    805s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.16
[03/18 22:13:13    805s] (I,S,L,T): WC_VIEW: 36.0113, 5.37431, 0.524264, 41.9099
[03/18 22:13:13    805s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:13:13    805s] ### Creating PhyDesignMc. totSessionCpu=0:13:26 mem=1920.6M
[03/18 22:13:13    805s] OPERPROF: Starting DPlace-Init at level 1, MEM:1920.6M
[03/18 22:13:13    805s] z: 2, totalTracks: 1
[03/18 22:13:13    805s] z: 4, totalTracks: 1
[03/18 22:13:13    805s] z: 6, totalTracks: 1
[03/18 22:13:13    805s] z: 8, totalTracks: 1
[03/18 22:13:13    805s] #spOpts: N=65 mergeVia=F 
[03/18 22:13:13    805s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1920.6M
[03/18 22:13:13    806s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.076, MEM:1920.6M
[03/18 22:13:13    806s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1920.6MB).
[03/18 22:13:13    806s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.099, MEM:1920.6M
[03/18 22:13:13    806s] TotalInstCnt at PhyDesignMc Initialization: 14,141
[03/18 22:13:13    806s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:26 mem=1920.6M
[03/18 22:13:13    806s] ### Creating RouteCongInterface, started
[03/18 22:13:13    806s] ### Creating RouteCongInterface, finished
[03/18 22:13:14    806s] Usable buffer cells for single buffer setup transform:
[03/18 22:13:14    806s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[03/18 22:13:14    806s] Number of usable buffer cells above: 18
[03/18 22:13:14    807s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1920.6M
[03/18 22:13:14    807s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1920.6M
[03/18 22:13:15    807s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[03/18 22:13:15    807s] Begin: glitch net info
[03/18 22:13:15    807s] glitch slack range: number of glitch nets
[03/18 22:13:15    807s] glitch slack < -0.32 : 0
[03/18 22:13:15    807s] -0.32 < glitch slack < -0.28 : 0
[03/18 22:13:15    807s] -0.28 < glitch slack < -0.24 : 0
[03/18 22:13:15    807s] -0.24 < glitch slack < -0.2 : 0
[03/18 22:13:15    807s] -0.2 < glitch slack < -0.16 : 0
[03/18 22:13:15    807s] -0.16 < glitch slack < -0.12 : 0
[03/18 22:13:15    807s] -0.12 < glitch slack < -0.08 : 0
[03/18 22:13:15    807s] -0.08 < glitch slack < -0.04 : 0
[03/18 22:13:15    807s] -0.04 < glitch slack : 0
[03/18 22:13:15    807s] End: glitch net info
[03/18 22:13:15    807s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 49.70
[03/18 22:13:15    807s] +----------+---------+--------+--------+------------+--------+
[03/18 22:13:15    807s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[03/18 22:13:15    807s] +----------+---------+--------+--------+------------+--------+
[03/18 22:13:15    807s] |    49.70%|        -|   0.000|   0.000|   0:00:00.0| 1920.6M|
[03/18 22:13:15    807s] #optDebug: <stH: 1.8000 MiSeL: 26.8395>
[03/18 22:13:15    807s] Running power reclaim iteration with 2.95493 cutoff 
[03/18 22:13:38    831s] |    49.66%|      301|   0.000|   0.000|   0:00:23.0| 2008.1M|
[03/18 22:13:39    831s]  *** Final WNS Slack 0.000  TNS Slack 0.000 
[03/18 22:13:39    831s] +----------+---------+--------+--------+------------+--------+
[03/18 22:13:39    831s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 49.66
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 301 **
[03/18 22:13:39    831s] --------------------------------------------------------------
[03/18 22:13:39    831s] |                                   | Total     | Sequential |
[03/18 22:13:39    831s] --------------------------------------------------------------
[03/18 22:13:39    831s] | Num insts resized                 |     287  |      34    |
[03/18 22:13:39    831s] | Num insts undone                  |       0  |       0    |
[03/18 22:13:39    831s] | Num insts Downsized               |      60  |      30    |
[03/18 22:13:39    831s] | Num insts Samesized               |     227  |       4    |
[03/18 22:13:39    831s] | Num insts Upsized                 |       0  |       0    |
[03/18 22:13:39    831s] | Num multiple commits+uncommits    |      14  |       -    |
[03/18 22:13:39    831s] --------------------------------------------------------------
[03/18 22:13:39    831s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:13:39    831s] Layer 7 has 1 constrained nets 
[03/18 22:13:39    831s] **** End NDR-Layer Usage Statistics ****
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] =======================================================================
[03/18 22:13:39    831s]                 Reasons for not reclaiming further
[03/18 22:13:39    831s] =======================================================================
[03/18 22:13:39    831s] *info: Total 1 instance(s) which couldn't be reclaimed.
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] Resizing failure reasons
[03/18 22:13:39    831s] ------------------------------------------------
[03/18 22:13:39    831s] *info:     1 instance(s): Could not be reclaimed because instance not ok to be resized.
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] Number of insts committed for which the initial cell was dont use = 0
[03/18 22:13:39    831s] Info : Out of 303 seq cells, 0 cells are internal dont use, and 7 cells are db dont use.
[03/18 22:13:39    831s] End: Core Power Optimization (cpu = 0:00:25.7) (real = 0:00:26.0) **
[03/18 22:13:39    831s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2008.1M
[03/18 22:13:39    831s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.057, MEM:2008.1M
[03/18 22:13:39    831s] TotalInstCnt at PhyDesignMc Destruction: 14,141
[03/18 22:13:39    831s] (I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
[03/18 22:13:39    831s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.16
[03/18 22:13:39    831s] *** PowerOpt [finish] : cpu/real = 0:00:25.8/0:00:25.8 (1.0), totSession cpu/real = 0:13:51.7/0:15:49.4 (0.9), mem = 2008.1M
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] =============================================================================================
[03/18 22:13:39    831s]  Step TAT Report for PowerOpt #3
[03/18 22:13:39    831s] =============================================================================================
[03/18 22:13:39    831s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:13:39    831s] ---------------------------------------------------------------------------------------------
[03/18 22:13:39    831s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:13:39    831s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    5.1
[03/18 22:13:39    831s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 22:13:39    831s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[03/18 22:13:39    831s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:39    831s] [ BottleneckAnalyzerInit ]      1   0:00:01.1  (   4.2 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:13:39    831s] [ OptSingleIteration     ]      4   0:00:00.2  (   0.7 % )     0:00:22.4 /  0:00:22.5    1.0
[03/18 22:13:39    831s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:39    831s] [ OptEval                ]      5   0:00:12.1  (  46.7 % )     0:00:12.1 /  0:00:12.1    1.0
[03/18 22:13:39    831s] [ OptCommit              ]      5   0:00:08.1  (  31.1 % )     0:00:08.1 /  0:00:08.1    1.0
[03/18 22:13:39    831s] [ IncrTimingUpdate       ]      6   0:00:00.3  (   1.2 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:13:39    831s] [ PostCommitDelayUpdate  ]      5   0:00:00.2  (   0.8 % )     0:00:02.1 /  0:00:02.1    1.0
[03/18 22:13:39    831s] [ IncrDelayCalc          ]     26   0:00:01.9  (   7.4 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 22:13:39    831s] [ DrvFindVioNets         ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:13:39    831s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[03/18 22:13:39    831s] [ MISC                   ]          0:00:01.5  (   5.7 % )     0:00:01.5 /  0:00:01.4    1.0
[03/18 22:13:39    831s] ---------------------------------------------------------------------------------------------
[03/18 22:13:39    831s]  PowerOpt #3 TOTAL                  0:00:25.9  ( 100.0 % )     0:00:25.9 /  0:00:25.8    1.0
[03/18 22:13:39    831s] ---------------------------------------------------------------------------------------------
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] Running refinePlace -preserveRouting true -hardFence false
[03/18 22:13:39    831s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2008.1M
[03/18 22:13:39    831s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2008.1M
[03/18 22:13:39    831s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2008.1M
[03/18 22:13:39    831s] z: 2, totalTracks: 1
[03/18 22:13:39    831s] z: 4, totalTracks: 1
[03/18 22:13:39    831s] z: 6, totalTracks: 1
[03/18 22:13:39    831s] z: 8, totalTracks: 1
[03/18 22:13:39    831s] #spOpts: N=65 
[03/18 22:13:39    831s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2008.1M
[03/18 22:13:39    831s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.080, REAL:0.083, MEM:2008.1M
[03/18 22:13:39    831s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2008.1MB).
[03/18 22:13:39    831s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.100, REAL:0.106, MEM:2008.1M
[03/18 22:13:39    831s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.110, REAL:0.107, MEM:2008.1M
[03/18 22:13:39    831s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.14569.10
[03/18 22:13:39    831s] OPERPROF:   Starting RefinePlace at level 2, MEM:2008.1M
[03/18 22:13:39    831s] *** Starting refinePlace (0:13:52 mem=2008.1M) ***
[03/18 22:13:39    831s] Total net bbox length = 2.433e+05 (1.099e+05 1.334e+05) (ext = 7.216e+04)
[03/18 22:13:39    831s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2008.1M
[03/18 22:13:39    831s] Starting refinePlace ...
[03/18 22:13:39    831s]   Spread Effort: high, post-route mode, useDDP on.
[03/18 22:13:39    831s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2008.1MB) @(0:13:52 - 0:13:52).
[03/18 22:13:39    831s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:39    831s] wireLenOptFixPriorityInst 0 inst fixed
[03/18 22:13:39    831s] 
[03/18 22:13:39    831s] Running Spiral with 1 thread in Normal Mode  fetchWidth=100 
[03/18 22:13:39    832s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:39    832s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2008.1MB) @(0:13:52 - 0:13:52).
[03/18 22:13:39    832s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[03/18 22:13:39    832s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2008.1MB
[03/18 22:13:39    832s] Statistics of distance of Instance movement in refine placement:
[03/18 22:13:39    832s]   maximum (X+Y) =         0.00 um
[03/18 22:13:39    832s]   mean    (X+Y) =         0.00 um
[03/18 22:13:39    832s] Summary Report:
[03/18 22:13:39    832s] Instances move: 0 (out of 14141 movable)
[03/18 22:13:39    832s] Instances flipped: 0
[03/18 22:13:39    832s] Mean displacement: 0.00 um
[03/18 22:13:39    832s] Max displacement: 0.00 um 
[03/18 22:13:39    832s] Total instances moved : 0
[03/18 22:13:39    832s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.390, REAL:0.390, MEM:2008.1M
[03/18 22:13:39    832s] Total net bbox length = 2.433e+05 (1.099e+05 1.334e+05) (ext = 7.216e+04)
[03/18 22:13:39    832s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2008.1MB
[03/18 22:13:39    832s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2008.1MB) @(0:13:52 - 0:13:52).
[03/18 22:13:39    832s] *** Finished refinePlace (0:13:52 mem=2008.1M) ***
[03/18 22:13:39    832s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.14569.10
[03/18 22:13:39    832s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.420, REAL:0.428, MEM:2008.1M
[03/18 22:13:39    832s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2008.1M
[03/18 22:13:39    832s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.060, REAL:0.057, MEM:2008.1M
[03/18 22:13:39    832s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.590, REAL:0.593, MEM:2008.1M
[03/18 22:13:39    832s] Running postRoute recovery in powerReclaim mode
[03/18 22:13:40    832s] **optDesign ... cpu = 0:02:36, real = 0:02:38, mem = 1565.7M, totSessionCpu=0:13:52 **
[03/18 22:13:40    832s]   Timing/DRV Snapshot: (TGT)
[03/18 22:13:40    832s]      Weighted WNS: 0.000
[03/18 22:13:40    832s]       All  PG WNS: 0.000
[03/18 22:13:40    832s]       High PG WNS: 0.000
[03/18 22:13:40    832s]       All  PG TNS: 0.000
[03/18 22:13:40    832s]       High PG TNS: 0.000
[03/18 22:13:40    832s]          Tran DRV: 0
[03/18 22:13:40    832s]           Cap DRV: 0
[03/18 22:13:40    832s]        Fanout DRV: 0
[03/18 22:13:40    832s]            Glitch: 0
[03/18 22:13:40    832s]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Checking setup slack degradation ...
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Recovery Manager:
[03/18 22:13:40    832s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[03/18 22:13:40    832s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.000) - Skip
[03/18 22:13:40    832s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[03/18 22:13:40    832s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Checking DRV degradation...
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Recovery Manager:
[03/18 22:13:40    832s]     Tran DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 22:13:40    832s]      Cap DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 22:13:40    832s]   Fanout DRV degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 22:13:40    832s]       Glitch degradation : 0 (0 -> 0, Margin 100) - Skip
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 22:13:40    832s] Finish postRoute recovery in powerReclaim mode (cpu=0:00:00, real=0:00:00, mem=1987.11M, totSessionCpu=0:13:53).
[03/18 22:13:40    832s] **optDesign ... cpu = 0:02:36, real = 0:02:39, mem = 1566.0M, totSessionCpu=0:13:53 **
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Power Analysis
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s]              0V	    VSS
[03/18 22:13:40    832s]            0.9V	    VDD
[03/18 22:13:40    832s] Begin Processing Timing Library for Power Calculation
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Processing Timing Library for Power Calculation
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Processing User Attributes
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1565.99MB/3150.60MB/1627.69MB)
[03/18 22:13:40    832s] 
[03/18 22:13:40    832s] Begin Processing Signal Activity
[03/18 22:13:40    832s] 
[03/18 22:13:41    833s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)
[03/18 22:13:41    833s] 
[03/18 22:13:41    833s] Begin Power Computation
[03/18 22:13:41    833s] 
[03/18 22:13:41    833s]       ----------------------------------------------------------
[03/18 22:13:41    833s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:13:41    833s]       # of cell(s) missing power table: 1
[03/18 22:13:41    833s]       # of cell(s) missing leakage table: 0
[03/18 22:13:41    833s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:13:41    833s]       ----------------------------------------------------------
[03/18 22:13:41    833s] CellName                                  Missing Table(s)
[03/18 22:13:41    833s] TIEL                                      internal power, 
[03/18 22:13:41    833s] 
[03/18 22:13:41    833s] 
[03/18 22:13:42    834s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)
[03/18 22:13:42    834s] 
[03/18 22:13:42    834s] Begin Processing User Attributes
[03/18 22:13:42    834s] 
[03/18 22:13:42    834s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)
[03/18 22:13:42    834s] 
[03/18 22:13:42    834s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1566.20MB/3150.60MB/1627.69MB)
[03/18 22:13:42    834s] 
[03/18 22:13:42    835s] *



[03/18 22:13:42    835s] Total Power
[03/18 22:13:42    835s] -----------------------------------------------------------------------------------------
[03/18 22:13:42    835s] Total Internal Power:       35.85072610 	   85.9001%
[03/18 22:13:42    835s] Total Switching Power:       5.36165116 	   12.8468%
[03/18 22:13:42    835s] Total Leakage Power:         0.52300662 	    1.2531%
[03/18 22:13:42    835s] Total Power:                41.73538391
[03/18 22:13:42    835s] -----------------------------------------------------------------------------------------
[03/18 22:13:42    835s] Processing average sequential pin duty cycle 
[03/18 22:13:43    835s] ** Power Reclaim End WNS Slack 0.000  TNS Slack 0.000 
[03/18 22:13:43    835s] End: Power Optimization (cpu=0:00:30, real=0:00:30, mem=1891.78M, totSessionCpu=0:13:55).
[03/18 22:13:43    835s] **optDesign ... cpu = 0:02:39, real = 0:02:42, mem = 1505.6M, totSessionCpu=0:13:55 **
[03/18 22:13:43    835s]   Timing/DRV Snapshot: (REF)
[03/18 22:13:43    835s]      Weighted WNS: 0.000
[03/18 22:13:43    835s]       All  PG WNS: 0.000
[03/18 22:13:43    835s]       High PG WNS: 0.000
[03/18 22:13:43    835s]       All  PG TNS: 0.000
[03/18 22:13:43    835s]       High PG TNS: 0.000
[03/18 22:13:43    835s]          Tran DRV: 0
[03/18 22:13:43    835s]           Cap DRV: 0
[03/18 22:13:43    835s]        Fanout DRV: 0
[03/18 22:13:43    835s]            Glitch: 0
[03/18 22:13:43    835s]    Category Slack: { [L, 0.000] [H, 0.000] }
[03/18 22:13:43    835s] 
[03/18 22:13:43    835s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1891.8M
[03/18 22:13:43    835s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.082, MEM:1891.8M
[03/18 22:13:43    835s] GigaOpt Hold Optimizer is used
[03/18 22:13:43    836s] Include MVT Delays for Hold Opt
[03/18 22:13:43    836s] Deleting Cell Server ...
[03/18 22:13:43    836s] Deleting Lib Analyzer.
[03/18 22:13:43    836s] <optDesign CMD> fixhold  no -lvt Cells
[03/18 22:13:43    836s] #InfoCS: Num dontuse cells 391, Num usable cells 457
[03/18 22:13:43    836s] optDesignOneStep: Power Flow
[03/18 22:13:43    836s] #InfoCS: Num dontuse cells 391, Num usable cells 457
[03/18 22:13:43    836s] End AAE Lib Interpolated Model. (MEM=1891.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:13:43    836s] 
[03/18 22:13:43    836s] Creating Lib Analyzer ...
[03/18 22:13:43    836s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:13:43    836s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:13:43    836s] Summary for sequential cells identification: 
[03/18 22:13:43    836s]   Identified SBFF number: 199
[03/18 22:13:43    836s]   Identified MBFF number: 0
[03/18 22:13:43    836s]   Identified SB Latch number: 0
[03/18 22:13:43    836s]   Identified MB Latch number: 0
[03/18 22:13:43    836s]   Not identified SBFF number: 0
[03/18 22:13:43    836s]   Not identified MBFF number: 0
[03/18 22:13:43    836s]   Not identified SB Latch number: 0
[03/18 22:13:43    836s]   Not identified MB Latch number: 0
[03/18 22:13:43    836s]   Number of sequential cells which are not FFs: 104
[03/18 22:13:43    836s]  Visiting view : WC_VIEW
[03/18 22:13:43    836s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 22:13:43    836s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:13:43    836s]  Visiting view : BC_VIEW
[03/18 22:13:43    836s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 22:13:43    836s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:13:43    836s]  Setting StdDelay to 25.80
[03/18 22:13:43    836s] Creating Cell Server, finished. 
[03/18 22:13:43    836s] 
[03/18 22:13:43    836s] Total number of usable buffers from Lib Analyzer: 2 ( CKBD0 BUFFD0)
[03/18 22:13:43    836s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 22:13:43    836s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:13:43    836s] 
[03/18 22:13:44    836s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:57 mem=1891.8M
[03/18 22:13:44    836s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:57 mem=1891.8M
[03/18 22:13:44    836s] Creating Lib Analyzer, finished. 
[03/18 22:13:44    836s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:13:57 mem=1891.8M ***
[03/18 22:13:44    836s] End AAE Lib Interpolated Model. (MEM=1891.78 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:13:44    836s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 22:13:44    836s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 22:13:44    836s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.8M
[03/18 22:13:44    836s] Latch borrow mode reset to max_borrow
[03/18 22:13:44    836s] Starting delay calculation for Hold views
[03/18 22:13:44    836s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 22:13:44    836s] #################################################################################
[03/18 22:13:44    836s] # Design Stage: PostRoute
[03/18 22:13:44    836s] # Design Name: fullchip
[03/18 22:13:44    836s] # Design Mode: 65nm
[03/18 22:13:44    836s] # Analysis Mode: MMMC OCV 
[03/18 22:13:44    836s] # Parasitics Mode: SPEF/RCDB
[03/18 22:13:44    836s] # Signoff Settings: SI On 
[03/18 22:13:44    836s] #################################################################################
[03/18 22:13:44    836s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:13:44    836s] Setting infinite Tws ...
[03/18 22:13:44    836s] First Iteration Infinite Tw... 
[03/18 22:13:44    836s] Calculate late delays in OCV mode...
[03/18 22:13:44    836s] Calculate early delays in OCV mode...
[03/18 22:13:44    836s] Topological Sorting (REAL = 0:00:01.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 22:13:44    836s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 22:13:44    836s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 22:13:44    836s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:13:44    836s] Total number of fetched objects 15942
[03/18 22:13:44    836s] AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
[03/18 22:13:44    836s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[03/18 22:13:44    836s] End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
[03/18 22:13:44    836s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:06.0)
[03/18 22:13:44    836s] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
[03/18 22:13:44    836s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 22:13:44    836s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 22:13:44    836s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 22:13:44    836s] 
[03/18 22:13:44    836s] Executing IPO callback for view pruning ..
[03/18 22:13:44    836s] 
[03/18 22:13:44    836s] Active hold views:
[03/18 22:13:44    836s]  BC_VIEW
[03/18 22:13:44    836s]   Dominating endpoints: 0
[03/18 22:13:44    836s]   Dominating TNS: -0.000
[03/18 22:13:44    836s] 
[03/18 22:13:44    836s] Starting SI iteration 2
[03/18 22:13:44    836s] Calculate late delays in OCV mode...
[03/18 22:13:44    836s] Calculate early delays in OCV mode...
[03/18 22:13:44    836s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 22:13:44    836s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:13:44    836s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 22:13:44    836s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15942. 
[03/18 22:13:44    836s] Total number of fetched objects 15942
[03/18 22:13:44    836s] AAE_INFO-618: Total number of nets in the design is 16458,  0.0 percent of the nets selected for SI analysis
[03/18 22:13:44    836s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:01.0)
[03/18 22:13:44    836s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:01.0)
[03/18 22:13:44    836s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 0.0M) ***
[03/18 22:13:44    836s] *** Done Building Timing Graph (cpu=0:00:09.2 real=0:00:09.0 totSessionCpu=0:00:15.0 mem=0.0M)
[03/18 22:13:44    836s] Done building cte hold timing graph (fixHold) cpu=0:00:10.0 real=0:00:10.0 totSessionCpu=0:00:15.0 mem=0.0M ***
[03/18 22:13:44    836s] ** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
[03/18 22:13:44    836s] ** Profile ** Overall slacks :  cpu=0:00:00.3, mem=0.0M
[03/18 22:13:44    836s] Timing Data dump into file /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/coe_eosdata_4OMfHh/BC_VIEW.twf, for view: BC_VIEW 
[03/18 22:13:44    836s] 	 Dumping view 1 BC_VIEW 
[03/18 22:13:44    836s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:11.1 real=0:00:11.0 totSessionCpu=0:00:16.1 mem=0.0M ***
[03/18 22:13:44    836s] *** QThread HoldInit [finish] : cpu/real = 0:00:11.1/0:00:11.1 (1.0), mem = 0.0M
[03/18 22:13:44    836s] 
[03/18 22:13:44    836s] =============================================================================================
[03/18 22:13:44    836s]  Step TAT Report for QThreadWorker #1
[03/18 22:13:44    836s] =============================================================================================
[03/18 22:13:44    836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:13:44    836s] ---------------------------------------------------------------------------------------------
[03/18 22:13:44    836s] [ ViewPruning            ]      5   0:00:00.1  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:13:44    836s] [ TimingUpdate           ]      2   0:00:00.5  (   5.0 % )     0:00:09.2 /  0:00:09.2    1.0
[03/18 22:13:44    836s] [ FullDelayCalc          ]      1   0:00:08.3  (  75.4 % )     0:00:08.6 /  0:00:08.7    1.0
[03/18 22:13:44    836s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:13:44    836s] [ SlackTraversorInit     ]      2   0:00:00.7  (   6.5 % )     0:00:00.7 /  0:00:00.7    1.0
[03/18 22:13:44    836s] [ BuildHoldTimer         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:44    836s] [ HoldTimerViewData      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:44    836s] [ HoldTimerSlackGraph    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:44    836s] [ HoldTimerNodeList      ]      1   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    1.1
[03/18 22:13:44    836s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   3.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:13:44    836s] [ MISC                   ]          0:00:00.8  (   7.3 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:13:44    836s] ---------------------------------------------------------------------------------------------
[03/18 22:13:44    836s]  QThreadWorker #1 TOTAL             0:00:11.1  ( 100.0 % )     0:00:11.1 /  0:00:11.1    1.0
[03/18 22:13:44    836s] ---------------------------------------------------------------------------------------------
[03/18 22:13:44    836s] 
[03/18 22:13:55    846s]  
_______________________________________________________________________
[03/18 22:13:55    846s] Done building cte setup timing graph (fixHold) cpu=0:00:10.2 real=0:00:11.0 totSessionCpu=0:14:07 mem=1891.8M ***
[03/18 22:13:55    846s] ** Profile ** Start :  cpu=0:00:00.0, mem=1891.8M
[03/18 22:13:56    847s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1901.8M
[03/18 22:13:56    847s] *info: category slack lower bound [L 0.0] default
[03/18 22:13:56    847s] *info: category slack lower bound [H 0.0] reg2reg 
[03/18 22:13:56    847s] --------------------------------------------------- 
[03/18 22:13:56    847s]    Setup Violation Summary with Target Slack (0.000 ns)
[03/18 22:13:56    847s] --------------------------------------------------- 
[03/18 22:13:56    847s]          WNS    reg2regWNS
[03/18 22:13:56    847s]     0.000 ns      0.000 ns
[03/18 22:13:56    847s] --------------------------------------------------- 
[03/18 22:13:56    847s] Restoring Auto Hold Views:  BC_VIEW
[03/18 22:13:56    847s] Restoring Active Hold Views:  BC_VIEW 
[03/18 22:13:56    847s] Restoring Hold Target Slack: 0
[03/18 22:13:56    847s] Loading timing data from /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/coe_eosdata_4OMfHh/BC_VIEW.twf 
[03/18 22:13:56    847s] 	 Loading view 1 BC_VIEW 
[03/18 22:13:56    847s] 
[03/18 22:13:56    847s] *Info: minBufDelay = 55.1 ps, libStdDelay = 25.8 ps, minBufSize = 5760000 (4.0)
[03/18 22:13:56    847s] *Info: worst delay setup view: WC_VIEW
[03/18 22:13:56    847s] Footprint list for hold buffering (delay unit: ps)
[03/18 22:13:56    847s] =================================================================
[03/18 22:13:56    847s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[03/18 22:13:56    847s] ------------------------------------------------------------------
[03/18 22:13:56    847s] *Info:       23.0       2.40    4.0  72.16 BUFFD0 (I,Z)
[03/18 22:13:56    847s] *Info:       24.5       2.48    4.0  79.29 CKBD0 (I,Z)
[03/18 22:13:56    847s] =================================================================
[03/18 22:13:56    847s] Deleting Cell Server ...
[03/18 22:13:56    847s] Deleting Lib Analyzer.
[03/18 22:13:56    847s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:13:56    847s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:13:56    847s] Summary for sequential cells identification: 
[03/18 22:13:56    847s]   Identified SBFF number: 199
[03/18 22:13:56    847s]   Identified MBFF number: 0
[03/18 22:13:56    847s]   Identified SB Latch number: 0
[03/18 22:13:56    847s]   Identified MB Latch number: 0
[03/18 22:13:56    847s]   Not identified SBFF number: 0
[03/18 22:13:56    847s]   Not identified MBFF number: 0
[03/18 22:13:56    847s]   Not identified SB Latch number: 0
[03/18 22:13:56    847s]   Not identified MB Latch number: 0
[03/18 22:13:56    847s]   Number of sequential cells which are not FFs: 104
[03/18 22:13:56    847s]  Visiting view : WC_VIEW
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 25.80 (1.000) with rcCorner = 0
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:13:56    847s]  Visiting view : BC_VIEW
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:13:56    847s]  Setting StdDelay to 25.80
[03/18 22:13:56    847s] Creating Cell Server, finished. 
[03/18 22:13:56    847s] 
[03/18 22:13:56    847s] Hold Timer stdDelay = 25.8ps
[03/18 22:13:56    847s]  Visiting view : BC_VIEW
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 9.50 (1.000) with rcCorner = 1
[03/18 22:13:56    847s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:13:56    847s] ** Profile ** Start :  cpu=0:00:00.0, mem=1901.8M
[03/18 22:13:56    847s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1901.8M
[03/18 22:13:56    847s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1901.8M
[03/18 22:13:56    847s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1901.8M
[03/18 22:13:56    847s] ** Profile ** DRVs :  cpu=0:00:00.2, mem=1901.8M
[03/18 22:13:56    847s] 
------------------------------------------------------------
     Hold Opt Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:02:51, real = 0:02:56, mem = 1495.1M, totSessionCpu=0:14:08 **
[03/18 22:13:57    847s] *** HoldOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:14:08.0/0:16:07.1 (0.9), mem = 1883.8M
[03/18 22:13:57    847s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.17
[03/18 22:13:57    848s] (I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
[03/18 22:13:57    848s] 
[03/18 22:13:57    848s] Creating Lib Analyzer ...
[03/18 22:13:57    848s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:13:57    848s] Total number of usable inverters from Lib Analyzer: 4 ( INVD1 INVD0 CKND1 CKND0)
[03/18 22:13:57    848s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:13:57    848s] 
[03/18 22:13:58    849s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:09 mem=1891.8M
[03/18 22:13:58    849s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:09 mem=1891.8M
[03/18 22:13:58    849s] Creating Lib Analyzer, finished. 
[03/18 22:13:58    849s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 22:13:58    849s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 22:13:58    849s] gigaOpt Hold fixing search radius: 72.000000 Microns (40 stdCellHgt)
[03/18 22:13:58    849s] gigaOpt Hold fixing search radius on new term: 9.000000 Microns (5 stdCellHgt)
[03/18 22:13:58    849s] *info: Run optDesign holdfix with 1 thread.
[03/18 22:13:58    849s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:13:58    849s] --------------------------------------------------- 
[03/18 22:13:58    849s]    Hold Timing Summary  - Initial 
[03/18 22:13:58    849s] --------------------------------------------------- 
[03/18 22:13:58    849s]  Target slack:       0.0000 ns
[03/18 22:13:58    849s]  View: BC_VIEW 
[03/18 22:13:58    849s]    WNS:       0.0660
[03/18 22:13:58    849s]    TNS:       0.0000
[03/18 22:13:58    849s]    VP :            0
[03/18 22:13:58    849s]    Worst hold path end point: core_instance_mac_array_instance_col_idx_6__mac_col_inst_inst_3q_reg_1_/D 
[03/18 22:13:58    849s] --------------------------------------------------- 
[03/18 22:13:58    849s] *** Hold timing is met. Hold fixing is not needed 
[03/18 22:13:58    849s] **INFO: total 0 insts, 0 nets marked don't touch
[03/18 22:13:58    849s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[03/18 22:13:58    849s] **INFO: total 0 insts, 0 nets unmarked don't touch

[03/18 22:13:58    849s] 
[03/18 22:13:58    849s] Capturing REF for hold ...
[03/18 22:13:58    849s]    Hold Timing Snapshot: (REF)
[03/18 22:13:58    849s]              All PG WNS: 0.000
[03/18 22:13:58    849s]              All PG TNS: 0.000
[03/18 22:13:58    849s] (I,S,L,T): WC_VIEW: 35.9789, 5.36165, 0.522026, 41.8626
[03/18 22:13:58    849s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.17
[03/18 22:13:58    849s] *** HoldOpt [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:14:09.4/0:16:08.6 (0.9), mem = 1891.8M
[03/18 22:13:58    849s] 
[03/18 22:13:58    849s] =============================================================================================
[03/18 22:13:58    849s]  Step TAT Report for HoldOpt #1
[03/18 22:13:58    849s] =============================================================================================
[03/18 22:13:58    849s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:13:58    849s] ---------------------------------------------------------------------------------------------
[03/18 22:13:58    849s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.3
[03/18 22:13:58    849s] [ TimingUpdate           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:58    849s] [ QThreadMaster          ]      1   0:00:11.1  (  75.2 % )     0:00:11.1 /  0:00:10.1    0.9
[03/18 22:13:58    849s] [ OptSummaryReport       ]      1   0:00:00.5  (   3.6 % )     0:00:00.8 /  0:00:00.4    0.5
[03/18 22:13:58    849s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:13:58    849s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:13:58    849s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:13:58    849s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:13:58    849s] [ LibAnalyzerInit        ]      2   0:00:01.9  (  12.7 % )     0:00:01.9 /  0:00:01.9    1.0
[03/18 22:13:58    849s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/18 22:13:58    849s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:58    849s] [ HoldTimerRestoreData   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:58    849s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:58    849s] [ ReportLenViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:13:58    849s] [ GenerateDrvReportData  ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:13:58    849s] [ ReportAnalysisSummary  ]      2   0:00:00.4  (   2.5 % )     0:00:00.4 /  0:00:00.4    1.0
[03/18 22:13:58    849s] [ MISC                   ]          0:00:00.5  (   3.1 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:13:58    849s] ---------------------------------------------------------------------------------------------
[03/18 22:13:58    849s]  HoldOpt #1 TOTAL                   0:00:14.8  ( 100.0 % )     0:00:14.8 /  0:00:13.4    0.9
[03/18 22:13:58    849s] ---------------------------------------------------------------------------------------------
[03/18 22:13:58    849s] 
[03/18 22:13:58    849s] Deleting Cell Server ...
[03/18 22:13:58    849s] Deleting Lib Analyzer.
[03/18 22:13:58    849s] Running postRoute recovery in preEcoRoute mode
[03/18 22:13:58    849s] **optDesign ... cpu = 0:02:53, real = 0:02:57, mem = 1494.5M, totSessionCpu=0:14:09 **
[03/18 22:13:58    849s]   DRV Snapshot: (TGT)
[03/18 22:13:58    849s]          Tran DRV: 0
[03/18 22:13:58    849s]           Cap DRV: 0
[03/18 22:13:58    849s]        Fanout DRV: 0
[03/18 22:13:58    849s]            Glitch: 0
[03/18 22:13:58    849s] 
[03/18 22:13:58    849s] Creating Lib Analyzer ...
[03/18 22:13:58    849s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[03/18 22:13:58    849s] Creating Cell Server ...(0, 0, 0, 0)
[03/18 22:13:58    849s] Summary for sequential cells identification: 
[03/18 22:13:58    849s]   Identified SBFF number: 199
[03/18 22:13:58    849s]   Identified MBFF number: 0
[03/18 22:13:58    849s]   Identified SB Latch number: 0
[03/18 22:13:58    849s]   Identified MB Latch number: 0
[03/18 22:13:58    849s]   Not identified SBFF number: 0
[03/18 22:13:58    849s]   Not identified MBFF number: 0
[03/18 22:13:58    849s]   Not identified SB Latch number: 0
[03/18 22:13:58    849s]   Not identified MB Latch number: 0
[03/18 22:13:58    849s]   Number of sequential cells which are not FFs: 104
[03/18 22:13:58    849s]  Visiting view : WC_VIEW
[03/18 22:13:58    849s]    : PowerDomain = none : Weighted F : unweighted  = 14.50 (1.000) with rcCorner = 0
[03/18 22:13:58    849s]    : PowerDomain = none : Weighted F : unweighted  = 9.90 (1.000) with rcCorner = -1
[03/18 22:13:58    849s]  Visiting view : BC_VIEW
[03/18 22:13:58    849s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = 1
[03/18 22:13:58    849s]    : PowerDomain = none : Weighted F : unweighted  = 4.20 (1.000) with rcCorner = -1
[03/18 22:13:58    849s]  Setting StdDelay to 14.50
[03/18 22:13:58    849s] Creating Cell Server, finished. 
[03/18 22:13:58    849s] 
[03/18 22:13:59    849s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[03/18 22:13:59    849s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[03/18 22:13:59    849s] Total number of usable delay cells from Lib Analyzer: 0 ()
[03/18 22:13:59    849s] 
[03/18 22:14:00    850s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:14:11 mem=1893.8M
[03/18 22:14:00    850s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:14:11 mem=1893.8M
[03/18 22:14:00    850s] Creating Lib Analyzer, finished. 
[03/18 22:14:00    850s] Checking DRV degradation...
[03/18 22:14:00    850s] 
[03/18 22:14:00    850s] Recovery Manager:
[03/18 22:14:00    850s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 22:14:00    850s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 22:14:00    850s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 22:14:00    850s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[03/18 22:14:00    850s] 
[03/18 22:14:00    850s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 22:14:00    850s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:01, real=0:00:02, mem=1891.84M, totSessionCpu=0:14:11).
[03/18 22:14:00    850s] **optDesign ... cpu = 0:02:54, real = 0:02:59, mem = 1500.9M, totSessionCpu=0:14:11 **
[03/18 22:14:00    850s] 
[03/18 22:14:00    851s]   DRV Snapshot: (REF)
[03/18 22:14:00    851s]          Tran DRV: 0
[03/18 22:14:00    851s]           Cap DRV: 0
[03/18 22:14:00    851s]        Fanout DRV: 0
[03/18 22:14:00    851s]            Glitch: 0
[03/18 22:14:00    851s] Skipping post route harden opt
[03/18 22:14:00    851s] ### Creating LA Mngr. totSessionCpu=0:14:11 mem=1891.8M
[03/18 22:14:00    851s] ### Creating LA Mngr, finished. totSessionCpu=0:14:11 mem=1891.8M
[03/18 22:14:00    851s] Default Rule : ""
[03/18 22:14:00    851s] Non Default Rules :
[03/18 22:14:00    851s] Worst Slack : 0.000 ns
[03/18 22:14:00    851s] 
[03/18 22:14:00    851s] Start Layer Assignment ...
[03/18 22:14:00    851s] WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 22:14:00    851s] 
[03/18 22:14:00    851s] Select 1 cadidates out of 16458.
[03/18 22:14:00    851s] Total Assign Layers on 0 Nets (cpu 0:00:00.1).
[03/18 22:14:00    851s] GigaOpt: setting up router preferences
[03/18 22:14:00    851s]         design wns: 0.0000
[03/18 22:14:00    851s]         slack threshold: 1.4500
[03/18 22:14:00    851s] GigaOpt: 23 nets assigned router directives
[03/18 22:14:00    851s] 
[03/18 22:14:00    851s] Start Assign Priority Nets ...
[03/18 22:14:00    851s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 22:14:00    851s] Existing Priority Nets 0 (0.0%)
[03/18 22:14:00    851s] Total Assign Priority Nets 357 (2.2%)
[03/18 22:14:00    851s] ### Creating LA Mngr. totSessionCpu=0:14:12 mem=1930.0M
[03/18 22:14:00    851s] ### Creating LA Mngr, finished. totSessionCpu=0:14:12 mem=1930.0M
[03/18 22:14:00    851s] Default Rule : ""
[03/18 22:14:00    851s] Non Default Rules :
[03/18 22:14:00    851s] Worst Slack : 0.000 ns
[03/18 22:14:00    851s] 
[03/18 22:14:00    851s] Start Layer Assignment ...
[03/18 22:14:00    851s] WNS(0.000ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf)
[03/18 22:14:00    851s] 
[03/18 22:14:00    851s] Select 1 cadidates out of 16458.
[03/18 22:14:00    851s] Total Assign Layers on 0 Nets (cpu 0:00:00.2).
[03/18 22:14:00    851s] GigaOpt: setting up router preferences
[03/18 22:14:00    851s]         design wns: 0.0000
[03/18 22:14:00    851s]         slack threshold: 1.4500
[03/18 22:14:01    851s] GigaOpt: 20 nets assigned router directives
[03/18 22:14:01    851s] 
[03/18 22:14:01    851s] Start Assign Priority Nets ...
[03/18 22:14:01    851s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[03/18 22:14:01    851s] Existing Priority Nets 0 (0.0%)
[03/18 22:14:01    851s] Total Assign Priority Nets 466 (2.8%)
[03/18 22:14:01    851s] ** Profile ** Start :  cpu=0:00:00.0, mem=1986.2M
[03/18 22:14:01    851s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1986.2M
[03/18 22:14:01    851s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.080, MEM:1986.2M
[03/18 22:14:01    851s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1986.2M
[03/18 22:14:01    852s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1986.2M
[03/18 22:14:01    852s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1986.2M
[03/18 22:14:01    852s] 
------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1986.2M
[03/18 22:14:02    852s] **optDesign ... cpu = 0:02:56, real = 0:03:01, mem = 1440.9M, totSessionCpu=0:14:13 **
[03/18 22:14:02    852s] -routeWithEco false                       # bool, default=false
[03/18 22:14:02    852s] -routeWithEco true                        # bool, default=false, user setting
[03/18 22:14:02    852s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 22:14:02    852s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 22:14:02    852s] -routeWithTimingDriven false              # bool, default=false
[03/18 22:14:02    852s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 22:14:02    852s] -routeWithSiDriven false                  # bool, default=false, user setting
[03/18 22:14:02    852s] Existing Dirty Nets : 98
[03/18 22:14:02    852s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[03/18 22:14:02    852s] Reset Dirty Nets : 98
[03/18 22:14:02    852s] 
[03/18 22:14:02    852s] globalDetailRoute
[03/18 22:14:02    852s] 
[03/18 22:14:02    852s] #setNanoRouteMode -drouteAutoStop true
[03/18 22:14:02    852s] #setNanoRouteMode -drouteFixAntenna true
[03/18 22:14:02    852s] #setNanoRouteMode -routeSelectedNetOnly false
[03/18 22:14:02    852s] #setNanoRouteMode -routeWithEco true
[03/18 22:14:02    852s] #setNanoRouteMode -routeWithSiDriven false
[03/18 22:14:02    852s] ### Time Record (globalDetailRoute) is installed.
[03/18 22:14:02    852s] #Start globalDetailRoute on Sat Mar 18 22:14:02 2023
[03/18 22:14:02    852s] #
[03/18 22:14:02    852s] ### Time Record (Pre Callback) is installed.
[03/18 22:14:02    852s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 48405 access done (mem: 1841.242M)
[03/18 22:14:02    852s] ### Time Record (Pre Callback) is uninstalled.
[03/18 22:14:02    852s] ### Time Record (DB Import) is installed.
[03/18 22:14:02    852s] ### Time Record (Timing Data Generation) is installed.
[03/18 22:14:02    852s] ### Time Record (Timing Data Generation) is uninstalled.
[03/18 22:14:02    853s] ### Net info: total nets: 16458
[03/18 22:14:02    853s] ### Net info: dirty nets: 0
[03/18 22:14:02    853s] ### Net info: marked as disconnected nets: 0
[03/18 22:14:03    853s] #num needed restored net=0
[03/18 22:14:03    853s] #need_extraction net=0 (total=16458)
[03/18 22:14:03    853s] ### Net info: fully routed nets: 15942
[03/18 22:14:03    853s] ### Net info: trivial (< 2 pins) nets: 516
[03/18 22:14:03    853s] ### Net info: unrouted nets: 0
[03/18 22:14:03    853s] ### Net info: re-extraction nets: 0
[03/18 22:14:03    853s] ### Net info: ignored nets: 0
[03/18 22:14:03    853s] ### Net info: skip routing nets: 0
[03/18 22:14:03    853s] #Processed 369 dirty instances, 250 dirty terms, 0 dirty fterms, 0 dirty pgterms, 0 misc dirty regions, 0 same cell-size swaps
[03/18 22:14:03    853s] #(354 insts marked dirty, reset pre-exisiting dirty flag on 414 insts, 815 nets marked need extraction)
[03/18 22:14:03    853s] ### Time Record (DB Import) is uninstalled.
[03/18 22:14:03    853s] #NanoRoute Version 19.17-s077_1 NR201130-0207/19_17-UB
[03/18 22:14:03    853s] #RTESIG:78da8dd1bd0ac230100060679fe2481d2ad89a6b9a5eba0aae2aa2aea5622a85fe40920e
[03/18 22:14:03    853s] #       bebd551cadf1d6fbb8df6071d91e81611e234596131508bb63c211058f78c2698d7931a6
[03/18 22:14:03    853s] #       ce1b360f16fbc309310756958dd50c42a74d579ac70a06ab0d58ed5cdddd971f28527066
[03/18 22:14:03    853s] #       d0105efbbef94a6492f988921cdedd7e18144202a6b1e4af80b06afad24d4899ff518e52
[03/18 22:14:03    853s] #       3f4a13f2a30c856f41cc48790da1f750a8b8f40fa41081b5fa560fedf83eebcc989b9099
[03/18 22:14:03    853s] #       f4b7fce7508a7ecd3e7b02c042c23d
[03/18 22:14:03    853s] #
[03/18 22:14:03    853s] #Skip comparing routing design signature in db-snapshot flow
[03/18 22:14:03    853s] #RTESIG:78da8d903b0b02311084adfd154bb438c147f692dce65ac15645d4f638318a700f487285
[03/18 22:14:03    853s] #       ffde07828dba6e3b1f33b33318ee171b10984f912641121508cb4d2a11959cc854d20cf3
[03/18 22:14:03    853s] #       e22eede6a23f18aed65bc41cc4a9ac82139044e79bd25fc7d005e721b8182fcd79f40295
[03/18 22:14:03    853s] #       86e83b07c9a16dab8f8849330eb146c233ed07834a19403d35f271909caab68c5f4893ff
[03/18 22:14:03    853s] #       61479a87744a3c94a1e21ec44cebf7a021fabbf40524cb9a11b28ba295866f6e1141d4ee
[03/18 22:14:03    853s] #       78e96aa696cd0c1ff9cfa2967e75efdd00c82ccef0
[03/18 22:14:03    853s] #
[03/18 22:14:03    853s] ### Time Record (Global Routing) is installed.
[03/18 22:14:03    853s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:14:03    853s] ### Time Record (Data Preparation) is installed.
[03/18 22:14:03    853s] #Start routing data preparation on Sat Mar 18 22:14:03 2023
[03/18 22:14:03    853s] #
[03/18 22:14:03    853s] #Minimum voltage of a net in the design = 0.000.
[03/18 22:14:03    853s] #Maximum voltage of a net in the design = 1.100.
[03/18 22:14:03    853s] #Voltage range [0.000 - 1.100] has 16456 nets.
[03/18 22:14:03    853s] #Voltage range [0.900 - 1.100] has 1 net.
[03/18 22:14:03    853s] #Voltage range [0.000 - 0.000] has 1 net.
[03/18 22:14:03    853s] ### Time Record (Cell Pin Access) is installed.
[03/18 22:14:03    853s] #Initial pin access analysis.
[03/18 22:14:04    854s] #Detail pin access analysis.
[03/18 22:14:04    854s] ### Time Record (Cell Pin Access) is uninstalled.
[03/18 22:14:04    855s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[03/18 22:14:04    855s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:14:04    855s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:14:04    855s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:14:04    855s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:14:04    855s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[03/18 22:14:04    855s] # M7           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:14:04    855s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[03/18 22:14:04    855s] #Regenerating Ggrids automatically.
[03/18 22:14:04    855s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[03/18 22:14:04    855s] #Using automatically generated G-grids.
[03/18 22:14:05    855s] #Done routing data preparation.
[03/18 22:14:05    855s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1388.72 (MB), peak = 1628.19 (MB)
[03/18 22:14:05    855s] ### Time Record (Data Preparation) is uninstalled.
[03/18 22:14:05    855s] ### Time Record (Special Wire Merging) is installed.
[03/18 22:14:05    855s] #Merging special wires: starts on Sat Mar 18 22:14:05 2023 with memory = 1388.86 (MB), peak = 1628.19 (MB)
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Merging special wires: cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:05    856s] ### Time Record (Special Wire Merging) is uninstalled.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 100.19500 338.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.80000 329.40000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 127.60000 327.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 121.40000 327.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.60000 325.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 137.07500 324.29000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 90.67500 314.91000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.80000 311.40000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.80000 309.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 107.20000 307.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 149.40000 306.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.20000 304.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 98.07500 304.11000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 117.60000 302.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 144.00000 300.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 128.80000 300.60000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 142.20000 291.80000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 87.47500 291.89000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 88.79500 288.20000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 147.92000 286.11000 ) on M1 for NET clk. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
[03/18 22:14:05    856s] #WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
[03/18 22:14:05    856s] #To increase the message display limit, refer to the product command reference manual.
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Connectivity extraction summary:
[03/18 22:14:05    856s] #813 routed nets are extracted.
[03/18 22:14:05    856s] #    394 (2.39%) extracted nets are partially routed.
[03/18 22:14:05    856s] #15129 routed net(s) are imported.
[03/18 22:14:05    856s] #516 nets are fixed|skipped|trivial (not extracted).
[03/18 22:14:05    856s] #Total number of nets = 16458.
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Found 0 nets for post-route si or timing fixing.
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Finished routing data preparation on Sat Mar 18 22:14:05 2023
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Cpu time = 00:00:03
[03/18 22:14:05    856s] #Elapsed time = 00:00:03
[03/18 22:14:05    856s] #Increased memory = 6.75 (MB)
[03/18 22:14:05    856s] #Total memory = 1389.62 (MB)
[03/18 22:14:05    856s] #Peak memory = 1628.19 (MB)
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] ### Time Record (Global Routing) is installed.
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Start global routing on Sat Mar 18 22:14:05 2023
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Start global routing initialization on Sat Mar 18 22:14:05 2023
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Number of eco nets is 394
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] #Start global routing data preparation on Sat Mar 18 22:14:05 2023
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] ### build_merged_routing_blockage_rect_list starts on Sat Mar 18 22:14:05 2023 with memory = 1389.65 (MB), peak = 1628.19 (MB)
[03/18 22:14:05    856s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:05    856s] #Start routing resource analysis on Sat Mar 18 22:14:05 2023
[03/18 22:14:05    856s] #
[03/18 22:14:05    856s] ### init_is_bin_blocked starts on Sat Mar 18 22:14:05 2023 with memory = 1389.65 (MB), peak = 1628.19 (MB)
[03/18 22:14:05    856s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:05    856s] ### PDHT_Row_Thread::compute_flow_cap starts on Sat Mar 18 22:14:05 2023 with memory = 1392.20 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### adjust_flow_cap starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### adjust_partial_route_blockage starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### adjust_partial_route_blockage cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### set_via_blocked starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### copy_flow starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] #Routing resource analysis is done on Sat Mar 18 22:14:06 2023
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] ### report_flow_cap starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] #  Resource Analysis:
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #               Routing  #Avail      #Track     #Total     %Gcell
[03/18 22:14:06    857s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[03/18 22:14:06    857s] #  --------------------------------------------------------------
[03/18 22:14:06    857s] #  M1             H        1909          80       17689    58.31%
[03/18 22:14:06    857s] #  M2             V        1912          84       17689     1.56%
[03/18 22:14:06    857s] #  M3             H        1989           0       17689     0.21%
[03/18 22:14:06    857s] #  M4             V        1424         572       17689     2.97%
[03/18 22:14:06    857s] #  M5             H        1989           0       17689     0.00%
[03/18 22:14:06    857s] #  M6             V        1996           0       17689     0.00%
[03/18 22:14:06    857s] #  M7             H         497           0       17689     0.00%
[03/18 22:14:06    857s] #  M8             V         499           0       17689     0.00%
[03/18 22:14:06    857s] #  --------------------------------------------------------------
[03/18 22:14:06    857s] #  Total                  12216       4.60%      141512     7.88%
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #  43 nets (0.26%) with 1 preferred extra spacing.
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### analyze_m2_tracks starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### report_initial_resource starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### mark_pg_pins_accessibility starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### set_net_region starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #Global routing data preparation is done on Sat Mar 18 22:14:06 2023
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] ### prepare_level starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init level 1 starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### Level 1 hgrid = 133 X 133
[03/18 22:14:06    857s] ### init level 2 starts on Sat Mar 18 22:14:06 2023 with memory = 1391.44 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### Level 2 hgrid = 34 X 34  (large_net only)
[03/18 22:14:06    857s] ### init level 3 starts on Sat Mar 18 22:14:06 2023 with memory = 1392.57 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### Level 3 hgrid = 9 X 9  (large_net only)
[03/18 22:14:06    857s] ### prepare_level_flow starts on Sat Mar 18 22:14:06 2023 with memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init_flow_edge starts on Sat Mar 18 22:14:06 2023 with memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### init_flow_edge starts on Sat Mar 18 22:14:06 2023 with memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### init_flow_edge starts on Sat Mar 18 22:14:06 2023 with memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #Global routing initialization is done on Sat Mar 18 22:14:06 2023
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] #
[03/18 22:14:06    857s] ### routing large nets 
[03/18 22:14:06    857s] #start global routing iteration 1...
[03/18 22:14:06    857s] ### init_flow_edge starts on Sat Mar 18 22:14:06 2023 with memory = 1392.92 (MB), peak = 1628.19 (MB)
[03/18 22:14:06    857s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:06    857s] ### routing at level 3 (topmost level) iter 0
[03/18 22:14:07    857s] ### routing at level 2 iter 0 for 0 hboxes
[03/18 22:14:07    858s] ### routing at level 1 iter 0 for 0 hboxes
[03/18 22:14:07    858s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1436.75 (MB), peak = 1628.19 (MB)
[03/18 22:14:07    858s] #
[03/18 22:14:07    858s] #start global routing iteration 2...
[03/18 22:14:07    858s] ### init_flow_edge starts on Sat Mar 18 22:14:07 2023 with memory = 1436.68 (MB), peak = 1628.19 (MB)
[03/18 22:14:07    858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:07    858s] ### cal_flow starts on Sat Mar 18 22:14:07 2023 with memory = 1436.68 (MB), peak = 1628.19 (MB)
[03/18 22:14:07    858s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:07    858s] ### routing at level 1 (topmost level) iter 0
[03/18 22:14:08    858s] ### measure_qor starts on Sat Mar 18 22:14:08 2023 with memory = 1436.75 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### measure_congestion starts on Sat Mar 18 22:14:08 2023 with memory = 1436.75 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.75 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #start global routing iteration 3...
[03/18 22:14:08    858s] ### routing at level 1 (topmost level) iter 1
[03/18 22:14:08    858s] ### measure_qor starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### measure_congestion starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] ### route_end starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #Total number of trivial nets (e.g. < 2 pins) = 516 (skipped).
[03/18 22:14:08    858s] #Total number of routable nets = 15942.
[03/18 22:14:08    858s] #Total number of nets in the design = 16458.
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #394 routable nets have only global wires.
[03/18 22:14:08    858s] #15548 routable nets have only detail routed wires.
[03/18 22:14:08    858s] #15 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 22:14:08    858s] #29 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #Routed nets constraints summary:
[03/18 22:14:08    858s] #------------------------------------------------
[03/18 22:14:08    858s] #        Rules   Pref Extra Space   Unconstrained  
[03/18 22:14:08    858s] #------------------------------------------------
[03/18 22:14:08    858s] #      Default                 15             379  
[03/18 22:14:08    858s] #------------------------------------------------
[03/18 22:14:08    858s] #        Total                 15             379  
[03/18 22:14:08    858s] #------------------------------------------------
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #Routing constraints summary of the whole design:
[03/18 22:14:08    858s] #-------------------------------------------------------------
[03/18 22:14:08    858s] #        Rules   Pref Extra Space   Pref Layer   Unconstrained  
[03/18 22:14:08    858s] #-------------------------------------------------------------
[03/18 22:14:08    858s] #      Default                 43            1           15898  
[03/18 22:14:08    858s] #-------------------------------------------------------------
[03/18 22:14:08    858s] #        Total                 43            1           15898  
[03/18 22:14:08    858s] #-------------------------------------------------------------
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] ### cal_base_flow starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### init_flow_edge starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### cal_flow starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### report_overcon starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #  Congestion Analysis: (blocked Gcells are excluded)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #                 OverCon       OverCon       OverCon          
[03/18 22:14:08    858s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[03/18 22:14:08    858s] #     Layer           (1)           (2)           (3)   OverCon  Flow/Cap
[03/18 22:14:08    858s] #  --------------------------------------------------------------------------
[03/18 22:14:08    858s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.50  
[03/18 22:14:08    858s] #  M2            3(0.02%)      1(0.01%)      1(0.01%)   (0.03%)     0.50  
[03/18 22:14:08    858s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.29  
[03/18 22:14:08    858s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.13  
[03/18 22:14:08    858s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.03  
[03/18 22:14:08    858s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:14:08    858s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:14:08    858s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[03/18 22:14:08    858s] #  --------------------------------------------------------------------------
[03/18 22:14:08    858s] #     Total      3(0.00%)      1(0.00%)      1(0.00%)   (0.00%)
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[03/18 22:14:08    858s] #  Overflow after GR: 0.00% H + 0.00% V
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### cal_base_flow starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### init_flow_edge starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### cal_flow starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### export_cong_map starts on Sat Mar 18 22:14:08 2023 with memory = 1436.77 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### PDZT_Export::export_cong_map starts on Sat Mar 18 22:14:08 2023 with memory = 1436.79 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### PDZT_Export::export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### export_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### import_cong_map starts on Sat Mar 18 22:14:08 2023 with memory = 1436.79 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### import_cong_map cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### update starts on Sat Mar 18 22:14:08 2023 with memory = 1436.79 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #Complete Global Routing.
[03/18 22:14:08    858s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:08    858s] #Total wire length = 305562 um.
[03/18 22:14:08    858s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M1 = 5675 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M2 = 94782 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M3 = 102030 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M4 = 74395 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M5 = 28542 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:08    858s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:08    858s] #Total number of vias = 93834
[03/18 22:14:08    858s] #Total number of multi-cut vias = 61713 ( 65.8%)
[03/18 22:14:08    858s] #Total number of single cut vias = 32121 ( 34.2%)
[03/18 22:14:08    858s] #Up-Via Summary (total 93834):
[03/18 22:14:08    858s] #                   single-cut          multi-cut      Total
[03/18 22:14:08    858s] #-----------------------------------------------------------
[03/18 22:14:08    858s] # M1             31862 ( 62.2%)     19323 ( 37.8%)      51185
[03/18 22:14:08    858s] # M2               241 (  0.7%)     36008 ( 99.3%)      36249
[03/18 22:14:08    858s] # M3                17 (  0.3%)      5957 ( 99.7%)       5974
[03/18 22:14:08    858s] # M4                 1 (  0.2%)       415 ( 99.8%)        416
[03/18 22:14:08    858s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:08    858s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:08    858s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:08    858s] #-----------------------------------------------------------
[03/18 22:14:08    858s] #                32121 ( 34.2%)     61713 ( 65.8%)      93834 
[03/18 22:14:08    858s] #
[03/18 22:14:08    858s] ### update cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### report_overcon starts on Sat Mar 18 22:14:08 2023 with memory = 1437.21 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:08    858s] ### report_overcon starts on Sat Mar 18 22:14:08 2023 with memory = 1437.21 (MB), peak = 1628.19 (MB)
[03/18 22:14:08    858s] #Max overcon = 3 tracks.
[03/18 22:14:08    858s] #Total overcon = 0.00%.
[03/18 22:14:08    858s] #Worst layer Gcell overcon rate = 0.00%.
[03/18 22:14:08    858s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:09    858s] ### route_end cpu:00:00:00, real:00:00:01, mem:1.4 GB, peak:1.6 GB
[03/18 22:14:09    858s] #
[03/18 22:14:09    858s] #Global routing statistics:
[03/18 22:14:09    858s] #Cpu time = 00:00:03
[03/18 22:14:09    858s] #Elapsed time = 00:00:03
[03/18 22:14:09    858s] #Increased memory = 47.55 (MB)
[03/18 22:14:09    858s] #Total memory = 1437.21 (MB)
[03/18 22:14:09    858s] #Peak memory = 1628.19 (MB)
[03/18 22:14:09    858s] #
[03/18 22:14:09    858s] #Finished global routing on Sat Mar 18 22:14:09 2023
[03/18 22:14:09    858s] #
[03/18 22:14:09    858s] #
[03/18 22:14:09    858s] ### Time Record (Global Routing) is uninstalled.
[03/18 22:14:09    859s] ### Time Record (Track Assignment) is installed.
[03/18 22:14:09    859s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:14:09    859s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1403.35 (MB), peak = 1628.19 (MB)
[03/18 22:14:09    859s] ### Time Record (Track Assignment) is installed.
[03/18 22:14:09    859s] #Start Track Assignment.
[03/18 22:14:10    860s] #Done with 47 horizontal wires in 2 hboxes and 45 vertical wires in 2 hboxes.
[03/18 22:14:10    860s] #Done with 2 horizontal wires in 2 hboxes and 5 vertical wires in 2 hboxes.
[03/18 22:14:10    860s] #Complete Track Assignment.
[03/18 22:14:10    860s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:10    860s] #Total wire length = 305846 um.
[03/18 22:14:10    860s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M1 = 5698 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M2 = 94871 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M3 = 102179 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M4 = 74415 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:10    860s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:10    860s] #Total number of vias = 93834
[03/18 22:14:10    860s] #Total number of multi-cut vias = 61713 ( 65.8%)
[03/18 22:14:10    860s] #Total number of single cut vias = 32121 ( 34.2%)
[03/18 22:14:10    860s] #Up-Via Summary (total 93834):
[03/18 22:14:10    860s] #                   single-cut          multi-cut      Total
[03/18 22:14:10    860s] #-----------------------------------------------------------
[03/18 22:14:10    860s] # M1             31862 ( 62.2%)     19323 ( 37.8%)      51185
[03/18 22:14:10    860s] # M2               241 (  0.7%)     36008 ( 99.3%)      36249
[03/18 22:14:10    860s] # M3                17 (  0.3%)      5957 ( 99.7%)       5974
[03/18 22:14:10    860s] # M4                 1 (  0.2%)       415 ( 99.8%)        416
[03/18 22:14:10    860s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:10    860s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:10    860s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:10    860s] #-----------------------------------------------------------
[03/18 22:14:10    860s] #                32121 ( 34.2%)     61713 ( 65.8%)      93834 
[03/18 22:14:11    860s] #
[03/18 22:14:11    860s] ### Time Record (Track Assignment) is uninstalled.
[03/18 22:14:11    860s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1446.85 (MB), peak = 1628.19 (MB)
[03/18 22:14:11    860s] #
[03/18 22:14:11    860s] #number of short segments in preferred routing layers
[03/18 22:14:11    860s] #	
[03/18 22:14:11    860s] #	
[03/18 22:14:11    860s] #
[03/18 22:14:11    861s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[03/18 22:14:11    861s] #Cpu time = 00:00:07
[03/18 22:14:11    861s] #Elapsed time = 00:00:08
[03/18 22:14:11    861s] #Increased memory = 64.61 (MB)
[03/18 22:14:11    861s] #Total memory = 1447.40 (MB)
[03/18 22:14:11    861s] #Peak memory = 1628.19 (MB)
[03/18 22:14:11    861s] ### Time Record (Detail Routing) is installed.
[03/18 22:14:11    861s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:14:12    862s] #
[03/18 22:14:12    862s] #Start Detail Routing..
[03/18 22:14:12    862s] #start initial detail routing ...
[03/18 22:14:12    862s] ### Design has 0 dirty nets, 913 dirty-areas)
[03/18 22:14:25    875s] # ECO: 16.7% of the total area was rechecked for DRC, and 17.8% required routing.
[03/18 22:14:25    875s] #   number of violations = 14
[03/18 22:14:25    875s] #
[03/18 22:14:25    875s] #    By Layer and Type :
[03/18 22:14:25    875s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/18 22:14:25    875s] #	M1            2        0        0        1        0        3
[03/18 22:14:25    875s] #	M2            3        2        4        0        1       10
[03/18 22:14:25    875s] #	M3            0        0        1        0        0        1
[03/18 22:14:25    875s] #	Totals        5        2        5        1        1       14
[03/18 22:14:25    875s] #354 out of 14141 instances (2.5%) need to be verified(marked ipoed), dirty area = 0.9%.
[03/18 22:14:25    875s] #0.0% of the total area is being checked for drcs
[03/18 22:14:25    875s] #0.0% of the total area was checked
[03/18 22:14:26    875s] #   number of violations = 14
[03/18 22:14:26    875s] #
[03/18 22:14:26    875s] #    By Layer and Type :
[03/18 22:14:26    875s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[03/18 22:14:26    875s] #	M1            2        0        0        1        0        3
[03/18 22:14:26    875s] #	M2            3        2        4        0        1       10
[03/18 22:14:26    875s] #	M3            0        0        1        0        0        1
[03/18 22:14:26    875s] #	Totals        5        2        5        1        1       14
[03/18 22:14:26    875s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1471.94 (MB), peak = 1628.19 (MB)
[03/18 22:14:26    876s] #start 1st optimization iteration ...
[03/18 22:14:26    876s] #   number of violations = 0
[03/18 22:14:26    876s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1490.95 (MB), peak = 1628.19 (MB)
[03/18 22:14:27    876s] #Complete Detail Routing.
[03/18 22:14:27    876s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:27    876s] #Total wire length = 305617 um.
[03/18 22:14:27    876s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M1 = 5652 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M2 = 94717 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M3 = 102128 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M4 = 74437 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:27    876s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:27    876s] #Total number of vias = 94185
[03/18 22:14:27    876s] #Total number of multi-cut vias = 61113 ( 64.9%)
[03/18 22:14:27    876s] #Total number of single cut vias = 33072 ( 35.1%)
[03/18 22:14:27    876s] #Up-Via Summary (total 94185):
[03/18 22:14:27    876s] #                   single-cut          multi-cut      Total
[03/18 22:14:27    876s] #-----------------------------------------------------------
[03/18 22:14:27    876s] # M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
[03/18 22:14:27    876s] # M2               800 (  2.2%)     35710 ( 97.8%)      36510
[03/18 22:14:27    876s] # M3               105 (  1.7%)      5901 ( 98.3%)       6006
[03/18 22:14:27    876s] # M4                 9 (  2.2%)       408 ( 97.8%)        417
[03/18 22:14:27    876s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:27    876s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:27    876s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:27    876s] #-----------------------------------------------------------
[03/18 22:14:27    876s] #                33072 ( 35.1%)     61113 ( 64.9%)      94185 
[03/18 22:14:27    876s] #
[03/18 22:14:27    876s] #Total number of DRC violations = 0
[03/18 22:14:27    877s] ### Time Record (Detail Routing) is uninstalled.
[03/18 22:14:27    877s] #Cpu time = 00:00:16
[03/18 22:14:27    877s] #Elapsed time = 00:00:16
[03/18 22:14:27    877s] #Increased memory = -39.25 (MB)
[03/18 22:14:27    877s] #Total memory = 1408.15 (MB)
[03/18 22:14:27    877s] #Peak memory = 1628.19 (MB)
[03/18 22:14:27    877s] ### Time Record (Antenna Fixing) is installed.
[03/18 22:14:27    877s] #
[03/18 22:14:27    877s] #start routing for process antenna violation fix ...
[03/18 22:14:27    877s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:14:28    878s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1410.73 (MB), peak = 1628.19 (MB)
[03/18 22:14:28    878s] #
[03/18 22:14:28    878s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:28    878s] #Total wire length = 305617 um.
[03/18 22:14:28    878s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M1 = 5652 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M2 = 94717 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M3 = 102128 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M4 = 74437 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:28    878s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:28    878s] #Total number of vias = 94185
[03/18 22:14:28    878s] #Total number of multi-cut vias = 61113 ( 64.9%)
[03/18 22:14:28    878s] #Total number of single cut vias = 33072 ( 35.1%)
[03/18 22:14:28    878s] #Up-Via Summary (total 94185):
[03/18 22:14:28    878s] #                   single-cut          multi-cut      Total
[03/18 22:14:28    878s] #-----------------------------------------------------------
[03/18 22:14:28    878s] # M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
[03/18 22:14:28    878s] # M2               800 (  2.2%)     35710 ( 97.8%)      36510
[03/18 22:14:28    878s] # M3               105 (  1.7%)      5901 ( 98.3%)       6006
[03/18 22:14:28    878s] # M4                 9 (  2.2%)       408 ( 97.8%)        417
[03/18 22:14:28    878s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:28    878s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:28    878s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:28    878s] #-----------------------------------------------------------
[03/18 22:14:28    878s] #                33072 ( 35.1%)     61113 ( 64.9%)      94185 
[03/18 22:14:28    878s] #
[03/18 22:14:28    878s] #Total number of DRC violations = 0
[03/18 22:14:28    878s] #Total number of net violated process antenna rule = 0
[03/18 22:14:28    878s] #
[03/18 22:14:29    878s] #
[03/18 22:14:29    878s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:29    878s] #Total wire length = 305617 um.
[03/18 22:14:29    878s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M1 = 5652 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M2 = 94717 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M3 = 102128 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M4 = 74437 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:29    878s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:29    878s] #Total number of vias = 94185
[03/18 22:14:29    878s] #Total number of multi-cut vias = 61113 ( 64.9%)
[03/18 22:14:29    878s] #Total number of single cut vias = 33072 ( 35.1%)
[03/18 22:14:29    878s] #Up-Via Summary (total 94185):
[03/18 22:14:29    878s] #                   single-cut          multi-cut      Total
[03/18 22:14:29    878s] #-----------------------------------------------------------
[03/18 22:14:29    878s] # M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
[03/18 22:14:29    878s] # M2               800 (  2.2%)     35710 ( 97.8%)      36510
[03/18 22:14:29    878s] # M3               105 (  1.7%)      5901 ( 98.3%)       6006
[03/18 22:14:29    878s] # M4                 9 (  2.2%)       408 ( 97.8%)        417
[03/18 22:14:29    878s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:29    878s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:29    878s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:29    878s] #-----------------------------------------------------------
[03/18 22:14:29    878s] #                33072 ( 35.1%)     61113 ( 64.9%)      94185 
[03/18 22:14:29    878s] #
[03/18 22:14:29    878s] #Total number of DRC violations = 0
[03/18 22:14:29    878s] #Total number of net violated process antenna rule = 0
[03/18 22:14:29    878s] #
[03/18 22:14:29    878s] ### Time Record (Antenna Fixing) is uninstalled.
[03/18 22:14:29    879s] ### Time Record (Post Route Wire Spreading) is installed.
[03/18 22:14:29    879s] ### max drc and si pitch = 7620 ( 3.81000 um) MT-safe pitch = 5660 ( 2.83000 um) patch pitch = 7200 ( 3.60000 um)
[03/18 22:14:30    879s] #
[03/18 22:14:30    879s] #Start Post Route wire spreading..
[03/18 22:14:30    880s] #
[03/18 22:14:30    880s] #Start data preparation for wire spreading...
[03/18 22:14:30    880s] #
[03/18 22:14:30    880s] #Data preparation is done on Sat Mar 18 22:14:30 2023
[03/18 22:14:30    880s] #
[03/18 22:14:31    880s] #
[03/18 22:14:31    880s] #Start Post Route Wire Spread.
[03/18 22:14:32    882s] #Done with 266 horizontal wires in 3 hboxes and 216 vertical wires in 3 hboxes.
[03/18 22:14:32    882s] #Complete Post Route Wire Spread.
[03/18 22:14:32    882s] #
[03/18 22:14:33    882s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:33    882s] #Total wire length = 305694 um.
[03/18 22:14:33    882s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M1 = 5652 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M2 = 94745 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M3 = 102162 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M4 = 74452 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:33    882s] #Total number of vias = 94185
[03/18 22:14:33    882s] #Total number of multi-cut vias = 61113 ( 64.9%)
[03/18 22:14:33    882s] #Total number of single cut vias = 33072 ( 35.1%)
[03/18 22:14:33    882s] #Up-Via Summary (total 94185):
[03/18 22:14:33    882s] #                   single-cut          multi-cut      Total
[03/18 22:14:33    882s] #-----------------------------------------------------------
[03/18 22:14:33    882s] # M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
[03/18 22:14:33    882s] # M2               800 (  2.2%)     35710 ( 97.8%)      36510
[03/18 22:14:33    882s] # M3               105 (  1.7%)      5901 ( 98.3%)       6006
[03/18 22:14:33    882s] # M4                 9 (  2.2%)       408 ( 97.8%)        417
[03/18 22:14:33    882s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:33    882s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:33    882s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:33    882s] #-----------------------------------------------------------
[03/18 22:14:33    882s] #                33072 ( 35.1%)     61113 ( 64.9%)      94185 
[03/18 22:14:33    882s] #
[03/18 22:14:33    882s] #   number of violations = 0
[03/18 22:14:33    882s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1445.96 (MB), peak = 1628.19 (MB)
[03/18 22:14:33    882s] #CELL_VIEW fullchip,init has no DRC violation.
[03/18 22:14:33    882s] #Total number of DRC violations = 0
[03/18 22:14:33    882s] #Total number of net violated process antenna rule = 0
[03/18 22:14:33    882s] #Post Route wire spread is done.
[03/18 22:14:33    882s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[03/18 22:14:33    882s] #Total number of nets with non-default rule or having extra spacing = 43
[03/18 22:14:33    882s] #Total wire length = 305694 um.
[03/18 22:14:33    882s] #Total half perimeter of net bounding box = 259851 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M1 = 5652 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M2 = 94745 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M3 = 102162 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M4 = 74452 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M5 = 28545 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M6 = 31 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M7 = 9 um.
[03/18 22:14:33    882s] #Total wire length on LAYER M8 = 98 um.
[03/18 22:14:33    882s] #Total number of vias = 94185
[03/18 22:14:33    882s] #Total number of multi-cut vias = 61113 ( 64.9%)
[03/18 22:14:33    882s] #Total number of single cut vias = 33072 ( 35.1%)
[03/18 22:14:33    882s] #Up-Via Summary (total 94185):
[03/18 22:14:33    882s] #                   single-cut          multi-cut      Total
[03/18 22:14:33    882s] #-----------------------------------------------------------
[03/18 22:14:33    882s] # M1             32158 ( 62.8%)     19084 ( 37.2%)      51242
[03/18 22:14:33    882s] # M2               800 (  2.2%)     35710 ( 97.8%)      36510
[03/18 22:14:33    882s] # M3               105 (  1.7%)      5901 ( 98.3%)       6006
[03/18 22:14:33    882s] # M4                 9 (  2.2%)       408 ( 97.8%)        417
[03/18 22:14:33    882s] # M5                 0 (  0.0%)         5 (100.0%)          5
[03/18 22:14:33    882s] # M6                 0 (  0.0%)         3 (100.0%)          3
[03/18 22:14:33    882s] # M7                 0 (  0.0%)         2 (100.0%)          2
[03/18 22:14:33    882s] #-----------------------------------------------------------
[03/18 22:14:33    882s] #                33072 ( 35.1%)     61113 ( 64.9%)      94185 
[03/18 22:14:33    882s] #
[03/18 22:14:33    883s] #detailRoute Statistics:
[03/18 22:14:33    883s] #Cpu time = 00:00:22
[03/18 22:14:33    883s] #Elapsed time = 00:00:23
[03/18 22:14:33    883s] #Increased memory = -40.56 (MB)
[03/18 22:14:33    883s] #Total memory = 1406.84 (MB)
[03/18 22:14:33    883s] #Peak memory = 1628.19 (MB)
[03/18 22:14:33    883s] #Skip updating routing design signature in db-snapshot flow
[03/18 22:14:33    883s] ### Time Record (DB Export) is installed.
[03/18 22:14:34    883s] ### Time Record (DB Export) is uninstalled.
[03/18 22:14:34    883s] ### Time Record (Post Callback) is installed.
[03/18 22:14:34    883s] ### Time Record (Post Callback) is uninstalled.
[03/18 22:14:34    883s] #
[03/18 22:14:34    883s] #globalDetailRoute statistics:
[03/18 22:14:34    883s] #Cpu time = 00:00:31
[03/18 22:14:34    883s] #Elapsed time = 00:00:32
[03/18 22:14:34    883s] #Increased memory = -67.24 (MB)
[03/18 22:14:34    883s] #Total memory = 1373.68 (MB)
[03/18 22:14:34    883s] #Peak memory = 1628.19 (MB)
[03/18 22:14:34    883s] #Number of warnings = 21
[03/18 22:14:34    883s] #Total number of warnings = 24
[03/18 22:14:34    883s] #Number of fails = 0
[03/18 22:14:34    883s] #Total number of fails = 0
[03/18 22:14:34    883s] #Complete globalDetailRoute on Sat Mar 18 22:14:34 2023
[03/18 22:14:34    883s] #
[03/18 22:14:34    883s] ### Time Record (globalDetailRoute) is uninstalled.
[03/18 22:14:34    883s] ### 
[03/18 22:14:34    883s] ###   Scalability Statistics
[03/18 22:14:34    883s] ### 
[03/18 22:14:34    883s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:14:34    883s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[03/18 22:14:34    883s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:14:34    883s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[03/18 22:14:34    883s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[03/18 22:14:34    883s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[03/18 22:14:34    883s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[03/18 22:14:34    883s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[03/18 22:14:34    883s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[03/18 22:14:34    883s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[03/18 22:14:34    883s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[03/18 22:14:34    883s] ###   Global Routing                |        00:00:03|        00:00:03|             0.8|
[03/18 22:14:34    883s] ###   Track Assignment              |        00:00:02|        00:00:02|             0.9|
[03/18 22:14:34    883s] ###   Detail Routing                |        00:00:16|        00:00:16|             1.0|
[03/18 22:14:34    883s] ###   Antenna Fixing                |        00:00:02|        00:00:02|             0.8|
[03/18 22:14:34    883s] ###   Post Route Wire Spreading     |        00:00:04|        00:00:04|             1.0|
[03/18 22:14:34    883s] ###   Entire Command                |        00:00:31|        00:00:32|             1.0|
[03/18 22:14:34    883s] ### --------------------------------+----------------+----------------+----------------+
[03/18 22:14:34    883s] ### 
[03/18 22:14:34    883s] **optDesign ... cpu = 0:03:27, real = 0:03:33, mem = 1342.5M, totSessionCpu=0:14:44 **
[03/18 22:14:34    883s] -routeWithEco false                       # bool, default=false
[03/18 22:14:34    883s] -routeSelectedNetOnly false               # bool, default=false, user setting
[03/18 22:14:34    883s] -routeWithTimingDriven true               # bool, default=false, user setting
[03/18 22:14:34    883s] -routeWithSiDriven true                   # bool, default=false, user setting
[03/18 22:14:34    883s] New Signature Flow (restoreNanoRouteOptions) ....
[03/18 22:14:34    883s] **WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQuantus extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQuantus' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQuantus extraction to take place.
[03/18 22:14:34    883s] Extraction called for design 'fullchip' of instances=14141 and nets=16458 using extraction engine 'postRoute' at effort level 'low' .
[03/18 22:14:34    883s] PostRoute (effortLevel low) RC Extraction called for design fullchip.
[03/18 22:14:34    883s] RC Extraction called in multi-corner(2) mode.
[03/18 22:14:34    883s] **WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
[03/18 22:14:34    883s] Process corner(s) are loaded.
[03/18 22:14:34    883s]  Corner: Cmax
[03/18 22:14:34    883s]  Corner: Cmin
[03/18 22:14:34    883s] extractDetailRC Option : -outfile /tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d -maxResLength 200  -extended
[03/18 22:14:34    883s] RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
[03/18 22:14:34    883s]       RC Corner Indexes            0       1   
[03/18 22:14:34    883s] Capacitance Scaling Factor   : 1.00000 1.00000 
[03/18 22:14:34    883s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[03/18 22:14:34    883s] Resistance Scaling Factor    : 1.00000 1.00000 
[03/18 22:14:34    883s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[03/18 22:14:34    883s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[03/18 22:14:34    883s] Shrink Factor                : 1.00000
[03/18 22:14:35    883s] LayerId::1 widthSet size::4
[03/18 22:14:35    883s] LayerId::2 widthSet size::4
[03/18 22:14:35    883s] LayerId::3 widthSet size::4
[03/18 22:14:35    883s] LayerId::4 widthSet size::4
[03/18 22:14:35    883s] LayerId::5 widthSet size::4
[03/18 22:14:35    883s] LayerId::6 widthSet size::4
[03/18 22:14:35    883s] LayerId::7 widthSet size::4
[03/18 22:14:35    883s] LayerId::8 widthSet size::4
[03/18 22:14:35    883s] Initializing multi-corner capacitance tables ... 
[03/18 22:14:35    883s] Initializing multi-corner resistance tables ...
[03/18 22:14:35    884s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.255036 ; uaWl: 0.999571 ; uaWlH: 0.332153 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:14:35    884s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1804.8M)
[03/18 22:14:35    884s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for storing RC.
[03/18 22:14:35    884s] Extracted 10.001% (CPU Time= 0:00:00.5  MEM= 1868.4M)
[03/18 22:14:35    884s] Extracted 20.0012% (CPU Time= 0:00:00.6  MEM= 1868.4M)
[03/18 22:14:35    884s] Extracted 30.0008% (CPU Time= 0:00:00.7  MEM= 1868.4M)
[03/18 22:14:35    884s] Extracted 40.0011% (CPU Time= 0:00:00.8  MEM= 1868.4M)
[03/18 22:14:36    884s] Extracted 50.0014% (CPU Time= 0:00:00.9  MEM= 1868.4M)
[03/18 22:14:36    884s] Extracted 60.001% (CPU Time= 0:00:01.0  MEM= 1868.4M)
[03/18 22:14:36    885s] Extracted 70.0012% (CPU Time= 0:00:01.1  MEM= 1868.4M)
[03/18 22:14:36    885s] Extracted 80.0008% (CPU Time= 0:00:01.4  MEM= 1868.4M)
[03/18 22:14:36    885s] Extracted 90.0011% (CPU Time= 0:00:01.6  MEM= 1872.4M)
[03/18 22:14:37    886s] Extracted 100% (CPU Time= 0:00:02.2  MEM= 1872.4M)
[03/18 22:14:37    886s] Number of Extracted Resistors     : 251380
[03/18 22:14:37    886s] Number of Extracted Ground Cap.   : 254707
[03/18 22:14:37    886s] Number of Extracted Coupling Cap. : 384756
[03/18 22:14:37    886s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1841.105M)
[03/18 22:14:37    886s] Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
[03/18 22:14:37    886s]  Corner: Cmax
[03/18 22:14:37    886s]  Corner: Cmin
[03/18 22:14:37    886s] Checking LVS Completed (CPU Time= 0:00:00.1  MEM= 1841.1M)
[03/18 22:14:37    886s] Creating parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb_Filter.rcdb.d' for storing RC.
[03/18 22:14:37    886s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 15942 access done (mem: 1845.105M)
[03/18 22:14:37    886s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=1845.105M)
[03/18 22:14:37    886s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1845.105M)
[03/18 22:14:37    886s] processing rcdb (/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d) for hinst (top) of cell (fullchip);
[03/18 22:14:38    887s] Closing parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d': 0 access done (mem: 1845.105M)
[03/18 22:14:38    887s] Lumped Parasitic Loading Completed (total cpu=0:00:00.7, real=0:00:01.0, current mem=1845.105M)
[03/18 22:14:38    887s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:03.6  Real Time: 0:00:04.0  MEM: 1845.105M)
[03/18 22:14:38    887s] **optDesign ... cpu = 0:03:31, real = 0:03:37, mem = 1339.8M, totSessionCpu=0:14:47 **
[03/18 22:14:38    887s] Starting delay calculation for Setup views
[03/18 22:14:38    887s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 22:14:38    887s] #################################################################################
[03/18 22:14:38    887s] # Design Stage: PostRoute
[03/18 22:14:38    887s] # Design Name: fullchip
[03/18 22:14:38    887s] # Design Mode: 65nm
[03/18 22:14:38    887s] # Analysis Mode: MMMC OCV 
[03/18 22:14:38    887s] # Parasitics Mode: SPEF/RCDB
[03/18 22:14:38    887s] # Signoff Settings: SI On 
[03/18 22:14:38    887s] #################################################################################
[03/18 22:14:39    888s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:14:39    888s] Setting infinite Tws ...
[03/18 22:14:39    888s] First Iteration Infinite Tw... 
[03/18 22:14:39    888s] Calculate early delays in OCV mode...
[03/18 22:14:39    888s] Calculate late delays in OCV mode...
[03/18 22:14:39    888s] Topological Sorting (REAL = 0:00:00.0, MEM = 1804.8M, InitMEM = 1802.6M)
[03/18 22:14:39    888s] Start delay calculation (fullDC) (1 T). (MEM=1804.81)
[03/18 22:14:39    888s] LayerId::1 widthSet size::4
[03/18 22:14:39    888s] LayerId::2 widthSet size::4
[03/18 22:14:39    888s] LayerId::3 widthSet size::4
[03/18 22:14:39    888s] LayerId::4 widthSet size::4
[03/18 22:14:39    888s] LayerId::5 widthSet size::4
[03/18 22:14:39    888s] LayerId::6 widthSet size::4
[03/18 22:14:39    888s] LayerId::7 widthSet size::4
[03/18 22:14:39    888s] LayerId::8 widthSet size::4
[03/18 22:14:39    888s] Initializing multi-corner capacitance tables ... 
[03/18 22:14:39    888s] Initializing multi-corner resistance tables ...
[03/18 22:14:39    888s] Preroute length aware model : LLS: 2-3 ; HLS: 3-5 ; rDens: 0.255036 ; uaWl: 0.999571 ; uaWlH: 0.332153 ; aWlH: 0.000375 ; Pmax: 0.848000 ; wcR: 0.636400 ; newSi: 0.088800 ; pMod: 81 ; 
[03/18 22:14:40    889s] End AAE Lib Interpolated Model. (MEM=1816.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:14:40    889s] Opening parasitic data file '/tmp/innovus_temp_14569_ieng6-ece-14.ucsd.edu_helong_CiyV6r/fullchip_14569_ZZfrvj.rcdb.d' for reading (mem: 1816.418M)
[03/18 22:14:40    889s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 1816.4M)
[03/18 22:14:46    895s] Total number of fetched objects 15942
[03/18 22:14:46    895s] AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
[03/18 22:14:46    895s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[03/18 22:14:46    895s] End delay calculation. (MEM=1859.1 CPU=0:00:06.1 REAL=0:00:06.0)
[03/18 22:14:46    895s] End delay calculation (fullDC). (MEM=1859.1 CPU=0:00:07.0 REAL=0:00:07.0)
[03/18 22:14:46    895s] *** CDM Built up (cpu=0:00:07.7  real=0:00:08.0  mem= 1859.1M) ***
[03/18 22:14:47    896s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 1859.1M)
[03/18 22:14:47    896s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 22:14:47    896s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 1859.1M)
[03/18 22:14:47    896s] Starting SI iteration 2
[03/18 22:14:47    896s] Calculate early delays in OCV mode...
[03/18 22:14:47    896s] Calculate late delays in OCV mode...
[03/18 22:14:47    896s] Start delay calculation (fullDC) (1 T). (MEM=1827.22)
[03/18 22:14:47    896s] End AAE Lib Interpolated Model. (MEM=1827.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:14:49    897s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 22:14:49    897s] Glitch Analysis: View WC_VIEW -- Total Number of Nets Analyzed = 15942. 
[03/18 22:14:49    897s] Total number of fetched objects 15942
[03/18 22:14:49    897s] AAE_INFO-618: Total number of nets in the design is 16458,  6.2 percent of the nets selected for SI analysis
[03/18 22:14:49    897s] End delay calculation. (MEM=1833.37 CPU=0:00:01.4 REAL=0:00:02.0)
[03/18 22:14:49    897s] End delay calculation (fullDC). (MEM=1833.37 CPU=0:00:01.5 REAL=0:00:02.0)
[03/18 22:14:49    898s] *** CDM Built up (cpu=0:00:01.5  real=0:00:02.0  mem= 1833.4M) ***
[03/18 22:14:50    899s] *** Done Building Timing Graph (cpu=0:00:11.9 real=0:00:12.0 totSessionCpu=0:14:59 mem=1833.4M)
[03/18 22:14:50    899s] End AAE Lib Interpolated Model. (MEM=1833.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:14:50    899s] ** Profile ** Start :  cpu=0:00:00.0, mem=1833.4M
[03/18 22:14:50    899s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1833.4M
[03/18 22:14:50    899s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.080, REAL:0.083, MEM:1833.4M
[03/18 22:14:50    899s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1833.4M
[03/18 22:14:50    899s] ** Profile ** Overall slacks :  cpu=0:00:00.4, mem=1833.4M
[03/18 22:14:51    900s] ** Profile ** DRVs :  cpu=0:00:00.3, mem=1848.6M
[03/18 22:14:51    900s] 
------------------------------------------------------------
       Post-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  0.018  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1848.6M
[03/18 22:14:51    900s] **optDesign ... cpu = 0:03:44, real = 0:03:50, mem = 1409.9M, totSessionCpu=0:15:00 **
[03/18 22:14:51    900s] **optDesign ... cpu = 0:03:44, real = 0:03:50, mem = 1409.9M, totSessionCpu=0:15:00 **
[03/18 22:14:51    900s] Executing marking Critical Nets1
[03/18 22:14:51    900s] *** Timing NOT met, worst failing slack is -0.010
[03/18 22:14:51    900s] *** Check timing (0:00:00.0)
[03/18 22:14:51    900s] Begin: GigaOpt Optimization in post-eco TNS mode (Recovery)
[03/18 22:14:51    900s] GigaOpt Checkpoint: Internal optTiming -postEco -postEcoLefSafe -maxLocalDensity 1.0 -numThreads 1  -allEndPoints -nativePathGroupFlow
[03/18 22:14:51    900s] Info: 1 clock net  excluded from IPO operation.
[03/18 22:14:51    900s] End AAE Lib Interpolated Model. (MEM=1810.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:14:51    900s] *** SetupOpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:15:00.3/0:17:01.5 (0.9), mem = 1810.6M
[03/18 22:14:51    900s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.14569.18
[03/18 22:14:51    900s] (I,S,L,T): WC_VIEW: 35.9789, 5.3554, 0.522026, 41.8564
[03/18 22:14:51    900s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[03/18 22:14:51    900s] ### Creating PhyDesignMc. totSessionCpu=0:15:00 mem=1810.6M
[03/18 22:14:51    900s] OPERPROF: Starting DPlace-Init at level 1, MEM:1810.6M
[03/18 22:14:51    900s] z: 2, totalTracks: 1
[03/18 22:14:51    900s] z: 4, totalTracks: 1
[03/18 22:14:51    900s] z: 6, totalTracks: 1
[03/18 22:14:51    900s] z: 8, totalTracks: 1
[03/18 22:14:51    900s] #spOpts: N=65 mergeVia=F 
[03/18 22:14:51    900s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1810.6M
[03/18 22:14:51    900s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:1810.6M
[03/18 22:14:51    900s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=1810.6MB).
[03/18 22:14:51    900s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.100, REAL:0.103, MEM:1810.6M
[03/18 22:14:51    900s] TotalInstCnt at PhyDesignMc Initialization: 14,141
[03/18 22:14:51    900s] ### Creating PhyDesignMc, finished. totSessionCpu=0:15:01 mem=1810.6M
[03/18 22:14:51    900s] ### Creating RouteCongInterface, started
[03/18 22:14:52    900s] ### Creating RouteCongInterface, finished
[03/18 22:14:57    906s] *info: 1 clock net excluded
[03/18 22:14:57    906s] *info: 2 special nets excluded.
[03/18 22:14:57    906s] *info: 506 no-driver nets excluded.
[03/18 22:14:59    908s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.14569.6
[03/18 22:14:59    908s] PathGroup :  reg2reg  TargetSlack : 0 
[03/18 22:15:00    908s] ** GigaOpt Optimizer WNS Slack -0.010 TNS Slack -0.014 Density 49.66
[03/18 22:15:00    908s] Optimizer TNS Opt
[03/18 22:15:00    908s] OptDebug: Start of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

[03/18 22:15:00    908s] CCOptDebug: Start of Optimizer TNS Pass: reg2reg* WNS -0.010ns TNS -0.014ns; HEPG WNS -0.010ns TNS -0.014ns; all paths WNS -0.010ns TNS -0.014ns; Real time 0:07:11
[03/18 22:15:00    908s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:1954.7M
[03/18 22:15:00    908s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:1954.7M
[03/18 22:15:00    909s] Active Path Group: reg2reg  
[03/18 22:15:00    909s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:15:00    909s] |  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|                     End Point                      |
[03/18 22:15:00    909s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:15:00    909s] |  -0.010|   -0.010|  -0.014|   -0.014|    49.66%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:15:00    909s] |  -0.010|   -0.010|  -0.014|   -0.014|    49.66%|   0:00:00.0| 1970.7M|   WC_VIEW|  reg2reg| core_instance_sum_out_reg_12_/D                    |
[03/18 22:15:00    909s] +--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------------------------------------+
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] *** Finish Core Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1970.7M) ***
[03/18 22:15:00    909s]   Timing Snapshot: (TGT)
[03/18 22:15:00    909s]      Weighted WNS: -0.010
[03/18 22:15:00    909s]       All  PG WNS: -0.010
[03/18 22:15:00    909s]       High PG WNS: -0.010
[03/18 22:15:00    909s]       All  PG TNS: -0.014
[03/18 22:15:00    909s]       High PG TNS: -0.014
[03/18 22:15:00    909s]    Category Slack: { [L, -0.010] [H, -0.010] }
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] Checking setup slack degradation ...
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] Recovery Manager:
[03/18 22:15:00    909s]   Low  Effort WNS Jump: 0.010 (REF: 0.000, TGT: -0.010, Threshold: 0.145) - Skip
[03/18 22:15:00    909s]   High Effort WNS Jump: 0.010 (REF: 0.000, TGT: -0.010, Threshold: 0.073) - Skip
[03/18 22:15:00    909s]   Low  Effort TNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 50.000) - Skip
[03/18 22:15:00    909s]   High Effort TNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 25.000) - Skip
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] *** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1970.7M) ***
[03/18 22:15:00    909s] OptDebug: End of Optimizer TNS Pass:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

[03/18 22:15:00    909s] CCOptDebug: End of Optimizer TNS Pass: reg2reg* WNS -0.010ns TNS -0.014ns; HEPG WNS -0.010ns TNS -0.014ns; all paths WNS -0.010ns TNS -0.014ns; Real time 0:07:11
[03/18 22:15:00    909s] OptDebug: End of Setup Fixing:
+----------+------+------+
|Path Group|   WNS|   TNS|
+----------+------+------+
|default   | 0.018| 0.000|
|reg2reg   |-0.010|-0.014|
|HEPG      |-0.010|-0.014|
|All Paths |-0.010|-0.014|
+----------+------+------+

[03/18 22:15:00    909s] **** Begin NDR-Layer Usage Statistics ****
[03/18 22:15:00    909s] Layer 7 has 1 constrained nets 
[03/18 22:15:00    909s] **** End NDR-Layer Usage Statistics ****
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] *** Finish Post Route Setup Fixing (cpu=0:00:00.6 real=0:00:01.0 mem=1970.7M) ***
[03/18 22:15:00    909s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.14569.6
[03/18 22:15:00    909s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:1951.6M
[03/18 22:15:00    909s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:1951.6M
[03/18 22:15:00    909s] TotalInstCnt at PhyDesignMc Destruction: 14,141
[03/18 22:15:00    909s] (I,S,L,T): WC_VIEW: 35.9789, 5.3554, 0.522026, 41.8564
[03/18 22:15:00    909s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.14569.18
[03/18 22:15:00    909s] *** SetupOpt [finish] : cpu/real = 0:00:09.2/0:00:09.5 (1.0), totSession cpu/real = 0:15:09.5/0:17:10.9 (0.9), mem = 1951.6M
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] =============================================================================================
[03/18 22:15:00    909s]  Step TAT Report for TnsOpt #3
[03/18 22:15:00    909s] =============================================================================================
[03/18 22:15:00    909s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:15:00    909s] ---------------------------------------------------------------------------------------------
[03/18 22:15:00    909s] [ SlackTraversorInit     ]      2   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:15:00    909s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:15:00    909s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[03/18 22:15:00    909s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:15:00    909s] [ TransformInit          ]      1   0:00:07.4  (  78.7 % )     0:00:07.4 /  0:00:07.5    1.0
[03/18 22:15:00    909s] [ SpefRCNetCheck         ]      1   0:00:00.5  (   5.2 % )     0:00:00.5 /  0:00:00.5    1.0
[03/18 22:15:00    909s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.8
[03/18 22:15:00    909s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    2.6
[03/18 22:15:00    909s] [ OptEval                ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ OptCommit              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ SetupOptGetWorkingSet  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ SetupOptGetActiveNode  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ SetupOptSlackGraph     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:00    909s] [ MISC                   ]          0:00:00.9  (   9.2 % )     0:00:00.9 /  0:00:00.7    0.8
[03/18 22:15:00    909s] ---------------------------------------------------------------------------------------------
[03/18 22:15:00    909s]  TnsOpt #3 TOTAL                    0:00:09.5  ( 100.0 % )     0:00:09.5 /  0:00:09.2    1.0
[03/18 22:15:00    909s] ---------------------------------------------------------------------------------------------
[03/18 22:15:00    909s] 
[03/18 22:15:00    909s] End: GigaOpt Optimization in post-eco TNS mode
[03/18 22:15:00    909s] Running postRoute recovery in postEcoRoute mode
[03/18 22:15:00    909s] **optDesign ... cpu = 0:03:53, real = 0:03:59, mem = 1506.5M, totSessionCpu=0:15:10 **
[03/18 22:15:01    909s]   Timing/DRV Snapshot: (TGT)
[03/18 22:15:01    909s]      Weighted WNS: -0.010
[03/18 22:15:01    909s]       All  PG WNS: -0.010
[03/18 22:15:01    909s]       High PG WNS: -0.010
[03/18 22:15:01    909s]       All  PG TNS: -0.014
[03/18 22:15:01    909s]       High PG TNS: -0.014
[03/18 22:15:01    909s]          Tran DRV: 0
[03/18 22:15:01    909s]           Cap DRV: 0
[03/18 22:15:01    909s]        Fanout DRV: 0
[03/18 22:15:01    909s]            Glitch: 0
[03/18 22:15:01    909s]    Category Slack: { [L, -0.010] [H, -0.010] }
[03/18 22:15:01    909s] 
[03/18 22:15:01    909s] Checking setup slack degradation ...
[03/18 22:15:01    909s] 
[03/18 22:15:01    909s] Recovery Manager:
[03/18 22:15:01    909s]   Low  Effort WNS Jump: 0.010 (REF: 0.000, TGT: -0.010, Threshold: 0.145) - Skip
[03/18 22:15:01    909s]   High Effort WNS Jump: 0.010 (REF: 0.000, TGT: -0.010, Threshold: 0.073) - Skip
[03/18 22:15:01    909s]   Low  Effort TNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 50.000) - Skip
[03/18 22:15:01    909s]   High Effort TNS Jump: 0.014 (REF: 0.000, TGT: -0.014, Threshold: 25.000) - Skip
[03/18 22:15:01    909s] 
[03/18 22:15:01    909s] Checking DRV degradation...
[03/18 22:15:01    909s] 
[03/18 22:15:01    909s] Recovery Manager:
[03/18 22:15:01    909s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 22:15:01    909s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 22:15:01    909s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 22:15:01    909s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[03/18 22:15:01    909s] 
[03/18 22:15:01    909s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[03/18 22:15:01    910s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=1879.64M, totSessionCpu=0:15:10).
[03/18 22:15:01    910s] **optDesign ... cpu = 0:03:54, real = 0:04:00, mem = 1506.5M, totSessionCpu=0:15:10 **
[03/18 22:15:01    910s] 
[03/18 22:15:01    910s] Latch borrow mode reset to max_borrow
[03/18 22:15:02    910s] <optDesign CMD> Restore Using all VT Cells
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] Begin Power Analysis
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s]              0V	    VSS
[03/18 22:15:02    910s]            0.9V	    VDD
[03/18 22:15:02    910s] Begin Processing Timing Library for Power Calculation
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] Begin Processing Timing Library for Power Calculation
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] Begin Processing Power Net/Grid for Power Calculation
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)
[03/18 22:15:02    910s] 
[03/18 22:15:02    910s] Begin Processing Timing Window Data for Power Calculation
[03/18 22:15:02    910s] 
[03/18 22:15:02    911s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)
[03/18 22:15:02    911s] 
[03/18 22:15:02    911s] Begin Processing User Attributes
[03/18 22:15:02    911s] 
[03/18 22:15:02    911s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1506.80MB/3043.21MB/1627.69MB)
[03/18 22:15:02    911s] 
[03/18 22:15:02    911s] Begin Processing Signal Activity
[03/18 22:15:02    911s] 
[03/18 22:15:03    911s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1507.07MB/3043.21MB/1627.69MB)
[03/18 22:15:03    911s] 
[03/18 22:15:03    911s] Begin Power Computation
[03/18 22:15:03    911s] 
[03/18 22:15:03    911s]       ----------------------------------------------------------
[03/18 22:15:03    911s]       # of cell(s) missing both power/leakage table: 0
[03/18 22:15:03    911s]       # of cell(s) missing power table: 1
[03/18 22:15:03    911s]       # of cell(s) missing leakage table: 0
[03/18 22:15:03    911s]       # of MSMV cell(s) missing power_level: 0
[03/18 22:15:03    911s]       ----------------------------------------------------------
[03/18 22:15:03    911s] CellName                                  Missing Table(s)
[03/18 22:15:03    911s] TIEL                                      internal power, 
[03/18 22:15:03    911s] 
[03/18 22:15:03    911s] 
[03/18 22:15:04    913s] Ended Power Computation: (cpu=0:00:01, real=0:00:01, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)
[03/18 22:15:04    913s] 
[03/18 22:15:04    913s] Begin Processing User Attributes
[03/18 22:15:04    913s] 
[03/18 22:15:04    913s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)
[03/18 22:15:04    913s] 
[03/18 22:15:04    913s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=1507.36MB/3043.21MB/1627.69MB)
[03/18 22:15:04    913s] 
[03/18 22:15:04    913s] *



[03/18 22:15:04    913s] Total Power
[03/18 22:15:04    913s] -----------------------------------------------------------------------------------------
[03/18 22:15:04    913s] Total Internal Power:       35.85066855 	   85.9129%
[03/18 22:15:04    913s] Total Switching Power:       5.35540074 	   12.8337%
[03/18 22:15:04    913s] Total Leakage Power:         0.52300662 	    1.2533%
[03/18 22:15:04    913s] Total Power:                41.72907595
[03/18 22:15:04    913s] -----------------------------------------------------------------------------------------
[03/18 22:15:04    913s] Processing average sequential pin duty cycle 
[03/18 22:15:05    913s] **optDesign ... cpu = 0:03:57, real = 0:04:04, mem = 1508.2M, totSessionCpu=0:15:14 **
[03/18 22:15:05    913s] cleaningup cpe interface
[03/18 22:15:05    913s] Reported timing to dir ./timingReports
[03/18 22:15:05    913s] **optDesign ... cpu = 0:03:57, real = 0:04:04, mem = 1493.3M, totSessionCpu=0:15:14 **
[03/18 22:15:05    913s] End AAE Lib Interpolated Model. (MEM=1881.39 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:15:05    913s] Begin: glitch net info
[03/18 22:15:05    913s] glitch slack range: number of glitch nets
[03/18 22:15:05    913s] glitch slack < -0.32 : 0
[03/18 22:15:05    913s] -0.32 < glitch slack < -0.28 : 0
[03/18 22:15:05    913s] -0.28 < glitch slack < -0.24 : 0
[03/18 22:15:05    913s] -0.24 < glitch slack < -0.2 : 0
[03/18 22:15:05    913s] -0.2 < glitch slack < -0.16 : 0
[03/18 22:15:05    913s] -0.16 < glitch slack < -0.12 : 0
[03/18 22:15:05    913s] -0.12 < glitch slack < -0.08 : 0
[03/18 22:15:05    913s] -0.08 < glitch slack < -0.04 : 0
[03/18 22:15:05    913s] -0.04 < glitch slack : 0
[03/18 22:15:05    913s] End: glitch net info
[03/18 22:15:05    913s] ** Profile ** Start :  cpu=0:00:00.0, mem=1881.4M
[03/18 22:15:05    913s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1881.4M
[03/18 22:15:05    913s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.090, REAL:0.084, MEM:1881.4M
[03/18 22:15:05    913s] ** Profile ** Other data :  cpu=0:00:00.1, mem=1881.4M
[03/18 22:15:05    913s] End AAE Lib Interpolated Model. (MEM=1881.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:15:05    913s] **INFO: Starting Blocking QThread with 1 CPU
[03/18 22:15:05    913s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[03/18 22:15:05    913s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[03/18 22:15:05    913s] Starting delay calculation for Hold views
[03/18 22:15:05    913s] Starting SI iteration 1 using Infinite Timing Windows
[03/18 22:15:05    913s] #################################################################################
[03/18 22:15:05    913s] # Design Stage: PostRoute
[03/18 22:15:05    913s] # Design Name: fullchip
[03/18 22:15:05    913s] # Design Mode: 65nm
[03/18 22:15:05    913s] # Analysis Mode: MMMC OCV 
[03/18 22:15:05    913s] # Parasitics Mode: SPEF/RCDB
[03/18 22:15:05    913s] # Signoff Settings: SI On 
[03/18 22:15:05    913s] #################################################################################
[03/18 22:15:05    913s] AAE_INFO: 1 threads acquired from CTE.
[03/18 22:15:05    913s] Setting infinite Tws ...
[03/18 22:15:05    913s] First Iteration Infinite Tw... 
[03/18 22:15:05    913s] Calculate late delays in OCV mode...
[03/18 22:15:05    913s] Calculate early delays in OCV mode...
[03/18 22:15:05    913s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[03/18 22:15:05    913s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 22:15:05    913s] *** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
[03/18 22:15:05    913s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:15:05    913s] Total number of fetched objects 15942
[03/18 22:15:05    913s] AAE_INFO-618: Total number of nets in the design is 16458,  96.9 percent of the nets selected for SI analysis
[03/18 22:15:05    913s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[03/18 22:15:05    913s] End delay calculation. (MEM=0 CPU=0:00:05.6 REAL=0:00:06.0)
[03/18 22:15:05    913s] End delay calculation (fullDC). (MEM=0 CPU=0:00:06.3 REAL=0:00:07.0)
[03/18 22:15:05    913s] *** CDM Built up (cpu=0:00:06.5  real=0:00:07.0  mem= 0.0M) ***
[03/18 22:15:05    913s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 22:15:05    913s] Add other clocks and setupCteToAAEClockMapping during iter 1
[03/18 22:15:05    913s] Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 0.0M)
[03/18 22:15:05    913s] Starting SI iteration 2
[03/18 22:15:05    913s] Calculate late delays in OCV mode...
[03/18 22:15:05    913s] Calculate early delays in OCV mode...
[03/18 22:15:05    913s] Start delay calculation (fullDC) (1 T). (MEM=0)
[03/18 22:15:05    913s] End AAE Lib Interpolated Model. (MEM=0 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[03/18 22:15:05    913s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Skipped = 0. 
[03/18 22:15:05    913s] Glitch Analysis: View BC_VIEW -- Total Number of Nets Analyzed = 15942. 
[03/18 22:15:05    913s] Total number of fetched objects 15942
[03/18 22:15:05    913s] AAE_INFO-618: Total number of nets in the design is 16458,  0.0 percent of the nets selected for SI analysis
[03/18 22:15:05    913s] End delay calculation. (MEM=0 CPU=0:00:00.1 REAL=0:00:00.0)
[03/18 22:15:05    913s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[03/18 22:15:05    913s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[03/18 22:15:05    913s] *** Done Building Timing Graph (cpu=0:00:09.3 real=0:00:09.0 totSessionCpu=0:00:25.1 mem=0.0M)
[03/18 22:15:05    913s] ** Profile ** Overall slacks :  cpu=0:00:09.6, mem=0.0M
[03/18 22:15:05    913s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=0.0M
[03/18 22:15:05    913s] *** QThread HoldRpt [finish] : cpu/real = 0:00:10.6/0:00:10.5 (1.0), mem = 0.0M
[03/18 22:15:05    913s] 
[03/18 22:15:05    913s] =============================================================================================
[03/18 22:15:05    913s]  Step TAT Report for QThreadWorker #1
[03/18 22:15:05    913s] =============================================================================================
[03/18 22:15:05    913s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:15:05    913s] ---------------------------------------------------------------------------------------------
[03/18 22:15:05    913s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[03/18 22:15:05    913s] [ TimingUpdate           ]      1   0:00:00.9  (   8.2 % )     0:00:09.3 /  0:00:09.3    1.0
[03/18 22:15:05    913s] [ FullDelayCalc          ]      1   0:00:08.4  (  79.7 % )     0:00:08.4 /  0:00:08.4    1.0
[03/18 22:15:05    913s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:15:05    913s] [ GenerateReports        ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:15:05    913s] [ ReportAnalysisSummary  ]      2   0:00:00.3  (   3.3 % )     0:00:00.3 /  0:00:00.3    1.0
[03/18 22:15:05    913s] [ MISC                   ]          0:00:00.8  (   7.2 % )     0:00:00.8 /  0:00:00.8    1.0
[03/18 22:15:05    913s] ---------------------------------------------------------------------------------------------
[03/18 22:15:05    913s]  QThreadWorker #1 TOTAL             0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:10.6    1.0
[03/18 22:15:05    913s] ---------------------------------------------------------------------------------------------
[03/18 22:15:05    913s] 
[03/18 22:15:16    923s]  
_______________________________________________________________________
[03/18 22:15:16    924s] ** Profile ** Overall slacks :  cpu=0:00:10.5, mem=1891.4M
[03/18 22:15:16    924s] ** Profile ** Total reports :  cpu=0:00:00.2, mem=1883.4M
[03/18 22:15:18    924s] ** Profile ** DRVs :  cpu=0:00:00.6, mem=1881.4M
[03/18 22:15:18    924s] 
------------------------------------------------------------
     optDesign Final SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.010  | -0.010  |  0.018  |
|           TNS (ns):| -0.014  | -0.014  |  0.000  |
|    Violating Paths:|    3    |    3    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.066  |  0.066  |  0.203  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  8495   |  5333   |  6063   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.664%
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1881.4M
[03/18 22:15:18    925s] *** Final Summary (holdfix) CPU=0:00:11.4, REAL=0:00:13.0, MEM=1881.4M
[03/18 22:15:18    925s] **optDesign ... cpu = 0:04:09, real = 0:04:17, mem = 1486.7M, totSessionCpu=0:15:25 **
[03/18 22:15:18    925s]  ReSet Options after AAE Based Opt flow 
[03/18 22:15:18    925s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[03/18 22:15:18    925s] Type 'man IMPOPT-3195' for more detail.
[03/18 22:15:18    925s] *** Finished optDesign ***
[03/18 22:15:18    925s] cleaningup cpe interface
[03/18 22:15:18    925s] cleaningup cpe interface
[03/18 22:15:18    925s] 
[03/18 22:15:18    925s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:04:17 real=  0:04:25)
[03/18 22:15:18    925s] 	OPT_RUNTIME:               Init (count =  1): (cpu=0:00:00.1 real=0:00:00.1)
[03/18 22:15:18    925s] 	OPT_RUNTIME:         Extraction (count =  2): (cpu=0:00:07.4 real=0:00:07.1)
[03/18 22:15:18    925s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:19.5 real=0:00:20.4)
[03/18 22:15:18    925s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:15:18    925s] 	OPT_RUNTIME:        fixClockDrv (count =  1): (cpu=0:00:01.1 real=0:00:01.2)
[03/18 22:15:18    925s] 	OPT_RUNTIME:             DRVOpt (count =  1): (cpu=0:00:07.1 real=0:00:07.2)
[03/18 22:15:18    925s] 	OPT_RUNTIME:           setupOpt (count =  1): (cpu=  0:01:57 real=  0:01:58)
[03/18 22:15:18    925s] 	OPT_RUNTIME:            holdOpt (count =  1): (cpu=0:00:15.4 real=0:00:16.8)
[03/18 22:15:18    925s] 	OPT_RUNTIME:   RouterDirectives (count =  1): (cpu=0:00:01.5 real=0:00:01.7)
[03/18 22:15:18    925s] 	OPT_RUNTIME:           ecoRoute (count =  1): (cpu=0:00:31.0 real=0:00:32.7)
[03/18 22:15:18    925s] 	OPT_RUNTIME:        TimingGraph (count =  1): (cpu=0:00:12.9 real=0:00:13.1)
[03/18 22:15:18    925s] 	OPT_RUNTIME:         LefSafeOpt (count =  1): (cpu=0:00:09.4 real=0:00:09.6)
[03/18 22:15:18    925s] 	OPT_RUNTIME:           Recovery (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[03/18 22:15:18    925s] 	OPT_RUNTIME:              Final (count =  0): (cpu=0:00:00.0 real=0:00:00.0)
[03/18 22:15:18    925s] Info: pop threads available for lower-level modules during optimization.
[03/18 22:15:18    925s] Deleting Lib Analyzer.
[03/18 22:15:18    925s] Info: Destroy the CCOpt slew target map.
[03/18 22:15:18    925s] clean pInstBBox. size 0
[03/18 22:15:18    925s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[03/18 22:15:18    925s] All LLGs are deleted
[03/18 22:15:18    925s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1881.4M
[03/18 22:15:18    925s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1879.8M
[03/18 22:15:18    925s] 
[03/18 22:15:18    925s] =============================================================================================
[03/18 22:15:18    925s]  Final TAT Report for optDesign
[03/18 22:15:18    925s] =============================================================================================
[03/18 22:15:18    925s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[03/18 22:15:18    925s] ---------------------------------------------------------------------------------------------
[03/18 22:15:18    925s] [ WnsOpt                 ]      1   0:01:21.7  (  31.9 % )     0:01:21.7 /  0:01:20.7    1.0
[03/18 22:15:18    925s] [ TnsOpt                 ]      1   0:00:09.5  (   3.7 % )     0:00:09.5 /  0:00:09.2    1.0
[03/18 22:15:18    925s] [ DrvOpt                 ]      1   0:00:06.0  (   2.3 % )     0:00:06.0 /  0:00:06.0    1.0
[03/18 22:15:18    925s] [ HoldOpt                ]      1   0:00:02.5  (   1.0 % )     0:00:14.8 /  0:00:13.4    0.9
[03/18 22:15:18    925s] [ ClockDrv               ]      1   0:00:01.1  (   0.4 % )     0:00:01.1 /  0:00:01.1    1.0
[03/18 22:15:18    925s] [ PowerOpt               ]      1   0:00:25.9  (  10.1 % )     0:00:25.9 /  0:00:25.8    1.0
[03/18 22:15:18    925s] [ ViewPruning            ]     14   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[03/18 22:15:18    925s] [ CheckPlace             ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[03/18 22:15:18    925s] [ RefinePlace            ]      2   0:00:01.2  (   0.5 % )     0:00:01.2 /  0:00:01.2    1.0
[03/18 22:15:18    925s] [ LayerAssignment        ]      2   0:00:00.7  (   0.3 % )     0:00:00.7 /  0:00:00.6    1.0
[03/18 22:15:18    925s] [ EcoRoute               ]      1   0:00:32.7  (  12.8 % )     0:00:32.7 /  0:00:30.9    0.9
[03/18 22:15:18    925s] [ ExtractRC              ]      2   0:00:06.8  (   2.7 % )     0:00:06.8 /  0:00:07.1    1.0
[03/18 22:15:18    925s] [ TimingUpdate           ]     16   0:00:04.0  (   1.6 % )     0:00:25.2 /  0:00:25.3    1.0
[03/18 22:15:18    925s] [ FullDelayCalc          ]      2   0:00:21.2  (   8.3 % )     0:00:21.2 /  0:00:21.3    1.0
[03/18 22:15:18    925s] [ QThreadMaster          ]      3   0:00:27.6  (  10.8 % )     0:00:27.6 /  0:00:25.2    0.9
[03/18 22:15:18    925s] [ OptSummaryReport       ]      7   0:00:02.6  (   1.0 % )     0:00:19.1 /  0:00:15.8    0.8
[03/18 22:15:18    925s] [ TimingReport           ]      7   0:00:02.7  (   1.1 % )     0:00:02.7 /  0:00:02.7    1.0
[03/18 22:15:18    925s] [ DrvReport              ]      7   0:00:03.3  (   1.3 % )     0:00:03.3 /  0:00:02.2    0.7
[03/18 22:15:18    925s] [ PowerReport            ]      3   0:00:07.9  (   3.1 % )     0:00:07.9 /  0:00:07.8    1.0
[03/18 22:15:18    925s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    0.9
[03/18 22:15:18    925s] [ PropagateActivity      ]      1   0:00:03.3  (   1.3 % )     0:00:03.3 /  0:00:03.3    1.0
[03/18 22:15:18    925s] [ MISC                   ]          0:00:15.2  (   5.9 % )     0:00:15.2 /  0:00:15.0    1.0
[03/18 22:15:18    925s] ---------------------------------------------------------------------------------------------
[03/18 22:15:18    925s]  optDesign TOTAL                    0:04:16.3  ( 100.0 % )     0:04:16.3 /  0:04:08.2    1.0
[03/18 22:15:18    925s] ---------------------------------------------------------------------------------------------
[03/18 22:15:18    925s] 
[03/18 22:15:18    925s] Deleting Cell Server ...
[03/18 22:15:18    925s] <CMD> saveDesign route.enc
[03/18 22:15:18    925s] The in-memory database contained RC information but was not saved. To save 
[03/18 22:15:18    925s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[03/18 22:15:18    925s] so it should only be saved when it is really desired.
[03/18 22:15:18    925s] #% Begin save design ... (date=03/18 22:15:18, mem=1414.9M)
[03/18 22:15:18    925s] % Begin Save ccopt configuration ... (date=03/18 22:15:18, mem=1414.9M)
[03/18 22:15:18    925s] % End Save ccopt configuration ... (date=03/18 22:15:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=1416.0M, current mem=1416.0M)
[03/18 22:15:18    925s] % Begin Save netlist data ... (date=03/18 22:15:18, mem=1416.0M)
[03/18 22:15:18    925s] Writing Binary DB to route.enc.dat/fullchip.v.bin in single-threaded mode...
[03/18 22:15:19    925s] % End Save netlist data ... (date=03/18 22:15:19, total cpu=0:00:00.1, real=0:00:01.0, peak res=1416.0M, current mem=1416.0M)
[03/18 22:15:19    925s] Saving congestion map file route.enc.dat/fullchip.route.congmap.gz ...
[03/18 22:15:19    925s] % Begin Save AAE data ... (date=03/18 22:15:19, mem=1416.4M)
[03/18 22:15:19    925s] Saving AAE Data ...
[03/18 22:15:19    925s] % End Save AAE data ... (date=03/18 22:15:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1416.4M, current mem=1416.4M)
[03/18 22:15:19    925s] % Begin Save clock tree data ... (date=03/18 22:15:19, mem=1420.7M)
[03/18 22:15:19    925s] % End Save clock tree data ... (date=03/18 22:15:19, total cpu=0:00:00.0, real=0:00:00.0, peak res=1420.7M, current mem=1420.7M)
[03/18 22:15:19    925s] Saving preference file route.enc.dat/gui.pref.tcl ...
[03/18 22:15:19    925s] Saving mode setting ...
[03/18 22:15:19    925s] Saving global file ...
[03/18 22:15:20    925s] % Begin Save floorplan data ... (date=03/18 22:15:19, mem=1420.8M)
[03/18 22:15:20    925s] Saving floorplan file ...
[03/18 22:15:20    925s] % End Save floorplan data ... (date=03/18 22:15:20, total cpu=0:00:00.1, real=0:00:00.0, peak res=1420.8M, current mem=1420.8M)
[03/18 22:15:20    925s] Saving PG file route.enc.dat/fullchip.pg.gz
[03/18 22:15:20    925s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1824.8M) ***
[03/18 22:15:20    925s] Saving Drc markers ...
[03/18 22:15:20    925s] ... No Drc file written since there is no markers found.
[03/18 22:15:20    925s] % Begin Save placement data ... (date=03/18 22:15:20, mem=1421.1M)
[03/18 22:15:20    925s] ** Saving stdCellPlacement_binary (version# 2) ...
[03/18 22:15:20    925s] Save Adaptive View Pruing View Names to Binary file
[03/18 22:15:20    925s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1827.8M) ***
[03/18 22:15:20    926s] % End Save placement data ... (date=03/18 22:15:20, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.1M, current mem=1421.1M)
[03/18 22:15:20    926s] % Begin Save routing data ... (date=03/18 22:15:20, mem=1421.1M)
[03/18 22:15:20    926s] Saving route file ...
[03/18 22:15:20    926s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=1824.8M) ***
[03/18 22:15:20    926s] % End Save routing data ... (date=03/18 22:15:20, total cpu=0:00:00.2, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
[03/18 22:15:20    926s] Saving property file route.enc.dat/fullchip.prop
[03/18 22:15:20    926s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1827.8M) ***
[03/18 22:15:21    926s] #Saving pin access data to file route.enc.dat/fullchip.apa ...
[03/18 22:15:21    926s] #
[03/18 22:15:21    926s] % Begin Save power constraints data ... (date=03/18 22:15:21, mem=1421.4M)
[03/18 22:15:21    926s] % End Save power constraints data ... (date=03/18 22:15:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=1421.4M, current mem=1421.4M)
[03/18 22:15:23    928s] Generated self-contained design route.enc.dat
[03/18 22:15:23    928s] #% End save design ... (date=03/18 22:15:23, total cpu=0:00:03.0, real=0:00:05.0, peak res=1421.4M, current mem=1420.0M)
[03/18 22:15:23    928s] *** Message Summary: 0 warning(s), 0 error(s)
[03/18 22:15:23    928s] 
[03/18 22:15:36    930s] <CMD> checkPinAssignment
[03/18 22:15:36    930s] #% Begin checkPinAssignment (date=03/18 22:15:36, mem=1420.7M)
[03/18 22:15:36    930s] Checking pins of top cell fullchip ... completed
[03/18 22:15:36    930s] 
[03/18 22:15:36    930s] ===========================================================================================================================
[03/18 22:15:36    930s]                                                 checkPinAssignment Summary
[03/18 22:15:36    930s] ===========================================================================================================================
[03/18 22:15:36    930s] Partition   | pads  | pins   | legal  | illegal | internal | internal illegal | FT     | FT illegal | constant | unplaced |
[03/18 22:15:36    930s] ===========================================================================================================================
[03/18 22:15:36    930s] fullchip    |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 22:15:36    930s] ===========================================================================================================================
[03/18 22:15:36    930s] TOTAL       |     0 |    205 |     93 |     112 |        0 |                0 |      0 |          0 |        0 |        0 |
[03/18 22:15:36    930s] ===========================================================================================================================
[03/18 22:15:36    930s] #% End checkPinAssignment (date=03/18 22:15:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1422.2M, current mem=1422.2M)
[03/18 22:16:00    935s] invalid command name "Q"
[03/18 22:16:04    936s] 
--------------------------------------------------------------------------------
Exiting Innovus on Sat Mar 18 22:16:04 2023
  Total CPU time:     0:15:51
  Total real time:    0:18:18
  Peak memory (main): 1627.69MB

[03/18 22:16:04    936s] 
[03/18 22:16:04    936s] *** Memory Usage v#1 (Current mem = 1822.008M, initial mem = 283.785M) ***
[03/18 22:16:04    936s] 
[03/18 22:16:04    936s] *** Summary of all messages that are not suppressed in this session:
[03/18 22:16:04    936s] Severity  ID               Count  Summary                                  
[03/18 22:16:04    936s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[03/18 22:16:04    936s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[03/18 22:16:04    936s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[03/18 22:16:04    936s] WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
[03/18 22:16:04    936s] WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
[03/18 22:16:04    936s] WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
[03/18 22:16:04    936s] WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
[03/18 22:16:04    936s] WARNING   IMPEXT-3442          8  The version of the capacitance table fil...
[03/18 22:16:04    936s] WARNING   IMPEXT-3518          3  The lower process node is set (using com...
[03/18 22:16:04    936s] WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
[03/18 22:16:04    936s] WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
[03/18 22:16:04    936s] WARNING   IMPDB-2504           1  Cell '%s' is instantiated in the Verilog...
[03/18 22:16:04    936s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[03/18 22:16:04    936s] WARNING   IMPESI-3014          5  The RC network is incomplete for net %s....
[03/18 22:16:04    936s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[03/18 22:16:04    936s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[03/18 22:16:04    936s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[03/18 22:16:04    936s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[03/18 22:16:04    936s] WARNING   IMPOPT-665         196  %s : Net has unplaced terms or is connec...
[03/18 22:16:04    936s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[03/18 22:16:04    936s] WARNING   IMPOPT-3564          2  The following cells are set dont_use tem...
[03/18 22:16:04    936s] ERROR     IMPCCOPT-1349        2  Clock tree %s connects to %d module(s) w...
[03/18 22:16:04    936s] WARNING   IMPCCOPT-1361        6  Routing configuration for %s nets in clo...
[03/18 22:16:04    936s] ERROR     IMPCCOPT-2191        2  CCOpt-%s cannot initialize.              
[03/18 22:16:04    936s] ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
[03/18 22:16:04    936s] WARNING   IMPTCM-77            1  Option "%s" for command %s is obsolete a...
[03/18 22:16:04    936s] WARNING   IMPTCM-125           1  Option "%s" for command %s is obsolete a...
[03/18 22:16:04    936s] WARNING   TCLNL-330            1  set_input_delay on clock root '%s' is no...
[03/18 22:16:04    936s] *** Message Summary: 1870 warning(s), 5 error(s)
[03/18 22:16:04    936s] 
[03/18 22:16:04    936s] --- Ending "Innovus" (totcpu=0:15:36, real=0:18:16, mem=1822.0M) ---
