Warning (10268): Verilog HDL information at KeyExpansion.v(14): always construct contains both blocking and non-blocking assignments File: D:/CMP2025/First Year/Second Term/Logic Design Advanced/Project/Logic Project New Edition/Logic Project/KeyExpansion.v Line: 14
Warning (10268): Verilog HDL information at cipher.v(18): always construct contains both blocking and non-blocking assignments File: D:/CMP2025/First Year/Second Term/Logic Design Advanced/Project/Logic Project New Edition/Logic Project/cipher.v Line: 18
Warning (10268): Verilog HDL information at Inv_cipher.v(16): always construct contains both blocking and non-blocking assignments File: D:/CMP2025/First Year/Second Term/Logic Design Advanced/Project/Logic Project New Edition/Logic Project/Inv_cipher.v Line: 16
