# 1-3-ROUTER
Designed the 1:3 router that forwards data packets between computer networks using Verilog HDL and validated in Quartus Prime and Model-Sim. It drives an incoming packet to output channel based on the address field contained in the packet.
